// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/29/2024 18:21:27"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Projeto (
	CLOCK_50,
	KEY,
	CLOCK_24,
	GPIO_0,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_SYNC_N);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	CLOCK_24;
inout 	[35:0] GPIO_0;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_24	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[0]~input_o ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vga_inst|VGA_CLK~_wirecell_combout ;
wire \vga_inst|VGA_CLK~feeder_combout ;
wire \vga_inst|VGA_CLK~q ;
wire \vga_inst|Add0~17_sumout ;
wire \vga_inst|Equal0~0_combout ;
wire \vga_inst|x[9]~0_combout ;
wire \vga_inst|Add0~18 ;
wire \vga_inst|Add0~21_sumout ;
wire \vga_inst|Add0~22 ;
wire \vga_inst|Add0~25_sumout ;
wire \vga_inst|Add0~26 ;
wire \vga_inst|Add0~29_sumout ;
wire \vga_inst|Add0~30 ;
wire \vga_inst|Add0~33_sumout ;
wire \vga_inst|Add0~34 ;
wire \vga_inst|Add0~37_sumout ;
wire \vga_inst|Add0~38 ;
wire \vga_inst|Add0~5_sumout ;
wire \vga_inst|Add0~6 ;
wire \vga_inst|Add0~9_sumout ;
wire \vga_inst|Add0~10 ;
wire \vga_inst|Add0~13_sumout ;
wire \vga_inst|Add0~14 ;
wire \vga_inst|Add0~1_sumout ;
wire \vga_inst|LessThan0~0_combout ;
wire \vga_inst|Add1~21_sumout ;
wire \vga_inst|Add1~2 ;
wire \vga_inst|Add1~5_sumout ;
wire \vga_inst|Add1~6 ;
wire \vga_inst|Add1~9_sumout ;
wire \vga_inst|Add1~10 ;
wire \vga_inst|Add1~13_sumout ;
wire \vga_inst|Equal1~0_combout ;
wire \vga_inst|y[2]~0_combout ;
wire \vga_inst|Add1~22 ;
wire \vga_inst|Add1~25_sumout ;
wire \vga_inst|Add1~26 ;
wire \vga_inst|Add1~17_sumout ;
wire \vga_inst|Add1~18 ;
wire \vga_inst|Add1~29_sumout ;
wire \vga_inst|Add1~30 ;
wire \vga_inst|Add1~33_sumout ;
wire \vga_inst|Add1~34 ;
wire \vga_inst|Add1~37_sumout ;
wire \vga_inst|Add1~38 ;
wire \vga_inst|Add1~1_sumout ;
wire \vga_inst|LessThan1~0_combout ;
wire \vga_inst|LessThan1~1_combout ;
wire \GPIO_0[9]~input_o ;
wire \camera|half_clk~_wirecell_combout ;
wire \camera|half_clk~q ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \camera|state~11_combout ;
wire \camera|state.WAIT_VSYNC_DOWN~q ;
wire \camera|state~10_combout ;
wire \camera|state.000~q ;
wire \camera|state~9_combout ;
wire \camera|state.COUNT~q ;
wire \camera|Selector8~0_combout ;
wire \camera|Add1~17_sumout ;
wire \camera|Selector12~0_combout ;
wire \camera|Add1~18 ;
wire \camera|Add1~21_sumout ;
wire \camera|Selector11~0_combout ;
wire \camera|Add1~22 ;
wire \camera|Add1~33_sumout ;
wire \camera|Selector10~0_combout ;
wire \camera|Add1~34 ;
wire \camera|Add1~37_sumout ;
wire \camera|Selector9~0_combout ;
wire \camera|Add1~38 ;
wire \camera|Add1~25_sumout ;
wire \camera|Equal0~1_combout ;
wire \camera|Selector6~0_combout ;
wire \camera|Add1~26 ;
wire \camera|Add1~29_sumout ;
wire \camera|Selector7~0_combout ;
wire \camera|Add1~30 ;
wire \camera|Add1~13_sumout ;
wire \camera|Add1~14 ;
wire \camera|Add1~10 ;
wire \camera|Add1~5_sumout ;
wire \camera|Selector4~0_combout ;
wire \camera|Add1~6 ;
wire \camera|Add1~1_sumout ;
wire \camera|x~0_combout ;
wire \camera|Selector3~0_combout ;
wire \camera|Equal0~0_combout ;
wire \camera|x~1_combout ;
wire \camera|Selector5~0_combout ;
wire \camera|Add1~9_sumout ;
wire \camera|Equal0~3_combout ;
wire \camera|Equal0~4_combout ;
wire \camera|Equal0~2_combout ;
wire \camera|Add2~25_sumout ;
wire \camera|Selector22~0_combout ;
wire \camera|Add2~26 ;
wire \camera|Add2~29_sumout ;
wire \camera|Selector21~0_combout ;
wire \camera|Add2~30 ;
wire \camera|Add2~33_sumout ;
wire \camera|Selector20~0_combout ;
wire \camera|Add2~34 ;
wire \camera|Add2~37_sumout ;
wire \camera|Selector19~0_combout ;
wire \camera|Add2~38 ;
wire \camera|Add2~9_sumout ;
wire \camera|Selector18~0_combout ;
wire \camera|Add2~10 ;
wire \camera|Add2~1_sumout ;
wire \camera|Selector17~0_combout ;
wire \camera|Add2~2 ;
wire \camera|Add2~13_sumout ;
wire \camera|Selector16~0_combout ;
wire \camera|Add2~14 ;
wire \camera|Add2~5_sumout ;
wire \camera|Selector15~0_combout ;
wire \camera|Add2~6 ;
wire \camera|Add2~17_sumout ;
wire \camera|Selector14~0_combout ;
wire \camera|Add2~18 ;
wire \camera|Add2~21_sumout ;
wire \camera|Selector13~0_combout ;
wire \camera|LessThan0~0_combout ;
wire \camera|Add0~2 ;
wire \camera|Add0~6 ;
wire \camera|Add0~10 ;
wire \camera|Add0~14 ;
wire \camera|Add0~18 ;
wire \camera|Add0~22 ;
wire \camera|Add0~26 ;
wire \camera|Add0~30 ;
wire \camera|Add0~34 ;
wire \camera|Add0~37_sumout ;
wire \camera|Add0~33_sumout ;
wire \camera|next_x[8]~7_combout ;
wire \camera|LessThan0~1_combout ;
wire \camera|Add0~29_sumout ;
wire \buffer|Add0~26 ;
wire \buffer|Add0~27 ;
wire \buffer|Add0~30 ;
wire \buffer|Add0~31 ;
wire \buffer|Add0~34 ;
wire \buffer|Add0~35 ;
wire \buffer|Add0~38 ;
wire \buffer|Add0~39 ;
wire \buffer|Add0~42 ;
wire \buffer|Add0~43 ;
wire \buffer|Add0~46 ;
wire \buffer|Add0~47 ;
wire \buffer|Add0~6 ;
wire \buffer|Add0~7 ;
wire \buffer|Add0~2 ;
wire \buffer|Add0~3 ;
wire \buffer|Add0~10 ;
wire \buffer|Add0~11 ;
wire \buffer|Add0~18 ;
wire \buffer|Add0~19 ;
wire \buffer|Add0~22 ;
wire \buffer|Add0~23 ;
wire \buffer|Add0~13_sumout ;
wire \buffer|Add0~5_sumout ;
wire \buffer|Add0~21_sumout ;
wire \GPIO_0[9]~inputCLKENA0_outclk ;
wire \camera|bit~0_combout ;
wire \camera|bit~q ;
wire \buffer|Add0~9_sumout ;
wire \buffer|Add0~1_sumout ;
wire \buffer|Add0~17_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ;
wire \vga_inst|Add3~2 ;
wire \vga_inst|Add3~6 ;
wire \vga_inst|Add3~34 ;
wire \vga_inst|Add3~38 ;
wire \vga_inst|Add3~30 ;
wire \vga_inst|Add3~25_sumout ;
wire \vga_inst|Add3~26 ;
wire \vga_inst|Add3~18 ;
wire \vga_inst|Add3~21_sumout ;
wire \vga_inst|Add3~29_sumout ;
wire \vga_inst|Add3~17_sumout ;
wire \vga_inst|Add3~37_sumout ;
wire \vga_inst|Add3~33_sumout ;
wire \vga_inst|Add3~5_sumout ;
wire \vga_inst|Add3~1_sumout ;
wire \buffer|Add2~26 ;
wire \buffer|Add2~30 ;
wire \buffer|Add2~34 ;
wire \buffer|Add2~38 ;
wire \buffer|Add2~18 ;
wire \buffer|Add2~13_sumout ;
wire \buffer|Add2~17_sumout ;
wire \buffer|Add2~37_sumout ;
wire \buffer|Add2~33_sumout ;
wire \buffer|Add2~29_sumout ;
wire \buffer|Add2~25_sumout ;
wire \vga_inst|Add2~14_cout ;
wire \vga_inst|Add2~2 ;
wire \vga_inst|Add2~6 ;
wire \vga_inst|Add2~10 ;
wire \vga_inst|Add2~18 ;
wire \vga_inst|Add2~22 ;
wire \vga_inst|Add2~25_sumout ;
wire \vga_inst|Add2~21_sumout ;
wire \vga_inst|Add2~17_sumout ;
wire \buffer|Add3~26 ;
wire \buffer|Add3~30 ;
wire \buffer|Add3~34 ;
wire \buffer|Add3~38 ;
wire \buffer|Add3~42 ;
wire \buffer|Add3~46 ;
wire \buffer|Add3~18 ;
wire \buffer|Add3~13_sumout ;
wire \vga_inst|Add3~22 ;
wire \vga_inst|Add3~13_sumout ;
wire \vga_inst|Add3~14 ;
wire \vga_inst|Add3~9_sumout ;
wire \buffer|Add2~14 ;
wire \buffer|Add2~10 ;
wire \buffer|Add2~22 ;
wire \buffer|Add2~5_sumout ;
wire \buffer|Add2~21_sumout ;
wire \buffer|Add2~9_sumout ;
wire \buffer|Add3~14 ;
wire \buffer|Add3~10 ;
wire \buffer|Add3~22 ;
wire \buffer|Add3~5_sumout ;
wire \buffer|Add3~9_sumout ;
wire \buffer|Add3~17_sumout ;
wire \buffer|Add3~21_sumout ;
wire \buffer|Add2~6 ;
wire \buffer|Add2~1_sumout ;
wire \buffer|Add3~6 ;
wire \buffer|Add3~1_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ;
wire \GPIO_0[0]~input_o ;
wire \camera|Add0~1_sumout ;
wire \camera|next_x[0]~0_combout ;
wire \camera|Add0~5_sumout ;
wire \camera|next_x[1]~1_combout ;
wire \camera|Add0~9_sumout ;
wire \camera|next_x[2]~2_combout ;
wire \camera|Add0~13_sumout ;
wire \camera|next_x[3]~3_combout ;
wire \camera|Add0~17_sumout ;
wire \camera|next_x[4]~4_combout ;
wire \camera|Add0~21_sumout ;
wire \camera|next_x[5]~5_combout ;
wire \camera|Add0~25_sumout ;
wire \camera|next_x[6]~6_combout ;
wire \buffer|Add0~25_sumout ;
wire \buffer|Add0~29_sumout ;
wire \buffer|Add0~33_sumout ;
wire \buffer|Add0~37_sumout ;
wire \buffer|Add0~41_sumout ;
wire \buffer|Add0~45_sumout ;
wire \vga_inst|x[3]~_wirecell_combout ;
wire \vga_inst|Add2~1_sumout ;
wire \vga_inst|Add2~5_sumout ;
wire \vga_inst|Add2~9_sumout ;
wire \buffer|Add3~25_sumout ;
wire \buffer|Add3~29_sumout ;
wire \buffer|Add3~33_sumout ;
wire \buffer|Add3~37_sumout ;
wire \buffer|Add3~41_sumout ;
wire \buffer|Add3~45_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ;
wire \GPIO_0[1]~input_o ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_R[0]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout ;
wire \vga_inst|VGA_R[0]~23_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ;
wire \vga_inst|ativo~combout ;
wire \vga_inst|VGA_R[0]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a297 ;
wire \vga_inst|VGA_R[1]~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_R[1]~3_combout ;
wire \vga_inst|VGA_R[1]~4_combout ;
wire \GPIO_0[2]~input_o ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout ;
wire \GPIO_0[3]~input_o ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout ;
wire \vga_inst|VGA_R[2]~5_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_R[2]~6_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ;
wire \vga_inst|VGA_R[2]~7_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a299 ;
wire \vga_inst|VGA_R[3]~8_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_R[3]~9_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ;
wire \vga_inst|VGA_R[3]~10_combout ;
wire \GPIO_0[4]~input_o ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ;
wire \GPIO_0[5]~input_o ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout ;
wire \vga_inst|VGA_R[4]~11_combout ;
wire \vga_inst|VGA_R[4]~12_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ;
wire \vga_inst|VGA_R[4]~13_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a301 ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout ;
wire \vga_inst|VGA_R[5]~14_combout ;
wire \vga_inst|VGA_R[5]~15_combout ;
wire \vga_inst|VGA_R[5]~16_combout ;
wire \GPIO_0[6]~input_o ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout ;
wire \GPIO_0[7]~input_o ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout ;
wire \vga_inst|VGA_R[6]~17_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_R[6]~18_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ;
wire \vga_inst|VGA_R[6]~19_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a303 ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout ;
wire \vga_inst|VGA_R[7]~20_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ;
wire \vga_inst|VGA_R[7]~21_combout ;
wire \vga_inst|VGA_R[7]~22_combout ;
wire [0:0] \pll_inst|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \pll_inst|pll_inst|altera_pll_i|fboutclk_wire ;
wire [5:0] \buffer|memoria_rtl_0|auto_generated|address_reg_b ;
wire [9:0] \camera|y ;
wire [9:0] \camera|x ;
wire [3:0] \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w ;
wire [9:0] \vga_inst|y ;
wire [9:0] \vga_inst|x ;

wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [7:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a297  = \buffer|memoria_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a299  = \buffer|memoria_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a301  = \buffer|memoria_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a303  = \buffer|memoria_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \CLOCK_24~output (
	.i(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLOCK_24),
	.obar());
// synopsys translate_off
defparam \CLOCK_24~output .bus_hold = "false";
defparam \CLOCK_24~output .open_drain_output = "false";
defparam \CLOCK_24~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\vga_inst|VGA_CLK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\vga_inst|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_inst|LessThan1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vga_inst|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vga_inst|VGA_R[1]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga_inst|VGA_R[2]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga_inst|VGA_R[3]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vga_inst|VGA_R[4]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga_inst|VGA_R[5]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga_inst|VGA_R[6]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga_inst|VGA_R[7]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vga_inst|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vga_inst|VGA_R[1]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga_inst|VGA_R[2]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga_inst|VGA_R[3]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vga_inst|VGA_R[4]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga_inst|VGA_R[5]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga_inst|VGA_R[6]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga_inst|VGA_R[7]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vga_inst|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\vga_inst|VGA_R[1]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vga_inst|VGA_R[2]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vga_inst|VGA_R[3]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\vga_inst|VGA_R[4]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\vga_inst|VGA_R[5]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vga_inst|VGA_R[6]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\vga_inst|VGA_R[7]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\vga_inst|ativo~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "false";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll_inst|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[0]~input_o ),
	.pfden(gnd),
	.refclkin(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll_inst|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "360.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 18;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 18;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 5;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 4;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 8;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 7;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "24.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \vga_inst|VGA_CLK~_wirecell (
// Equation(s):
// \vga_inst|VGA_CLK~_wirecell_combout  = ( !\vga_inst|VGA_CLK~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|VGA_CLK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_CLK~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_CLK~_wirecell .extended_lut = "off";
defparam \vga_inst|VGA_CLK~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_inst|VGA_CLK~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N33
cyclonev_lcell_comb \vga_inst|VGA_CLK~feeder (
// Equation(s):
// \vga_inst|VGA_CLK~feeder_combout  = ( \vga_inst|VGA_CLK~_wirecell_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|VGA_CLK~_wirecell_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_CLK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_CLK~feeder .extended_lut = "off";
defparam \vga_inst|VGA_CLK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|VGA_CLK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N35
dffeas \vga_inst|VGA_CLK (
	.clk(\CLOCK_50~input_o ),
	.d(\vga_inst|VGA_CLK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_CLK .is_wysiwyg = "true";
defparam \vga_inst|VGA_CLK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N0
cyclonev_lcell_comb \vga_inst|Add0~17 (
// Equation(s):
// \vga_inst|Add0~17_sumout  = SUM(( \vga_inst|x [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add0~18  = CARRY(( \vga_inst|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_inst|x [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~17_sumout ),
	.cout(\vga_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~17 .extended_lut = "off";
defparam \vga_inst|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \vga_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N6
cyclonev_lcell_comb \vga_inst|Equal0~0 (
// Equation(s):
// \vga_inst|Equal0~0_combout  = ( !\vga_inst|Add0~17_sumout  & ( !\vga_inst|Add0~33_sumout  & ( (!\vga_inst|Add0~21_sumout  & (!\vga_inst|Add0~25_sumout  & (\vga_inst|Add0~37_sumout  & !\vga_inst|Add0~29_sumout ))) ) ) )

	.dataa(!\vga_inst|Add0~21_sumout ),
	.datab(!\vga_inst|Add0~25_sumout ),
	.datac(!\vga_inst|Add0~37_sumout ),
	.datad(!\vga_inst|Add0~29_sumout ),
	.datae(!\vga_inst|Add0~17_sumout ),
	.dataf(!\vga_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal0~0 .extended_lut = "off";
defparam \vga_inst|Equal0~0 .lut_mask = 64'h0800000000000000;
defparam \vga_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N57
cyclonev_lcell_comb \vga_inst|x[9]~0 (
// Equation(s):
// \vga_inst|x[9]~0_combout  = ( \vga_inst|Add0~9_sumout  & ( \vga_inst|Add0~13_sumout  & ( !\KEY[0]~input_o  ) ) ) # ( !\vga_inst|Add0~9_sumout  & ( \vga_inst|Add0~13_sumout  & ( (!\KEY[0]~input_o ) # ((\vga_inst|Add0~1_sumout  & (\vga_inst|Equal0~0_combout 
//  & !\vga_inst|Add0~5_sumout ))) ) ) ) # ( \vga_inst|Add0~9_sumout  & ( !\vga_inst|Add0~13_sumout  & ( !\KEY[0]~input_o  ) ) ) # ( !\vga_inst|Add0~9_sumout  & ( !\vga_inst|Add0~13_sumout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\vga_inst|Add0~1_sumout ),
	.datab(!\vga_inst|Equal0~0_combout ),
	.datac(!\vga_inst|Add0~5_sumout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\vga_inst|Add0~9_sumout ),
	.dataf(!\vga_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|x[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|x[9]~0 .extended_lut = "off";
defparam \vga_inst|x[9]~0 .lut_mask = 64'hFF00FF00FF10FF00;
defparam \vga_inst|x[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N44
dffeas \vga_inst|x[0] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[0] .is_wysiwyg = "true";
defparam \vga_inst|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N3
cyclonev_lcell_comb \vga_inst|Add0~21 (
// Equation(s):
// \vga_inst|Add0~21_sumout  = SUM(( \vga_inst|x [1] ) + ( GND ) + ( \vga_inst|Add0~18  ))
// \vga_inst|Add0~22  = CARRY(( \vga_inst|x [1] ) + ( GND ) + ( \vga_inst|Add0~18  ))

	.dataa(!\vga_inst|x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~21_sumout ),
	.cout(\vga_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~21 .extended_lut = "off";
defparam \vga_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N38
dffeas \vga_inst|x[1] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[1] .is_wysiwyg = "true";
defparam \vga_inst|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N6
cyclonev_lcell_comb \vga_inst|Add0~25 (
// Equation(s):
// \vga_inst|Add0~25_sumout  = SUM(( \vga_inst|x [2] ) + ( GND ) + ( \vga_inst|Add0~22  ))
// \vga_inst|Add0~26  = CARRY(( \vga_inst|x [2] ) + ( GND ) + ( \vga_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~25_sumout ),
	.cout(\vga_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~25 .extended_lut = "off";
defparam \vga_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N53
dffeas \vga_inst|x[2] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[2] .is_wysiwyg = "true";
defparam \vga_inst|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N9
cyclonev_lcell_comb \vga_inst|Add0~29 (
// Equation(s):
// \vga_inst|Add0~29_sumout  = SUM(( \vga_inst|x [3] ) + ( GND ) + ( \vga_inst|Add0~26  ))
// \vga_inst|Add0~30  = CARRY(( \vga_inst|x [3] ) + ( GND ) + ( \vga_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~29_sumout ),
	.cout(\vga_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~29 .extended_lut = "off";
defparam \vga_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N32
dffeas \vga_inst|x[3] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[3] .is_wysiwyg = "true";
defparam \vga_inst|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \vga_inst|Add0~33 (
// Equation(s):
// \vga_inst|Add0~33_sumout  = SUM(( \vga_inst|x [4] ) + ( GND ) + ( \vga_inst|Add0~30  ))
// \vga_inst|Add0~34  = CARRY(( \vga_inst|x [4] ) + ( GND ) + ( \vga_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~33_sumout ),
	.cout(\vga_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~33 .extended_lut = "off";
defparam \vga_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N35
dffeas \vga_inst|x[4] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[4] .is_wysiwyg = "true";
defparam \vga_inst|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N15
cyclonev_lcell_comb \vga_inst|Add0~37 (
// Equation(s):
// \vga_inst|Add0~37_sumout  = SUM(( \vga_inst|x [5] ) + ( GND ) + ( \vga_inst|Add0~34  ))
// \vga_inst|Add0~38  = CARRY(( \vga_inst|x [5] ) + ( GND ) + ( \vga_inst|Add0~34  ))

	.dataa(!\vga_inst|x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~37_sumout ),
	.cout(\vga_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~37 .extended_lut = "off";
defparam \vga_inst|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N50
dffeas \vga_inst|x[5] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[5] .is_wysiwyg = "true";
defparam \vga_inst|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N18
cyclonev_lcell_comb \vga_inst|Add0~5 (
// Equation(s):
// \vga_inst|Add0~5_sumout  = SUM(( \vga_inst|x [6] ) + ( GND ) + ( \vga_inst|Add0~38  ))
// \vga_inst|Add0~6  = CARRY(( \vga_inst|x [6] ) + ( GND ) + ( \vga_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\vga_inst|x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~5_sumout ),
	.cout(\vga_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~5 .extended_lut = "off";
defparam \vga_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N41
dffeas \vga_inst|x[6] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[6] .is_wysiwyg = "true";
defparam \vga_inst|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N21
cyclonev_lcell_comb \vga_inst|Add0~9 (
// Equation(s):
// \vga_inst|Add0~9_sumout  = SUM(( \vga_inst|x [7] ) + ( GND ) + ( \vga_inst|Add0~6  ))
// \vga_inst|Add0~10  = CARRY(( \vga_inst|x [7] ) + ( GND ) + ( \vga_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~9_sumout ),
	.cout(\vga_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~9 .extended_lut = "off";
defparam \vga_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N59
dffeas \vga_inst|x[7] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[7] .is_wysiwyg = "true";
defparam \vga_inst|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N24
cyclonev_lcell_comb \vga_inst|Add0~13 (
// Equation(s):
// \vga_inst|Add0~13_sumout  = SUM(( \vga_inst|x [8] ) + ( GND ) + ( \vga_inst|Add0~10  ))
// \vga_inst|Add0~14  = CARRY(( \vga_inst|x [8] ) + ( GND ) + ( \vga_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~13_sumout ),
	.cout(\vga_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~13 .extended_lut = "off";
defparam \vga_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N56
dffeas \vga_inst|x[8] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[8] .is_wysiwyg = "true";
defparam \vga_inst|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N27
cyclonev_lcell_comb \vga_inst|Add0~1 (
// Equation(s):
// \vga_inst|Add0~1_sumout  = SUM(( \vga_inst|x [9] ) + ( GND ) + ( \vga_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~1 .extended_lut = "off";
defparam \vga_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N47
dffeas \vga_inst|x[9] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|x[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|x[9] .is_wysiwyg = "true";
defparam \vga_inst|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N36
cyclonev_lcell_comb \vga_inst|LessThan0~0 (
// Equation(s):
// \vga_inst|LessThan0~0_combout  = ( !\vga_inst|x [7] & ( \vga_inst|x [6] & ( (!\vga_inst|x [9] & (!\vga_inst|x [5] & !\vga_inst|x [8])) ) ) ) # ( !\vga_inst|x [7] & ( !\vga_inst|x [6] & ( (!\vga_inst|x [9] & !\vga_inst|x [8]) ) ) )

	.dataa(!\vga_inst|x [9]),
	.datab(!\vga_inst|x [5]),
	.datac(!\vga_inst|x [8]),
	.datad(gnd),
	.datae(!\vga_inst|x [7]),
	.dataf(!\vga_inst|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan0~0 .extended_lut = "off";
defparam \vga_inst|LessThan0~0 .lut_mask = 64'hA0A0000080800000;
defparam \vga_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N0
cyclonev_lcell_comb \vga_inst|Add1~21 (
// Equation(s):
// \vga_inst|Add1~21_sumout  = SUM(( \vga_inst|y [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add1~22  = CARRY(( \vga_inst|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~21_sumout ),
	.cout(\vga_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~21 .extended_lut = "off";
defparam \vga_inst|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N26
dffeas \vga_inst|y[8] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[2]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[8] .is_wysiwyg = "true";
defparam \vga_inst|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \vga_inst|Add1~1 (
// Equation(s):
// \vga_inst|Add1~1_sumout  = SUM(( \vga_inst|y [6] ) + ( GND ) + ( \vga_inst|Add1~38  ))
// \vga_inst|Add1~2  = CARRY(( \vga_inst|y [6] ) + ( GND ) + ( \vga_inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~1_sumout ),
	.cout(\vga_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~1 .extended_lut = "off";
defparam \vga_inst|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N21
cyclonev_lcell_comb \vga_inst|Add1~5 (
// Equation(s):
// \vga_inst|Add1~5_sumout  = SUM(( \vga_inst|y [7] ) + ( GND ) + ( \vga_inst|Add1~2  ))
// \vga_inst|Add1~6  = CARRY(( \vga_inst|y [7] ) + ( GND ) + ( \vga_inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~5_sumout ),
	.cout(\vga_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~5 .extended_lut = "off";
defparam \vga_inst|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N23
dffeas \vga_inst|y[7] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[2]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[7] .is_wysiwyg = "true";
defparam \vga_inst|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
cyclonev_lcell_comb \vga_inst|Add1~9 (
// Equation(s):
// \vga_inst|Add1~9_sumout  = SUM(( \vga_inst|y [8] ) + ( GND ) + ( \vga_inst|Add1~6  ))
// \vga_inst|Add1~10  = CARRY(( \vga_inst|y [8] ) + ( GND ) + ( \vga_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~9_sumout ),
	.cout(\vga_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~9 .extended_lut = "off";
defparam \vga_inst|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N29
dffeas \vga_inst|y[9] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[2]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[9] .is_wysiwyg = "true";
defparam \vga_inst|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N27
cyclonev_lcell_comb \vga_inst|Add1~13 (
// Equation(s):
// \vga_inst|Add1~13_sumout  = SUM(( \vga_inst|y [9] ) + ( GND ) + ( \vga_inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~13 .extended_lut = "off";
defparam \vga_inst|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \vga_inst|Equal1~0 (
// Equation(s):
// \vga_inst|Equal1~0_combout  = ( \vga_inst|Add1~21_sumout  & ( \vga_inst|Add1~17_sumout  & ( (!\vga_inst|Add1~25_sumout  & (!\vga_inst|Add1~37_sumout  & (\vga_inst|Add1~29_sumout  & !\vga_inst|Add1~33_sumout ))) ) ) )

	.dataa(!\vga_inst|Add1~25_sumout ),
	.datab(!\vga_inst|Add1~37_sumout ),
	.datac(!\vga_inst|Add1~29_sumout ),
	.datad(!\vga_inst|Add1~33_sumout ),
	.datae(!\vga_inst|Add1~21_sumout ),
	.dataf(!\vga_inst|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal1~0 .extended_lut = "off";
defparam \vga_inst|Equal1~0 .lut_mask = 64'h0000000000000800;
defparam \vga_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N54
cyclonev_lcell_comb \vga_inst|y[2]~0 (
// Equation(s):
// \vga_inst|y[2]~0_combout  = ( \vga_inst|Add1~5_sumout  & ( \vga_inst|Equal1~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\vga_inst|Add1~5_sumout  & ( \vga_inst|Equal1~0_combout  & ( (!\KEY[0]~input_o ) # ((!\vga_inst|Add1~9_sumout  & 
// (!\vga_inst|Add1~1_sumout  & \vga_inst|Add1~13_sumout ))) ) ) ) # ( \vga_inst|Add1~5_sumout  & ( !\vga_inst|Equal1~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\vga_inst|Add1~5_sumout  & ( !\vga_inst|Equal1~0_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\vga_inst|Add1~9_sumout ),
	.datab(!\vga_inst|Add1~1_sumout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\vga_inst|Add1~13_sumout ),
	.datae(!\vga_inst|Add1~5_sumout ),
	.dataf(!\vga_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|y[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|y[2]~0 .extended_lut = "off";
defparam \vga_inst|y[2]~0 .lut_mask = 64'hF0F0F0F0F0F8F0F0;
defparam \vga_inst|y[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N1
dffeas \vga_inst|y[0] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[2]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[0] .is_wysiwyg = "true";
defparam \vga_inst|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N3
cyclonev_lcell_comb \vga_inst|Add1~25 (
// Equation(s):
// \vga_inst|Add1~25_sumout  = SUM(( \vga_inst|y [1] ) + ( GND ) + ( \vga_inst|Add1~22  ))
// \vga_inst|Add1~26  = CARRY(( \vga_inst|y [1] ) + ( GND ) + ( \vga_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~25_sumout ),
	.cout(\vga_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~25 .extended_lut = "off";
defparam \vga_inst|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N5
dffeas \vga_inst|y[1] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[2]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[1] .is_wysiwyg = "true";
defparam \vga_inst|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N6
cyclonev_lcell_comb \vga_inst|Add1~17 (
// Equation(s):
// \vga_inst|Add1~17_sumout  = SUM(( \vga_inst|y [2] ) + ( GND ) + ( \vga_inst|Add1~26  ))
// \vga_inst|Add1~18  = CARRY(( \vga_inst|y [2] ) + ( GND ) + ( \vga_inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~17_sumout ),
	.cout(\vga_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~17 .extended_lut = "off";
defparam \vga_inst|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N8
dffeas \vga_inst|y[2] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[2]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[2] .is_wysiwyg = "true";
defparam \vga_inst|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N9
cyclonev_lcell_comb \vga_inst|Add1~29 (
// Equation(s):
// \vga_inst|Add1~29_sumout  = SUM(( \vga_inst|y [3] ) + ( GND ) + ( \vga_inst|Add1~18  ))
// \vga_inst|Add1~30  = CARRY(( \vga_inst|y [3] ) + ( GND ) + ( \vga_inst|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~29_sumout ),
	.cout(\vga_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~29 .extended_lut = "off";
defparam \vga_inst|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N11
dffeas \vga_inst|y[3] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[2]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[3] .is_wysiwyg = "true";
defparam \vga_inst|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N12
cyclonev_lcell_comb \vga_inst|Add1~33 (
// Equation(s):
// \vga_inst|Add1~33_sumout  = SUM(( \vga_inst|y [4] ) + ( GND ) + ( \vga_inst|Add1~30  ))
// \vga_inst|Add1~34  = CARRY(( \vga_inst|y [4] ) + ( GND ) + ( \vga_inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~33_sumout ),
	.cout(\vga_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~33 .extended_lut = "off";
defparam \vga_inst|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N14
dffeas \vga_inst|y[4] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[2]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[4] .is_wysiwyg = "true";
defparam \vga_inst|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N15
cyclonev_lcell_comb \vga_inst|Add1~37 (
// Equation(s):
// \vga_inst|Add1~37_sumout  = SUM(( \vga_inst|y [5] ) + ( GND ) + ( \vga_inst|Add1~34  ))
// \vga_inst|Add1~38  = CARRY(( \vga_inst|y [5] ) + ( GND ) + ( \vga_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~37_sumout ),
	.cout(\vga_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~37 .extended_lut = "off";
defparam \vga_inst|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N17
dffeas \vga_inst|y[5] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[2]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[5] .is_wysiwyg = "true";
defparam \vga_inst|y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N20
dffeas \vga_inst|y[6] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|y[2]~0_combout ),
	.sload(vcc),
	.ena(\vga_inst|x[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|y[6] .is_wysiwyg = "true";
defparam \vga_inst|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \vga_inst|LessThan1~0 (
// Equation(s):
// \vga_inst|LessThan1~0_combout  = ( !\vga_inst|y [1] & ( (!\vga_inst|y [8] & (!\vga_inst|y [7] & (!\vga_inst|y [2] & !\vga_inst|y [9]))) ) )

	.dataa(!\vga_inst|y [8]),
	.datab(!\vga_inst|y [7]),
	.datac(!\vga_inst|y [2]),
	.datad(!\vga_inst|y [9]),
	.datae(!\vga_inst|y [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan1~0 .extended_lut = "off";
defparam \vga_inst|LessThan1~0 .lut_mask = 64'h8000000080000000;
defparam \vga_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \vga_inst|LessThan1~1 (
// Equation(s):
// \vga_inst|LessThan1~1_combout  = ( \vga_inst|y [5] & ( \vga_inst|LessThan1~0_combout  ) ) # ( !\vga_inst|y [5] & ( \vga_inst|LessThan1~0_combout  & ( ((\vga_inst|y [3]) # (\vga_inst|y [4])) # (\vga_inst|y [6]) ) ) ) # ( \vga_inst|y [5] & ( 
// !\vga_inst|LessThan1~0_combout  ) ) # ( !\vga_inst|y [5] & ( !\vga_inst|LessThan1~0_combout  ) )

	.dataa(!\vga_inst|y [6]),
	.datab(gnd),
	.datac(!\vga_inst|y [4]),
	.datad(!\vga_inst|y [3]),
	.datae(!\vga_inst|y [5]),
	.dataf(!\vga_inst|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan1~1 .extended_lut = "off";
defparam \vga_inst|LessThan1~1 .lut_mask = 64'hFFFFFFFF5FFFFFFF;
defparam \vga_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N27
cyclonev_lcell_comb \camera|half_clk~_wirecell (
// Equation(s):
// \camera|half_clk~_wirecell_combout  = ( !\camera|half_clk~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|half_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|half_clk~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|half_clk~_wirecell .extended_lut = "off";
defparam \camera|half_clk~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \camera|half_clk~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N32
dffeas \camera|half_clk (
	.clk(\GPIO_0[9]~input_o ),
	.d(gnd),
	.asdata(\camera|half_clk~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|half_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|half_clk .is_wysiwyg = "true";
defparam \camera|half_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N48
cyclonev_lcell_comb \camera|state~11 (
// Equation(s):
// \camera|state~11_combout  = ( \GPIO_0[11]~input_o  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\GPIO_0[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|state~11 .extended_lut = "off";
defparam \camera|state~11 .lut_mask = 64'h0000000000FF00FF;
defparam \camera|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N50
dffeas \camera|state.WAIT_VSYNC_DOWN (
	.clk(\camera|half_clk~q ),
	.d(\camera|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|state.WAIT_VSYNC_DOWN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|state.WAIT_VSYNC_DOWN .is_wysiwyg = "true";
defparam \camera|state.WAIT_VSYNC_DOWN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N39
cyclonev_lcell_comb \camera|state~10 (
// Equation(s):
// \camera|state~10_combout  = ( \camera|state.WAIT_VSYNC_DOWN~q  & ( (!\KEY[0]~input_o ) # (!\GPIO_0[11]~input_o ) ) ) # ( !\camera|state.WAIT_VSYNC_DOWN~q  & ( (!\KEY[0]~input_o ) # (\GPIO_0[11]~input_o ) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\GPIO_0[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|state.WAIT_VSYNC_DOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|state~10 .extended_lut = "off";
defparam \camera|state~10 .lut_mask = 64'hCFCFCFCFFCFCFCFC;
defparam \camera|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N56
dffeas \camera|state.000 (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\camera|state~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|state.000 .is_wysiwyg = "true";
defparam \camera|state.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N9
cyclonev_lcell_comb \camera|state~9 (
// Equation(s):
// \camera|state~9_combout  = (\camera|state.WAIT_VSYNC_DOWN~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|state.WAIT_VSYNC_DOWN~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|state~9 .extended_lut = "off";
defparam \camera|state~9 .lut_mask = 64'h000F000F000F000F;
defparam \camera|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N11
dffeas \camera|state.COUNT (
	.clk(\camera|half_clk~q ),
	.d(\camera|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|state~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|state.COUNT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|state.COUNT .is_wysiwyg = "true";
defparam \camera|state.COUNT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N51
cyclonev_lcell_comb \camera|Selector8~0 (
// Equation(s):
// \camera|Selector8~0_combout  = ( \camera|state.COUNT~q  & ( (!\GPIO_0[10]~input_o  & (\camera|x [4])) # (\GPIO_0[10]~input_o  & (((\camera|x [4] & !\camera|state.000~q )) # (\camera|Add1~25_sumout ))) ) ) # ( !\camera|state.COUNT~q  & ( (\camera|x [4] & 
// !\camera|state.000~q ) ) )

	.dataa(!\camera|x [4]),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|Add1~25_sumout ),
	.datad(!\camera|state.000~q ),
	.datae(gnd),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector8~0 .extended_lut = "off";
defparam \camera|Selector8~0 .lut_mask = 64'h5500550057475747;
defparam \camera|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N32
dffeas \camera|x[4] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[4] .is_wysiwyg = "true";
defparam \camera|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N0
cyclonev_lcell_comb \camera|Add1~17 (
// Equation(s):
// \camera|Add1~17_sumout  = SUM(( \camera|x [0] ) + ( VCC ) + ( !VCC ))
// \camera|Add1~18  = CARRY(( \camera|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~17_sumout ),
	.cout(\camera|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~17 .extended_lut = "off";
defparam \camera|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N33
cyclonev_lcell_comb \camera|Selector12~0 (
// Equation(s):
// \camera|Selector12~0_combout  = ( \camera|state.000~q  & ( (\camera|state.COUNT~q  & ((!\GPIO_0[10]~input_o  & (\camera|x [0])) # (\GPIO_0[10]~input_o  & ((\camera|Add1~17_sumout ))))) ) ) # ( !\camera|state.000~q  & ( ((\GPIO_0[10]~input_o  & 
// (\camera|state.COUNT~q  & \camera|Add1~17_sumout ))) # (\camera|x [0]) ) )

	.dataa(!\camera|x [0]),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\camera|state.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector12~0 .extended_lut = "off";
defparam \camera|Selector12~0 .lut_mask = 64'h5557555704070407;
defparam \camera|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N50
dffeas \camera|x[0] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[0] .is_wysiwyg = "true";
defparam \camera|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N3
cyclonev_lcell_comb \camera|Add1~21 (
// Equation(s):
// \camera|Add1~21_sumout  = SUM(( \camera|x [1] ) + ( GND ) + ( \camera|Add1~18  ))
// \camera|Add1~22  = CARRY(( \camera|x [1] ) + ( GND ) + ( \camera|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~21_sumout ),
	.cout(\camera|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~21 .extended_lut = "off";
defparam \camera|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N3
cyclonev_lcell_comb \camera|Selector11~0 (
// Equation(s):
// \camera|Selector11~0_combout  = ( \camera|state.000~q  & ( \camera|Add1~21_sumout  & ( (\camera|state.COUNT~q  & ((\camera|x [1]) # (\GPIO_0[10]~input_o ))) ) ) ) # ( !\camera|state.000~q  & ( \camera|Add1~21_sumout  & ( ((\GPIO_0[10]~input_o  & 
// \camera|state.COUNT~q )) # (\camera|x [1]) ) ) ) # ( \camera|state.000~q  & ( !\camera|Add1~21_sumout  & ( (!\GPIO_0[10]~input_o  & (\camera|state.COUNT~q  & \camera|x [1])) ) ) ) # ( !\camera|state.000~q  & ( !\camera|Add1~21_sumout  & ( \camera|x [1] ) 
// ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(gnd),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|x [1]),
	.datae(!\camera|state.000~q ),
	.dataf(!\camera|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector11~0 .extended_lut = "off";
defparam \camera|Selector11~0 .lut_mask = 64'h00FF000A05FF050F;
defparam \camera|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N47
dffeas \camera|x[1] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[1] .is_wysiwyg = "true";
defparam \camera|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N6
cyclonev_lcell_comb \camera|Add1~33 (
// Equation(s):
// \camera|Add1~33_sumout  = SUM(( \camera|x [2] ) + ( GND ) + ( \camera|Add1~22  ))
// \camera|Add1~34  = CARRY(( \camera|x [2] ) + ( GND ) + ( \camera|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~33_sumout ),
	.cout(\camera|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~33 .extended_lut = "off";
defparam \camera|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N45
cyclonev_lcell_comb \camera|Selector10~0 (
// Equation(s):
// \camera|Selector10~0_combout  = ( \camera|state.COUNT~q  & ( (!\GPIO_0[10]~input_o  & (((\camera|x [2])))) # (\GPIO_0[10]~input_o  & (((!\camera|state.000~q  & \camera|x [2])) # (\camera|Add1~33_sumout ))) ) ) # ( !\camera|state.COUNT~q  & ( 
// (!\camera|state.000~q  & \camera|x [2]) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|x [2]),
	.datad(!\camera|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector10~0 .extended_lut = "off";
defparam \camera|Selector10~0 .lut_mask = 64'h0A0A0A0A0E3F0E3F;
defparam \camera|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N53
dffeas \camera|x[2] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[2] .is_wysiwyg = "true";
defparam \camera|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N9
cyclonev_lcell_comb \camera|Add1~37 (
// Equation(s):
// \camera|Add1~37_sumout  = SUM(( \camera|x [3] ) + ( GND ) + ( \camera|Add1~34  ))
// \camera|Add1~38  = CARRY(( \camera|x [3] ) + ( GND ) + ( \camera|Add1~34  ))

	.dataa(!\camera|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~37_sumout ),
	.cout(\camera|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~37 .extended_lut = "off";
defparam \camera|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N30
cyclonev_lcell_comb \camera|Selector9~0 (
// Equation(s):
// \camera|Selector9~0_combout  = ( \camera|state.COUNT~q  & ( (!\GPIO_0[10]~input_o  & (((\camera|x [3])))) # (\GPIO_0[10]~input_o  & (((\camera|x [3] & !\camera|state.000~q )) # (\camera|Add1~37_sumout ))) ) ) # ( !\camera|state.COUNT~q  & ( (\camera|x [3] 
// & !\camera|state.000~q ) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|Add1~37_sumout ),
	.datac(!\camera|x [3]),
	.datad(!\camera|state.000~q ),
	.datae(gnd),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector9~0 .extended_lut = "off";
defparam \camera|Selector9~0 .lut_mask = 64'h0F000F001F1B1F1B;
defparam \camera|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N38
dffeas \camera|x[3] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[3] .is_wysiwyg = "true";
defparam \camera|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N12
cyclonev_lcell_comb \camera|Add1~25 (
// Equation(s):
// \camera|Add1~25_sumout  = SUM(( \camera|x [4] ) + ( GND ) + ( \camera|Add1~38  ))
// \camera|Add1~26  = CARRY(( \camera|x [4] ) + ( GND ) + ( \camera|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~25_sumout ),
	.cout(\camera|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~25 .extended_lut = "off";
defparam \camera|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N30
cyclonev_lcell_comb \camera|Equal0~1 (
// Equation(s):
// \camera|Equal0~1_combout  = ( \camera|Add1~21_sumout  & ( (!\camera|x [0] & (!\GPIO_0[10]~input_o  & !\camera|x [1])) ) ) # ( !\camera|Add1~21_sumout  & ( (!\GPIO_0[10]~input_o  & (!\camera|x [0] & ((!\camera|x [1])))) # (\GPIO_0[10]~input_o  & 
// (((!\camera|Add1~17_sumout )))) ) )

	.dataa(!\camera|x [0]),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|Add1~17_sumout ),
	.datad(!\camera|x [1]),
	.datae(gnd),
	.dataf(!\camera|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal0~1 .extended_lut = "off";
defparam \camera|Equal0~1 .lut_mask = 64'hB830B83088008800;
defparam \camera|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N6
cyclonev_lcell_comb \camera|Selector6~0 (
// Equation(s):
// \camera|Selector6~0_combout  = ( \camera|x [6] & ( \camera|Add1~13_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|x [6] & ( \camera|Add1~13_sumout  & ( (\GPIO_0[10]~input_o  & \camera|state.COUNT~q ) ) ) ) # ( \camera|x 
// [6] & ( !\camera|Add1~13_sumout  & ( (!\camera|state.000~q ) # ((!\GPIO_0[10]~input_o  & \camera|state.COUNT~q )) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(gnd),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|state.COUNT~q ),
	.datae(!\camera|x [6]),
	.dataf(!\camera|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector6~0 .extended_lut = "off";
defparam \camera|Selector6~0 .lut_mask = 64'h0000AAFA000FAAFF;
defparam \camera|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N35
dffeas \camera|x[6] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[6] .is_wysiwyg = "true";
defparam \camera|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N15
cyclonev_lcell_comb \camera|Add1~29 (
// Equation(s):
// \camera|Add1~29_sumout  = SUM(( \camera|x [5] ) + ( GND ) + ( \camera|Add1~26  ))
// \camera|Add1~30  = CARRY(( \camera|x [5] ) + ( GND ) + ( \camera|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~29_sumout ),
	.cout(\camera|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~29 .extended_lut = "off";
defparam \camera|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N12
cyclonev_lcell_comb \camera|Selector7~0 (
// Equation(s):
// \camera|Selector7~0_combout  = ( \camera|state.COUNT~q  & ( (!\GPIO_0[10]~input_o  & (\camera|x [5])) # (\GPIO_0[10]~input_o  & (((\camera|x [5] & !\camera|state.000~q )) # (\camera|Add1~29_sumout ))) ) ) # ( !\camera|state.COUNT~q  & ( (\camera|x [5] & 
// !\camera|state.000~q ) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|x [5]),
	.datac(!\camera|Add1~29_sumout ),
	.datad(!\camera|state.000~q ),
	.datae(gnd),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector7~0 .extended_lut = "off";
defparam \camera|Selector7~0 .lut_mask = 64'h3300330037273727;
defparam \camera|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N44
dffeas \camera|x[5] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[5] .is_wysiwyg = "true";
defparam \camera|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N18
cyclonev_lcell_comb \camera|Add1~13 (
// Equation(s):
// \camera|Add1~13_sumout  = SUM(( \camera|x [6] ) + ( GND ) + ( \camera|Add1~30  ))
// \camera|Add1~14  = CARRY(( \camera|x [6] ) + ( GND ) + ( \camera|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~13_sumout ),
	.cout(\camera|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~13 .extended_lut = "off";
defparam \camera|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N21
cyclonev_lcell_comb \camera|Add1~9 (
// Equation(s):
// \camera|Add1~9_sumout  = SUM(( \camera|x [7] ) + ( GND ) + ( \camera|Add1~14  ))
// \camera|Add1~10  = CARRY(( \camera|x [7] ) + ( GND ) + ( \camera|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~9_sumout ),
	.cout(\camera|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~9 .extended_lut = "off";
defparam \camera|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N24
cyclonev_lcell_comb \camera|Add1~5 (
// Equation(s):
// \camera|Add1~5_sumout  = SUM(( \camera|x [8] ) + ( GND ) + ( \camera|Add1~10  ))
// \camera|Add1~6  = CARRY(( \camera|x [8] ) + ( GND ) + ( \camera|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~5_sumout ),
	.cout(\camera|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~5 .extended_lut = "off";
defparam \camera|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N42
cyclonev_lcell_comb \camera|Selector4~0 (
// Equation(s):
// \camera|Selector4~0_combout  = ( \camera|state.COUNT~q  & ( (!\GPIO_0[10]~input_o  & (((\camera|x [8])))) # (\GPIO_0[10]~input_o  & (((!\camera|state.000~q  & \camera|x [8])) # (\camera|Add1~5_sumout ))) ) ) # ( !\camera|state.COUNT~q  & ( 
// (!\camera|state.000~q  & \camera|x [8]) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|Add1~5_sumout ),
	.datad(!\camera|x [8]),
	.datae(gnd),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector4~0 .extended_lut = "off";
defparam \camera|Selector4~0 .lut_mask = 64'h00AA00AA03EF03EF;
defparam \camera|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N56
dffeas \camera|x[8] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[8] .is_wysiwyg = "true";
defparam \camera|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N27
cyclonev_lcell_comb \camera|Add1~1 (
// Equation(s):
// \camera|Add1~1_sumout  = SUM(( \camera|x [9] ) + ( GND ) + ( \camera|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~1 .extended_lut = "off";
defparam \camera|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N15
cyclonev_lcell_comb \camera|x~0 (
// Equation(s):
// \camera|x~0_combout  = ( \GPIO_0[10]~input_o  & ( \camera|Add1~1_sumout  ) ) # ( !\GPIO_0[10]~input_o  & ( \camera|x [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [9]),
	.datad(!\camera|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\GPIO_0[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~0 .extended_lut = "off";
defparam \camera|x~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \camera|x~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N36
cyclonev_lcell_comb \camera|Selector3~0 (
// Equation(s):
// \camera|Selector3~0_combout  = ( \camera|x [9] & ( \camera|x~0_combout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~2_combout ) # (!\camera|Equal0~0_combout )))) ) ) ) # ( !\camera|x [9] & ( \camera|x~0_combout  & ( 
// (\camera|state.COUNT~q  & ((!\camera|Equal0~2_combout ) # (!\camera|Equal0~0_combout ))) ) ) ) # ( \camera|x [9] & ( !\camera|x~0_combout  & ( !\camera|state.000~q  ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal0~2_combout ),
	.datad(!\camera|Equal0~0_combout ),
	.datae(!\camera|x [9]),
	.dataf(!\camera|x~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector3~0 .extended_lut = "off";
defparam \camera|Selector3~0 .lut_mask = 64'h0000AAAA3330BBBA;
defparam \camera|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N50
dffeas \camera|x[9] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[9] .is_wysiwyg = "true";
defparam \camera|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N6
cyclonev_lcell_comb \camera|Equal0~0 (
// Equation(s):
// \camera|Equal0~0_combout  = ( \camera|Add1~5_sumout  & ( (!\camera|x [8] & (\camera|x [9] & !\GPIO_0[10]~input_o )) ) ) # ( !\camera|Add1~5_sumout  & ( (!\GPIO_0[10]~input_o  & (!\camera|x [8] & (\camera|x [9]))) # (\GPIO_0[10]~input_o  & 
// (((\camera|Add1~1_sumout )))) ) )

	.dataa(!\camera|x [8]),
	.datab(!\camera|x [9]),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\camera|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal0~0 .extended_lut = "off";
defparam \camera|Equal0~0 .lut_mask = 64'h202F202F20202020;
defparam \camera|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N33
cyclonev_lcell_comb \camera|x~1 (
// Equation(s):
// \camera|x~1_combout  = ( \GPIO_0[10]~input_o  & ( \camera|Add1~9_sumout  ) ) # ( !\GPIO_0[10]~input_o  & ( \camera|x [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [7]),
	.datad(!\camera|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\GPIO_0[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~1 .extended_lut = "off";
defparam \camera|x~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \camera|x~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N39
cyclonev_lcell_comb \camera|Selector5~0 (
// Equation(s):
// \camera|Selector5~0_combout  = ( \camera|x [7] & ( \camera|x~1_combout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~0_combout ) # (!\camera|Equal0~2_combout )))) ) ) ) # ( !\camera|x [7] & ( \camera|x~1_combout  & ( 
// (\camera|state.COUNT~q  & ((!\camera|Equal0~0_combout ) # (!\camera|Equal0~2_combout ))) ) ) ) # ( \camera|x [7] & ( !\camera|x~1_combout  & ( !\camera|state.000~q  ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal0~0_combout ),
	.datad(!\camera|Equal0~2_combout ),
	.datae(!\camera|x [7]),
	.dataf(!\camera|x~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector5~0 .extended_lut = "off";
defparam \camera|Selector5~0 .lut_mask = 64'h0000AAAA3330BBBA;
defparam \camera|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N41
dffeas \camera|x[7] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[7] .is_wysiwyg = "true";
defparam \camera|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N33
cyclonev_lcell_comb \camera|Equal0~3 (
// Equation(s):
// \camera|Equal0~3_combout  = ( !\camera|x [2] & ( (!\camera|x [3] & (!\camera|x [5] & (!\camera|x [4] & !\camera|x [6]))) ) )

	.dataa(!\camera|x [3]),
	.datab(!\camera|x [5]),
	.datac(!\camera|x [4]),
	.datad(!\camera|x [6]),
	.datae(gnd),
	.dataf(!\camera|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal0~3 .extended_lut = "off";
defparam \camera|Equal0~3 .lut_mask = 64'h8000800000000000;
defparam \camera|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N42
cyclonev_lcell_comb \camera|Equal0~4 (
// Equation(s):
// \camera|Equal0~4_combout  = ( !\GPIO_0[10]~input_o  & ( \camera|Add1~37_sumout  & ( (\camera|x [7] & \camera|Equal0~3_combout ) ) ) ) # ( \GPIO_0[10]~input_o  & ( !\camera|Add1~37_sumout  & ( (!\camera|Add1~33_sumout  & !\camera|Add1~29_sumout ) ) ) ) # ( 
// !\GPIO_0[10]~input_o  & ( !\camera|Add1~37_sumout  & ( (\camera|x [7] & \camera|Equal0~3_combout ) ) ) )

	.dataa(!\camera|x [7]),
	.datab(!\camera|Add1~33_sumout ),
	.datac(!\camera|Equal0~3_combout ),
	.datad(!\camera|Add1~29_sumout ),
	.datae(!\GPIO_0[10]~input_o ),
	.dataf(!\camera|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal0~4 .extended_lut = "off";
defparam \camera|Equal0~4 .lut_mask = 64'h0505CC0005050000;
defparam \camera|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N51
cyclonev_lcell_comb \camera|Equal0~2 (
// Equation(s):
// \camera|Equal0~2_combout  = ( \camera|Add1~9_sumout  & ( \camera|Equal0~4_combout  & ( (\camera|Equal0~1_combout  & ((!\GPIO_0[10]~input_o ) # ((!\camera|Add1~25_sumout  & !\camera|Add1~13_sumout )))) ) ) ) # ( !\camera|Add1~9_sumout  & ( 
// \camera|Equal0~4_combout  & ( (!\GPIO_0[10]~input_o  & \camera|Equal0~1_combout ) ) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|Add1~25_sumout ),
	.datac(!\camera|Equal0~1_combout ),
	.datad(!\camera|Add1~13_sumout ),
	.datae(!\camera|Add1~9_sumout ),
	.dataf(!\camera|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal0~2 .extended_lut = "off";
defparam \camera|Equal0~2 .lut_mask = 64'h000000000A0A0E0A;
defparam \camera|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N30
cyclonev_lcell_comb \camera|Add2~25 (
// Equation(s):
// \camera|Add2~25_sumout  = SUM(( \camera|y [0] ) + ( VCC ) + ( !VCC ))
// \camera|Add2~26  = CARRY(( \camera|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~25_sumout ),
	.cout(\camera|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~25 .extended_lut = "off";
defparam \camera|Add2~25 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N0
cyclonev_lcell_comb \camera|Selector22~0 (
// Equation(s):
// \camera|Selector22~0_combout  = ( \camera|y [0] & ( \camera|Add2~25_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [0] & ( \camera|Add2~25_sumout  & ( (\camera|state.COUNT~q  & (\camera|Equal0~2_combout  & 
// \camera|Equal0~0_combout )) ) ) ) # ( \camera|y [0] & ( !\camera|Add2~25_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~2_combout ) # (!\camera|Equal0~0_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal0~2_combout ),
	.datad(!\camera|Equal0~0_combout ),
	.datae(!\camera|y [0]),
	.dataf(!\camera|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector22~0 .extended_lut = "off";
defparam \camera|Selector22~0 .lut_mask = 64'h0000BBBA0003BBBB;
defparam \camera|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N56
dffeas \camera|y[0] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[0] .is_wysiwyg = "true";
defparam \camera|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N33
cyclonev_lcell_comb \camera|Add2~29 (
// Equation(s):
// \camera|Add2~29_sumout  = SUM(( \camera|y [1] ) + ( GND ) + ( \camera|Add2~26  ))
// \camera|Add2~30  = CARRY(( \camera|y [1] ) + ( GND ) + ( \camera|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~29_sumout ),
	.cout(\camera|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~29 .extended_lut = "off";
defparam \camera|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N21
cyclonev_lcell_comb \camera|Selector21~0 (
// Equation(s):
// \camera|Selector21~0_combout  = ( \camera|y [1] & ( \camera|Add2~29_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [1] & ( \camera|Add2~29_sumout  & ( (\camera|state.COUNT~q  & (\camera|Equal0~0_combout  & 
// \camera|Equal0~2_combout )) ) ) ) # ( \camera|y [1] & ( !\camera|Add2~29_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~0_combout ) # (!\camera|Equal0~2_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal0~0_combout ),
	.datad(!\camera|Equal0~2_combout ),
	.datae(!\camera|y [1]),
	.dataf(!\camera|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector21~0 .extended_lut = "off";
defparam \camera|Selector21~0 .lut_mask = 64'h0000BBBA0003BBBB;
defparam \camera|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N50
dffeas \camera|y[1] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[1] .is_wysiwyg = "true";
defparam \camera|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N36
cyclonev_lcell_comb \camera|Add2~33 (
// Equation(s):
// \camera|Add2~33_sumout  = SUM(( \camera|y [2] ) + ( GND ) + ( \camera|Add2~30  ))
// \camera|Add2~34  = CARRY(( \camera|y [2] ) + ( GND ) + ( \camera|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~33_sumout ),
	.cout(\camera|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~33 .extended_lut = "off";
defparam \camera|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N54
cyclonev_lcell_comb \camera|Selector20~0 (
// Equation(s):
// \camera|Selector20~0_combout  = ( \camera|y [2] & ( \camera|Add2~33_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [2] & ( \camera|Add2~33_sumout  & ( (\camera|Equal0~2_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal0~0_combout )) ) ) ) # ( \camera|y [2] & ( !\camera|Add2~33_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~2_combout ) # (!\camera|Equal0~0_combout )))) ) ) )

	.dataa(!\camera|Equal0~2_combout ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal0~0_combout ),
	.datad(!\camera|state.000~q ),
	.datae(!\camera|y [2]),
	.dataf(!\camera|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector20~0 .extended_lut = "off";
defparam \camera|Selector20~0 .lut_mask = 64'h0000FF320101FF33;
defparam \camera|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N44
dffeas \camera|y[2] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[2] .is_wysiwyg = "true";
defparam \camera|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N39
cyclonev_lcell_comb \camera|Add2~37 (
// Equation(s):
// \camera|Add2~37_sumout  = SUM(( \camera|y [3] ) + ( GND ) + ( \camera|Add2~34  ))
// \camera|Add2~38  = CARRY(( \camera|y [3] ) + ( GND ) + ( \camera|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~37_sumout ),
	.cout(\camera|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~37 .extended_lut = "off";
defparam \camera|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N27
cyclonev_lcell_comb \camera|Selector19~0 (
// Equation(s):
// \camera|Selector19~0_combout  = ( \camera|y [3] & ( \camera|Add2~37_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [3] & ( \camera|Add2~37_sumout  & ( (\camera|state.COUNT~q  & (\camera|Equal0~0_combout  & 
// \camera|Equal0~2_combout )) ) ) ) # ( \camera|y [3] & ( !\camera|Add2~37_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~0_combout ) # (!\camera|Equal0~2_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal0~0_combout ),
	.datad(!\camera|Equal0~2_combout ),
	.datae(!\camera|y [3]),
	.dataf(!\camera|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector19~0 .extended_lut = "off";
defparam \camera|Selector19~0 .lut_mask = 64'h0000BBBA0003BBBB;
defparam \camera|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N38
dffeas \camera|y[3] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[3] .is_wysiwyg = "true";
defparam \camera|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N42
cyclonev_lcell_comb \camera|Add2~9 (
// Equation(s):
// \camera|Add2~9_sumout  = SUM(( \camera|y [4] ) + ( GND ) + ( \camera|Add2~38  ))
// \camera|Add2~10  = CARRY(( \camera|y [4] ) + ( GND ) + ( \camera|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~9_sumout ),
	.cout(\camera|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~9 .extended_lut = "off";
defparam \camera|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N3
cyclonev_lcell_comb \camera|Selector18~0 (
// Equation(s):
// \camera|Selector18~0_combout  = ( \camera|y [4] & ( \camera|Add2~9_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [4] & ( \camera|Add2~9_sumout  & ( (\camera|state.COUNT~q  & (\camera|Equal0~0_combout  & 
// \camera|Equal0~2_combout )) ) ) ) # ( \camera|y [4] & ( !\camera|Add2~9_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~0_combout ) # (!\camera|Equal0~2_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal0~0_combout ),
	.datad(!\camera|Equal0~2_combout ),
	.datae(!\camera|y [4]),
	.dataf(!\camera|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector18~0 .extended_lut = "off";
defparam \camera|Selector18~0 .lut_mask = 64'h0000BBBA0003BBBB;
defparam \camera|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N47
dffeas \camera|y[4] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[4] .is_wysiwyg = "true";
defparam \camera|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N45
cyclonev_lcell_comb \camera|Add2~1 (
// Equation(s):
// \camera|Add2~1_sumout  = SUM(( \camera|y [5] ) + ( GND ) + ( \camera|Add2~10  ))
// \camera|Add2~2  = CARRY(( \camera|y [5] ) + ( GND ) + ( \camera|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~1_sumout ),
	.cout(\camera|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~1 .extended_lut = "off";
defparam \camera|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N39
cyclonev_lcell_comb \camera|Selector17~0 (
// Equation(s):
// \camera|Selector17~0_combout  = ( \camera|y [5] & ( \camera|Add2~1_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [5] & ( \camera|Add2~1_sumout  & ( (\camera|Equal0~2_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal0~0_combout )) ) ) ) # ( \camera|y [5] & ( !\camera|Add2~1_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~2_combout ) # (!\camera|Equal0~0_combout )))) ) ) )

	.dataa(!\camera|Equal0~2_combout ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|state.000~q ),
	.datad(!\camera|Equal0~0_combout ),
	.datae(!\camera|y [5]),
	.dataf(!\camera|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector17~0 .extended_lut = "off";
defparam \camera|Selector17~0 .lut_mask = 64'h0000F3F20011F3F3;
defparam \camera|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N41
dffeas \camera|y[5] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[5] .is_wysiwyg = "true";
defparam \camera|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N48
cyclonev_lcell_comb \camera|Add2~13 (
// Equation(s):
// \camera|Add2~13_sumout  = SUM(( \camera|y [6] ) + ( GND ) + ( \camera|Add2~2  ))
// \camera|Add2~14  = CARRY(( \camera|y [6] ) + ( GND ) + ( \camera|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~13_sumout ),
	.cout(\camera|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~13 .extended_lut = "off";
defparam \camera|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N18
cyclonev_lcell_comb \camera|Selector16~0 (
// Equation(s):
// \camera|Selector16~0_combout  = ( \camera|y [6] & ( \camera|Add2~13_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [6] & ( \camera|Add2~13_sumout  & ( (\camera|state.COUNT~q  & (\camera|Equal0~2_combout  & 
// \camera|Equal0~0_combout )) ) ) ) # ( \camera|y [6] & ( !\camera|Add2~13_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~2_combout ) # (!\camera|Equal0~0_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal0~2_combout ),
	.datad(!\camera|Equal0~0_combout ),
	.datae(!\camera|y [6]),
	.dataf(!\camera|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector16~0 .extended_lut = "off";
defparam \camera|Selector16~0 .lut_mask = 64'h0000BBBA0003BBBB;
defparam \camera|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N59
dffeas \camera|y[6] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[6] .is_wysiwyg = "true";
defparam \camera|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N51
cyclonev_lcell_comb \camera|Add2~5 (
// Equation(s):
// \camera|Add2~5_sumout  = SUM(( \camera|y [7] ) + ( GND ) + ( \camera|Add2~14  ))
// \camera|Add2~6  = CARRY(( \camera|y [7] ) + ( GND ) + ( \camera|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~5_sumout ),
	.cout(\camera|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~5 .extended_lut = "off";
defparam \camera|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N24
cyclonev_lcell_comb \camera|Selector15~0 (
// Equation(s):
// \camera|Selector15~0_combout  = ( \camera|y [7] & ( \camera|Add2~5_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [7] & ( \camera|Add2~5_sumout  & ( (\camera|state.COUNT~q  & (\camera|Equal0~2_combout  & 
// \camera|Equal0~0_combout )) ) ) ) # ( \camera|y [7] & ( !\camera|Add2~5_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~2_combout ) # (!\camera|Equal0~0_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal0~2_combout ),
	.datad(!\camera|Equal0~0_combout ),
	.datae(!\camera|y [7]),
	.dataf(!\camera|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector15~0 .extended_lut = "off";
defparam \camera|Selector15~0 .lut_mask = 64'h0000BBBA0003BBBB;
defparam \camera|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N53
dffeas \camera|y[7] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[7] .is_wysiwyg = "true";
defparam \camera|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N54
cyclonev_lcell_comb \camera|Add2~17 (
// Equation(s):
// \camera|Add2~17_sumout  = SUM(( \camera|y [8] ) + ( GND ) + ( \camera|Add2~6  ))
// \camera|Add2~18  = CARRY(( \camera|y [8] ) + ( GND ) + ( \camera|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~17_sumout ),
	.cout(\camera|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~17 .extended_lut = "off";
defparam \camera|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N57
cyclonev_lcell_comb \camera|Selector14~0 (
// Equation(s):
// \camera|Selector14~0_combout  = ( \camera|y [8] & ( \camera|Add2~17_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [8] & ( \camera|Add2~17_sumout  & ( (\camera|Equal0~2_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal0~0_combout )) ) ) ) # ( \camera|y [8] & ( !\camera|Add2~17_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~2_combout ) # (!\camera|Equal0~0_combout )))) ) ) )

	.dataa(!\camera|Equal0~2_combout ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|state.000~q ),
	.datad(!\camera|Equal0~0_combout ),
	.datae(!\camera|y [8]),
	.dataf(!\camera|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector14~0 .extended_lut = "off";
defparam \camera|Selector14~0 .lut_mask = 64'h0000F3F20011F3F3;
defparam \camera|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N17
dffeas \camera|y[8] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[8] .is_wysiwyg = "true";
defparam \camera|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N57
cyclonev_lcell_comb \camera|Add2~21 (
// Equation(s):
// \camera|Add2~21_sumout  = SUM(( \camera|y [9] ) + ( GND ) + ( \camera|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add2~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add2~21 .extended_lut = "off";
defparam \camera|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N36
cyclonev_lcell_comb \camera|Selector13~0 (
// Equation(s):
// \camera|Selector13~0_combout  = ( \camera|y [9] & ( \camera|Add2~21_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [9] & ( \camera|Add2~21_sumout  & ( (\camera|Equal0~2_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal0~0_combout )) ) ) ) # ( \camera|y [9] & ( !\camera|Add2~21_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal0~2_combout ) # (!\camera|Equal0~0_combout )))) ) ) )

	.dataa(!\camera|Equal0~2_combout ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Equal0~0_combout ),
	.datad(!\camera|state.000~q ),
	.datae(!\camera|y [9]),
	.dataf(!\camera|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector13~0 .extended_lut = "off";
defparam \camera|Selector13~0 .lut_mask = 64'h0000FF320101FF33;
defparam \camera|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N11
dffeas \camera|y[9] (
	.clk(\camera|half_clk~q ),
	.d(gnd),
	.asdata(\camera|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[9] .is_wysiwyg = "true";
defparam \camera|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N57
cyclonev_lcell_comb \camera|LessThan0~0 (
// Equation(s):
// \camera|LessThan0~0_combout  = ( \camera|x [9] & ( (!\camera|x [7] & !\camera|x [8]) ) ) # ( !\camera|x [9] )

	.dataa(!\camera|x [7]),
	.datab(!\camera|x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan0~0 .extended_lut = "off";
defparam \camera|LessThan0~0 .lut_mask = 64'hFFFFFFFF88888888;
defparam \camera|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N0
cyclonev_lcell_comb \camera|Add0~1 (
// Equation(s):
// \camera|Add0~1_sumout  = SUM(( \camera|x [0] ) + ( VCC ) + ( !VCC ))
// \camera|Add0~2  = CARRY(( \camera|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~1_sumout ),
	.cout(\camera|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~1 .extended_lut = "off";
defparam \camera|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N3
cyclonev_lcell_comb \camera|Add0~5 (
// Equation(s):
// \camera|Add0~5_sumout  = SUM(( \camera|x [1] ) + ( VCC ) + ( \camera|Add0~2  ))
// \camera|Add0~6  = CARRY(( \camera|x [1] ) + ( VCC ) + ( \camera|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~5_sumout ),
	.cout(\camera|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~5 .extended_lut = "off";
defparam \camera|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N6
cyclonev_lcell_comb \camera|Add0~9 (
// Equation(s):
// \camera|Add0~9_sumout  = SUM(( \camera|x [2] ) + ( VCC ) + ( \camera|Add0~6  ))
// \camera|Add0~10  = CARRY(( \camera|x [2] ) + ( VCC ) + ( \camera|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~9_sumout ),
	.cout(\camera|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~9 .extended_lut = "off";
defparam \camera|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N9
cyclonev_lcell_comb \camera|Add0~13 (
// Equation(s):
// \camera|Add0~13_sumout  = SUM(( \camera|x [3] ) + ( VCC ) + ( \camera|Add0~10  ))
// \camera|Add0~14  = CARRY(( \camera|x [3] ) + ( VCC ) + ( \camera|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~13_sumout ),
	.cout(\camera|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~13 .extended_lut = "off";
defparam \camera|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N12
cyclonev_lcell_comb \camera|Add0~17 (
// Equation(s):
// \camera|Add0~17_sumout  = SUM(( \camera|x [4] ) + ( VCC ) + ( \camera|Add0~14  ))
// \camera|Add0~18  = CARRY(( \camera|x [4] ) + ( VCC ) + ( \camera|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~17_sumout ),
	.cout(\camera|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~17 .extended_lut = "off";
defparam \camera|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N15
cyclonev_lcell_comb \camera|Add0~21 (
// Equation(s):
// \camera|Add0~21_sumout  = SUM(( \camera|x [5] ) + ( VCC ) + ( \camera|Add0~18  ))
// \camera|Add0~22  = CARRY(( \camera|x [5] ) + ( VCC ) + ( \camera|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~21_sumout ),
	.cout(\camera|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~21 .extended_lut = "off";
defparam \camera|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N18
cyclonev_lcell_comb \camera|Add0~25 (
// Equation(s):
// \camera|Add0~25_sumout  = SUM(( \camera|x [6] ) + ( VCC ) + ( \camera|Add0~22  ))
// \camera|Add0~26  = CARRY(( \camera|x [6] ) + ( VCC ) + ( \camera|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~25_sumout ),
	.cout(\camera|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~25 .extended_lut = "off";
defparam \camera|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N21
cyclonev_lcell_comb \camera|Add0~29 (
// Equation(s):
// \camera|Add0~29_sumout  = SUM(( \camera|x [7] ) + ( VCC ) + ( \camera|Add0~26  ))
// \camera|Add0~30  = CARRY(( \camera|x [7] ) + ( VCC ) + ( \camera|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~29_sumout ),
	.cout(\camera|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~29 .extended_lut = "off";
defparam \camera|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N24
cyclonev_lcell_comb \camera|Add0~33 (
// Equation(s):
// \camera|Add0~33_sumout  = SUM(( \camera|x [8] ) + ( VCC ) + ( \camera|Add0~30  ))
// \camera|Add0~34  = CARRY(( \camera|x [8] ) + ( VCC ) + ( \camera|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~33_sumout ),
	.cout(\camera|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~33 .extended_lut = "off";
defparam \camera|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N27
cyclonev_lcell_comb \camera|Add0~37 (
// Equation(s):
// \camera|Add0~37_sumout  = SUM(( \camera|x [9] ) + ( VCC ) + ( \camera|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~37 .extended_lut = "off";
defparam \camera|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N48
cyclonev_lcell_comb \camera|next_x[8]~7 (
// Equation(s):
// \camera|next_x[8]~7_combout  = ( \camera|LessThan0~0_combout  & ( \camera|Add0~33_sumout  ) )

	.dataa(!\camera|Add0~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[8]~7 .extended_lut = "off";
defparam \camera|next_x[8]~7 .lut_mask = 64'h0000000055555555;
defparam \camera|next_x[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N51
cyclonev_lcell_comb \camera|LessThan0~1 (
// Equation(s):
// \camera|LessThan0~1_combout  = ( \camera|x [8] ) # ( !\camera|x [8] & ( \camera|x [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan0~1 .extended_lut = "off";
defparam \camera|LessThan0~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \camera|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N0
cyclonev_lcell_comb \buffer|Add0~25 (
// Equation(s):
// \buffer|Add0~25_sumout  = SUM(( !\camera|y [0] $ (((!\camera|Add0~29_sumout ) # ((\camera|x [9] & \camera|LessThan0~1_combout )))) ) + ( !VCC ) + ( !VCC ))
// \buffer|Add0~26  = CARRY(( !\camera|y [0] $ (((!\camera|Add0~29_sumout ) # ((\camera|x [9] & \camera|LessThan0~1_combout )))) ) + ( !VCC ) + ( !VCC ))
// \buffer|Add0~27  = SHARE((\camera|y [0] & (\camera|Add0~29_sumout  & ((!\camera|x [9]) # (!\camera|LessThan0~1_combout )))))

	.dataa(!\camera|x [9]),
	.datab(!\camera|y [0]),
	.datac(!\camera|LessThan0~1_combout ),
	.datad(!\camera|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add0~25_sumout ),
	.cout(\buffer|Add0~26 ),
	.shareout(\buffer|Add0~27 ));
// synopsys translate_off
defparam \buffer|Add0~25 .extended_lut = "off";
defparam \buffer|Add0~25 .lut_mask = 64'h00000032000033C9;
defparam \buffer|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N3
cyclonev_lcell_comb \buffer|Add0~29 (
// Equation(s):
// \buffer|Add0~29_sumout  = SUM(( !\camera|y [1] $ (!\camera|next_x[8]~7_combout ) ) + ( \buffer|Add0~27  ) + ( \buffer|Add0~26  ))
// \buffer|Add0~30  = CARRY(( !\camera|y [1] $ (!\camera|next_x[8]~7_combout ) ) + ( \buffer|Add0~27  ) + ( \buffer|Add0~26  ))
// \buffer|Add0~31  = SHARE((\camera|y [1] & \camera|next_x[8]~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [1]),
	.datad(!\camera|next_x[8]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add0~26 ),
	.sharein(\buffer|Add0~27 ),
	.combout(),
	.sumout(\buffer|Add0~29_sumout ),
	.cout(\buffer|Add0~30 ),
	.shareout(\buffer|Add0~31 ));
// synopsys translate_off
defparam \buffer|Add0~29 .extended_lut = "off";
defparam \buffer|Add0~29 .lut_mask = 64'h0000000F00000FF0;
defparam \buffer|Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N6
cyclonev_lcell_comb \buffer|Add0~33 (
// Equation(s):
// \buffer|Add0~33_sumout  = SUM(( !\camera|y [2] $ (!\camera|y [0] $ (((!\camera|LessThan0~0_combout ) # (\camera|Add0~37_sumout )))) ) + ( \buffer|Add0~31  ) + ( \buffer|Add0~30  ))
// \buffer|Add0~34  = CARRY(( !\camera|y [2] $ (!\camera|y [0] $ (((!\camera|LessThan0~0_combout ) # (\camera|Add0~37_sumout )))) ) + ( \buffer|Add0~31  ) + ( \buffer|Add0~30  ))
// \buffer|Add0~35  = SHARE((!\camera|y [2] & (\camera|y [0] & ((!\camera|LessThan0~0_combout ) # (\camera|Add0~37_sumout )))) # (\camera|y [2] & ((!\camera|LessThan0~0_combout ) # ((\camera|Add0~37_sumout ) # (\camera|y [0])))))

	.dataa(!\camera|LessThan0~0_combout ),
	.datab(!\camera|y [2]),
	.datac(!\camera|y [0]),
	.datad(!\camera|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add0~30 ),
	.sharein(\buffer|Add0~31 ),
	.combout(),
	.sumout(\buffer|Add0~33_sumout ),
	.cout(\buffer|Add0~34 ),
	.shareout(\buffer|Add0~35 ));
// synopsys translate_off
defparam \buffer|Add0~33 .extended_lut = "off";
defparam \buffer|Add0~33 .lut_mask = 64'h00002B3F000096C3;
defparam \buffer|Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N9
cyclonev_lcell_comb \buffer|Add0~37 (
// Equation(s):
// \buffer|Add0~37_sumout  = SUM(( !\camera|y [1] $ (!\camera|y [3]) ) + ( \buffer|Add0~35  ) + ( \buffer|Add0~34  ))
// \buffer|Add0~38  = CARRY(( !\camera|y [1] $ (!\camera|y [3]) ) + ( \buffer|Add0~35  ) + ( \buffer|Add0~34  ))
// \buffer|Add0~39  = SHARE((\camera|y [1] & \camera|y [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [1]),
	.datad(!\camera|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add0~34 ),
	.sharein(\buffer|Add0~35 ),
	.combout(),
	.sumout(\buffer|Add0~37_sumout ),
	.cout(\buffer|Add0~38 ),
	.shareout(\buffer|Add0~39 ));
// synopsys translate_off
defparam \buffer|Add0~37 .extended_lut = "off";
defparam \buffer|Add0~37 .lut_mask = 64'h0000000F00000FF0;
defparam \buffer|Add0~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N12
cyclonev_lcell_comb \buffer|Add0~41 (
// Equation(s):
// \buffer|Add0~41_sumout  = SUM(( !\camera|y [2] $ (!\camera|y [4]) ) + ( \buffer|Add0~39  ) + ( \buffer|Add0~38  ))
// \buffer|Add0~42  = CARRY(( !\camera|y [2] $ (!\camera|y [4]) ) + ( \buffer|Add0~39  ) + ( \buffer|Add0~38  ))
// \buffer|Add0~43  = SHARE((\camera|y [2] & \camera|y [4]))

	.dataa(gnd),
	.datab(!\camera|y [2]),
	.datac(gnd),
	.datad(!\camera|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add0~38 ),
	.sharein(\buffer|Add0~39 ),
	.combout(),
	.sumout(\buffer|Add0~41_sumout ),
	.cout(\buffer|Add0~42 ),
	.shareout(\buffer|Add0~43 ));
// synopsys translate_off
defparam \buffer|Add0~41 .extended_lut = "off";
defparam \buffer|Add0~41 .lut_mask = 64'h00000033000033CC;
defparam \buffer|Add0~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N15
cyclonev_lcell_comb \buffer|Add0~45 (
// Equation(s):
// \buffer|Add0~45_sumout  = SUM(( !\camera|y [5] $ (!\camera|y [3]) ) + ( \buffer|Add0~43  ) + ( \buffer|Add0~42  ))
// \buffer|Add0~46  = CARRY(( !\camera|y [5] $ (!\camera|y [3]) ) + ( \buffer|Add0~43  ) + ( \buffer|Add0~42  ))
// \buffer|Add0~47  = SHARE((\camera|y [5] & \camera|y [3]))

	.dataa(!\camera|y [5]),
	.datab(gnd),
	.datac(!\camera|y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add0~42 ),
	.sharein(\buffer|Add0~43 ),
	.combout(),
	.sumout(\buffer|Add0~45_sumout ),
	.cout(\buffer|Add0~46 ),
	.shareout(\buffer|Add0~47 ));
// synopsys translate_off
defparam \buffer|Add0~45 .extended_lut = "off";
defparam \buffer|Add0~45 .lut_mask = 64'h0000050500005A5A;
defparam \buffer|Add0~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N18
cyclonev_lcell_comb \buffer|Add0~5 (
// Equation(s):
// \buffer|Add0~5_sumout  = SUM(( !\camera|y [6] $ (!\camera|y [4]) ) + ( \buffer|Add0~47  ) + ( \buffer|Add0~46  ))
// \buffer|Add0~6  = CARRY(( !\camera|y [6] $ (!\camera|y [4]) ) + ( \buffer|Add0~47  ) + ( \buffer|Add0~46  ))
// \buffer|Add0~7  = SHARE((\camera|y [6] & \camera|y [4]))

	.dataa(!\camera|y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add0~46 ),
	.sharein(\buffer|Add0~47 ),
	.combout(),
	.sumout(\buffer|Add0~5_sumout ),
	.cout(\buffer|Add0~6 ),
	.shareout(\buffer|Add0~7 ));
// synopsys translate_off
defparam \buffer|Add0~5 .extended_lut = "off";
defparam \buffer|Add0~5 .lut_mask = 64'h00000055000055AA;
defparam \buffer|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N21
cyclonev_lcell_comb \buffer|Add0~1 (
// Equation(s):
// \buffer|Add0~1_sumout  = SUM(( !\camera|y [5] $ (!\camera|y [7]) ) + ( \buffer|Add0~7  ) + ( \buffer|Add0~6  ))
// \buffer|Add0~2  = CARRY(( !\camera|y [5] $ (!\camera|y [7]) ) + ( \buffer|Add0~7  ) + ( \buffer|Add0~6  ))
// \buffer|Add0~3  = SHARE((\camera|y [5] & \camera|y [7]))

	.dataa(gnd),
	.datab(!\camera|y [5]),
	.datac(!\camera|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add0~6 ),
	.sharein(\buffer|Add0~7 ),
	.combout(),
	.sumout(\buffer|Add0~1_sumout ),
	.cout(\buffer|Add0~2 ),
	.shareout(\buffer|Add0~3 ));
// synopsys translate_off
defparam \buffer|Add0~1 .extended_lut = "off";
defparam \buffer|Add0~1 .lut_mask = 64'h0000030300003C3C;
defparam \buffer|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N24
cyclonev_lcell_comb \buffer|Add0~9 (
// Equation(s):
// \buffer|Add0~9_sumout  = SUM(( !\camera|y [8] $ (!\camera|y [6]) ) + ( \buffer|Add0~3  ) + ( \buffer|Add0~2  ))
// \buffer|Add0~10  = CARRY(( !\camera|y [8] $ (!\camera|y [6]) ) + ( \buffer|Add0~3  ) + ( \buffer|Add0~2  ))
// \buffer|Add0~11  = SHARE((\camera|y [8] & \camera|y [6]))

	.dataa(!\camera|y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add0~2 ),
	.sharein(\buffer|Add0~3 ),
	.combout(),
	.sumout(\buffer|Add0~9_sumout ),
	.cout(\buffer|Add0~10 ),
	.shareout(\buffer|Add0~11 ));
// synopsys translate_off
defparam \buffer|Add0~9 .extended_lut = "off";
defparam \buffer|Add0~9 .lut_mask = 64'h00000055000055AA;
defparam \buffer|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N27
cyclonev_lcell_comb \buffer|Add0~17 (
// Equation(s):
// \buffer|Add0~17_sumout  = SUM(( !\camera|y [7] $ (!\camera|y [9]) ) + ( \buffer|Add0~11  ) + ( \buffer|Add0~10  ))
// \buffer|Add0~18  = CARRY(( !\camera|y [7] $ (!\camera|y [9]) ) + ( \buffer|Add0~11  ) + ( \buffer|Add0~10  ))
// \buffer|Add0~19  = SHARE((\camera|y [7] & \camera|y [9]))

	.dataa(gnd),
	.datab(!\camera|y [7]),
	.datac(gnd),
	.datad(!\camera|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add0~10 ),
	.sharein(\buffer|Add0~11 ),
	.combout(),
	.sumout(\buffer|Add0~17_sumout ),
	.cout(\buffer|Add0~18 ),
	.shareout(\buffer|Add0~19 ));
// synopsys translate_off
defparam \buffer|Add0~17 .extended_lut = "off";
defparam \buffer|Add0~17 .lut_mask = 64'h00000033000033CC;
defparam \buffer|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N30
cyclonev_lcell_comb \buffer|Add0~21 (
// Equation(s):
// \buffer|Add0~21_sumout  = SUM(( \camera|y [8] ) + ( \buffer|Add0~19  ) + ( \buffer|Add0~18  ))
// \buffer|Add0~22  = CARRY(( \camera|y [8] ) + ( \buffer|Add0~19  ) + ( \buffer|Add0~18  ))
// \buffer|Add0~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add0~18 ),
	.sharein(\buffer|Add0~19 ),
	.combout(),
	.sumout(\buffer|Add0~21_sumout ),
	.cout(\buffer|Add0~22 ),
	.shareout(\buffer|Add0~23 ));
// synopsys translate_off
defparam \buffer|Add0~21 .extended_lut = "off";
defparam \buffer|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \buffer|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N33
cyclonev_lcell_comb \buffer|Add0~13 (
// Equation(s):
// \buffer|Add0~13_sumout  = SUM(( \camera|y [9] ) + ( \buffer|Add0~23  ) + ( \buffer|Add0~22  ))

	.dataa(!\camera|y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add0~22 ),
	.sharein(\buffer|Add0~23 ),
	.combout(),
	.sumout(\buffer|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|Add0~13 .extended_lut = "off";
defparam \buffer|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \buffer|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \GPIO_0[9]~inputCLKENA0 (
	.inclk(\GPIO_0[9]~input_o ),
	.ena(vcc),
	.outclk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \GPIO_0[9]~inputCLKENA0 .clock_type = "global clock";
defparam \GPIO_0[9]~inputCLKENA0 .disable_mode = "low";
defparam \GPIO_0[9]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \GPIO_0[9]~inputCLKENA0 .ena_register_power_up = "high";
defparam \GPIO_0[9]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N6
cyclonev_lcell_comb \camera|bit~0 (
// Equation(s):
// \camera|bit~0_combout  = (!\GPIO_0[11]~input_o  & !\camera|bit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GPIO_0[11]~input_o ),
	.datad(!\camera|bit~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|bit~0 .extended_lut = "off";
defparam \camera|bit~0 .lut_mask = 64'hF000F000F000F000;
defparam \camera|bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N8
dffeas \camera|bit (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|bit .is_wysiwyg = "true";
defparam \camera|bit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout  = ( !\buffer|Add0~1_sumout  & ( \buffer|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\buffer|Add0~1_sumout ),
	.dataf(!\buffer|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout  & ( \GPIO_0[10]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout  = ( !\buffer|Add0~9_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1_combout  & ( (!\buffer|Add0~13_sumout  & (\buffer|Add0~5_sumout  & 
// (\buffer|Add0~21_sumout  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~13_sumout ),
	.datab(!\buffer|Add0~5_sumout ),
	.datac(!\buffer|Add0~21_sumout ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|Add0~9_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N0
cyclonev_lcell_comb \vga_inst|Add3~1 (
// Equation(s):
// \vga_inst|Add3~1_sumout  = SUM(( \vga_inst|y [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add3~2  = CARRY(( \vga_inst|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~1_sumout ),
	.cout(\vga_inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~1 .extended_lut = "off";
defparam \vga_inst|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \vga_inst|Add3~5 (
// Equation(s):
// \vga_inst|Add3~5_sumout  = SUM(( \vga_inst|y [1] ) + ( GND ) + ( \vga_inst|Add3~2  ))
// \vga_inst|Add3~6  = CARRY(( \vga_inst|y [1] ) + ( GND ) + ( \vga_inst|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~5_sumout ),
	.cout(\vga_inst|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~5 .extended_lut = "off";
defparam \vga_inst|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \vga_inst|Add3~33 (
// Equation(s):
// \vga_inst|Add3~33_sumout  = SUM(( \vga_inst|y [2] ) + ( VCC ) + ( \vga_inst|Add3~6  ))
// \vga_inst|Add3~34  = CARRY(( \vga_inst|y [2] ) + ( VCC ) + ( \vga_inst|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~33_sumout ),
	.cout(\vga_inst|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~33 .extended_lut = "off";
defparam \vga_inst|Add3~33 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N9
cyclonev_lcell_comb \vga_inst|Add3~37 (
// Equation(s):
// \vga_inst|Add3~37_sumout  = SUM(( \vga_inst|y [3] ) + ( VCC ) + ( \vga_inst|Add3~34  ))
// \vga_inst|Add3~38  = CARRY(( \vga_inst|y [3] ) + ( VCC ) + ( \vga_inst|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~37_sumout ),
	.cout(\vga_inst|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~37 .extended_lut = "off";
defparam \vga_inst|Add3~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \vga_inst|Add3~29 (
// Equation(s):
// \vga_inst|Add3~29_sumout  = SUM(( \vga_inst|y [4] ) + ( VCC ) + ( \vga_inst|Add3~38  ))
// \vga_inst|Add3~30  = CARRY(( \vga_inst|y [4] ) + ( VCC ) + ( \vga_inst|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~29_sumout ),
	.cout(\vga_inst|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~29 .extended_lut = "off";
defparam \vga_inst|Add3~29 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \vga_inst|Add3~25 (
// Equation(s):
// \vga_inst|Add3~25_sumout  = SUM(( \vga_inst|y [5] ) + ( GND ) + ( \vga_inst|Add3~30  ))
// \vga_inst|Add3~26  = CARRY(( \vga_inst|y [5] ) + ( GND ) + ( \vga_inst|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~25_sumout ),
	.cout(\vga_inst|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~25 .extended_lut = "off";
defparam \vga_inst|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \vga_inst|Add3~17 (
// Equation(s):
// \vga_inst|Add3~17_sumout  = SUM(( \vga_inst|y [6] ) + ( VCC ) + ( \vga_inst|Add3~26  ))
// \vga_inst|Add3~18  = CARRY(( \vga_inst|y [6] ) + ( VCC ) + ( \vga_inst|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~17_sumout ),
	.cout(\vga_inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~17 .extended_lut = "off";
defparam \vga_inst|Add3~17 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \vga_inst|Add3~21 (
// Equation(s):
// \vga_inst|Add3~21_sumout  = SUM(( \vga_inst|y [7] ) + ( VCC ) + ( \vga_inst|Add3~18  ))
// \vga_inst|Add3~22  = CARRY(( \vga_inst|y [7] ) + ( VCC ) + ( \vga_inst|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~21_sumout ),
	.cout(\vga_inst|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~21 .extended_lut = "off";
defparam \vga_inst|Add3~21 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \buffer|Add2~25 (
// Equation(s):
// \buffer|Add2~25_sumout  = SUM(( \vga_inst|Add3~33_sumout  ) + ( \vga_inst|Add3~1_sumout  ) + ( !VCC ))
// \buffer|Add2~26  = CARRY(( \vga_inst|Add3~33_sumout  ) + ( \vga_inst|Add3~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add3~1_sumout ),
	.datad(!\vga_inst|Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add2~25_sumout ),
	.cout(\buffer|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add2~25 .extended_lut = "off";
defparam \buffer|Add2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \buffer|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N33
cyclonev_lcell_comb \buffer|Add2~29 (
// Equation(s):
// \buffer|Add2~29_sumout  = SUM(( \vga_inst|Add3~5_sumout  ) + ( \vga_inst|Add3~37_sumout  ) + ( \buffer|Add2~26  ))
// \buffer|Add2~30  = CARRY(( \vga_inst|Add3~5_sumout  ) + ( \vga_inst|Add3~37_sumout  ) + ( \buffer|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add3~37_sumout ),
	.datad(!\vga_inst|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add2~29_sumout ),
	.cout(\buffer|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add2~29 .extended_lut = "off";
defparam \buffer|Add2~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \buffer|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \buffer|Add2~33 (
// Equation(s):
// \buffer|Add2~33_sumout  = SUM(( \vga_inst|Add3~33_sumout  ) + ( \vga_inst|Add3~29_sumout  ) + ( \buffer|Add2~30  ))
// \buffer|Add2~34  = CARRY(( \vga_inst|Add3~33_sumout  ) + ( \vga_inst|Add3~29_sumout  ) + ( \buffer|Add2~30  ))

	.dataa(gnd),
	.datab(!\vga_inst|Add3~29_sumout ),
	.datac(gnd),
	.datad(!\vga_inst|Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add2~33_sumout ),
	.cout(\buffer|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add2~33 .extended_lut = "off";
defparam \buffer|Add2~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \buffer|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N39
cyclonev_lcell_comb \buffer|Add2~37 (
// Equation(s):
// \buffer|Add2~37_sumout  = SUM(( \vga_inst|Add3~37_sumout  ) + ( \vga_inst|Add3~25_sumout  ) + ( \buffer|Add2~34  ))
// \buffer|Add2~38  = CARRY(( \vga_inst|Add3~37_sumout  ) + ( \vga_inst|Add3~25_sumout  ) + ( \buffer|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|Add3~25_sumout ),
	.datag(gnd),
	.cin(\buffer|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add2~37_sumout ),
	.cout(\buffer|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add2~37 .extended_lut = "off";
defparam \buffer|Add2~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \buffer|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \buffer|Add2~17 (
// Equation(s):
// \buffer|Add2~17_sumout  = SUM(( \vga_inst|Add3~17_sumout  ) + ( \vga_inst|Add3~29_sumout  ) + ( \buffer|Add2~38  ))
// \buffer|Add2~18  = CARRY(( \vga_inst|Add3~17_sumout  ) + ( \vga_inst|Add3~29_sumout  ) + ( \buffer|Add2~38  ))

	.dataa(gnd),
	.datab(!\vga_inst|Add3~29_sumout ),
	.datac(!\vga_inst|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add2~17_sumout ),
	.cout(\buffer|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add2~17 .extended_lut = "off";
defparam \buffer|Add2~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \buffer|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N45
cyclonev_lcell_comb \buffer|Add2~13 (
// Equation(s):
// \buffer|Add2~13_sumout  = SUM(( \vga_inst|Add3~21_sumout  ) + ( \vga_inst|Add3~25_sumout  ) + ( \buffer|Add2~18  ))
// \buffer|Add2~14  = CARRY(( \vga_inst|Add3~21_sumout  ) + ( \vga_inst|Add3~25_sumout  ) + ( \buffer|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add3~25_sumout ),
	.datad(!\vga_inst|Add3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add2~13_sumout ),
	.cout(\buffer|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add2~13 .extended_lut = "off";
defparam \buffer|Add2~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \buffer|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N30
cyclonev_lcell_comb \vga_inst|Add2~14 (
// Equation(s):
// \vga_inst|Add2~14_cout  = CARRY(( \vga_inst|x [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_inst|Add2~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~14 .extended_lut = "off";
defparam \vga_inst|Add2~14 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N33
cyclonev_lcell_comb \vga_inst|Add2~1 (
// Equation(s):
// \vga_inst|Add2~1_sumout  = SUM(( \vga_inst|x [4] ) + ( VCC ) + ( \vga_inst|Add2~14_cout  ))
// \vga_inst|Add2~2  = CARRY(( \vga_inst|x [4] ) + ( VCC ) + ( \vga_inst|Add2~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~1_sumout ),
	.cout(\vga_inst|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~1 .extended_lut = "off";
defparam \vga_inst|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \vga_inst|Add2~5 (
// Equation(s):
// \vga_inst|Add2~5_sumout  = SUM(( \vga_inst|x [5] ) + ( VCC ) + ( \vga_inst|Add2~2  ))
// \vga_inst|Add2~6  = CARRY(( \vga_inst|x [5] ) + ( VCC ) + ( \vga_inst|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~5_sumout ),
	.cout(\vga_inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~5 .extended_lut = "off";
defparam \vga_inst|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N39
cyclonev_lcell_comb \vga_inst|Add2~9 (
// Equation(s):
// \vga_inst|Add2~9_sumout  = SUM(( \vga_inst|x [6] ) + ( VCC ) + ( \vga_inst|Add2~6  ))
// \vga_inst|Add2~10  = CARRY(( \vga_inst|x [6] ) + ( VCC ) + ( \vga_inst|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~9_sumout ),
	.cout(\vga_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~9 .extended_lut = "off";
defparam \vga_inst|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \vga_inst|Add2~17 (
// Equation(s):
// \vga_inst|Add2~17_sumout  = SUM(( \vga_inst|x [7] ) + ( GND ) + ( \vga_inst|Add2~10  ))
// \vga_inst|Add2~18  = CARRY(( \vga_inst|x [7] ) + ( GND ) + ( \vga_inst|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~17_sumout ),
	.cout(\vga_inst|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~17 .extended_lut = "off";
defparam \vga_inst|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N45
cyclonev_lcell_comb \vga_inst|Add2~21 (
// Equation(s):
// \vga_inst|Add2~21_sumout  = SUM(( \vga_inst|x [8] ) + ( VCC ) + ( \vga_inst|Add2~18  ))
// \vga_inst|Add2~22  = CARRY(( \vga_inst|x [8] ) + ( VCC ) + ( \vga_inst|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~21_sumout ),
	.cout(\vga_inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~21 .extended_lut = "off";
defparam \vga_inst|Add2~21 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N48
cyclonev_lcell_comb \vga_inst|Add2~25 (
// Equation(s):
// \vga_inst|Add2~25_sumout  = SUM(( \vga_inst|x [9] ) + ( VCC ) + ( \vga_inst|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add2~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add2~25 .extended_lut = "off";
defparam \vga_inst|Add2~25 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N0
cyclonev_lcell_comb \buffer|Add3~25 (
// Equation(s):
// \buffer|Add3~25_sumout  = SUM(( \vga_inst|Add3~1_sumout  ) + ( \vga_inst|Add2~17_sumout  ) + ( !VCC ))
// \buffer|Add3~26  = CARRY(( \vga_inst|Add3~1_sumout  ) + ( \vga_inst|Add2~17_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add2~17_sumout ),
	.datad(!\vga_inst|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~25_sumout ),
	.cout(\buffer|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~25 .extended_lut = "off";
defparam \buffer|Add3~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \buffer|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N3
cyclonev_lcell_comb \buffer|Add3~29 (
// Equation(s):
// \buffer|Add3~29_sumout  = SUM(( \vga_inst|Add3~5_sumout  ) + ( \vga_inst|Add2~21_sumout  ) + ( \buffer|Add3~26  ))
// \buffer|Add3~30  = CARRY(( \vga_inst|Add3~5_sumout  ) + ( \vga_inst|Add2~21_sumout  ) + ( \buffer|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add2~21_sumout ),
	.datad(!\vga_inst|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~29_sumout ),
	.cout(\buffer|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~29 .extended_lut = "off";
defparam \buffer|Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \buffer|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N6
cyclonev_lcell_comb \buffer|Add3~33 (
// Equation(s):
// \buffer|Add3~33_sumout  = SUM(( \vga_inst|Add2~25_sumout  ) + ( \buffer|Add2~25_sumout  ) + ( \buffer|Add3~30  ))
// \buffer|Add3~34  = CARRY(( \vga_inst|Add2~25_sumout  ) + ( \buffer|Add2~25_sumout  ) + ( \buffer|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|Add2~25_sumout ),
	.datad(!\vga_inst|Add2~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~33_sumout ),
	.cout(\buffer|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~33 .extended_lut = "off";
defparam \buffer|Add3~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \buffer|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N9
cyclonev_lcell_comb \buffer|Add3~37 (
// Equation(s):
// \buffer|Add3~37_sumout  = SUM(( GND ) + ( \buffer|Add2~29_sumout  ) + ( \buffer|Add3~34  ))
// \buffer|Add3~38  = CARRY(( GND ) + ( \buffer|Add2~29_sumout  ) + ( \buffer|Add3~34  ))

	.dataa(!\buffer|Add2~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~37_sumout ),
	.cout(\buffer|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~37 .extended_lut = "off";
defparam \buffer|Add3~37 .lut_mask = 64'h0000AAAA00000000;
defparam \buffer|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \buffer|Add3~41 (
// Equation(s):
// \buffer|Add3~41_sumout  = SUM(( \buffer|Add2~33_sumout  ) + ( GND ) + ( \buffer|Add3~38  ))
// \buffer|Add3~42  = CARRY(( \buffer|Add2~33_sumout  ) + ( GND ) + ( \buffer|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\buffer|Add2~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~41_sumout ),
	.cout(\buffer|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~41 .extended_lut = "off";
defparam \buffer|Add3~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \buffer|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N15
cyclonev_lcell_comb \buffer|Add3~45 (
// Equation(s):
// \buffer|Add3~45_sumout  = SUM(( GND ) + ( \buffer|Add2~37_sumout  ) + ( \buffer|Add3~42  ))
// \buffer|Add3~46  = CARRY(( GND ) + ( \buffer|Add2~37_sumout  ) + ( \buffer|Add3~42  ))

	.dataa(!\buffer|Add2~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~45_sumout ),
	.cout(\buffer|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~45 .extended_lut = "off";
defparam \buffer|Add3~45 .lut_mask = 64'h0000AAAA00000000;
defparam \buffer|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N18
cyclonev_lcell_comb \buffer|Add3~17 (
// Equation(s):
// \buffer|Add3~17_sumout  = SUM(( \buffer|Add2~17_sumout  ) + ( GND ) + ( \buffer|Add3~46  ))
// \buffer|Add3~18  = CARRY(( \buffer|Add2~17_sumout  ) + ( GND ) + ( \buffer|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\buffer|Add2~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~17_sumout ),
	.cout(\buffer|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~17 .extended_lut = "off";
defparam \buffer|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \buffer|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N21
cyclonev_lcell_comb \buffer|Add3~13 (
// Equation(s):
// \buffer|Add3~13_sumout  = SUM(( GND ) + ( \buffer|Add2~13_sumout  ) + ( \buffer|Add3~18  ))
// \buffer|Add3~14  = CARRY(( GND ) + ( \buffer|Add2~13_sumout  ) + ( \buffer|Add3~18  ))

	.dataa(!\buffer|Add2~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~13_sumout ),
	.cout(\buffer|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~13 .extended_lut = "off";
defparam \buffer|Add3~13 .lut_mask = 64'h0000AAAA00000000;
defparam \buffer|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \vga_inst|Add3~13 (
// Equation(s):
// \vga_inst|Add3~13_sumout  = SUM(( \vga_inst|y [8] ) + ( VCC ) + ( \vga_inst|Add3~22  ))
// \vga_inst|Add3~14  = CARRY(( \vga_inst|y [8] ) + ( VCC ) + ( \vga_inst|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~13_sumout ),
	.cout(\vga_inst|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~13 .extended_lut = "off";
defparam \vga_inst|Add3~13 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \vga_inst|Add3~9 (
// Equation(s):
// \vga_inst|Add3~9_sumout  = SUM(( \vga_inst|y [9] ) + ( VCC ) + ( \vga_inst|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~9 .extended_lut = "off";
defparam \vga_inst|Add3~9 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \buffer|Add2~9 (
// Equation(s):
// \buffer|Add2~9_sumout  = SUM(( \vga_inst|Add3~13_sumout  ) + ( \vga_inst|Add3~17_sumout  ) + ( \buffer|Add2~14  ))
// \buffer|Add2~10  = CARRY(( \vga_inst|Add3~13_sumout  ) + ( \vga_inst|Add3~17_sumout  ) + ( \buffer|Add2~14  ))

	.dataa(!\vga_inst|Add3~17_sumout ),
	.datab(gnd),
	.datac(!\vga_inst|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add2~9_sumout ),
	.cout(\buffer|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add2~9 .extended_lut = "off";
defparam \buffer|Add2~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \buffer|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N51
cyclonev_lcell_comb \buffer|Add2~21 (
// Equation(s):
// \buffer|Add2~21_sumout  = SUM(( \vga_inst|Add3~9_sumout  ) + ( \vga_inst|Add3~21_sumout  ) + ( \buffer|Add2~10  ))
// \buffer|Add2~22  = CARRY(( \vga_inst|Add3~9_sumout  ) + ( \vga_inst|Add3~21_sumout  ) + ( \buffer|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add3~21_sumout ),
	.datad(!\vga_inst|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add2~21_sumout ),
	.cout(\buffer|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add2~21 .extended_lut = "off";
defparam \buffer|Add2~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \buffer|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N54
cyclonev_lcell_comb \buffer|Add2~5 (
// Equation(s):
// \buffer|Add2~5_sumout  = SUM(( GND ) + ( \vga_inst|Add3~13_sumout  ) + ( \buffer|Add2~22  ))
// \buffer|Add2~6  = CARRY(( GND ) + ( \vga_inst|Add3~13_sumout  ) + ( \buffer|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add2~5_sumout ),
	.cout(\buffer|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add2~5 .extended_lut = "off";
defparam \buffer|Add2~5 .lut_mask = 64'h0000F0F000000000;
defparam \buffer|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
cyclonev_lcell_comb \buffer|Add3~9 (
// Equation(s):
// \buffer|Add3~9_sumout  = SUM(( \buffer|Add2~9_sumout  ) + ( GND ) + ( \buffer|Add3~14  ))
// \buffer|Add3~10  = CARRY(( \buffer|Add2~9_sumout  ) + ( GND ) + ( \buffer|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\buffer|Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~9_sumout ),
	.cout(\buffer|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~9 .extended_lut = "off";
defparam \buffer|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \buffer|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N27
cyclonev_lcell_comb \buffer|Add3~21 (
// Equation(s):
// \buffer|Add3~21_sumout  = SUM(( GND ) + ( \buffer|Add2~21_sumout  ) + ( \buffer|Add3~10  ))
// \buffer|Add3~22  = CARRY(( GND ) + ( \buffer|Add2~21_sumout  ) + ( \buffer|Add3~10  ))

	.dataa(!\buffer|Add2~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~21_sumout ),
	.cout(\buffer|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~21 .extended_lut = "off";
defparam \buffer|Add3~21 .lut_mask = 64'h0000AAAA00000000;
defparam \buffer|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \buffer|Add3~5 (
// Equation(s):
// \buffer|Add3~5_sumout  = SUM(( \buffer|Add2~5_sumout  ) + ( GND ) + ( \buffer|Add3~22  ))
// \buffer|Add3~6  = CARRY(( \buffer|Add2~5_sumout  ) + ( GND ) + ( \buffer|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\buffer|Add2~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~5_sumout ),
	.cout(\buffer|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~5 .extended_lut = "off";
defparam \buffer|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \buffer|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N57
cyclonev_lcell_comb \buffer|Add2~1 (
// Equation(s):
// \buffer|Add2~1_sumout  = SUM(( GND ) + ( \vga_inst|Add3~9_sumout  ) + ( \buffer|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Add3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|Add2~1 .extended_lut = "off";
defparam \buffer|Add2~1 .lut_mask = 64'h0000F0F000000000;
defparam \buffer|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N33
cyclonev_lcell_comb \buffer|Add3~1 (
// Equation(s):
// \buffer|Add3~1_sumout  = SUM(( \buffer|Add2~1_sumout  ) + ( GND ) + ( \buffer|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\buffer|Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\buffer|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\buffer|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|Add3~1 .extended_lut = "off";
defparam \buffer|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \buffer|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout  = ( \buffer|Add3~21_sumout  & ( !\buffer|Add3~1_sumout  & ( (!\buffer|Add3~13_sumout  & (\buffer|Add3~5_sumout  & (!\buffer|Add3~9_sumout  & \buffer|Add3~17_sumout ))) ) ) )

	.dataa(!\buffer|Add3~13_sumout ),
	.datab(!\buffer|Add3~5_sumout ),
	.datac(!\buffer|Add3~9_sumout ),
	.datad(!\buffer|Add3~17_sumout ),
	.datae(!\buffer|Add3~21_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N48
cyclonev_lcell_comb \camera|next_x[0]~0 (
// Equation(s):
// \camera|next_x[0]~0_combout  = ( \camera|LessThan0~0_combout  & ( \camera|Add0~1_sumout  ) ) # ( !\camera|LessThan0~0_combout  )

	.dataa(gnd),
	.datab(!\camera|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[0]~0 .extended_lut = "off";
defparam \camera|next_x[0]~0 .lut_mask = 64'hFFFFFFFF33333333;
defparam \camera|next_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N54
cyclonev_lcell_comb \camera|next_x[1]~1 (
// Equation(s):
// \camera|next_x[1]~1_combout  = ( \camera|Add0~5_sumout  ) # ( !\camera|Add0~5_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[1]~1 .extended_lut = "off";
defparam \camera|next_x[1]~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \camera|next_x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N48
cyclonev_lcell_comb \camera|next_x[2]~2 (
// Equation(s):
// \camera|next_x[2]~2_combout  = ( \camera|Add0~9_sumout  ) # ( !\camera|Add0~9_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[2]~2 .extended_lut = "off";
defparam \camera|next_x[2]~2 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \camera|next_x[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N0
cyclonev_lcell_comb \camera|next_x[3]~3 (
// Equation(s):
// \camera|next_x[3]~3_combout  = ( \camera|Add0~13_sumout  & ( \camera|LessThan0~0_combout  ) ) # ( \camera|Add0~13_sumout  & ( !\camera|LessThan0~0_combout  ) ) # ( !\camera|Add0~13_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\camera|Add0~13_sumout ),
	.dataf(!\camera|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[3]~3 .extended_lut = "off";
defparam \camera|next_x[3]~3 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \camera|next_x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N39
cyclonev_lcell_comb \camera|next_x[4]~4 (
// Equation(s):
// \camera|next_x[4]~4_combout  = ( \camera|Add0~17_sumout  ) # ( !\camera|Add0~17_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[4]~4 .extended_lut = "off";
defparam \camera|next_x[4]~4 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \camera|next_x[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N36
cyclonev_lcell_comb \camera|next_x[5]~5 (
// Equation(s):
// \camera|next_x[5]~5_combout  = ( \camera|Add0~21_sumout  ) # ( !\camera|Add0~21_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[5]~5 .extended_lut = "off";
defparam \camera|next_x[5]~5 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \camera|next_x[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N30
cyclonev_lcell_comb \camera|next_x[6]~6 (
// Equation(s):
// \camera|next_x[6]~6_combout  = ( \camera|LessThan0~0_combout  & ( \camera|Add0~25_sumout  ) ) # ( !\camera|LessThan0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[6]~6 .extended_lut = "off";
defparam \camera|next_x[6]~6 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \camera|next_x[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N27
cyclonev_lcell_comb \vga_inst|x[3]~_wirecell (
// Equation(s):
// \vga_inst|x[3]~_wirecell_combout  = !\vga_inst|x [3]

	.dataa(gnd),
	.datab(!\vga_inst|x [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|x[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|x[3]~_wirecell .extended_lut = "off";
defparam \vga_inst|x[3]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \vga_inst|x[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a200 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N9
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout  = ( !\buffer|Add0~1_sumout  & ( (!\buffer|Add0~17_sumout  & \buffer|Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\buffer|Add0~17_sumout ),
	.datac(!\buffer|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N3
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout  = ( \camera|bit~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout  & ( (\buffer|Add0~5_sumout  & (\GPIO_0[10]~input_o  & (!\buffer|Add0~13_sumout  & 
// !\buffer|Add0~9_sumout ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\buffer|Add0~13_sumout ),
	.datad(!\buffer|Add0~9_sumout ),
	.datae(!\camera|bit~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout  = ( \buffer|Add3~5_sumout  & ( !\buffer|Add3~13_sumout  & ( (\buffer|Add3~17_sumout  & (!\buffer|Add3~21_sumout  & (!\buffer|Add3~9_sumout  & !\buffer|Add3~1_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~21_sumout ),
	.datac(!\buffer|Add3~9_sumout ),
	.datad(!\buffer|Add3~1_sumout ),
	.datae(!\buffer|Add3~5_sumout ),
	.dataf(!\buffer|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a136 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y20_N26
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(\buffer|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  = ( !\buffer|Add0~1_sumout  & ( \buffer|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout  = ( \buffer|Add0~21_sumout  & ( \buffer|Add0~17_sumout  ) )

	.dataa(!\buffer|Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0 .lut_mask = 64'h0000000055555555;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout  = ( \buffer|Add0~5_sumout  & ( \camera|bit~q  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  & (!\buffer|Add0~13_sumout  & 
// (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout  & \GPIO_0[10]~input_o ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.datab(!\buffer|Add0~13_sumout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.datad(!\GPIO_0[10]~input_o ),
	.datae(!\buffer|Add0~5_sumout ),
	.dataf(!\camera|bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0 .lut_mask = 64'h0000000000000004;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout  = ( \buffer|Add3~5_sumout  & ( !\buffer|Add3~1_sumout  & ( (\buffer|Add3~9_sumout  & (!\buffer|Add3~13_sumout  & (\buffer|Add3~17_sumout  & \buffer|Add3~21_sumout ))) ) ) )

	.dataa(!\buffer|Add3~9_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~17_sumout ),
	.datad(!\buffer|Add3~21_sumout ),
	.datae(!\buffer|Add3~5_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0 .lut_mask = 64'h0000000400000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a232 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y20_N29
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(\buffer|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout  = (!\buffer|Add0~17_sumout  & \buffer|Add0~21_sumout )

	.dataa(!\buffer|Add0~17_sumout ),
	.datab(!\buffer|Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0 .lut_mask = 64'h2222222222222222;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  & ( (\buffer|Add0~5_sumout  & 
// (!\buffer|Add0~13_sumout  & (\GPIO_0[10]~input_o  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|Add0~13_sumout ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0 .lut_mask = 64'h0000000000000004;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout  = ( !\buffer|Add3~13_sumout  & ( \buffer|Add3~17_sumout  & ( (\buffer|Add3~9_sumout  & (!\buffer|Add3~21_sumout  & (!\buffer|Add3~1_sumout  & \buffer|Add3~5_sumout ))) ) ) )

	.dataa(!\buffer|Add3~9_sumout ),
	.datab(!\buffer|Add3~21_sumout ),
	.datac(!\buffer|Add3~1_sumout ),
	.datad(!\buffer|Add3~5_sumout ),
	.datae(!\buffer|Add3~13_sumout ),
	.dataf(!\buffer|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a168 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .lut_mask = 64'h3030505F3F3F505F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout  = ( \buffer|Add0~1_sumout  & ( (!\buffer|Add0~17_sumout  & \GPIO_0[10]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|Add0~17_sumout ),
	.datad(!\GPIO_0[10]~input_o ),
	.datae(gnd),
	.dataf(!\buffer|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1 .lut_mask = 64'h0000000000F000F0;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout  = ( \buffer|Add0~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout  & ( (!\buffer|Add0~13_sumout  & (!\buffer|Add0~9_sumout  & 
// (!\buffer|Add0~5_sumout  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~13_sumout ),
	.datab(!\buffer|Add0~9_sumout ),
	.datac(!\buffer|Add0~5_sumout ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|Add0~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout  = ( !\buffer|Add3~1_sumout  & ( \buffer|Add3~5_sumout  & ( (\buffer|Add3~13_sumout  & (!\buffer|Add3~17_sumout  & (!\buffer|Add3~21_sumout  & !\buffer|Add3~9_sumout ))) ) ) )

	.dataa(!\buffer|Add3~13_sumout ),
	.datab(!\buffer|Add3~17_sumout ),
	.datac(!\buffer|Add3~21_sumout ),
	.datad(!\buffer|Add3~9_sumout ),
	.datae(!\buffer|Add3~1_sumout ),
	.dataf(!\buffer|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0 .lut_mask = 64'h0000000040000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout  = ( \buffer|Add0~1_sumout  & ( \buffer|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(!\buffer|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0 .lut_mask = 64'h0000000033333333;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout  & ( \camera|bit~q  & ( (!\buffer|Add0~13_sumout  & (!\buffer|Add0~5_sumout  & (\GPIO_0[10]~input_o  & 
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ))) ) ) )

	.dataa(!\buffer|Add0~13_sumout ),
	.datab(!\buffer|Add0~5_sumout ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.dataf(!\camera|bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0 .lut_mask = 64'h0000000000000008;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout  = ( \buffer|Add3~9_sumout  & ( !\buffer|Add3~1_sumout  & ( (\buffer|Add3~5_sumout  & (\buffer|Add3~13_sumout  & (!\buffer|Add3~17_sumout  & \buffer|Add3~21_sumout ))) ) ) )

	.dataa(!\buffer|Add3~5_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~17_sumout ),
	.datad(!\buffer|Add3~21_sumout ),
	.datae(!\buffer|Add3~9_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0 .lut_mask = 64'h0000001000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a240 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout  & ( (!\buffer|Add0~5_sumout  & 
// (\GPIO_0[10]~input_o  & (\camera|bit~q  & !\buffer|Add0~13_sumout ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|bit~q ),
	.datad(!\buffer|Add0~13_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0 .lut_mask = 64'h0000000000000200;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout  = ( !\buffer|Add3~17_sumout  & ( \buffer|Add3~13_sumout  & ( (\buffer|Add3~9_sumout  & (!\buffer|Add3~21_sumout  & (\buffer|Add3~5_sumout  & !\buffer|Add3~1_sumout ))) ) ) )

	.dataa(!\buffer|Add3~9_sumout ),
	.datab(!\buffer|Add3~21_sumout ),
	.datac(!\buffer|Add3~5_sumout ),
	.datad(!\buffer|Add3~1_sumout ),
	.datae(!\buffer|Add3~17_sumout ),
	.dataf(!\buffer|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a176 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout  & ( \GPIO_0[10]~input_o  ) )

	.dataa(gnd),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1 .lut_mask = 64'h0000000033333333;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout  = ( \buffer|Add0~1_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1_combout  & ( (!\buffer|Add0~5_sumout  & (!\buffer|Add0~9_sumout  & 
// (!\buffer|Add0~13_sumout  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|Add0~9_sumout ),
	.datac(!\buffer|Add0~13_sumout ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|Add0~1_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout  = ( \buffer|Add3~21_sumout  & ( !\buffer|Add3~9_sumout  & ( (!\buffer|Add3~17_sumout  & (\buffer|Add3~13_sumout  & (!\buffer|Add3~1_sumout  & \buffer|Add3~5_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~1_sumout ),
	.datad(!\buffer|Add3~5_sumout ),
	.datae(!\buffer|Add3~21_sumout ),
	.dataf(!\buffer|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a208 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout 
// ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .lut_mask = 64'h4444777703CF03CF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout  = ( \GPIO_0[10]~input_o  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout  & ( (!\buffer|Add0~5_sumout  & (!\buffer|Add0~9_sumout  & (!\buffer|Add0~13_sumout 
//  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|Add0~9_sumout ),
	.datac(!\buffer|Add0~13_sumout ),
	.datad(!\camera|bit~q ),
	.datae(!\GPIO_0[10]~input_o ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1 .lut_mask = 64'h0000000000000080;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout  = ( !\buffer|Add3~9_sumout  & ( !\buffer|Add3~21_sumout  & ( (!\buffer|Add3~1_sumout  & (!\buffer|Add3~13_sumout  & (\buffer|Add3~5_sumout  & !\buffer|Add3~17_sumout ))) ) ) )

	.dataa(!\buffer|Add3~1_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~5_sumout ),
	.datad(!\buffer|Add3~17_sumout ),
	.datae(!\buffer|Add3~9_sumout ),
	.dataf(!\buffer|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0 .lut_mask = 64'h0800000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout  = ( \buffer|Add0~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1_combout  & ( (!\buffer|Add0~5_sumout  & (!\buffer|Add0~9_sumout  & (\camera|bit~q  & 
// !\buffer|Add0~13_sumout ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|Add0~9_sumout ),
	.datac(!\camera|bit~q ),
	.datad(!\buffer|Add0~13_sumout ),
	.datae(!\buffer|Add0~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0 .lut_mask = 64'h0000000000000800;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N3
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout  = ( !\buffer|Add3~1_sumout  & ( !\buffer|Add3~9_sumout  & ( (\buffer|Add3~21_sumout  & (!\buffer|Add3~17_sumout  & (!\buffer|Add3~13_sumout  & \buffer|Add3~5_sumout ))) ) ) )

	.dataa(!\buffer|Add3~21_sumout ),
	.datab(!\buffer|Add3~17_sumout ),
	.datac(!\buffer|Add3~13_sumout ),
	.datad(!\buffer|Add3~5_sumout ),
	.datae(!\buffer|Add3~1_sumout ),
	.dataf(!\buffer|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0 .lut_mask = 64'h0040000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a192 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  & ( (\GPIO_0[10]~input_o  & 
// (\camera|bit~q  & (!\buffer|Add0~5_sumout  & !\buffer|Add0~13_sumout ))) ) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|bit~q ),
	.datac(!\buffer|Add0~5_sumout ),
	.datad(!\buffer|Add0~13_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1 .lut_mask = 64'h0000000000001000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout  = ( \buffer|Add3~9_sumout  & ( !\buffer|Add3~1_sumout  & ( (\buffer|Add3~5_sumout  & (!\buffer|Add3~17_sumout  & (!\buffer|Add3~13_sumout  & !\buffer|Add3~21_sumout ))) ) ) )

	.dataa(!\buffer|Add3~5_sumout ),
	.datab(!\buffer|Add3~17_sumout ),
	.datac(!\buffer|Add3~13_sumout ),
	.datad(!\buffer|Add3~21_sumout ),
	.datae(!\buffer|Add3~9_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a160 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout  = ( \GPIO_0[10]~input_o  & ( \camera|bit~q  & ( (!\buffer|Add0~5_sumout  & (!\buffer|Add0~13_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  & 
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|Add0~13_sumout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~0_combout ),
	.datae(!\GPIO_0[10]~input_o ),
	.dataf(!\camera|bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1 .lut_mask = 64'h0000000000000008;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout  = ( \buffer|Add3~21_sumout  & ( !\buffer|Add3~1_sumout  & ( (\buffer|Add3~5_sumout  & (!\buffer|Add3~13_sumout  & (!\buffer|Add3~17_sumout  & \buffer|Add3~9_sumout ))) ) ) )

	.dataa(!\buffer|Add3~5_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~17_sumout ),
	.datad(!\buffer|Add3~9_sumout ),
	.datae(!\buffer|Add3~21_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0 .lut_mask = 64'h0000004000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a224 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout 
// )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .lut_mask = 64'h20702A7A25752F7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout  = ( \buffer|Add0~21_sumout  & ( (\buffer|Add0~1_sumout  & !\buffer|Add0~17_sumout ) ) )

	.dataa(!\buffer|Add0~1_sumout ),
	.datab(!\buffer|Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0 .lut_mask = 64'h0000000044444444;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout  = ( \buffer|Add0~9_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout  & ( (\buffer|Add0~5_sumout  & (!\buffer|Add0~13_sumout  & (\GPIO_0[10]~input_o  
// & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|Add0~13_sumout ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|Add0~9_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1 .lut_mask = 64'h0000000000000004;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout  = ( !\buffer|Add3~21_sumout  & ( \buffer|Add3~9_sumout  & ( (\buffer|Add3~17_sumout  & (\buffer|Add3~13_sumout  & (\buffer|Add3~5_sumout  & !\buffer|Add3~1_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~5_sumout ),
	.datad(!\buffer|Add3~1_sumout ),
	.datae(!\buffer|Add3~21_sumout ),
	.dataf(!\buffer|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a184 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout  = ( \camera|bit~q  & ( \buffer|Add0~5_sumout  & ( (!\buffer|Add0~9_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1_combout  & (!\buffer|Add0~13_sumout  & 
// \buffer|Add0~1_sumout ))) ) ) )

	.dataa(!\buffer|Add0~9_sumout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1_combout ),
	.datac(!\buffer|Add0~13_sumout ),
	.datad(!\buffer|Add0~1_sumout ),
	.datae(!\camera|bit~q ),
	.dataf(!\buffer|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0 .lut_mask = 64'h0000000000000020;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout  = ( !\buffer|Add3~9_sumout  & ( \buffer|Add3~21_sumout  & ( (\buffer|Add3~17_sumout  & (\buffer|Add3~13_sumout  & (!\buffer|Add3~1_sumout  & \buffer|Add3~5_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~1_sumout ),
	.datad(!\buffer|Add3~5_sumout ),
	.datae(!\buffer|Add3~9_sumout ),
	.dataf(!\buffer|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a216 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1_combout  & ( !\buffer|Add0~13_sumout  & ( (\buffer|Add0~1_sumout  & (\buffer|Add0~5_sumout  & (\camera|bit~q  & 
// \buffer|Add0~9_sumout ))) ) ) )

	.dataa(!\buffer|Add0~1_sumout ),
	.datab(!\buffer|Add0~5_sumout ),
	.datac(!\camera|bit~q ),
	.datad(!\buffer|Add0~9_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~1_combout ),
	.dataf(!\buffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0 .lut_mask = 64'h0000000100000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout  = ( \buffer|Add3~5_sumout  & ( !\buffer|Add3~1_sumout  & ( (\buffer|Add3~9_sumout  & (\buffer|Add3~13_sumout  & (\buffer|Add3~17_sumout  & \buffer|Add3~21_sumout ))) ) ) )

	.dataa(!\buffer|Add3~9_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~17_sumout ),
	.datad(!\buffer|Add3~21_sumout ),
	.datae(!\buffer|Add3~5_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0 .lut_mask = 64'h0000000100000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a248 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout  = ( \buffer|Add0~5_sumout  & ( !\buffer|Add0~9_sumout  & ( (!\buffer|Add0~13_sumout  & (\GPIO_0[10]~input_o  & (\camera|bit~q  & 
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ))) ) ) )

	.dataa(!\buffer|Add0~13_sumout ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|bit~q ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~0_combout ),
	.datae(!\buffer|Add0~5_sumout ),
	.dataf(!\buffer|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0 .lut_mask = 64'h0000000200000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout  = ( !\buffer|Add3~21_sumout  & ( \buffer|Add3~5_sumout  & ( (\buffer|Add3~13_sumout  & (!\buffer|Add3~9_sumout  & (!\buffer|Add3~1_sumout  & \buffer|Add3~17_sumout ))) ) ) )

	.dataa(!\buffer|Add3~13_sumout ),
	.datab(!\buffer|Add3~9_sumout ),
	.datac(!\buffer|Add3~1_sumout ),
	.datad(!\buffer|Add3~17_sumout ),
	.datae(!\buffer|Add3~21_sumout ),
	.dataf(!\buffer|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a152 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout 
// )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout 
// ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .lut_mask = 64'h02520757A2F2A7F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N20
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(\buffer|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N23
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(\buffer|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .lut_mask = 64'h0F0F5555333300FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N35
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(\buffer|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N32
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\vga_inst|VGA_CLK~q ),
	.d(\buffer|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  = ( !\buffer|Add0~21_sumout  & ( !\buffer|Add0~17_sumout  ) )

	.dataa(!\buffer|Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  & ( \buffer|Add0~13_sumout  & ( (\buffer|Add0~5_sumout  & 
// (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & (\camera|bit~q  & \GPIO_0[10]~input_o ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datac(!\camera|bit~q ),
	.datad(!\GPIO_0[10]~input_o ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.dataf(!\buffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0 .lut_mask = 64'h0000000000000001;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  = ( \buffer|Add3~1_sumout  & ( !\buffer|Add3~21_sumout  & ( (\buffer|Add3~9_sumout  & (!\buffer|Add3~13_sumout  & (!\buffer|Add3~5_sumout  & \buffer|Add3~17_sumout ))) ) ) )

	.dataa(!\buffer|Add3~9_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~5_sumout ),
	.datad(!\buffer|Add3~17_sumout ),
	.datae(!\buffer|Add3~1_sumout ),
	.dataf(!\buffer|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0 .lut_mask = 64'h0000004000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a296 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o ,\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1_combout  = ( !\buffer|Add0~17_sumout  & ( (\GPIO_0[10]~input_o  & !\buffer|Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\buffer|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1 .lut_mask = 64'h3030303000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout  = ( \camera|bit~q  & ( !\buffer|Add0~9_sumout  & ( (\buffer|Add0~5_sumout  & (!\buffer|Add0~1_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1_combout  & 
// \buffer|Add0~13_sumout ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|Add0~1_sumout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1_combout ),
	.datad(!\buffer|Add0~13_sumout ),
	.datae(!\camera|bit~q ),
	.dataf(!\buffer|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0 .lut_mask = 64'h0000000400000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout  = ( !\buffer|Add3~5_sumout  & ( \buffer|Add3~1_sumout  & ( (!\buffer|Add3~9_sumout  & (\buffer|Add3~17_sumout  & (!\buffer|Add3~21_sumout  & !\buffer|Add3~13_sumout ))) ) ) )

	.dataa(!\buffer|Add3~9_sumout ),
	.datab(!\buffer|Add3~17_sumout ),
	.datac(!\buffer|Add3~21_sumout ),
	.datad(!\buffer|Add3~13_sumout ),
	.datae(!\buffer|Add3~5_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a264 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout  = ( \camera|bit~q  & ( \buffer|Add0~13_sumout  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1_combout  & (!\buffer|Add0~9_sumout  & (!\buffer|Add0~5_sumout  & 
// \buffer|Add0~1_sumout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1_combout ),
	.datab(!\buffer|Add0~9_sumout ),
	.datac(!\buffer|Add0~5_sumout ),
	.datad(!\buffer|Add0~1_sumout ),
	.datae(!\camera|bit~q ),
	.dataf(!\buffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0 .lut_mask = 64'h0000000000000040;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout  = ( \buffer|Add3~1_sumout  & ( !\buffer|Add3~5_sumout  & ( (!\buffer|Add3~17_sumout  & (\buffer|Add3~13_sumout  & (!\buffer|Add3~9_sumout  & !\buffer|Add3~21_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~9_sumout ),
	.datad(!\buffer|Add3~21_sumout ),
	.datae(!\buffer|Add3~1_sumout ),
	.dataf(!\buffer|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a272 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout  = ( !\buffer|Add0~1_sumout  & ( \camera|bit~q  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1_combout  & (!\buffer|Add0~5_sumout  & (\buffer|Add0~13_sumout  & 
// !\buffer|Add0~9_sumout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1_combout ),
	.datab(!\buffer|Add0~5_sumout ),
	.datac(!\buffer|Add0~13_sumout ),
	.datad(!\buffer|Add0~9_sumout ),
	.datae(!\buffer|Add0~1_sumout ),
	.dataf(!\camera|bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout  = ( \buffer|Add3~1_sumout  & ( !\buffer|Add3~5_sumout  & ( (!\buffer|Add3~9_sumout  & (!\buffer|Add3~17_sumout  & (!\buffer|Add3~21_sumout  & !\buffer|Add3~13_sumout ))) ) ) )

	.dataa(!\buffer|Add3~9_sumout ),
	.datab(!\buffer|Add3~17_sumout ),
	.datac(!\buffer|Add3~21_sumout ),
	.datad(!\buffer|Add3~13_sumout ),
	.datae(!\buffer|Add3~1_sumout ),
	.dataf(!\buffer|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a256 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1_combout  & ( \buffer|Add0~5_sumout  & ( (\buffer|Add0~13_sumout  & (\buffer|Add0~1_sumout  & (\camera|bit~q  & 
// !\buffer|Add0~9_sumout ))) ) ) )

	.dataa(!\buffer|Add0~13_sumout ),
	.datab(!\buffer|Add0~1_sumout ),
	.datac(!\camera|bit~q ),
	.datad(!\buffer|Add0~9_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~1_combout ),
	.dataf(!\buffer|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0 .lut_mask = 64'h0000000000000100;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  = ( !\buffer|Add3~21_sumout  & ( \buffer|Add3~1_sumout  & ( (!\buffer|Add3~9_sumout  & (!\buffer|Add3~5_sumout  & (\buffer|Add3~13_sumout  & \buffer|Add3~17_sumout ))) ) ) )

	.dataa(!\buffer|Add3~9_sumout ),
	.datab(!\buffer|Add3~5_sumout ),
	.datac(!\buffer|Add3~13_sumout ),
	.datad(!\buffer|Add3~17_sumout ),
	.datae(!\buffer|Add3~21_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a280 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout  & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N51
cyclonev_lcell_comb \vga_inst|VGA_R[0]~0 (
// Equation(s):
// \vga_inst|VGA_R[0]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[0]~0 .extended_lut = "off";
defparam \vga_inst|VGA_R[0]~0 .lut_mask = 64'h0000AAAA00000000;
defparam \vga_inst|VGA_R[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  & ( \buffer|Add0~13_sumout  & ( (!\buffer|Add0~5_sumout  & 
// (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & (\camera|bit~q  & \GPIO_0[10]~input_o ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datac(!\camera|bit~q ),
	.datad(!\GPIO_0[10]~input_o ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.dataf(!\buffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0 .lut_mask = 64'h0000000000000002;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout  = ( \buffer|Add3~1_sumout  & ( !\buffer|Add3~5_sumout  & ( (!\buffer|Add3~17_sumout  & (!\buffer|Add3~13_sumout  & (\buffer|Add3~9_sumout  & !\buffer|Add3~21_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~9_sumout ),
	.datad(!\buffer|Add3~21_sumout ),
	.datae(!\buffer|Add3~1_sumout ),
	.dataf(!\buffer|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a288 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N48
cyclonev_lcell_comb \vga_inst|VGA_R[0]~23 (
// Equation(s):
// \vga_inst|VGA_R[0]~23_combout  = ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\vga_inst|VGA_R[0]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout ))))) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\vga_inst|VGA_R[0]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout ))))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\vga_inst|VGA_R[0]~0_combout ),
	.datag(!\buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[0]~23 .extended_lut = "on";
defparam \vga_inst|VGA_R[0]~23 .lut_mask = 64'h0000000004AE04AE;
defparam \vga_inst|VGA_R[0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout  = ( \buffer|Add0~17_sumout  & ( (!\buffer|Add0~21_sumout  & !\buffer|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\buffer|Add0~21_sumout ),
	.datac(!\buffer|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1 .lut_mask = 64'h00000000C0C0C0C0;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout  = ( !\buffer|Add0~9_sumout  & ( \camera|bit~q  & ( (!\buffer|Add0~5_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout  & (\GPIO_0[10]~input_o  & 
// !\buffer|Add0~13_sumout ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~1_combout ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\buffer|Add0~13_sumout ),
	.datae(!\buffer|Add0~9_sumout ),
	.dataf(!\camera|bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2 .lut_mask = 64'h0000000002000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout  = ( !\buffer|Add3~9_sumout  & ( !\buffer|Add3~1_sumout  & ( (!\buffer|Add3~17_sumout  & (!\buffer|Add3~13_sumout  & (!\buffer|Add3~5_sumout  & \buffer|Add3~21_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~5_sumout ),
	.datad(!\buffer|Add3~21_sumout ),
	.datae(!\buffer|Add3~9_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0 .lut_mask = 64'h0080000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout  = ( !\buffer|Add0~21_sumout  & ( (!\buffer|Add0~17_sumout  & !\buffer|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\buffer|Add0~17_sumout ),
	.datac(!\buffer|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout  = ( \GPIO_0[10]~input_o  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout  & ( (!\buffer|Add0~13_sumout  & (!\buffer|Add0~9_sumout  & (\camera|bit~q  & 
// !\buffer|Add0~5_sumout ))) ) ) )

	.dataa(!\buffer|Add0~13_sumout ),
	.datab(!\buffer|Add0~9_sumout ),
	.datac(!\camera|bit~q ),
	.datad(!\buffer|Add0~5_sumout ),
	.datae(!\GPIO_0[10]~input_o ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1 .lut_mask = 64'h0000000000000800;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w[3] (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3] = ( !\buffer|Add3~21_sumout  & ( !\buffer|Add3~1_sumout  & ( (!\buffer|Add3~9_sumout  & (!\buffer|Add3~17_sumout  & (!\buffer|Add3~5_sumout  & !\buffer|Add3~13_sumout ))) ) ) )

	.dataa(!\buffer|Add3~9_sumout ),
	.datab(!\buffer|Add3~17_sumout ),
	.datac(!\buffer|Add3~5_sumout ),
	.datad(!\buffer|Add3~13_sumout ),
	.datae(!\buffer|Add3~21_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w[3] .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w[3] .lut_mask = 64'h8000000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout  = ( !\buffer|Add0~21_sumout  & ( \buffer|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout  & ( (!\buffer|Add0~5_sumout  & 
// (\GPIO_0[10]~input_o  & (!\buffer|Add0~13_sumout  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\buffer|Add0~13_sumout ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1 .lut_mask = 64'h0000000000000020;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout  = ( \buffer|Add3~9_sumout  & ( !\buffer|Add3~13_sumout  & ( (!\buffer|Add3~17_sumout  & (\buffer|Add3~21_sumout  & (!\buffer|Add3~1_sumout  & !\buffer|Add3~5_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~21_sumout ),
	.datac(!\buffer|Add3~1_sumout ),
	.datad(!\buffer|Add3~5_sumout ),
	.datae(!\buffer|Add3~9_sumout ),
	.dataf(!\buffer|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (!\buffer|Add0~5_sumout  & 
// (\GPIO_0[10]~input_o  & (!\buffer|Add0~13_sumout  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\buffer|Add0~13_sumout ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2 .lut_mask = 64'h0000000000000020;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout  = ( !\buffer|Add3~21_sumout  & ( !\buffer|Add3~1_sumout  & ( (!\buffer|Add3~17_sumout  & (!\buffer|Add3~5_sumout  & (\buffer|Add3~9_sumout  & !\buffer|Add3~13_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~5_sumout ),
	.datac(!\buffer|Add3~9_sumout ),
	.datad(!\buffer|Add3~13_sumout ),
	.datae(!\buffer|Add3~21_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0 .lut_mask = 64'h0800000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) 
// ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1_combout  = (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & \GPIO_0[10]~input_o )

	.dataa(gnd),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1 .lut_mask = 64'h0303030303030303;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout  = ( \buffer|Add0~1_sumout  & ( \camera|bit~q  & ( (!\buffer|Add0~9_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1_combout  & (\buffer|Add0~5_sumout  & 
// !\buffer|Add0~13_sumout ))) ) ) )

	.dataa(!\buffer|Add0~9_sumout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1_combout ),
	.datac(!\buffer|Add0~5_sumout ),
	.datad(!\buffer|Add0~13_sumout ),
	.datae(!\buffer|Add0~1_sumout ),
	.dataf(!\camera|bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0 .lut_mask = 64'h0000000000000200;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout  = ( \buffer|Add3~13_sumout  & ( !\buffer|Add3~5_sumout  & ( (\buffer|Add3~17_sumout  & (!\buffer|Add3~21_sumout  & (!\buffer|Add3~1_sumout  & !\buffer|Add3~9_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~21_sumout ),
	.datac(!\buffer|Add3~1_sumout ),
	.datad(!\buffer|Add3~9_sumout ),
	.datae(!\buffer|Add3~13_sumout ),
	.dataf(!\buffer|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout  & ( \GPIO_0[10]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout  = ( !\buffer|Add0~13_sumout  & ( \buffer|Add0~1_sumout  & ( (\buffer|Add0~5_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1_combout  & 
// (!\buffer|Add0~9_sumout  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1_combout ),
	.datac(!\buffer|Add0~9_sumout ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|Add0~13_sumout ),
	.dataf(!\buffer|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout  = ( !\buffer|Add3~9_sumout  & ( !\buffer|Add3~1_sumout  & ( (\buffer|Add3~17_sumout  & (\buffer|Add3~13_sumout  & (!\buffer|Add3~5_sumout  & \buffer|Add3~21_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~5_sumout ),
	.datad(!\buffer|Add3~21_sumout ),
	.datae(!\buffer|Add3~9_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0 .lut_mask = 64'h0010000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout  = ( \buffer|Add0~5_sumout  & ( !\buffer|Add0~13_sumout  & ( (\buffer|Add0~1_sumout  & (\buffer|Add0~9_sumout  & (\camera|bit~q  & 
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1_combout ))) ) ) )

	.dataa(!\buffer|Add0~1_sumout ),
	.datab(!\buffer|Add0~9_sumout ),
	.datac(!\camera|bit~q ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1_combout ),
	.datae(!\buffer|Add0~5_sumout ),
	.dataf(!\buffer|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0 .lut_mask = 64'h0000000100000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout  = ( !\buffer|Add3~5_sumout  & ( !\buffer|Add3~1_sumout  & ( (!\buffer|Add3~21_sumout  & (\buffer|Add3~13_sumout  & (\buffer|Add3~17_sumout  & \buffer|Add3~9_sumout ))) ) ) )

	.dataa(!\buffer|Add3~21_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~17_sumout ),
	.datad(!\buffer|Add3~9_sumout ),
	.datae(!\buffer|Add3~5_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0 .lut_mask = 64'h0002000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout  = ( \buffer|Add0~9_sumout  & ( \buffer|Add0~5_sumout  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1_combout  & (!\buffer|Add0~13_sumout  & (\camera|bit~q  & 
// \buffer|Add0~1_sumout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1_combout ),
	.datab(!\buffer|Add0~13_sumout ),
	.datac(!\camera|bit~q ),
	.datad(!\buffer|Add0~1_sumout ),
	.datae(!\buffer|Add0~9_sumout ),
	.dataf(!\buffer|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0 .lut_mask = 64'h0000000000000004;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout  = ( \buffer|Add3~9_sumout  & ( \buffer|Add3~21_sumout  & ( (\buffer|Add3~17_sumout  & (\buffer|Add3~13_sumout  & (!\buffer|Add3~1_sumout  & !\buffer|Add3~5_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~1_sumout ),
	.datad(!\buffer|Add3~5_sumout ),
	.datae(!\buffer|Add3~9_sumout ),
	.dataf(!\buffer|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h44770C0C44773F3F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout  & ( (!\buffer|Add0~5_sumout  & 
// (\GPIO_0[10]~input_o  & (\camera|bit~q  & !\buffer|Add0~13_sumout ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|bit~q ),
	.datad(!\buffer|Add0~13_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0 .lut_mask = 64'h0000000000000200;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout  = ( \buffer|Add3~9_sumout  & ( \buffer|Add3~21_sumout  & ( (!\buffer|Add3~17_sumout  & (\buffer|Add3~13_sumout  & (!\buffer|Add3~1_sumout  & !\buffer|Add3~5_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~1_sumout ),
	.datad(!\buffer|Add3~5_sumout ),
	.datae(!\buffer|Add3~9_sumout ),
	.dataf(!\buffer|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0 .lut_mask = 64'h0000000000002000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout  = ( \buffer|Add0~1_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1_combout  & ( (!\buffer|Add0~13_sumout  & (!\buffer|Add0~9_sumout  & (\camera|bit~q  & 
// !\buffer|Add0~5_sumout ))) ) ) )

	.dataa(!\buffer|Add0~13_sumout ),
	.datab(!\buffer|Add0~9_sumout ),
	.datac(!\camera|bit~q ),
	.datad(!\buffer|Add0~5_sumout ),
	.datae(!\buffer|Add0~1_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0 .lut_mask = 64'h0000000000000800;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout  = ( \buffer|Add3~13_sumout  & ( !\buffer|Add3~9_sumout  & ( (!\buffer|Add3~17_sumout  & (\buffer|Add3~21_sumout  & (!\buffer|Add3~5_sumout  & !\buffer|Add3~1_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~21_sumout ),
	.datac(!\buffer|Add3~5_sumout ),
	.datad(!\buffer|Add3~1_sumout ),
	.datae(!\buffer|Add3~13_sumout ),
	.dataf(!\buffer|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1_combout  & ( \buffer|Add0~1_sumout  & ( (!\buffer|Add0~13_sumout  & (!\buffer|Add0~9_sumout  & 
// (!\buffer|Add0~5_sumout  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~13_sumout ),
	.datab(!\buffer|Add0~9_sumout ),
	.datac(!\buffer|Add0~5_sumout ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~1_combout ),
	.dataf(!\buffer|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout  = ( !\buffer|Add3~9_sumout  & ( !\buffer|Add3~1_sumout  & ( (!\buffer|Add3~21_sumout  & (\buffer|Add3~13_sumout  & (!\buffer|Add3~5_sumout  & !\buffer|Add3~17_sumout ))) ) ) )

	.dataa(!\buffer|Add3~21_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~5_sumout ),
	.datad(!\buffer|Add3~17_sumout ),
	.datae(!\buffer|Add3~9_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0 .lut_mask = 64'h2000000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout  = ( !\buffer|Add0~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & ( (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout  & 
// (\GPIO_0[10]~input_o  & (!\buffer|Add0~5_sumout  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\buffer|Add0~5_sumout ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|Add0~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1 .lut_mask = 64'h0000000000100000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout  = ( !\buffer|Add3~5_sumout  & ( \buffer|Add3~9_sumout  & ( (!\buffer|Add3~21_sumout  & (!\buffer|Add3~17_sumout  & (\buffer|Add3~13_sumout  & !\buffer|Add3~1_sumout ))) ) ) )

	.dataa(!\buffer|Add3~21_sumout ),
	.datab(!\buffer|Add3~17_sumout ),
	.datac(!\buffer|Add3~13_sumout ),
	.datad(!\buffer|Add3~1_sumout ),
	.datae(!\buffer|Add3~5_sumout ),
	.dataf(!\buffer|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & \buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout  = ( !\buffer|Add0~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  & ( (\buffer|Add0~5_sumout  & 
// (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout  & (\GPIO_0[10]~input_o  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~0_combout ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|Add0~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0 .lut_mask = 64'h0000000000010000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout  = ( \buffer|Add3~9_sumout  & ( !\buffer|Add3~1_sumout  & ( (!\buffer|Add3~21_sumout  & (\buffer|Add3~17_sumout  & (!\buffer|Add3~5_sumout  & !\buffer|Add3~13_sumout ))) ) ) )

	.dataa(!\buffer|Add3~21_sumout ),
	.datab(!\buffer|Add3~17_sumout ),
	.datac(!\buffer|Add3~5_sumout ),
	.datad(!\buffer|Add3~13_sumout ),
	.datae(!\buffer|Add3~9_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout  = ( !\buffer|Add0~21_sumout  & ( !\buffer|Add0~9_sumout  & ( (\buffer|Add0~5_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1_combout  & (\camera|bit~q  & 
// !\buffer|Add0~13_sumout ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~1_combout ),
	.datac(!\camera|bit~q ),
	.datad(!\buffer|Add0~13_sumout ),
	.datae(!\buffer|Add0~21_sumout ),
	.dataf(!\buffer|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0 .lut_mask = 64'h0100000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout  = ( !\buffer|Add3~1_sumout  & ( \buffer|Add3~21_sumout  & ( (!\buffer|Add3~5_sumout  & (\buffer|Add3~17_sumout  & (!\buffer|Add3~13_sumout  & !\buffer|Add3~9_sumout ))) ) ) )

	.dataa(!\buffer|Add3~5_sumout ),
	.datab(!\buffer|Add3~17_sumout ),
	.datac(!\buffer|Add3~13_sumout ),
	.datad(!\buffer|Add3~9_sumout ),
	.datae(!\buffer|Add3~1_sumout ),
	.dataf(!\buffer|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout  & ( (!\buffer|Add0~13_sumout  & 
// (\buffer|Add0~5_sumout  & (\GPIO_0[10]~input_o  & \camera|bit~q ))) ) ) )

	.dataa(!\buffer|Add0~13_sumout ),
	.datab(!\buffer|Add0~5_sumout ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|bit~q ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0 .lut_mask = 64'h0000000000000002;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N3
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout  = ( !\buffer|Add3~5_sumout  & ( !\buffer|Add3~1_sumout  & ( (\buffer|Add3~21_sumout  & (\buffer|Add3~9_sumout  & (!\buffer|Add3~13_sumout  & \buffer|Add3~17_sumout ))) ) ) )

	.dataa(!\buffer|Add3~21_sumout ),
	.datab(!\buffer|Add3~9_sumout ),
	.datac(!\buffer|Add3~13_sumout ),
	.datad(!\buffer|Add3~17_sumout ),
	.datae(!\buffer|Add3~5_sumout ),
	.dataf(!\buffer|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0 .lut_mask = 64'h0010000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout  = ( \camera|bit~q  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout  & ( (\buffer|Add0~5_sumout  & (\GPIO_0[10]~input_o  & (!\buffer|Add0~9_sumout  & 
// !\buffer|Add0~13_sumout ))) ) ) )

	.dataa(!\buffer|Add0~5_sumout ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\buffer|Add0~9_sumout ),
	.datad(!\buffer|Add0~13_sumout ),
	.datae(!\camera|bit~q ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  = ( !\buffer|Add3~5_sumout  & ( !\buffer|Add3~21_sumout  & ( (\buffer|Add3~17_sumout  & (!\buffer|Add3~13_sumout  & (!\buffer|Add3~9_sumout  & !\buffer|Add3~1_sumout ))) ) ) )

	.dataa(!\buffer|Add3~17_sumout ),
	.datab(!\buffer|Add3~13_sumout ),
	.datac(!\buffer|Add3~9_sumout ),
	.datad(!\buffer|Add3~1_sumout ),
	.datae(!\buffer|Add3~5_sumout ),
	.dataf(!\buffer|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0 .lut_mask = 64'h4000000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[0]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ) 
// ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .lut_mask = 64'h447744770303CFCF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N42
cyclonev_lcell_comb \vga_inst|ativo (
// Equation(s):
// \vga_inst|ativo~combout  = ( \vga_inst|y [5] & ( \vga_inst|y [6] & ( \vga_inst|LessThan0~0_combout  ) ) ) # ( !\vga_inst|y [5] & ( \vga_inst|y [6] & ( \vga_inst|LessThan0~0_combout  ) ) ) # ( \vga_inst|y [5] & ( !\vga_inst|y [6] & ( 
// \vga_inst|LessThan0~0_combout  ) ) ) # ( !\vga_inst|y [5] & ( !\vga_inst|y [6] & ( ((!\vga_inst|y [3] & (!\vga_inst|y [4] & \vga_inst|LessThan1~0_combout ))) # (\vga_inst|LessThan0~0_combout ) ) ) )

	.dataa(!\vga_inst|LessThan0~0_combout ),
	.datab(!\vga_inst|y [3]),
	.datac(!\vga_inst|y [4]),
	.datad(!\vga_inst|LessThan1~0_combout ),
	.datae(!\vga_inst|y [5]),
	.dataf(!\vga_inst|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|ativo~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|ativo .extended_lut = "off";
defparam \vga_inst|ativo .lut_mask = 64'h55D5555555555555;
defparam \vga_inst|ativo .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N42
cyclonev_lcell_comb \vga_inst|VGA_R[0]~1 (
// Equation(s):
// \vga_inst|VGA_R[0]~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( !\vga_inst|ativo~combout  & ( ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [4]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout )))) # (\vga_inst|VGA_R[0]~23_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( !\vga_inst|ativo~combout  & ( 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & \buffer|memoria_rtl_0|auto_generated|address_reg_b [4]))) # (\vga_inst|VGA_R[0]~23_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\vga_inst|VGA_R[0]~23_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.dataf(!\vga_inst|ativo~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[0]~1 .extended_lut = "off";
defparam \vga_inst|VGA_R[0]~1 .lut_mask = 64'h04FFC4FF00000000;
defparam \vga_inst|VGA_R[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a153 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a137 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a145 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout 
// ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .lut_mask = 64'h4444777703CF03CF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a225 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a241 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a233 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a249 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout  ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .lut_mask = 64'h55550F0F333300FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a177 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a185 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a161 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a169 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a193 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a209 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a217 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a201 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .lut_mask = 64'h474700334747CCFF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .lut_mask = 64'h227722770505AFAF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h05AF05AF22227777;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout )) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h303F303F50505F5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout ) ) 
// ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h30303F3F505F505F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout  ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .lut_mask = 64'h0C3F0C3F44447777;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a289 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N9
cyclonev_lcell_comb \vga_inst|VGA_R[1]~2 (
// Equation(s):
// \vga_inst|VGA_R[1]~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a297  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a297  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a297 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[1]~2 .extended_lut = "off";
defparam \vga_inst|VGA_R[1]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \vga_inst|VGA_R[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a273 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a281 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a265 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a257 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[1]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout 
// ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .lut_mask = 64'h0055AAFF27272727;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N6
cyclonev_lcell_comb \vga_inst|VGA_R[1]~3 (
// Equation(s):
// \vga_inst|VGA_R[1]~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[0]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\vga_inst|VGA_R[1]~2_combout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[0]~0_combout  & (\vga_inst|VGA_R[1]~2_combout  & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) )

	.dataa(!\vga_inst|VGA_R[0]~0_combout ),
	.datab(!\vga_inst|VGA_R[1]~2_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[1]~3 .extended_lut = "off";
defparam \vga_inst|VGA_R[1]~3 .lut_mask = 64'h0100010051505150;
defparam \vga_inst|VGA_R[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N36
cyclonev_lcell_comb \vga_inst|VGA_R[1]~4 (
// Equation(s):
// \vga_inst|VGA_R[1]~4_combout  = ( \vga_inst|VGA_R[1]~3_combout  & ( !\vga_inst|ativo~combout  ) ) # ( !\vga_inst|VGA_R[1]~3_combout  & ( !\vga_inst|ativo~combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datae(!\vga_inst|VGA_R[1]~3_combout ),
	.dataf(!\vga_inst|ativo~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[1]~4 .extended_lut = "off";
defparam \vga_inst|VGA_R[1]~4 .lut_mask = 64'h3500FFFF00000000;
defparam \vga_inst|VGA_R[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a290 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a298 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o ,\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N21
cyclonev_lcell_comb \vga_inst|VGA_R[2]~5 (
// Equation(s):
// \vga_inst|VGA_R[2]~5_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[2]~5 .extended_lut = "off";
defparam \vga_inst|VGA_R[2]~5 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \vga_inst|VGA_R[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a274 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a258 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a266 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a282 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .lut_mask = 64'h303F303F50505F5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N18
cyclonev_lcell_comb \vga_inst|VGA_R[2]~6 (
// Equation(s):
// \vga_inst|VGA_R[2]~6_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\vga_inst|VGA_R[0]~0_combout  & \vga_inst|VGA_R[2]~5_combout )) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\vga_inst|VGA_R[0]~0_combout  & \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\vga_inst|VGA_R[0]~0_combout ),
	.datac(!\vga_inst|VGA_R[2]~5_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[2]~6 .extended_lut = "off";
defparam \vga_inst|VGA_R[2]~6 .lut_mask = 64'h0033003302020202;
defparam \vga_inst|VGA_R[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a242 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a250 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a234 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a226 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout )))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .lut_mask = 64'h00473347CC47FF47;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a154 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a146 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a138 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a130 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .lut_mask = 64'h050511BBAFAF11BB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a186 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a170 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a178 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a162 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .lut_mask = 64'h030311DDCFCF11DD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a210 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a202 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a194 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a218 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout )) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout )) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .lut_mask = 64'h30303F3F05F505F5;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] 
// & \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout )) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h227722770505AFAF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout ) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h02520757A2F2A7F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[2]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .lut_mask = 64'h272700552727AAFF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N12
cyclonev_lcell_comb \vga_inst|VGA_R[2]~7 (
// Equation(s):
// \vga_inst|VGA_R[2]~7_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( (\vga_inst|VGA_R[2]~6_combout  & !\vga_inst|ativo~combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( (\vga_inst|VGA_R[2]~6_combout  & !\vga_inst|ativo~combout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( (!\vga_inst|ativo~combout  & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout )) # (\vga_inst|VGA_R[2]~6_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [5] & ( (!\vga_inst|ativo~combout  & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout )) # (\vga_inst|VGA_R[2]~6_combout ))) ) ) )

	.dataa(!\vga_inst|VGA_R[2]~6_combout ),
	.datab(!\vga_inst|ativo~combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[2]~7 .extended_lut = "off";
defparam \vga_inst|VGA_R[2]~7 .lut_mask = 64'h444CC4CC44444444;
defparam \vga_inst|VGA_R[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h303F5050303F5F5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h535300F053530FFF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .lut_mask = 64'h53535353000FF0FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a291 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N39
cyclonev_lcell_comb \vga_inst|VGA_R[3]~8 (
// Equation(s):
// \vga_inst|VGA_R[3]~8_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a299  ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a299  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a299  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a299 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[3]~8 .extended_lut = "off";
defparam \vga_inst|VGA_R[3]~8 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \vga_inst|VGA_R[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a259 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a283 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a267 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a275 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N30
cyclonev_lcell_comb \vga_inst|VGA_R[3]~9 (
// Equation(s):
// \vga_inst|VGA_R[3]~9_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  & ( \vga_inst|VGA_R[0]~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \vga_inst|VGA_R[3]~8_combout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  & ( \vga_inst|VGA_R[0]~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \vga_inst|VGA_R[3]~8_combout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\vga_inst|VGA_R[3]~8_combout ),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ),
	.dataf(!\vga_inst|VGA_R[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[3]~9 .extended_lut = "off";
defparam \vga_inst|VGA_R[3]~9 .lut_mask = 64'h000000000202CECE;
defparam \vga_inst|VGA_R[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a139 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a155 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a131 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a147 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .lut_mask = 64'h0053F0530F53FF53;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a171 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a163 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a187 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a179 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout  ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a195 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a211 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a203 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a219 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N3
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .lut_mask = 64'h272700AA272755FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a235 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a251 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a227 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a243 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[3]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .lut_mask = 64'h05F505F50303F3F3;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout  & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .lut_mask = 64'h470047CC473347FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N30
cyclonev_lcell_comb \vga_inst|VGA_R[3]~10 (
// Equation(s):
// \vga_inst|VGA_R[3]~10_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  & ( (!\vga_inst|ativo~combout  & \vga_inst|VGA_R[3]~9_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  & ( (!\vga_inst|ativo~combout  & (((\vga_inst|VGA_R[3]~9_combout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [4])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  & ( 
// (!\vga_inst|ativo~combout  & \vga_inst|VGA_R[3]~9_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  & ( (!\vga_inst|ativo~combout  & 
// (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4])) # (\vga_inst|VGA_R[3]~9_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ),
	.datab(!\vga_inst|ativo~combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\vga_inst|VGA_R[3]~9_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[3]~10 .extended_lut = "off";
defparam \vga_inst|VGA_R[3]~10 .lut_mask = 64'h40CC00CC4CCC00CC;
defparam \vga_inst|VGA_R[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a268 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a284 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a260 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a276 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout )) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .lut_mask = 64'h05F5030305F5F3F3;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a300 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o ,\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a292 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N45
cyclonev_lcell_comb \vga_inst|VGA_R[4]~11 (
// Equation(s):
// \vga_inst|VGA_R[4]~11_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[4]~11 .extended_lut = "off";
defparam \vga_inst|VGA_R[4]~11 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \vga_inst|VGA_R[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N42
cyclonev_lcell_comb \vga_inst|VGA_R[4]~12 (
// Equation(s):
// \vga_inst|VGA_R[4]~12_combout  = ( \vga_inst|VGA_R[0]~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout )) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \vga_inst|VGA_R[4]~11_combout )))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\vga_inst|VGA_R[4]~11_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|VGA_R[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[4]~12 .extended_lut = "off";
defparam \vga_inst|VGA_R[4]~12 .lut_mask = 64'h00000000505C505C;
defparam \vga_inst|VGA_R[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h0027AA275527FF27;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout )) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h03CF111103CFDDDD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & \buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .lut_mask = 64'h20252A2F70757A7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a132 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a140 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a156 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a148 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .lut_mask = 64'h5353000F5353F0FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a220 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a212 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a196 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a204 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .lut_mask = 64'h00F00FFF35353535;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a164 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a180 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a172 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a188 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout 
// )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .lut_mask = 64'h40704C7C43734F7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a244 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a228 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a236 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a252 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[4]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .lut_mask = 64'h0C3F44440C3F7777;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N12
cyclonev_lcell_comb \vga_inst|VGA_R[4]~13 (
// Equation(s):
// \vga_inst|VGA_R[4]~13_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout  & ( !\vga_inst|ativo~combout  & ( ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [4])))) # (\vga_inst|VGA_R[4]~12_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout  & ( !\vga_inst|ativo~combout  & ( ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ))) # (\vga_inst|VGA_R[4]~12_combout ) ) ) )

	.dataa(!\vga_inst|VGA_R[4]~12_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ),
	.dataf(!\vga_inst|ativo~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[4]~13 .extended_lut = "off";
defparam \vga_inst|VGA_R[4]~13 .lut_mask = 64'h55D55DDD00000000;
defparam \vga_inst|VGA_R[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a133 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a149 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a141 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a157 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout 
// )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a197 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a213 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a205 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a221 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .lut_mask = 64'h474700CC474733FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a181 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a189 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a173 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a165 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .lut_mask = 64'h111103CFDDDD03CF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a229 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a237 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a253 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a245 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .lut_mask = 64'h474700334747CCFF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout )) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .lut_mask = 64'h474700CC474733FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N9
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) 
// ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h222277770A5F0A5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout )) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .lut_mask = 64'h444477770C3F0C3F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a269 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a277 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a261 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a285 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .lut_mask = 64'h05F505F530303F3F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a293 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[5]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N39
cyclonev_lcell_comb \vga_inst|VGA_R[5]~14 (
// Equation(s):
// \vga_inst|VGA_R[5]~14_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a301 ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a301 ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a301 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[5]~14 .extended_lut = "off";
defparam \vga_inst|VGA_R[5]~14 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga_inst|VGA_R[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N54
cyclonev_lcell_comb \vga_inst|VGA_R[5]~15 (
// Equation(s):
// \vga_inst|VGA_R[5]~15_combout  = ( \vga_inst|VGA_R[5]~14_combout  & ( (\vga_inst|VGA_R[0]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout )) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))))) ) ) # ( !\vga_inst|VGA_R[5]~14_combout  & ( (\buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout  & 
// (\vga_inst|VGA_R[0]~0_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ),
	.datab(!\vga_inst|VGA_R[0]~0_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\vga_inst|VGA_R[5]~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[5]~15 .extended_lut = "off";
defparam \vga_inst|VGA_R[5]~15 .lut_mask = 64'h1100113011001130;
defparam \vga_inst|VGA_R[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N24
cyclonev_lcell_comb \vga_inst|VGA_R[5]~16 (
// Equation(s):
// \vga_inst|VGA_R[5]~16_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  & ( \vga_inst|VGA_R[5]~15_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  & ( \vga_inst|VGA_R[5]~15_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  & ( 
// !\vga_inst|VGA_R[5]~15_combout  & ( (!\vga_inst|ativo~combout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  & ( !\vga_inst|VGA_R[5]~15_combout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [4] & (!\vga_inst|ativo~combout  & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\vga_inst|ativo~combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ),
	.dataf(!\vga_inst|VGA_R[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[5]~16 .extended_lut = "off";
defparam \vga_inst|VGA_R[5]~16 .lut_mask = 64'h04008C00CCCCCCCC;
defparam \vga_inst|VGA_R[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h0055330FFF55330F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h470047CC473347FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .lut_mask = 64'h051105BBAF11AFBB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h4403770344CF77CF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .lut_mask = 64'h0530053FF530F53F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a294 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a302 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o ,\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N57
cyclonev_lcell_comb \vga_inst|VGA_R[6]~17 (
// Equation(s):
// \vga_inst|VGA_R[6]~17_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[6]~17 .extended_lut = "off";
defparam \vga_inst|VGA_R[6]~17 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \vga_inst|VGA_R[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a270 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a278 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a262 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a286 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout )) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .lut_mask = 64'h03CF444403CF7777;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N54
cyclonev_lcell_comb \vga_inst|VGA_R[6]~18 (
// Equation(s):
// \vga_inst|VGA_R[6]~18_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout  & ( (\vga_inst|VGA_R[0]~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \vga_inst|VGA_R[6]~17_combout )))) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\vga_inst|VGA_R[0]~0_combout  & \vga_inst|VGA_R[6]~17_combout ))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\vga_inst|VGA_R[0]~0_combout ),
	.datad(!\vga_inst|VGA_R[6]~17_combout ),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[6]~18 .extended_lut = "off";
defparam \vga_inst|VGA_R[6]~18 .lut_mask = 64'h000400040A0E0A0E;
defparam \vga_inst|VGA_R[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a222 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a214 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a206 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a198 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout )))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a182 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a190 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a174 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a166 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .lut_mask = 64'h00550F33FF550F33;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a142 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a134 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a150 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a158 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .lut_mask = 64'h04C434F407C737F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a230 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a238 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a254 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a246 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[6]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout ) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .lut_mask = 64'h272727270055AAFF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  & 
// ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout 
// )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  & 
// ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .lut_mask = 64'h0344CF440377CF77;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N54
cyclonev_lcell_comb \vga_inst|VGA_R[6]~19 (
// Equation(s):
// \vga_inst|VGA_R[6]~19_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  & ( (!\vga_inst|ativo~combout  & \vga_inst|VGA_R[6]~18_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  & ( (!\vga_inst|ativo~combout  & (((\vga_inst|VGA_R[6]~18_combout ) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  & ( (!\vga_inst|ativo~combout  & \vga_inst|VGA_R[6]~18_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  & ( (!\vga_inst|ativo~combout  & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout )) # 
// (\vga_inst|VGA_R[6]~18_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\vga_inst|ativo~combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ),
	.datad(!\vga_inst|VGA_R[6]~18_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[6]~19 .extended_lut = "off";
defparam \vga_inst|VGA_R[6]~19 .lut_mask = 64'h08CC00CC4CCC00CC;
defparam \vga_inst|VGA_R[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2756w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3517w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2810w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3572w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3612w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2716w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ) 
// ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2726w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2860w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2820w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3582w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2766w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout ) 
// ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h50505F5F03F303F3;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2870w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3537w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2830w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2736w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h030503F5F305F3F5;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2840w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3602w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2699w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3460w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2746w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2799w[3]~2_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h303005F53F3F05F5;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout )) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .lut_mask = 64'h03034477CFCF4477;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a175 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a191 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2963w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3726w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a167 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2933w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3696w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a183 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2953w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3716w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a151 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2913w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a143 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2903w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3666w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a159 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2923w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3686w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a135 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2892w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout 
// ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .lut_mask = 64'h0505AFAF22772277;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a255 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3056w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a231 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3026w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3790w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a247 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3046w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a239 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3036w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a223 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3016w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a215 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3006w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a207 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2996w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a199 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode2985w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout )) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout 
// ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout )))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout )))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .lut_mask = 64'h3050305F3F503F5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a295 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3884w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N54
cyclonev_lcell_comb \vga_inst|VGA_R[7]~20 (
// Equation(s):
// \vga_inst|VGA_R[7]~20_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a303 ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a303 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a303 ),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[7]~20 .extended_lut = "off";
defparam \vga_inst|VGA_R[7]~20 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga_inst|VGA_R[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a287 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a279 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a263 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3843w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a271 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga_inst|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode3854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\GPIO_0[7]~input_o }),
	.portaaddr({\buffer|Add0~45_sumout ,\buffer|Add0~41_sumout ,\buffer|Add0~37_sumout ,\buffer|Add0~33_sumout ,\buffer|Add0~29_sumout ,\buffer|Add0~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,
\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\buffer|Add3~45_sumout ,\buffer|Add3~41_sumout ,\buffer|Add3~37_sumout ,\buffer|Add3~33_sumout ,\buffer|Add3~29_sumout ,\buffer|Add3~25_sumout ,\vga_inst|Add2~9_sumout ,\vga_inst|Add2~5_sumout ,\vga_inst|Add2~1_sumout ,\vga_inst|x[3]~_wirecell_combout ,\vga_inst|x [2],
\vga_inst|x [1],\vga_inst|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .logical_ram_name = "Buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_2jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_width = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N57
cyclonev_lcell_comb \vga_inst|VGA_R[7]~21 (
// Equation(s):
// \vga_inst|VGA_R[7]~21_combout  = ( \vga_inst|VGA_R[0]~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout )))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\vga_inst|VGA_R[7]~20_combout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) )

	.dataa(!\vga_inst|VGA_R[7]~20_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|VGA_R[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[7]~21 .extended_lut = "off";
defparam \vga_inst|VGA_R[7]~21 .lut_mask = 64'h0000000004F404F4;
defparam \vga_inst|VGA_R[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N36
cyclonev_lcell_comb \vga_inst|VGA_R[7]~22 (
// Equation(s):
// \vga_inst|VGA_R[7]~22_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  & ( \vga_inst|VGA_R[7]~21_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  & ( \vga_inst|VGA_R[7]~21_combout  & ( !\vga_inst|ativo~combout  ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  & ( 
// !\vga_inst|VGA_R[7]~21_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & (!\vga_inst|ativo~combout  & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [4])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  & ( !\vga_inst|VGA_R[7]~21_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & !\vga_inst|ativo~combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\vga_inst|ativo~combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ),
	.dataf(!\vga_inst|VGA_R[7]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_R[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_R[7]~22 .extended_lut = "off";
defparam \vga_inst|VGA_R[7]~22 .lut_mask = 64'h20007000FF00FF00;
defparam \vga_inst|VGA_R[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y50_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
