#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 31 20:48:24 2025
# Process ID: 21472
# Current directory: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43852 C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.xpr
# Log file: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/vivado.log
# Journal file: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/GuanYuhao/Documents/000_FILE/ECE532/22_Des/0_try/cap/main' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 899.680 ; gain = 223.668
open_bd_design {C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:debounce:1.0 - debounce_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:ov7670_controller:1.0 - ov7670_controller_0
Adding cell -- xilinx.com:user:rgb444_to_gray_12bit:1.0 - rgb444_to_gray_12bit_0
Adding cell -- xilinx.com:module_ref:debounce:1.0 - debounce_1
Adding cell -- xilinx.com:module_ref:ov7670_vga:1.0 - ov7670_vga_0
Adding cell -- xilinx.com:module_ref:ov7670_capture:1.0 - ov7670_capture_0
Adding cell -- xilinx.com:user:mux:1.0 - mux_0
Adding cell -- xilinx.com:user:img_proc_top:1.0 - img_proc_top_0
Adding cell -- xilinx.com:user:ps2_top:1.0 - ps2_top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /ov7670_vga_0/clk25(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out3(clk) and /ps2_top_0/i_CLK100MHZ(undef)
Successfully read diagram <design_1> from BD file <C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1576.469 ; gain = 64.590
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 20:58:57 2025...
