/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.1.64
Hash     : 1e7e09e
Date     : Sep 12 2024
Type     : Engineering
Log Time   : Thu Sep 12 11:11:42 2024 GMT
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:64: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:65: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:66: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:67: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:68: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:69: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:70: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:71: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:73: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:74: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:75: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:76: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:77: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:64: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:65: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:66: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:67: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:68: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:69: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:70: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:71: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:73: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:74: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:75: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:76: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.39 seconds.
Loading library file ../../../../.././rtl/paritygenerator_top.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/paritygenerator_top.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/memory_cntrl.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/memory_cntrl.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/mod_n_counter.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/mod_n_counter.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/shift_reg_top.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/shift_reg_top.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/full_adder_top.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/full_adder_top.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/register.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/register.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/decoder_top.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/decoder_top.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/encoder.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/encoder.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/large_mux.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/large_mux.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/large_adder.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/large_adder.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/invertion.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/invertion.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/d_latch_top.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg279259bd6" -P"/tmp/ivrli79259bd6" "../../../../.././rtl/d_latch_top.v"
...parsing output from preprocessor...
... Load module complete.
RUNNING FUNCTORS
 ... done, 2.64 seconds.
 -F cprop ...
 ... Iteration detected 230 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 -F nodangle ...
 ... 1 iterations deleted 64172 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 64172 dangling signals and 1521 events.
 ... done
CALCULATING ISLANDS
 ... done, CODE GENERATION
2.08 seconds.
 ... invoking target_design
 ... done, 2.02 seconds.STATISTICS
lex_string: add_count=83391 hit_count=744008

Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg279259bd6" -f"/tmp/ivrlg79259bd6" -p"/tmp/ivrli79259bd6" |/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh79259bd6" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
***Reset Test is applied***
FST info: dumpfile tb.vcd opened for output.
Data Matched: Actual output: 1423, Netlist Output 1423, Time: 30 ns 
***Reset Test is ended***
Data Matched: Actual output: 4294966001, Netlist Output 4294966001, Time: 40 ns 
Data Matched: Actual output: 4294965876, Netlist Output 4294965876, Time: 50 ns 
Data Matched: Actual output: 129909, Netlist Output 129909, Time: 60 ns 
Data Matched: Actual output: 4261413984, Netlist Output 4261413984, Time: 70 ns 
Data Matched: Actual output: 4278125039, Netlist Output 4278125039, Time: 80 ns 
Data Matched: Actual output: 4278125039, Netlist Output 4278125039, Time: 90 ns 
Data Matched: Actual output: 16844148, Netlist Output 16844148, Time: 100 ns 
Data Matched: Actual output: 16844148, Netlist Output 16844148, Time: 110 ns 
Data Matched: Actual output: 16863604, Netlist Output 16863604, Time: 120 ns 
Data Matched: Actual output: 16844240, Netlist Output 16844240, Time: 130 ns 
Data Matched: Actual output: 16863728, Netlist Output 16863728, Time: 140 ns 
Data Matched: Actual output: 16863728, Netlist Output 16863728, Time: 150 ns 
Data Matched: Actual output: 4278145252, Netlist Output 4278145252, Time: 160 ns 
Data Matched: Actual output: 16863728, Netlist Output 16863728, Time: 170 ns 
Data Matched: Actual output: 16863728, Netlist Output 16863728, Time: 180 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 190 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 200 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 210 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 220 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 230 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 240 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 250 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 260 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 270 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 280 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 290 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 300 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 310 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 320 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 330 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 340 ns 
Data Mismatch: Actual output: 33444109, Netlist Output X, Time: 350 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 360 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 370 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 380 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 390 ns 
Data Mismatch: Actual output: 33468144, Netlist Output X, Time: 400 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 410 ns 
Data Mismatch: Actual output: 33444103, Netlist Output X, Time: 420 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 430 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 440 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 450 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 460 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 470 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 480 ns 
Data Mismatch: Actual output: 33468144, Netlist Output X, Time: 490 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 500 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 510 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 520 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 530 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 540 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 550 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 560 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 570 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 580 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 590 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 600 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 610 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 620 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 630 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 640 ns 
Data Mismatch: Actual output: 33444103, Netlist Output X, Time: 650 ns 
Data Mismatch: Actual output: 33468144, Netlist Output X, Time: 660 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 670 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 680 ns 
Data Mismatch: Actual output: 33468144, Netlist Output X, Time: 690 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 700 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 710 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 720 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 730 ns 
Data Mismatch: Actual output: 33444103, Netlist Output X, Time: 740 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 750 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 760 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 770 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 780 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 790 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 800 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 810 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 820 ns 
Data Mismatch: Actual output: 33468144, Netlist Output X, Time: 830 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 840 ns 
Data Mismatch: Actual output: 33444109, Netlist Output X, Time: 850 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 860 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 870 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 880 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 890 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 900 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 910 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 920 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 930 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 940 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 950 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 960 ns 
Data Mismatch: Actual output: 33468144, Netlist Output X, Time: 970 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 980 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 990 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 1000 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 1010 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 1020 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 1030 ns 
Data Mismatch: Actual output: 16863728, Netlist Output X, Time: 1050 ns 
86 comparison(s) mismatched
ERROR: SIM: Simulation Failed
FATAL: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/verilog_random_designs/design197_15_15_top/results_dir/./sim/co_sim_tb/co_sim_design197_15_15_top.v:166: 
       Time: 1050000  Scope: co_sim_design197_15_15_top
