var annotated_dup =
[
    [ "AdcHal", "db/daf/class_adc_hal.html", "db/daf/class_adc_hal" ],
    [ "AtmegaGpio", "da/d2b/class_atmega_gpio.html", "da/d2b/class_atmega_gpio" ],
    [ "AtmegaHal", "d3/d3b/class_atmega_hal.html", "d3/d3b/class_atmega_hal" ],
    [ "diagnostics_metrics_t", "d3/dd5/structdiagnostics__metrics__t.html", "d3/dd5/structdiagnostics__metrics__t" ],
    [ "global_control_registers_t", "d7/dc5/structglobal__control__registers__t.html", "d7/dc5/structglobal__control__registers__t" ],
    [ "GpioHal", "d9/d2e/class_gpio_hal.html", "d9/d2e/class_gpio_hal" ],
    [ "hal_sonicator_control_t", "dc/db3/structhal__sonicator__control__t.html", "dc/db3/structhal__sonicator__control__t" ],
    [ "hal_sonicator_status_t", "db/de2/structhal__sonicator__status__t.html", "db/de2/structhal__sonicator__status__t" ],
    [ "HalTemplate", "d1/d54/class_hal_template.html", "d1/d54/class_hal_template" ],
    [ "HardwareAdcReader", "d4/d34/class_hardware_adc_reader.html", "d4/d34/class_hardware_adc_reader" ],
    [ "HardwareGpioPort", "d3/d93/class_hardware_gpio_port.html", "d3/d93/class_hardware_gpio_port" ],
    [ "HardwareHalFactory", "d4/d67/class_hardware_hal_factory.html", "d4/d67/class_hardware_hal_factory" ],
    [ "HardwarePwmGenerator", "d2/db1/class_hardware_pwm_generator.html", "d2/db1/class_hardware_pwm_generator" ],
    [ "HardwareTimerManager", "d6/dc3/class_hardware_timer_manager.html", "d6/dc3/class_hardware_timer_manager" ],
    [ "HardwareUartPort", "dd/d9b/class_hardware_uart_port.html", "dd/d9b/class_hardware_uart_port" ],
    [ "IAdcReader", "d8/da7/class_i_adc_reader.html", "d8/da7/class_i_adc_reader" ],
    [ "IGpioPort", "d4/d45/class_i_gpio_port.html", "d4/d45/class_i_gpio_port" ],
    [ "IHalFactory", "de/de7/class_i_hal_factory.html", "de/de7/class_i_hal_factory" ],
    [ "IPwmGenerator", "d3/d56/class_i_pwm_generator.html", "d3/d56/class_i_pwm_generator" ],
    [ "ITimerManager", "da/dbb/class_i_timer_manager.html", "da/dbb/class_i_timer_manager" ],
    [ "IUartPort", "d2/d2d/class_i_uart_port.html", "d2/d2d/class_i_uart_port" ],
    [ "MockAdcReader", "d9/df6/class_mock_adc_reader.html", "d9/df6/class_mock_adc_reader" ],
    [ "MockGpioPort", "d7/d07/class_mock_gpio_port.html", "d7/d07/class_mock_gpio_port" ],
    [ "MockHal", "d2/d0d/class_mock_hal.html", "d2/d0d/class_mock_hal" ],
    [ "MockHalFactory", "dd/d52/class_mock_hal_factory.html", "dd/d52/class_mock_hal_factory" ],
    [ "MockPwmGenerator", "df/de4/class_mock_pwm_generator.html", "df/de4/class_mock_pwm_generator" ],
    [ "modbus_config_t", "d5/dea/structmodbus__config__t.html", "d5/dea/structmodbus__config__t" ],
    [ "modbus_frame_t", "db/dc0/structmodbus__frame__t.html", "db/dc0/structmodbus__frame__t" ],
    [ "modbus_register_map_t", "d5/d1a/structmodbus__register__map__t.html", "d5/d1a/structmodbus__register__map__t" ],
    [ "modbus_statistics_t", "d3/d0c/structmodbus__statistics__t.html", "d3/d0c/structmodbus__statistics__t" ],
    [ "multi_status_t", "db/d86/structmulti__status__t.html", "db/d86/structmulti__status__t" ],
    [ "Multiplexer", "dc/d7a/class_multiplexer.html", "dc/d7a/class_multiplexer" ],
    [ "MultiSonicatorSystem", "d3/d35/class_multi_sonicator_system.html", "d3/d35/class_multi_sonicator_system" ],
    [ "PwmHal", "d8/d40/class_pwm_hal.html", "d8/d40/class_pwm_hal" ],
    [ "safety_event_log_t", "dc/d5b/structsafety__event__log__t.html", "dc/d5b/structsafety__event__log__t" ],
    [ "sonicator_hardware_config_t", "d2/d25/structsonicator__hardware__config__t.html", "d2/d25/structsonicator__hardware__config__t" ],
    [ "sonicator_registers_t", "d4/d97/structsonicator__registers__t.html", "d4/d97/structsonicator__registers__t" ],
    [ "sonicator_status_t", "d6/d4e/structsonicator__status__t.html", "d6/d4e/structsonicator__status__t" ],
    [ "SonicatorInterface", "dd/dce/class_sonicator_interface.html", "dd/dce/class_sonicator_interface" ],
    [ "SonicatorPins", "de/d5a/struct_sonicator_pins.html", "de/d5a/struct_sonicator_pins" ],
    [ "system_status_registers_t", "d5/d00/structsystem__status__registers__t.html", "d5/d00/structsystem__status__registers__t" ],
    [ "system_status_t", "d7/dc4/structsystem__status__t.html", "d7/dc4/structsystem__status__t" ],
    [ "timer_config_t", "d4/de4/structtimer__config__t.html", "d4/de4/structtimer__config__t" ],
    [ "timer_state_t", "d0/d84/structtimer__state__t.html", "d0/d84/structtimer__state__t" ],
    [ "TimerHal", "de/d7a/class_timer_hal.html", "de/d7a/class_timer_hal" ],
    [ "uart_config_t", "d1/dce/structuart__config__t.html", "d1/dce/structuart__config__t" ],
    [ "UartHal", "dd/ded/class_uart_hal.html", "dd/ded/class_uart_hal" ]
];