"""
TestSimulator.py
"""

# Copyright (c) 2021 Nubis Communications, Inc.
# Copyright (c) 2018-2020 Teledyne LeCroy, Inc.
# All rights reserved worldwide.
#
# This file is part of SignalIntegrity.
#
# SignalIntegrity is free software: You can redistribute it and/or modify it under the terms
# of the GNU General Public License as published by the Free Software Foundation, either
# version 3 of the License, or any later version.
#
# This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
# without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
# See the GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License along with this program.
# If not, see <https://www.gnu.org/licenses/>
import unittest
import SignalIntegrity.Lib as si
import numpy as np
import os

class TestSimulator(unittest.TestCase,si.test.RoutineWriterTesterHelper,si.test.ResponseTesterHelper,si.test.SourcesTesterHelper,si.test.CallbackTesterHelper):
    def __init__(self, methodName='runTest'):
        si.test.RoutineWriterTesterHelper.__init__(self)
        si.test.CallbackTesterHelper.__init__(self)
        unittest.TestCase.__init__(self,methodName)
    def setUp(self):
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        si.td.wf.Waveform.adaptionStrategy='SinX'
        si.sd.Numeric.trySVD=True
        unittest.TestCase.setUp(self)
    def tearDown(self):
        si.td.wf.Waveform.adaptionStrategy='SinX'
        si.sd.Numeric.trySVD=True
        unittest.TestCase.tearDown(self)
    def testSymbolicSimulatorExample1Old(self):
        sd=si.sd.SystemDescription()
        sd.AddDevice('S',2)
        sd.AddDevice('\\Gamma_l',1)
        sd.AddDevice('\\Gamma_s',1)
        sd.ConnectDevicePort('\\Gamma_s',1,'S',1)
        sd.ConnectDevicePort('S',2,'\\Gamma_l',1)
        sd.AssignM('\\Gamma_s',1,'m1')
        ssp=si.sd.SystemSParametersSymbolic(sd)
        ssp.LaTeXSystemEquation().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id()+'_1',ssp,self.id())
        # pragma: include
        ssp.AssignSParameters('\\Gamma_s',si.sy.ShuntZ(1,'Z_s'))
        ssp.AssignSParameters('\\Gamma_l',si.sy.ShuntZ(1,'Z_l'))
        ssp.Clear().LaTeXSystemEquation().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id()+'_2',ssp,self.id())
    def testSymbolicSimulatorExample1(self):
        ssps=si.sd.SystemSParametersSymbolic()
        ssps.AddDevice('S',2)
        ssps.AddDevice('\\Gamma_l',1)
        ssps.AddDevice('\\Gamma_s',1)
        ssps.ConnectDevicePort('\\Gamma_s',1,'S',1)
        ssps.ConnectDevicePort('S',2,'\\Gamma_l',1)
        ssps.AssignM('\\Gamma_s',1,'m1')
        ssps.LaTeXSystemEquation().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id()+'_1',ssps,self.id())
        # pragma: include
        ssps.AssignSParameters('\\Gamma_s',si.sy.ShuntZ(1,'Z_s'))
        ssps.AssignSParameters('\\Gamma_l',si.sy.ShuntZ(1,'Z_l'))
        ssps.Clear().LaTeXSystemEquation().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id()+'_2',ssps,self.id())
    def testSymbolicSimulatorExample1Code(self):
        self.WriteCode('TestSimulator.py','testSymbolicSimulatorExample1(self)',self.standardHeader)
    def testSymbolicSimulatorExample1aOld(self):
        sd=si.sd.SystemDescription()
        sd.AddDevice('S',2)
        sd.AddDevice('\\Gamma_l',1)
        sd.ConnectDevicePort('S',2,'\\Gamma_l',1)
        s=si.sd.Simulator(sd)
        s.AddVoltageSource('V',1)
        s.AddDevice('Z_s',2)
        s.ConnectDevicePort('V',1,'Z_s',1)
        s.ConnectDevicePort('Z_s',2,'S',1)
        s.pOutputList = [('S',1),('S',2)]
        ss=si.sd.SimulatorSymbolic(s)
        # pragma: exclude
        # ss.LaTeXEquations().Emit()
        self.CheckSymbolicResult(self.id()+'_1',ss,self.id())
        # pragma: include
        ss.AssignSParameters('Z_s',si.sy.SeriesZ('Z_s'))
        ss.AssignSParameters('\\Gamma_l',si.sy.ShuntZ(1,'Z_l'))
        ss.Clear().LaTeXEquations().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id()+'_2',ss,self.id())
    def testSymbolicSimulatorExample1a(self):
        ss=si.sd.SimulatorSymbolic()
        ss.AddDevice('S',2)
        ss.AddDevice('\\Gamma_l',1)
        ss.ConnectDevicePort('S',2,'\\Gamma_l',1)
        ss.AddVoltageSource('V',1)
        ss.AddDevice('Z_s',2)
        ss.ConnectDevicePort('V',1,'Z_s',1)
        ss.ConnectDevicePort('Z_s',2,'S',1)
        ss.pOutputList = [('S',1),('S',2)]
        # pragma: exclude
        # ss.LaTeXEquations().Emit()
        self.CheckSymbolicResult(self.id()+'_1',ss,self.id())
        ss.Clear()
        # pragma: include
        ss.AssignSParameters('Z_s',si.sy.SeriesZ('Z_s'))
        ss.AssignSParameters('\\Gamma_l',si.sy.ShuntZ(1,'Z_l'))
        ss.LaTeXEquations().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id()+'_2',ss,self.id())
    def testSymbolicSimulatorExample1aCode(self):
        self.WriteCode('TestSimulator.py','testSymbolicSimulatorExample1a(self)',self.standardHeader)
    def testWriteSimulator_Basic(self):
        fileName="../../SignalIntegrity/Lib/SystemDescriptions/Simulator.py"
        className='Simulator'
        defName=['__init__','pOutputList','AddVoltageSource','AddCurrentSource']
        self.WriteClassCode(fileName,className,defName)
    def testWriteSimulator_Other(self):
        fileName="../../SignalIntegrity/Lib/SystemDescriptions/Simulator.py"
        className='Simulator'
        defName=['SourceVector','SourceToStimsPrimeMatrix','StimsPrime','SIPrime','VoltageExtractionMatrix']
        self.WriteClassCode(fileName,className,defName)
    def testWriteTransferMatrices_Basic(self):
        fileName="../../SignalIntegrity/Lib/FrequencyDomain/TransferMatrices.py"
        className='TransferMatrices'
        defName=['SParameters','__init__']
        self.WriteClassCode(fileName,className,defName)
    def testSymbolicSimulatorExample3Old(self):
        sd=si.sd.SystemDescription()
        sd.AddDevice('C',4)
        sd.AddDevice('R',2)
        sd.ConnectDevicePort('C',3,'R',1)
        sd.ConnectDevicePort('C',4,'R',2)
        vp=si.sd.Simulator(sd)
        vp.AddVoltageSource('v1',2)
        vp.ConnectDevicePort('v1',1,'C',1)
        vp.ConnectDevicePort('v1',2,'C',2)
        vp.pOutputList = [('R',1),('R',2)]
        svp=si.sd.SimulatorSymbolic(vp)
        svp.DocStart().LaTeXTransferMatrix().DocEnd().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id(),svp,'Symbolic Simulator 1')
    def testSymbolicSimulatorExample3(self):
        ss=si.sd.SimulatorSymbolic()
        ss.AddDevice('C',4)
        ss.AddDevice('R',2)
        ss.ConnectDevicePort('C',3,'R',1)
        ss.ConnectDevicePort('C',4,'R',2)
        ss.AddVoltageSource('v1',2)
        ss.ConnectDevicePort('v1',1,'C',1)
        ss.ConnectDevicePort('v1',2,'C',2)
        ss.pOutputList = [('R',1),('R',2)]
        ss.DocStart().LaTeXTransferMatrix().DocEnd().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id(),ss,'Symbolic Simulator 1')
    def testSymbolicSimulatorExample3p5Old(self):
        sd=si.sd.SystemDescription()
        sd.AddDevice('C',4)
        sd.AddDevice('R',2)
        sd.ConnectDevicePort('C',3,'R',1)
        sd.ConnectDevicePort('C',4,'R',2)
        vp=si.sd.Simulator(sd)
        vp.AddVoltageSource('v1',2)
        vp.AddDevice('G',1,si.dev.Ground())
        vp.ConnectDevicePort('v1',1,'C',1)
        vp.ConnectDevicePort('v1',2,'C',2)
        vp.ConnectDevicePort('v1',1,'G',1)
        vp.pOutputList = [('R',1),('R',2)]
        svp=si.sd.SimulatorSymbolic(vp)
        svp.DocStart().LaTeXTransferMatrix().DocEnd().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id(),svp,'Symbolic Simulator 1')
    def testSymbolicSimulatorExample3p5(self):
        ss=si.sd.SimulatorSymbolic()
        ss.AddDevice('C',4)
        ss.AddDevice('R',2)
        ss.ConnectDevicePort('C',3,'R',1)
        ss.ConnectDevicePort('C',4,'R',2)
        ss.AddVoltageSource('v1',2)
        ss.AddDevice('G',1,si.dev.Ground())
        ss.ConnectDevicePort('v1',1,'C',1)
        ss.ConnectDevicePort('v1',2,'C',2)
        ss.ConnectDevicePort('v1',1,'G',1)
        ss.pOutputList = [('R',1),('R',2)]
        ss.DocStart().LaTeXTransferMatrix().DocEnd().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id(),ss,'Symbolic Simulator 1')
    def testSymbolicSimulatorExample4Old(self):
        sd=si.sd.SystemDescription()
        sd.AddDevice('C',4)
        sd.AddDevice('R',2)
        sd.ConnectDevicePort('C',3,'R',1)
        sd.ConnectDevicePort('C',4,'R',2)
        vp=si.sd.Simulator(sd)
        vp.AddVoltageSource('v1',1)
        vp.AddCurrentSource('i1',1)
        vp.ConnectDevicePort('v1',1,'C',1)
        vp.ConnectDevicePort('i1',1,'C',2)
        vp.pOutputList = [('R',1),('R',2)]
        svp=si.sd.SimulatorSymbolic(vp)
        svp.DocStart().LaTeXTransferMatrix().DocEnd().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id(),svp,self.id())
    def testSymbolicSimulatorExample4(self):
        ss=si.sd.SimulatorSymbolic()
        ss.AddDevice('C',4)
        ss.AddDevice('R',2)
        ss.ConnectDevicePort('C',3,'R',1)
        ss.ConnectDevicePort('C',4,'R',2)
        ss.AddVoltageSource('v1',1)
        ss.AddCurrentSource('i1',1)
        ss.ConnectDevicePort('v1',1,'C',1)
        ss.ConnectDevicePort('i1',1,'C',2)
        ss.pOutputList = [('R',1),('R',2)]
        ss.DocStart().LaTeXTransferMatrix().DocEnd().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id(),ss,self.id())
    def testSimulatorParserVoltageSourceOnePortSymbolic(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        sp = si.p.SimulatorParser()
        sp.AddLine('device F 2')
        sp.AddLine('device S 2')
        sp.AddLine('device R 1')
        sp.AddLine('voltagesource V 1')
        sp.AddLine('connect V 1 S 1')
        sp.AddLine('connect S 2 F 1')
        sp.AddLine('connect F 2 R 1')
        sp.AddLine('output F 1 F 2')
        ss=si.sd.SimulatorSymbolic(sp.SystemDescription(),size='small')
        ss.AssignSParameters('S',si.sy.SeriesZ('Z'))
        ss.AssignSParameters('R',si.sy.ShuntZ(1,'Z'))
        ss.DocStart().LaTeXEquations().DocEnd().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id(),ss,self.id())
    def testSimulatorParserVoltageSourceOnePort(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(20.e9,10*20)
        sp = si.p.SimulatorNumericParser(f)
        sp.AddLine('device F 2 file filter.s2p')
        sp.AddLine('device S 2 R 50.')
        sp.AddLine('device R 1 R 50.')
        sp.AddLine('voltagesource V 1')
        sp.AddLine('connect V 1 S 1')
        sp.AddLine('connect S 2 F 1')
        sp.AddLine('connect F 2 R 1')
        sp.AddLine('output F 1 F 2')
        tm=sp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName+' incorrect')
        # check theory for filter response based on s-parameters
        spf=si.sp.SParameterFile('filter.s2p',50.).Resample(f)
        # theory is that thru response is 1/2 of S21 and return loss is 1/2 S11 + 1/2
        tm2m=[[[0.5*m[0][0]+0.5,0.],[0.5*m[1][0],0.]] for m in spf]
        tm2=si.sp.SParameters(spf.f(),tm2m)
        # compare these resampled s-parameters to regression
        self.CheckSParametersResult(tm2,fileNameBase+'2'+'.s'+str(ports)+'p',spFileName+' incorrect')
        # compare them directly to the previous result
        self.CheckSParametersResult(tm2,spFileName,spFileName+' incorrect')
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-80e-9,160*40,40e9),Amplitude=2.0)
        tmp=si.td.f.TransferMatricesProcessor(tm)
        srs=tmp.ProcessWaveforms([stepin])
        sr=srs[1]
        tdr=srs[0]
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-1e-9,21*40,40e9))
        aw=si.td.wf.AdaptedWaveforms([stepin,sr,tdr])
        sr=aw[1]
        tdr=aw[2]
        if False:
            import matplotlib.pyplot as plt
            plt.clf()
            plt.xlabel('time (ns)')
            plt.ylabel('amplitude')
            plt.plot(stepin.Times('ns'),stepin.Values(),label='step input')
            plt.plot(sr.Times('ns'),sr.Values(),label='step response')
            plt.plot(tdr.Times('ns'),tdr.Values(),label='tdr response')
            plt.legend(loc='upper right')
            plt.show()
        
        if False:
            regression=si.td.wf.Waveform().ReadFromFile('Waveform_'+fileNameBase+'_StepResponse.txt')
            import matplotlib.pyplot as plt
            plt.clf()
            plt.xlabel('time (ns)')
            plt.ylabel('amplitude')
            plt.plot(regression.Times('ns'),regression.Values(),label='regression step response')
            plt.plot(sr.Times('ns'),sr.Values(),label='step response')
            plt.legend(loc='upper right')
            plt.show()
            
        self.CheckWaveformResult(stepin,'Waveform_'+fileNameBase+'_StepIn.txt','Waveform_'+fileNameBase+'_StepIn.txt')
        self.CheckWaveformResult(sr,'Waveform_'+fileNameBase+'_StepResponse.txt','Waveform_'+fileNameBase+'_StepResponse.txt')
        self.CheckWaveformResult(tdr,'Waveform_'+fileNameBase+'_TdrResponse.txt','Waveform_'+fileNameBase+'_TdrResponse.txt')
    def testSimulatorParserCurrentSourceOnePort(self):
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        f=si.fd.EvenlySpacedFrequencyList(20.e9,200)
        sp = si.p.SimulatorNumericParser(f)
        sp.AddLine('device F 2 file filter.s2p')
        sp.AddLine('device S 2 R 50.')
        sp.AddLine('device R 2 R 50.')
        sp.AddLine('device G 1 ground')
        sp.AddLine('currentsource I 1')
        sp.AddLine('connect I 1 S 1 F 1')
        sp.AddLine('connect S 2 G 1')
        sp.AddLine('connect F 2 R 1')
        sp.AddLine('connect R 2 G 1')
        sp.AddLine('output F 1 F 2')
        tm=sp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName+' incorrect')
    def testSimulatorParserVoltageSourceTwoPorts(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(20.e9,20*20)
        sp = si.p.SimulatorNumericParser(f)
        sp.AddLine('device F 2 file filter.s2p')
        sp.AddLine('device S 2 R 50.')
        sp.AddLine('device R 2 R 50.')
        sp.AddLine('device G 1 ground')
        sp.AddLine('voltagesource V 2')
        sp.AddLine('connect V 2 S 1')
        sp.AddLine('connect V 1 G 1')
        sp.AddLine('connect S 2 F 1')
        sp.AddLine('connect F 2 R 1')
        sp.AddLine('connect R 2 G 1')
        sp.AddLine('output F 1 F 2')
        tm=sp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName+' incorrect')
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-80e-9,160*40,40e9))
        tmp=si.td.f.TransferMatricesProcessor(tm)
        srs=tmp.ProcessWaveforms([stepin])
        sr=srs[0]
        tdr=srs[1]
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-1e-9,21*40,40e9))
        aw=si.td.wf.AdaptedWaveforms([stepin,sr,tdr])
        sr=aw[1]
        tdr=aw[2]
        if False:
            import matplotlib.pyplot as plt
            plt.clf()
            plt.xlabel('time (ns)')
            plt.ylabel('amplitude')
            plt.plot(stepin.Times('ns'),stepin.Values(),label='step input')
            plt.plot(sr.Times('ns'),sr.Values(),label='step response')
            plt.plot(tdr.Times('ns'),tdr.Values(),label='tdr response')
            plt.legend(loc='upper right')
            plt.show()
        self.CheckWaveformResult(stepin,'Waveform_'+fileNameBase+'_StepIn.txt','Waveform_'+fileNameBase+'_StepIn.txt')
        self.CheckWaveformResult(sr,'Waveform_'+fileNameBase+'_StepResponse.txt','Waveform_'+fileNameBase+'_StepResponse.txt')
        self.CheckWaveformResult(tdr,'Waveform_'+fileNameBase+'_TdrResponse.txt','Waveform_'+fileNameBase+'_TdrResponse.txt')
    def testSimulatorParserCurrentSourceTwoPorts(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(20.e9,200)
        sp = si.p.SimulatorNumericParser(f)
        sp.AddLine('device F 2 file filter.s2p')
        sp.AddLine('device S 2 R 50.')
        sp.AddLine('device R 2 R 50.')
        sp.AddLine('device G 1 ground')
        sp.AddLine('currentsource I 2')
        sp.AddLine('connect I 2 S 1 F 1')
        sp.AddLine('connect S 2 G 1 I 1')
        sp.AddLine('connect F 2 R 1')
        sp.AddLine('connect R 2 G 1')
        sp.AddLine('output R 1')
        tm=sp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName+' incorrect')
    def testSimulatorXRay041(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(20.e9,400)
        snp = si.p.SimulatorNumericParser(f)
        snp.AddLine('device X 4 file .//DesignCon2008//XRAY041.s4p')
        snp.AddLine('device S1 2 R 50.')
        snp.AddLine('device S2 2 R 50.')
        snp.AddLine('device R1 2 R 50.')
        snp.AddLine('device R2 2 R 50.')
        snp.AddLine('device G 1 ground')
        snp.AddLine('voltagesource V1 1')
        snp.AddLine('voltagesource V2 1')
        snp.AddLine('connect V1 1 S1 1')
        snp.AddLine('connect V2 1 S2 1')
        snp.AddLine('connect S1 2 X 1')
        snp.AddLine('connect S2 2 X 2')
        snp.AddLine('connect X 3 R1 1')
        snp.AddLine('connect X 4 R2 1')
        snp.AddLine('connect R1 2 G 1')
        snp.AddLine('connect R2 2 G 1')
        snp.AddLine('output X 3 X 4 X 1 X 2')
        tm=snp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName+' incorrect')
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-80e-9,160*40,40e9))
        stepinp=stepin
        stepinm=stepin*-1.
        tmp=si.td.f.TransferMatricesProcessor(tm)
        srs=tmp.ProcessWaveforms([stepinp,stepinm])
        sr=srs[0]-srs[1]
        tdr=srs[2]-srs[3]
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-1e-9,21*40,40e9))
        aw=si.td.wf.AdaptedWaveforms([stepin,sr,tdr])
        sr=aw[1]
        tdr=aw[2]
        if False:
            import matplotlib.pyplot as plt
            plt.clf()
            plt.xlabel('time (ns)')
            plt.ylabel('amplitude')
            plt.plot(stepin.Times('ns'),stepin.Values(),label='step input')
            plt.plot(sr.Times('ns'),sr.Values(),label='step response')
            plt.plot(tdr.Times('ns'),tdr.Values(),label='tdr response')
            plt.legend(loc='upper right')
            plt.show()
        self.CheckWaveformResult(stepin,'Waveform_'+fileNameBase+'_StepIn.txt','Waveform_'+fileNameBase+'_StepIn.txt')
        self.CheckWaveformResult(sr,'Waveform_'+fileNameBase+'_StepResponse.txt','Waveform_'+fileNameBase+'_StepResponse.txt')
        self.CheckWaveformResult(tdr,'Waveform_'+fileNameBase+'_TdrResponse.txt','Waveform_'+fileNameBase+'_TdrResponse.txt')
    def testSimulatorXRay041Symbolic(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        sp = si.p.SimulatorParser()
        sp.AddLine('device X 4')
        sp.AddLine('device P 2')
        sp.AddLine('device M 2')
        sp.AddLine('device \\Gamma_P 1')
        sp.AddLine('device \\Gamma_M 1')
        sp.AddLine('voltagesource V1 1')
        sp.AddLine('voltagesource V2 1')
        sp.AddLine('connect V1 1 P 1')
        sp.AddLine('connect V2 1 M 1')
        sp.AddLine('connect P 2 X 1')
        sp.AddLine('connect M 2 X 2')
        sp.AddLine('connect X 3 \\Gamma_P 1')
        sp.AddLine('connect X 4 \\Gamma_M 1')
        sp.AddLine('output X 3 X 4 X 1 X 2')
        ss=si.sd.SimulatorSymbolic(sp.SystemDescription(),size='small')
        ss._AddEq('P='+ss._LaTeXMatrix(si.sy.SeriesZ('Z')))
        ss._AddEq('M='+ss._LaTeXMatrix(si.sy.SeriesZ('Z')))
        ss._AddEq('\\Gamma_P='+ss._LaTeXMatrix(si.sy.ShuntZ(1,'Z')))
        ss._AddEq('\\Gamma_M='+ss._LaTeXMatrix(si.sy.ShuntZ(1,'Z')))
        ss.LaTeXTransferMatrix().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id(),ss,'SimulatorXRay041Symbolic')
    def testSimulatorXRay041Symbolic2(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        sp = si.p.SimulatorParser()
        sp.AddLine('device X 4')
        sp.AddLine('device P 2')
        sp.AddLine('device M 2')
        sp.AddLine('device \\Gamma_P 1')
        sp.AddLine('device \\Gamma_M 1')
        sp.AddLine('voltagesource V1 1')
        sp.AddLine('voltagesource V2 1')
        sp.AddLine('connect V1 1 P 1')
        sp.AddLine('connect V2 1 M 1')
        sp.AddLine('connect P 2 X 1')
        sp.AddLine('connect M 2 X 2')
        sp.AddLine('connect X 3 \\Gamma_P 1')
        sp.AddLine('connect X 4 \\Gamma_M 1')
        sp.AddLine('output X 3 X 4 X 1 X 2')
        ss=si.sd.SimulatorSymbolic(sp.SystemDescription(),size='small')
        ss.AssignSParameters('P',si.sy.SeriesZ('Z'))
        ss.AssignSParameters('M',si.sy.SeriesZ('Z'))
        ss.AssignSParameters('\\Gamma_P',si.sy.ShuntZ(1,'Z'))
        ss.AssignSParameters('\\Gamma_M',si.sy.ShuntZ(1,'Z'))
        ss.LaTeXTransferMatrix().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id(),ss,'SimulatorXRay041Symbolic2')
    def testSimulatorXRay041Symbolic2Code(self):
        self.WriteCode('TestSimulator.py','testSimulatorXRay041Symbolic2(self)',self.standardHeader)
    def testSimulatorXRaySparqDemo16(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(40.e9,400)
        snp = si.p.SimulatorNumericParser(f)
        snp.AddLine('device X 4 file Sparq_demo_16.s4p')
        snp.AddLine('device S1 2 R 50.')
        snp.AddLine('device S2 2 R 50.')
        snp.AddLine('device R1 2 R 50.')
        snp.AddLine('device R2 2 R 50.')
        snp.AddLine('device G 1 ground')
        snp.AddLine('voltagesource V1 1')
        snp.AddLine('voltagesource V2 1')
        snp.AddLine('connect V1 1 S1 1')
        snp.AddLine('connect V2 1 S2 1')
        snp.AddLine('connect S1 2 X 1')
        snp.AddLine('connect S2 2 X 2')
        snp.AddLine('connect X 3 R1 1')
        snp.AddLine('connect X 4 R2 1')
        snp.AddLine('connect R1 2 G 1')
        snp.AddLine('connect R2 2 G 1')
        snp.AddLine('output X 3 X 4 X 1 X 2')
        tm=snp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName+' incorrect')
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-20e-9,40*80,80e9))
        stepinp=stepin
        stepinm=stepin*-1.
        tmp=si.td.f.TransferMatricesProcessor(tm)
        srs=tmp.ProcessWaveforms([stepinp,stepinm])
        sr=srs[0]-srs[1]
        tdr=srs[2]-srs[3]
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-1e-9,11*80,80e9))
        aw=si.td.wf.AdaptedWaveforms([stepin,sr,tdr])
        sr=aw[1]
        tdr=aw[2]
        if False:
            import matplotlib.pyplot as plt
            plt.clf()
            plt.xlabel('time (ns)')
            plt.ylabel('amplitude')
            plt.plot(stepin.Times('ns'),stepin.Values(),label='step input')
            plt.plot(sr.Times('ns'),sr.Values(),label='step response')
            plt.plot(tdr.Times('ns'),tdr.Values(),label='tdr response')
            plt.legend(loc='upper right')
            plt.show()
        self.CheckWaveformResult(stepin,'Waveform_'+fileNameBase+'_StepIn.txt','Waveform_'+fileNameBase+'_StepIn.txt')
        self.CheckWaveformResult(sr,'Waveform_'+fileNameBase+'_StepResponse.txt','Waveform_'+fileNameBase+'_StepResponse.txt')
        self.CheckWaveformResult(tdr,'Waveform_'+fileNameBase+'_TdrResponse.txt','Waveform_'+fileNameBase+'_TdrResponse.txt')
    def testSimulatorTlineFourPort(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(40.e9,20*40)
        snp = si.p.SimulatorNumericParser(f)
        snp.AddLine('device L 4 tline zc 50. td 0.5e-9')
        snp.AddLine('device R 4 tline zc 50. td 0.5e-9')
        snp.AddLine('device S1 2 R 50.')
        snp.AddLine('device S2 1 R 50.')
        snp.AddLine('device R1 1 R 50.')
        snp.AddLine('device R2 1 R 50.')
        snp.AddLine('device RM 1 R 5e6')
        snp.AddLine('voltagesource V1 1')
        snp.AddLine('connect V1 1 S1 1')
        snp.AddLine('connect S1 2 L 1')
        snp.AddLine('connect S2 1 L 3')
        snp.AddLine('connect L 2 R 1')
        snp.AddLine('connect L 4 RM 1')
        snp.AddLine('connect L 4 R 3')
        snp.AddLine('connect R 2 R1 1')
        snp.AddLine('connect R 4 R2 1')
        snp.AddLine('output L 1 R 2 L 3 R 4 L 2 L 4')
        #snp.SystemDescription().Print()
        tm=snp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName)
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-20e-9,40*80,80e9))
        tmp=si.td.f.TransferMatricesProcessor(tm)
        srs=tmp.ProcessWaveforms([stepin])
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-1e-9,11*80,80e9))
        aw=si.td.wf.AdaptedWaveforms([stepin]+srs)
        if False:
            import matplotlib.pyplot as plt
            plt.clf()
            plt.xlabel('time (ns)')
            plt.ylabel('amplitude')
            plt.plot(stepin.Times('ns'),stepin.Values(),label='step input')
            plt.plot(aw[1].Times('ns'),aw[1].Values(),label='port 1 response')
            plt.plot(aw[2].Times('ns'),aw[2].Values(),label='port 2 response')
            plt.plot(aw[3].Times('ns'),aw[3].Values(),label='port 3 response')
            plt.plot(aw[4].Times('ns'),aw[4].Values(),label='port 4 response')
            plt.plot(aw[5].Times('ns'),aw[5].Values(),label='mt response')
            plt.plot(aw[6].Times('ns'),aw[6].Values(),label='mb response')
            plt.legend(loc='upper right')
            plt.show()
        self.CheckWaveformResult(aw[0],'Waveform_'+fileNameBase+'_0.txt','Waveform_'+fileNameBase+'_0.txt')
        self.CheckWaveformResult(aw[1],'Waveform_'+fileNameBase+'_1.txt','Waveform_'+fileNameBase+'_1.txt')
        self.CheckWaveformResult(aw[2],'Waveform_'+fileNameBase+'_2.txt','Waveform_'+fileNameBase+'_2.txt')
        self.CheckWaveformResult(aw[3],'Waveform_'+fileNameBase+'_3.txt','Waveform_'+fileNameBase+'_3.txt')
        self.CheckWaveformResult(aw[4],'Waveform_'+fileNameBase+'_4.txt','Waveform_'+fileNameBase+'_4.txt')
        self.CheckWaveformResult(aw[5],'Waveform_'+fileNameBase+'_5.txt','Waveform_'+fileNameBase+'_5.txt')
        self.CheckWaveformResult(aw[6],'Waveform_'+fileNameBase+'_6.txt','Waveform_'+fileNameBase+'_6.txt')
    def testSimulatorTlineFourPort2(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(40.e9,20*40)
        """
        ssnp2 = si.p.SystemSParametersNumericParser(f)
        ssnp2.AddLine('device T 4 tline zc 25. td 0.5e-9')
        ssnp2.AddLine('device G 1 ground')
        ssnp2.AddLine('connect T 3 T 4 G 1')
        ssnp2.AddLine('port 1 T 1 2 T 2')
        ssnp2.SParameters().WriteToFile('tempTLine.s2p')
        """
        snp = si.p.SimulatorNumericParser(f)
        #snp.AddLine('device TL 2 file tempTLine.s2p')
        snp.AddLine('device TL 2 tline zc 25. td 0.5e-9')
        """
        snp.AddLine('device G 1 ground')
        snp.AddLine('connect TL 3 TL 4 G 1')
        """
        snp.AddLine('device TR 2 tline zc 25. td 0.5e-9')
        snp.AddLine('device MM1 4 mixedmode voltage')
        snp.AddLine('device MM2 4 mixedmode voltage')
        snp.AddLine('device S1 2 R 50.')
        snp.AddLine('device S2 1 R 50.')
        snp.AddLine('device R1 1 R 50.')
        snp.AddLine('device R2 1 R 50.')
        snp.AddLine('device O1 1 open')
        snp.AddLine('device O2 1 open')
        snp.AddLine('voltagesource V1 1')
        snp.AddLine('connect V1 1 S1 1')
        snp.AddLine('connect S1 2 MM1 1')
        snp.AddLine('connect S2 1 MM1 2')
        snp.AddLine('connect MM1 3 TL 1')
        snp.AddLine('connect MM1 4 O1 1')
        snp.AddLine('connect TL 2 TR 1')
        snp.AddLine('connect TR 2 MM2 3')
        snp.AddLine('connect MM2 4 O2 1')
        snp.AddLine('connect MM2 2 R1 1')
        snp.AddLine('connect MM2 1 R2 1')
        snp.AddLine('output MM1 1 MM2 1 MM1 2 MM2 2 TL 2')
        # pragma: exclude
        #snp.SystemDescription().Print()
        tm=snp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName)
        # pragma: include
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-20e-9,40*80,80e9))
        tmp=si.td.f.TransferMatricesProcessor(tm)
        srs=tmp.ProcessWaveforms([stepin])
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-1e-9,11*80,80e9))
        aw=si.td.wf.AdaptedWaveforms([stepin]+srs)
        if False:
            import matplotlib.pyplot as plt
            plt.clf()
            plt.xlabel('time (ns)')
            plt.ylabel('amplitude')
            plt.plot(stepin.Times('ns'),stepin.Values(),label='step input')
            plt.plot(aw[1].Times('ns'),aw[1].Values(),label='port 1 response')
            plt.plot(aw[2].Times('ns'),aw[2].Values(),label='port 2 response')
            plt.plot(aw[3].Times('ns'),aw[3].Values(),label='port 3 response')
            plt.plot(aw[4].Times('ns'),aw[4].Values(),label='port 4 response')
            plt.plot(aw[5].Times('ns'),aw[5].Values(),label='mt response')
            plt.legend(loc='upper right')
            plt.show()
        # pragma: exclude
        self.CheckWaveformResult(aw[0],'Waveform_'+fileNameBase+'_0.txt','Waveform_'+fileNameBase+'_0.txt')
        self.CheckWaveformResult(aw[1],'Waveform_'+fileNameBase+'_1.txt','Waveform_'+fileNameBase+'_1.txt')
        self.CheckWaveformResult(aw[2],'Waveform_'+fileNameBase+'_2.txt','Waveform_'+fileNameBase+'_2.txt')
        self.CheckWaveformResult(aw[3],'Waveform_'+fileNameBase+'_3.txt','Waveform_'+fileNameBase+'_3.txt')
        self.CheckWaveformResult(aw[4],'Waveform_'+fileNameBase+'_4.txt','Waveform_'+fileNameBase+'_4.txt')
        self.CheckWaveformResult(aw[5],'Waveform_'+fileNameBase+'_5.txt','Waveform_'+fileNameBase+'_5.txt')
#        self.CheckWaveformResult(aw[6],'Waveform_'+fileNameBase+'_6.txt','Waveform_'+fileNameBase+'_6.txt')

    def testSimulatorTlineFourPortCurrentProbes(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        sdp = si.p.SystemDescriptionParser()
        sdp.AddLines(['device CCVS 4 currentcontrolledvoltagesource 1.',
            'device G 1 ground','device O 1 open','connect G 1 CCVS 3',
            'port 1 CCVS 1 2 CCVS 2 3 CCVS 4 4 O 1']).WriteToFile('currentprobe.sub')
        f=si.fd.EvenlySpacedFrequencyList(40.e9,20*40)
        snp = si.p.SimulatorNumericParser(f)
        snp.AddLine('device L 4 tline zc 50. td 0.5e-9')
        snp.AddLine('device R 4 tline zc 50. td 0.5e-9')
        snp.AddLine('device S1 2 R 50.')
        snp.AddLine('device S2 1 R 50.')
        snp.AddLine('device R1 1 R 50.')
        snp.AddLine('device R2 1 R 50.')
        snp.AddLine('device RM 1 R 5e9')
        snp.AddLine('voltagesource V1 1')
        snp.AddLines(['device CCVS1 4 subcircuit currentprobe.sub','connect CCVS1 3 CCVS1 4','output CCVS1 3'])
        snp.AddLines(['device CCVS2 4 subcircuit currentprobe.sub','connect CCVS2 3 CCVS2 4','output CCVS2 3'])
        snp.AddLines(['device CCVS3 4 subcircuit currentprobe.sub','connect CCVS3 3 CCVS3 4','output CCVS3 3'])
        snp.AddLines(['device CCVS4 4 subcircuit currentprobe.sub','connect CCVS4 3 CCVS4 4','output CCVS4 3'])
        snp.AddLines(['device CCVS5 4 subcircuit currentprobe.sub','connect CCVS5 3 CCVS5 4','output CCVS5 3'])
        snp.AddLines(['device CCVS6 4 subcircuit currentprobe.sub','connect CCVS6 3 CCVS6 4','output CCVS6 3'])
        snp.AddLines(['device CCVS7 4 subcircuit currentprobe.sub','connect CCVS7 3 CCVS7 4','output CCVS7 3'])
        snp.AddLines(['device CCVS8 4 subcircuit currentprobe.sub','connect CCVS8 3 CCVS8 4','output CCVS8 3'])
        snp.AddLine('connect V1 1 S1 1')
        snp.AddLine('connect S1 2 CCVS1 1')
        snp.AddLine('connect CCVS1 2 L 1')
        snp.AddLine('connect L 3 CCVS2 2')
        snp.AddLine('connect CCVS2 1 S2 1')
        snp.AddLine('connect L 2 CCVS3 2')
        snp.AddLine('connect CCVS3 1 CCVS5 1')
        snp.AddLine('connect CCVS5 2 R 1')
        snp.AddLine('connect CCVS4 1 RM 1')
        snp.AddLine('connect CCVS6 1 RM 1')
        snp.AddLine('connect CCVS4 2 L 4')
        snp.AddLine('connect CCVS6 2 R 3')
        snp.AddLine('connect R 2 CCVS7 2')
        snp.AddLine('connect CCVS7 1 R1 1')
        snp.AddLine('connect R 4 CCVS8 2')
        snp.AddLine('connect CCVS8 1 R2 1')
        snp.AddLine('output L 1 L 3 L 2 L 4 R 2 R 4')
        #snp.SystemDescription().Print()
        tm=snp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName)
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-20e-9,40*80,80e9))
        tmp=si.td.f.TransferMatricesProcessor(tm)
        srs=tmp.ProcessWaveforms([stepin])
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-1e-9,11*80,80e9))
        aw=si.td.wf.AdaptedWaveforms([stepin]+srs)
        if False:
            import matplotlib.pyplot as plt
            plt.clf()
            plt.xlabel('time (ns)')
            plt.ylabel('amplitude')
            plt.plot(stepin.Times('ns'),stepin.Values(),label='step input')
            plt.plot(aw[1].Times('ns'),aw[1].Values(),label='I L1')
            plt.plot(aw[2].Times('ns'),aw[2].Values(),label='I L3')
            plt.plot(aw[3].Times('ns'),aw[3].Values(),label='I L2')
            plt.plot(aw[4].Times('ns'),aw[4].Values(),label='I L4')
            plt.plot(aw[5].Times('ns'),aw[5].Values(),label='I R1')
            plt.plot(aw[6].Times('ns'),aw[6].Values(),label='I R3')
            plt.plot(aw[7].Times('ns'),aw[7].Values(),label='I R2')
            plt.plot(aw[8].Times('ns'),aw[8].Values(),label='I R4')
            plt.plot(aw[9].Times('ns'),aw[9].Values(),label='V L1')
            plt.plot(aw[10].Times('ns'),aw[10].Values(),label='V L3')
            plt.plot(aw[11].Times('ns'),aw[11].Values(),label='V L2,R1')
            plt.plot(aw[12].Times('ns'),aw[12].Values(),label='V L4,R3')
            plt.plot(aw[13].Times('ns'),aw[13].Values(),label='V R2')
            plt.plot(aw[14].Times('ns'),aw[14].Values(),label='V R4')
            plt.legend(loc='upper right')
            plt.show()
        self.CheckWaveformResult(aw[0],'Waveform_'+fileNameBase+'_0.txt','Waveform_'+fileNameBase+'_0.txt')
        self.CheckWaveformResult(aw[1],'Waveform_'+fileNameBase+'_1.txt','Waveform_'+fileNameBase+'_1.txt')
        self.CheckWaveformResult(aw[2],'Waveform_'+fileNameBase+'_2.txt','Waveform_'+fileNameBase+'_2.txt')
        self.CheckWaveformResult(aw[3],'Waveform_'+fileNameBase+'_3.txt','Waveform_'+fileNameBase+'_3.txt')
        self.CheckWaveformResult(aw[4],'Waveform_'+fileNameBase+'_4.txt','Waveform_'+fileNameBase+'_4.txt')
        self.CheckWaveformResult(aw[5],'Waveform_'+fileNameBase+'_5.txt','Waveform_'+fileNameBase+'_5.txt')
        self.CheckWaveformResult(aw[6],'Waveform_'+fileNameBase+'_6.txt','Waveform_'+fileNameBase+'_6.txt')
        self.CheckWaveformResult(aw[7],'Waveform_'+fileNameBase+'_7.txt','Waveform_'+fileNameBase+'_7.txt')
        self.CheckWaveformResult(aw[8],'Waveform_'+fileNameBase+'_8.txt','Waveform_'+fileNameBase+'_8.txt')
        self.CheckWaveformResult(aw[9],'Waveform_'+fileNameBase+'_9.txt','Waveform_'+fileNameBase+'_9.txt')
        self.CheckWaveformResult(aw[10],'Waveform_'+fileNameBase+'_10.txt','Waveform_'+fileNameBase+'_10.txt')
        self.CheckWaveformResult(aw[11],'Waveform_'+fileNameBase+'_11.txt','Waveform_'+fileNameBase+'_11.txt')
        self.CheckWaveformResult(aw[12],'Waveform_'+fileNameBase+'_12.txt','Waveform_'+fileNameBase+'_12.txt')
        self.CheckWaveformResult(aw[13],'Waveform_'+fileNameBase+'_13.txt','Waveform_'+fileNameBase+'_13.txt')
        self.CheckWaveformResult(aw[14],'Waveform_'+fileNameBase+'_14.txt','Waveform_'+fileNameBase+'_14.txt')
        times=[(i/2.+0.25)*1e-9 for i in range(18)]
        for t in times:
            line = str(t)
            for m in range(15):
                if 0 < m <= 8:
                    line = line + ' '+str(round(aw[m].Measure(t)*1000.,6))+' mA'
                else:
                    line = line + ' '+str(round(aw[m].Measure(t),6))+' V'
            print(line)
    def testSimulatorTlineFourPortCurrentProbes2(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        sdp = si.p.SystemDescriptionParser()
        sdp.AddLines(['device CCVS 4 currentcontrolledvoltagesource 1.',
            'device G 1 ground','device O 1 open','connect G 1 CCVS 3',
            'port 1 CCVS 1 2 CCVS 2 3 CCVS 4 4 O 1']).WriteToFile('currentprobe.sub')
        f=si.fd.EvenlySpacedFrequencyList(40.e9,20*40)
        snp = si.p.SimulatorNumericParser(f)
        snp.AddLine('device L 4 tline zc 50. td 0.5e-9')
        snp.AddLine('device R 4 tline zc 50. td 0.5e-9')
        snp.AddLine('device S1 2 R 50.')
        snp.AddLine('device S2 2 R 50.')
        snp.AddLine('device R1 1 R 50.')
        snp.AddLine('device R2 1 R 50.')
        snp.AddLine('device RM 1 R 5e9')
        snp.AddLine('voltagesource VP 1')
        snp.AddLine('voltagesource VM 1')
        snp.AddLines(['device CCVS1 4 subcircuit currentprobe.sub','connect CCVS1 3 CCVS1 4','output CCVS1 3'])
        snp.AddLines(['device CCVS2 4 subcircuit currentprobe.sub','connect CCVS2 3 CCVS2 4','output CCVS2 3'])
        snp.AddLines(['device CCVS3 4 subcircuit currentprobe.sub','connect CCVS3 3 CCVS3 4','output CCVS3 3'])
        snp.AddLines(['device CCVS4 4 subcircuit currentprobe.sub','connect CCVS4 3 CCVS4 4','output CCVS4 3'])
        snp.AddLines(['device CCVS5 4 subcircuit currentprobe.sub','connect CCVS5 3 CCVS5 4','output CCVS5 3'])
        snp.AddLines(['device CCVS6 4 subcircuit currentprobe.sub','connect CCVS6 3 CCVS6 4','output CCVS6 3'])
        snp.AddLines(['device CCVS7 4 subcircuit currentprobe.sub','connect CCVS7 3 CCVS7 4','output CCVS7 3'])
        snp.AddLines(['device CCVS8 4 subcircuit currentprobe.sub','connect CCVS8 3 CCVS8 4','output CCVS8 3'])
        snp.AddLine('connect VP 1 S1 1')
        snp.AddLine('connect VM 1 S2 1')
        snp.AddLine('connect S1 2 CCVS1 1')
        snp.AddLine('connect CCVS1 2 L 1')
        snp.AddLine('connect L 3 CCVS2 2')
        snp.AddLine('connect CCVS2 1 S2 2')
        snp.AddLine('connect L 2 CCVS3 2')
        snp.AddLine('connect CCVS3 1 CCVS5 1')
        snp.AddLine('connect CCVS5 2 R 1')
        snp.AddLine('connect CCVS4 1 RM 1')
        snp.AddLine('connect CCVS6 1 RM 1')
        snp.AddLine('connect CCVS4 2 L 4')
        snp.AddLine('connect CCVS6 2 R 3')
        snp.AddLine('connect R 2 CCVS7 2')
        snp.AddLine('connect CCVS7 1 R1 1')
        snp.AddLine('connect R 4 CCVS8 2')
        snp.AddLine('connect CCVS8 1 R2 1')
        snp.AddLine('output L 1 L 3 L 2 L 4 R 2 R 4')
        #snp.SystemDescription().Print()
        tm=snp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName)
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-20e-9,40*80,80e9))
        tmp=si.td.f.TransferMatricesProcessor(tm)
        srs=tmp.ProcessWaveforms([stepin*0.5,stepin*-0.5])
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-1e-9,11*80,80e9))
        aw=si.td.wf.AdaptedWaveforms([stepin]+srs)
        if False:
            import matplotlib.pyplot as plt
            plt.clf()
            plt.xlabel('time (ns)')
            plt.ylabel('amplitude')
            plt.plot(stepin.Times('ns'),stepin.Values(),label='step input')
            plt.plot(aw[1].Times('ns'),aw[1].Values(),label='I L1')
            plt.plot(aw[2].Times('ns'),aw[2].Values(),label='I L3')
            plt.plot(aw[3].Times('ns'),aw[3].Values(),label='I L2')
            plt.plot(aw[4].Times('ns'),aw[4].Values(),label='I L4')
            plt.plot(aw[5].Times('ns'),aw[5].Values(),label='I R1')
            plt.plot(aw[6].Times('ns'),aw[6].Values(),label='I R3')
            plt.plot(aw[7].Times('ns'),aw[7].Values(),label='I R2')
            plt.plot(aw[8].Times('ns'),aw[8].Values(),label='I R4')
            plt.plot(aw[9].Times('ns'),aw[9].Values(),label='V L1')
            plt.plot(aw[10].Times('ns'),aw[10].Values(),label='V L3')
            plt.plot(aw[11].Times('ns'),(aw[11]*0.5).Values(),label='V L2,R1')
            plt.plot(aw[12].Times('ns'),aw[12].Values(),label='V L4,R3')
            plt.plot(aw[13].Times('ns'),aw[13].Values(),label='V R2')
            plt.plot(aw[14].Times('ns'),aw[14].Values(),label='V R4')
            plt.legend(loc='upper right')
            plt.show()
        self.CheckWaveformResult(aw[0],'Waveform_'+fileNameBase+'_0.txt','Waveform_'+fileNameBase+'_0.txt')
        self.CheckWaveformResult(aw[1],'Waveform_'+fileNameBase+'_1.txt','Waveform_'+fileNameBase+'_1.txt')
        self.CheckWaveformResult(aw[2],'Waveform_'+fileNameBase+'_2.txt','Waveform_'+fileNameBase+'_2.txt')
        self.CheckWaveformResult(aw[3],'Waveform_'+fileNameBase+'_3.txt','Waveform_'+fileNameBase+'_3.txt')
        self.CheckWaveformResult(aw[4],'Waveform_'+fileNameBase+'_4.txt','Waveform_'+fileNameBase+'_4.txt')
        self.CheckWaveformResult(aw[5],'Waveform_'+fileNameBase+'_5.txt','Waveform_'+fileNameBase+'_5.txt')
        self.CheckWaveformResult(aw[6],'Waveform_'+fileNameBase+'_6.txt','Waveform_'+fileNameBase+'_6.txt')
        self.CheckWaveformResult(aw[7],'Waveform_'+fileNameBase+'_7.txt','Waveform_'+fileNameBase+'_7.txt')
        self.CheckWaveformResult(aw[8],'Waveform_'+fileNameBase+'_8.txt','Waveform_'+fileNameBase+'_8.txt')
        self.CheckWaveformResult(aw[9],'Waveform_'+fileNameBase+'_9.txt','Waveform_'+fileNameBase+'_9.txt')
        self.CheckWaveformResult(aw[10],'Waveform_'+fileNameBase+'_10.txt','Waveform_'+fileNameBase+'_10.txt')
        self.CheckWaveformResult(aw[11],'Waveform_'+fileNameBase+'_11.txt','Waveform_'+fileNameBase+'_11.txt')
        self.CheckWaveformResult(aw[12],'Waveform_'+fileNameBase+'_12.txt','Waveform_'+fileNameBase+'_12.txt')
        self.CheckWaveformResult(aw[13],'Waveform_'+fileNameBase+'_13.txt','Waveform_'+fileNameBase+'_13.txt')
        self.CheckWaveformResult(aw[14],'Waveform_'+fileNameBase+'_14.txt','Waveform_'+fileNameBase+'_14.txt')
        times=[(i/2.+0.25)*1e-9 for i in range(18)]
        for t in times:
            line = str(t)
            for m in range(15):
                if 0 < m <= 8:
                    line = line + ' '+str(round(aw[m].Measure(t)*1000.,6))+' mA'
                else:
                    line = line + ' '+str(round(aw[m].Measure(t),6))+' V'
            print(line)
    def testSimulatorTlineFourPortModelCheck(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(40.e9,20*40)
        ssnp1 = si.p.SystemSParametersNumericParser(f)
        ssnp1.AddLine('device T 2 tline zc 25. td 0.5e-9')
        ssnp1.AddLine('port 1 T 1 2 T 2')
        sp1=ssnp1.SParameters()
        ssnp2 = si.p.SystemSParametersNumericParser(f)
        ssnp2.AddLine('device T 4 tline zc 25. td 0.5e-9')
        ssnp2.AddLine('device G 1 ground')
        ssnp2.AddLine('connect T 3 T 4 G 1')
        ssnp2.AddLine('port 1 T 1 2 T 2')
        sp2=ssnp2.SParameters()
        # pragma: exclude
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s2p'
        self.CheckSParametersResult(sp1,fileNameBase+'_1.s2p',fileNameBase+'_1.s2p')
        self.CheckSParametersResult(sp2,fileNameBase+'_2.s2p',fileNameBase+'_2.s2p')
        self.assertTrue(self.SParametersAreEqual(sp1,sp2,0.00001),'SimulatorTlineFourPortModelCheck incorrect')
    def testSimulatorTlineFourPortModelCheck2(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(40.e9,20*40)
        ssnp1 = si.p.SystemSParametersNumericParser(f)
        ssnp1.AddLine('device T 2 tline zc 25. td 0.5e-9')
        ssnp1.AddLine('device MM1 4 mixedmode voltage')
        ssnp1.AddLine('device MM2 4 mixedmode voltage')
        ssnp1.AddLine('device O1 1 open')
        ssnp1.AddLine('device O2 1 open')
        ssnp1.AddLine('connect MM1 3 T 1')
        ssnp1.AddLine('connect MM1 4 O1 1')
        ssnp1.AddLine('connect T 2 MM2 3')
        ssnp1.AddLine('connect MM2 4 O2 1')
        ssnp1.AddLine('port 1 MM1 1 2 MM2 1 3 MM1 2 4 MM2 2')
        sp1=ssnp1.SParameters()
        ssnp2 = si.p.SystemSParametersNumericParser(f)
        ssnp2.AddLine('device T 4 tline zc 25. td 0.5e-9')
        ssnp2.AddLine('device G 1 ground')
        ssnp2.AddLine('connect T 3 T 4 G 1')
        ssnp2.AddLine('device MM1 4 mixedmode voltage')
        ssnp2.AddLine('device MM2 4 mixedmode voltage')
        ssnp2.AddLine('device O1 1 open')
        ssnp2.AddLine('device O2 1 open')
        ssnp2.AddLine('connect MM1 3 T 1')
        ssnp2.AddLine('connect MM1 4 O1 1')
        ssnp2.AddLine('connect T 2 MM2 3')
        ssnp2.AddLine('connect MM2 4 O2 1')
        ssnp2.AddLine('port 1 MM1 1 2 MM2 1 3 MM1 2 4 MM2 2')
        sp2=ssnp2.SParameters()
        # pragma: exclude
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s4p'
        self.CheckSParametersResult(sp1,fileNameBase+'_1.s4p',fileNameBase+'_1.s4p')
        self.CheckSParametersResult(sp2,fileNameBase+'_2.s4p',fileNameBase+'_2.s4p')
        self.assertTrue(self.SParametersAreEqual(sp1,sp2,0.00001),'SimulatorTlineFourPortModelCheck2 incorrect')
    def testSimulatorTlineTwoPort(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(40.e9,20*40)
        snp = si.p.SimulatorNumericParser(f)
        snp.AddLine('device T 2 tline zc 25. td 1.0e-9')
        snp.AddLine('device S 2 R 50.')
        snp.AddLine('device R 1 R 50.')
        snp.AddLine('voltagesource V1 1')
        snp.AddLine('connect V1 1 S 1')
        snp.AddLine('connect S 2 T 1')
        snp.AddLine('connect T 2 R 1')
        snp.AddLine('output T 1 T 2')
        tm=snp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName)
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-20e-9,40*80,80e9))
        tmp=si.td.f.TransferMatricesProcessor(tm)
        srs=tmp.ProcessWaveforms([stepin])
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-1e-9,11*80,80e9))
        aw=si.td.wf.AdaptedWaveforms([stepin]+srs)
        if False:
            import matplotlib.pyplot as plt
            plt.clf()
            plt.xlabel('time (ns)')
            plt.ylabel('amplitude')
            plt.plot(stepin.Times('ns'),stepin.Values(),label='step input')
            plt.plot(aw[1].Times('ns'),aw[1].Values(),label='port 1 response')
            plt.plot(aw[2].Times('ns'),aw[2].Values(),label='port 2 response')
            plt.legend(loc='upper right')
            plt.show()
        self.CheckWaveformResult(aw[0],'Waveform_'+fileNameBase+'_0.txt','Waveform_'+fileNameBase+'_0.txt')
        self.CheckWaveformResult(aw[1],'Waveform_'+fileNameBase+'_1.txt','Waveform_'+fileNameBase+'_1.txt')
        self.CheckWaveformResult(aw[2],'Waveform_'+fileNameBase+'_2.txt','Waveform_'+fileNameBase+'_2.txt')
    def testSimulatorTlineTwoPort2(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(40.e9,20*40)
        snp = si.p.SimulatorNumericParser(f)
        snp.AddLine('device T 4 tline zc 25. td 1.0e-9')
        snp.AddLine('device G 1 ground')
        snp.AddLine('connect T 3 T 4 G 1')
        snp.AddLine('device S 2 R 50.')
        snp.AddLine('device R 1 R 50.')
        snp.AddLine('voltagesource V1 1')
        snp.AddLine('connect V1 1 S 1')
        snp.AddLine('connect S 2 T 1')
        snp.AddLine('connect T 2 R 1')
        snp.AddLine('output T 1 T 2')
        tm=snp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        self.CheckSParametersResult(tmsp,spFileName,spFileName)
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-20e-9,40*80,80e9))
        tmp=si.td.f.TransferMatricesProcessor(tm)
        srs=tmp.ProcessWaveforms([stepin])
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(-1e-9,11*80,80e9))
        aw=si.td.wf.AdaptedWaveforms([stepin]+srs)
        if False:
            import matplotlib.pyplot as plt
            plt.clf()
            plt.xlabel('time (ns)')
            plt.ylabel('amplitude')
            plt.plot(stepin.Times('ns'),stepin.Values(),label='step input')
            plt.plot(aw[1].Times('ns'),aw[1].Values(),label='port 1 response')
            plt.plot(aw[2].Times('ns'),aw[2].Values(),label='port 2 response')
            plt.legend(loc='upper right')
            plt.show()
        self.CheckWaveformResult(aw[0],'Waveform_'+fileNameBase+'_0.txt','Waveform_'+fileNameBase+'_0.txt')
        self.CheckWaveformResult(aw[1],'Waveform_'+fileNameBase+'_1.txt','Waveform_'+fileNameBase+'_1.txt')
        self.CheckWaveformResult(aw[2],'Waveform_'+fileNameBase+'_2.txt','Waveform_'+fileNameBase+'_2.txt')
    def testDiabolicalSymbolic(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(40.e9,20*40)
        ssnp1 = si.p.SystemDescriptionParser()
        ssnp1.AddLine('device O1 1 open')
        ssnp1.AddLine('device O2 1 open')
        ssnp1.AddLine('device T 2 thru')
        ssnp1.AddLine('device O3 1 open')
        ssnp1.AddLine('device O4 1 open')
        ssnp1.AddLine('connect T 1 O3 1')
        ssnp1.AddLine('connect T 2 O4 1')
        ssnp1.AddLine('port 1 O1 1 2 O2 1')
        sps=si.sd.SystemSParametersSymbolic(ssnp1.SystemDescription())
        sps.LaTeXSolution().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id(),sps,self.id())
    def testDiabolicalNumeric(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(40.e9,20*40)
        ssp = si.p.SystemSParametersNumericParser(f)
        ssp.AddLine('device O1 1 open')
        ssp.AddLine('device O2 1 open')
        ssp.AddLine('device T 2 thru')
        ssp.AddLine('device O3 1 open')
        ssp.AddLine('device O4 1 open')
        ssp.AddLine('connect T 1 O3 1')
        ssp.AddLine('connect T 2 O4 1')
        ssp.AddLine('port 1 O1 1 2 O2 1')
        sp=ssp.SParameters()
        # pragma: exclude
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s2p'
        self.CheckSParametersResult(sp,spFileName,spFileName)
    def testDiabolicalSymbolic2(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        ssnp1 = si.p.SystemDescriptionParser()
        ssnp1.AddLine('device T1 2 thru')
        ssnp1.AddLine('device T2 2 thru')
        ssnp1.AddLine('device O3 1 open')
        ssnp1.AddLine('device O4 1 open')
        ssnp1.AddLine('connect O3 1 O4 1')
        ssnp1.AddLine('port 1 T1 1 2 T2 2')
        ssnp1.AddLine('connect T1 2 T2 1')
        sd=ssnp1.SystemDescription()
        sd.Print()
        sps=si.sd.SystemSParametersSymbolic(sd)
        sps.LaTeXSolution().Emit()
        # pragma: exclude
        self.CheckSymbolicResult(self.id(),sps,self.id())
    def testDiabolicalNumeric2(self):
        # pragma: exclude
        os.chdir(os.path.dirname(os.path.realpath(__file__)))
        # pragma: include
        f=si.fd.EvenlySpacedFrequencyList(40.e9,20*40)
        ssp = si.p.SystemSParametersNumericParser(f)
        ssp.AddLine('device T1 2 thru')
        ssp.AddLine('device T2 2 thru')
        ssp.AddLine('device O3 1 open')
        ssp.AddLine('device O4 1 open')
        ssp.AddLine('connect O3 1 O4 1')
        ssp.AddLine('port 1 T1 1 2 T2 2')
        ssp.AddLine('connect T1 2 T2 1')
        try:
            sp=ssp.SParameters()
            fileNameBase = self.id().split('.')[-1].replace('test','')
            spFileName = fileNameBase +'.s2p'
            self.CheckSParametersResult(sp,spFileName,spFileName)
        except np.linalg.linalg.LinAlgError:
            pass
        # pragma: exclude
    def testSimulatorCallbacks(self):
        self.InitCallbackTester()
        Fs=40e9
        N=20
        HO=-1e-9
        Dur=2e-9
        Kw=int(Dur*Fs+0.5)
        f=si.fd.EvenlySpacedFrequencyList(Fs/2,N)
        snp=si.p.SimulatorNumericParser(f,callback=self.CallbackTester)
        snp.AddLines(['voltagesource VG1 1','device R1 1 R 50.0','device C1 2 C 1e-12',
                      'connect C1 1 VG1 1','output R1 1 C1 1','connect R1 1 C1 2'])
        tm=snp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        #self.CheckSParametersResult(tmsp,spFileName,spFileName)
        self.assertTrue(self.CheckCallbackTesterResults([N+1,1./(N+1)*100.,100.]),'simulator transfer matrix callback incorrect')
        self.InitCallbackTester()
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(HO,Kw,Fs))
        tmp=si.td.f.TransferMatricesProcessor(tm,callback=self.CallbackTester)
        srs=tmp.ProcessWaveforms([stepin])
        self.assertTrue(self.CheckCallbackTesterResults([2,0.,50.]),'simulator callback incorrect')
        #self.CheckWaveformResult(srs,'Waveform_'+fileNameBase+'.txt','Waveform_'+fileNameBase+'.txt')
    def testSimulatorCallbackAbortTransferMatrix(self):
        self.InitCallbackTester(abortOn=3)
        Fs=40e9
        N=20
        HO=-1e-9
        Dur=2e-9
        Kw=int(Dur*Fs+0.5)
        f=si.fd.EvenlySpacedFrequencyList(Fs/2,N)
        snp=si.p.SimulatorNumericParser(f,callback=self.CallbackTester)
        snp.AddLines(['voltagesource VG1 1','device R1 1 R 50.0','device C1 2 C 1e-12',
                      'connect C1 1 VG1 1','output R1 1','connect R1 1 C1 2'])
        with self.assertRaises(si.SignalIntegrityException) as cm:
            tm=snp.TransferMatrices()
        self.assertEqual(cm.exception.parameter,'Simulator')
        self.assertTrue(self.CheckCallbackTesterResults([3,1./(N+1)*100.,3./(N+1)*100.]),'simulator transfer matrix processing abort callback incorrect')
    def testSimulatorCallbackAbortWaveformProcessing(self):
        self.InitCallbackTester()
        Fs=40e9
        N=20
        HO=-1e-9
        Dur=2e-9
        Kw=int(Dur*Fs+0.5)
        f=si.fd.EvenlySpacedFrequencyList(Fs/2,N)
        snp=si.p.SimulatorNumericParser(f,callback=self.CallbackTester)
        snp.AddLines(['voltagesource VG1 1','device R1 1 R 50.0','device C1 2 C 1e-12',
                      'connect C1 1 VG1 1','output R1 1 C1 1','connect R1 1 C1 2'])
        tm=snp.TransferMatrices()
        tmsp=tm.SParameters()
        ports=tmsp.m_P
        fileNameBase = self.id().split('.')[-1].replace('test','')
        spFileName = fileNameBase +'.s'+str(ports)+'p'
        #self.CheckSParametersResult(tmsp,spFileName,spFileName)
        self.assertTrue(self.CheckCallbackTesterResults([N+1,1./(N+1)*100.,100.]),'simulator transfer matrix callback incorrect')
        self.InitCallbackTester(abortOn=1)
        stepin=si.td.wf.StepWaveform(si.td.wf.TimeDescriptor(HO,Kw,Fs))
        tmp=si.td.f.TransferMatricesProcessor(tm,callback=self.CallbackTester)
        with self.assertRaises(si.SignalIntegrityException) as cm:
            srs=tmp.ProcessWaveforms([stepin])
        self.assertFalse(cm.exception == 1.343)
        self.assertEqual(cm.exception,'Simulator')       
        self.assertTrue(self.CheckCallbackTesterResults([1,0.,0.]),'simulator callback waveform processing abort incorrect')

if __name__ == "__main__":
    unittest.main()
