Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Phase 2/Major Task Part 1/MajorTaskRegisters/RegisterFileTest_isim_beh.exe -prj D:/Phase 2/Major Task Part 1/MajorTaskRegisters/RegisterFileTest_beh.prj work.RegisterFileTest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/Phase 2/Major Task Part 1/MajorTaskRegisters/TheDecoder.vhd" into library work
Parsing VHDL file "D:/Phase 2/Major Task Part 1/MajorTaskRegisters/RegPackage.vhd" into library work
Parsing VHDL file "D:/Phase 2/Major Task Part 1/MajorTaskRegisters/RegDef.vhd" into library work
Parsing VHDL file "D:/Phase 2/Major Task Part 1/MajorTaskRegisters/Mux32x1.vhd" into library work
Parsing VHDL file "D:/Phase 2/Major Task Part 1/MajorTaskRegisters/RegisterFile.vhd" into library work
Parsing VHDL file "D:/Phase 2/Major Task Part 1/MajorTaskRegisters/RegisterFileTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package regpackage
Compiling package numeric_std
Compiling architecture behavioral of entity TheDecoder [thedecoder_default]
Compiling architecture behavioral of entity RegDef [regdef_default]
Compiling architecture behavioral of entity Mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavior of entity registerfiletest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable D:/Phase 2/Major Task Part 1/MajorTaskRegisters/RegisterFileTest_isim_beh.exe
Fuse Memory Usage: 36036 KB
Fuse CPU Usage: 593 ms
