module mdr(input clk, input [31:0] BusMuxOut, input [31:0] Mdatain, input clear, input MDRin, input read, output [31:0] BusMuxInMDR); 
	// Behavioral section for writing to the register 
	reg [31:0] Din;
	reg [31:0] In;
	always @ (posedge clk)
	begin
		case (read)
		0: Din = BusMuxOut;
		1: Din = Mdatain;
		endcase
		if(clear) begin
			In = 32'b0;
		end
		else if(MDRin) begin
			In = Din;
		end
	end
	assign BusMuxInMDR = In;
endmodule