{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1606748170865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606748170881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606748170881 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "D8M_FMC 5SGXEA7N2F45C2 " "Selected device 5SGXEA7N2F45C2 for design \"D8M_FMC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606748170994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606748171068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606748171068 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1606748171375 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1606748172860 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ BB38 " "Pin ~ALTERA_DATA0~ is reserved at location BB38" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 40166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606748173575 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606748173575 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606748173575 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606748173930 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "2 " "2 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SMA_CLKIN_p SMA_CLKIN_p(n) " "differential I/O pin \"SMA_CLKIN_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SMA_CLKIN_p(n)\"." {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN_p } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN_p" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 40175 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1606748193927 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SMA_CLKOUT_p SMA_CLKOUT_p(n) " "differential I/O pin \"SMA_CLKOUT_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SMA_CLKOUT_p(n)\"." {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLKOUT_p } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT_p" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 40176 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLKOUT_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1606748193927 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1606748193927 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606748194374 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G8 " "pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606748195194 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 14 global CLKCTRL_G7 " "pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 14 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606748195194 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1154 global CLKCTRL_G5 " "pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1154 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606748195194 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606748195194 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MIPI_PIXEL_CLK~inputCLKENA0 624 global CLKCTRL_G6 " "MIPI_PIXEL_CLK~inputCLKENA0 with 624 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1606748195194 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606748195194 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "OSC_50_B3B~inputCLKENA0 145 global CLKCTRL_G3 " "OSC_50_B3B~inputCLKENA0 with 145 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606748195194 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606748195194 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver MIPI_PIXEL_CLK~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver MIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad MIPI_PIXEL_CLK PIN_AR22 " "Refclk input I/O pad MIPI_PIXEL_CLK is placed onto PIN_AR22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1606748195195 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1606748195195 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1606748195195 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748195195 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606748197129 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606748197142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606748197142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606748197142 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606748197142 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1606748197142 ""}
{ "Info" "ISTA_SDC_FOUND" "D8M_FMC.sdc " "Reading SDC File: 'D8M_FMC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606748197205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 19 CLK_50 port " "Ignored filter at D8M_FMC.sdc(19): CLK_50 could not be matched with a port" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606748197206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock D8M_FMC.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at D8M_FMC.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLK_50 \] " "create_clock -period \"50.000000 MHz\" \[get_ports CLK_50 \]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197206 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 20 CLK_100 port " "Ignored filter at D8M_FMC.sdc(20): CLK_100 could not be matched with a port" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606748197206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock D8M_FMC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at D8M_FMC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100.000000 MHz\" \[get_ports  CLK_100\] " "create_clock -period \"100.000000 MHz\" \[get_ports  CLK_100\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197207 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 21 CLKUSR port " "Ignored filter at D8M_FMC.sdc(21): CLKUSR could not be matched with a port" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606748197207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock D8M_FMC.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at D8M_FMC.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100.000000 MHz\" \[get_ports  CLKUSR \] " "create_clock -period \"100.000000 MHz\" \[get_ports  CLKUSR \]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197207 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 27 pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at D8M_FMC.sdc(27): pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606748197208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock D8M_FMC.sdc 27 Argument -source is an empty collection " "Ignored create_generated_clock at D8M_FMC.sdc(27): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name HDMI_TX_CLK_ext \[get_ports \{HDMI_TX_CLK\}\] " "create_generated_clock -source \[get_pins \{pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name HDMI_TX_CLK_ext \[get_ports \{HDMI_TX_CLK\}\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197208 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197208 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 78 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 78 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748197211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 39 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 39 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748197211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 508 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 508 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748197211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 49 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 49 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748197211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748197211 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1606748197211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1606748197211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 65 HDMI_TX_CLK_ext clock " "Ignored filter at D8M_FMC.sdc(65): HDMI_TX_CLK_ext could not be matched with a clock" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606748197212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay D8M_FMC.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at D8M_FMC.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max  1.0 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\] " "set_output_delay -max  1.0 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197212 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay D8M_FMC.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at D8M_FMC.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -0.7 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\] " "set_output_delay -min -0.7 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197212 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "A10GFP_D8M_FMC_RTL.sdc " "Synopsys Design Constraints File file not found: 'A10GFP_D8M_FMC_RTL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606748197213 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_H_SYNC " "Node: VGA_Controller:u1\|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] VGA_Controller:u1\|oVGA_H_SYNC " "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] is being clocked by VGA_Controller:u1\|oVGA_H_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197255 "|D8M_FMC|VGA_Controller:u1|oVGA_H_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197255 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|oVGA_V_SYNC " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] is being clocked by HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[0\] HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[0\] is being clocked by HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197257 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197257 "|D8M_FMC|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748197282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748197282 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1606748197282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606748197383 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1606748197392 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 MIPI_PIXEL_CLK " "  10.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 MIPI_PIXEL_CLK_ext " "  10.000 MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B3B " "  20.000   OSC_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B4A " "  20.000   OSC_50_B4A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B4D " "  20.000   OSC_50_B4D" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B7A " "  20.000   OSC_50_B7A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B7D " "  20.000   OSC_50_B7D" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B8A " "  20.000   OSC_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B8D " "  20.000   OSC_50_B8D" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.282 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.282 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  50.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 651.282 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 651.282 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.224 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.224 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.469 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  13.469 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1606748197392 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606748197793 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606748197800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606748197815 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606748197828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606748197884 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606748197890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606748199186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "123 DSP block " "Packed 123 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606748199193 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "96 " "Created 96 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1606748199193 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606748199193 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1606748199853 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606748201955 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606748207308 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606748207316 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606748207591 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606748207591 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606748210889 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606748210896 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606748211209 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:14 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:14" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1606748213697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606748214276 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606748214286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606748214328 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606748214348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606748214348 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606748214358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606748216747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606748216758 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606748216758 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[0\] " "Node \"DDR3_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[10\] " "Node \"DDR3_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[11\] " "Node \"DDR3_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[12\] " "Node \"DDR3_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[13\] " "Node \"DDR3_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[14\] " "Node \"DDR3_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[15\] " "Node \"DDR3_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[1\] " "Node \"DDR3_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[2\] " "Node \"DDR3_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[3\] " "Node \"DDR3_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[4\] " "Node \"DDR3_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[5\] " "Node \"DDR3_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[6\] " "Node \"DDR3_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[7\] " "Node \"DDR3_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[8\] " "Node \"DDR3_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[9\] " "Node \"DDR3_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[0\] " "Node \"DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[1\] " "Node \"DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[2\] " "Node \"DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CAS_n " "Node \"DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE\[0\] " "Node \"DDR3_CKE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE\[1\] " "Node \"DDR3_CKE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK\[0\] " "Node \"DDR3_CK\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK\[1\] " "Node \"DDR3_CK\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n\[0\] " "Node \"DDR3_CK_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n\[1\] " "Node \"DDR3_CK_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n\[0\] " "Node \"DDR3_CS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n\[1\] " "Node \"DDR3_CS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[0\] " "Node \"DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[1\] " "Node \"DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[2\] " "Node \"DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[3\] " "Node \"DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[4\] " "Node \"DDR3_DM\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[5\] " "Node \"DDR3_DM\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[6\] " "Node \"DDR3_DM\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[7\] " "Node \"DDR3_DM\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[0\] " "Node \"DDR3_DQS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[1\] " "Node \"DDR3_DQS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[2\] " "Node \"DDR3_DQS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[3\] " "Node \"DDR3_DQS\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[4\] " "Node \"DDR3_DQS\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[5\] " "Node \"DDR3_DQS\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[6\] " "Node \"DDR3_DQS\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[7\] " "Node \"DDR3_DQS\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[0\] " "Node \"DDR3_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[1\] " "Node \"DDR3_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[2\] " "Node \"DDR3_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[3\] " "Node \"DDR3_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[4\] " "Node \"DDR3_DQS_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[5\] " "Node \"DDR3_DQS_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[6\] " "Node \"DDR3_DQS_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[7\] " "Node \"DDR3_DQS_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[0\] " "Node \"DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[10\] " "Node \"DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[11\] " "Node \"DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[12\] " "Node \"DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[13\] " "Node \"DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[14\] " "Node \"DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[15\] " "Node \"DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[16\] " "Node \"DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[17\] " "Node \"DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[18\] " "Node \"DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[19\] " "Node \"DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[1\] " "Node \"DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[20\] " "Node \"DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[21\] " "Node \"DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[22\] " "Node \"DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[23\] " "Node \"DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[24\] " "Node \"DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[25\] " "Node \"DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[26\] " "Node \"DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[27\] " "Node \"DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[28\] " "Node \"DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[29\] " "Node \"DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[2\] " "Node \"DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[30\] " "Node \"DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[31\] " "Node \"DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[32\] " "Node \"DDR3_DQ\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[33\] " "Node \"DDR3_DQ\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[34\] " "Node \"DDR3_DQ\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[35\] " "Node \"DDR3_DQ\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[36\] " "Node \"DDR3_DQ\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[37\] " "Node \"DDR3_DQ\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[38\] " "Node \"DDR3_DQ\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[39\] " "Node \"DDR3_DQ\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[3\] " "Node \"DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[40\] " "Node \"DDR3_DQ\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[40\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[41\] " "Node \"DDR3_DQ\[41\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[41\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[42\] " "Node \"DDR3_DQ\[42\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[42\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[43\] " "Node \"DDR3_DQ\[43\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[43\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[44\] " "Node \"DDR3_DQ\[44\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[44\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[45\] " "Node \"DDR3_DQ\[45\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[45\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[46\] " "Node \"DDR3_DQ\[46\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[46\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[47\] " "Node \"DDR3_DQ\[47\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[47\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[48\] " "Node \"DDR3_DQ\[48\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[48\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[49\] " "Node \"DDR3_DQ\[49\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[49\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[4\] " "Node \"DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[50\] " "Node \"DDR3_DQ\[50\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[50\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[51\] " "Node \"DDR3_DQ\[51\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[51\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[52\] " "Node \"DDR3_DQ\[52\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[52\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[53\] " "Node \"DDR3_DQ\[53\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[53\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[54\] " "Node \"DDR3_DQ\[54\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[54\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[55\] " "Node \"DDR3_DQ\[55\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[55\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[56\] " "Node \"DDR3_DQ\[56\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[56\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[57\] " "Node \"DDR3_DQ\[57\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[57\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[58\] " "Node \"DDR3_DQ\[58\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[58\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[59\] " "Node \"DDR3_DQ\[59\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[59\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[5\] " "Node \"DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[60\] " "Node \"DDR3_DQ\[60\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[60\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[61\] " "Node \"DDR3_DQ\[61\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[61\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[62\] " "Node \"DDR3_DQ\[62\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[62\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[63\] " "Node \"DDR3_DQ\[63\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[63\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[6\] " "Node \"DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[7\] " "Node \"DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[8\] " "Node \"DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[9\] " "Node \"DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_EVENT_n " "Node \"DDR3_EVENT_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_EVENT_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT\[0\] " "Node \"DDR3_ODT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT\[1\] " "Node \"DDR3_ODT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RAS_n " "Node \"DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RESET_n " "Node \"DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_SCL " "Node \"DDR3_SCL\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_SDA " "Node \"DDR3_SDA\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_WE_n " "Node \"DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADV_n " "Node \"FLASH_ADV_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADV_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CE_n " "Node \"FLASH_CE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CLK " "Node \"FLASH_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_OE_n " "Node \"FLASH_OE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_OE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_RDY_BSY_n " "Node \"FLASH_RDY_BSY_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RDY_BSY_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_RESET_n " "Node \"FLASH_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_WE_n " "Node \"FLASH_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RZQ_DDR3 " "Node \"RZQ_DDR3\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RZQ_DDR3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RZQ_FMC " "Node \"RZQ_FMC\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RZQ_FMC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADV " "Node \"SSRAM_ADV\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_ADV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BWA_n " "Node \"SSRAM_BWA_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BWA_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BWB_n " "Node \"SSRAM_BWB_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BWB_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CE_n " "Node \"SSRAM_CE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CKE_n " "Node \"SSRAM_CKE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CKE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CLK " "Node \"SSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_OE_n " "Node \"SSRAM_OE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_OE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_WE_n " "Node \"SSRAM_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1606748217635 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:44 " "Fitter preparation operations ending: elapsed time is 00:00:44" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748217641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606748237194 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606748240629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748254453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606748298320 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606748358933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:01 " "Fitter placement operations ending: elapsed time is 00:01:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748358933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606748364633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+04 ns 2.8% " "2e+04 ns of routing delay (approximately 2.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1606748395459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X128_Y11 X139_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X128_Y11 to location X139_Y22" {  } { { "loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X128_Y11 to location X139_Y22"} { { 12 { 0 ""} 128 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606748403411 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606748403411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748430522 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 33.34 " "Total time spent on timing analysis during the Fitter is 33.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606748440552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606748440656 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606748442632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606748442774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606748444644 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:50 " "Fitter post-fit operations ending: elapsed time is 00:00:50" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748490009 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606748491008 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "34 " "Following 34 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[0\] a permanently disabled " "Pin FSM_D\[0\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[0] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[0\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[1\] a permanently disabled " "Pin FSM_D\[1\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[1] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[1\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[2\] a permanently disabled " "Pin FSM_D\[2\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[2] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[2\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[3\] a permanently disabled " "Pin FSM_D\[3\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[3] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[3\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[4\] a permanently disabled " "Pin FSM_D\[4\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[4] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[4\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[5\] a permanently disabled " "Pin FSM_D\[5\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[5] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[5\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[6\] a permanently disabled " "Pin FSM_D\[6\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[6] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[6\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[7\] a permanently disabled " "Pin FSM_D\[7\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[7] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[7\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[8\] a permanently disabled " "Pin FSM_D\[8\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[8] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[8\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[9\] a permanently disabled " "Pin FSM_D\[9\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[9] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[9\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[10\] a permanently disabled " "Pin FSM_D\[10\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[10] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[10\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[11\] a permanently disabled " "Pin FSM_D\[11\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[11] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[11\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[12\] a permanently disabled " "Pin FSM_D\[12\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[12] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[12\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[13\] a permanently disabled " "Pin FSM_D\[13\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[13] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[13\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[14\] a permanently disabled " "Pin FSM_D\[14\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[14] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[14\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[15\] a permanently disabled " "Pin FSM_D\[15\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[15] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[15\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SCL a permanently disabled " "Pin FPGA_I2C_SCL has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SCL } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCL" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDA a permanently disabled " "Pin FPGA_I2C_SDA has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDA } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDA" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[0\] a permanently disabled " "Pin TMD_D\[0\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[0] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[0\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[1\] a permanently disabled " "Pin TMD_D\[1\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[1] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[1\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[2\] a permanently disabled " "Pin TMD_D\[2\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[2] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[2\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[3\] a permanently disabled " "Pin TMD_D\[3\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[3] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[3\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[4\] a permanently disabled " "Pin TMD_D\[4\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[4] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[4\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[5\] a permanently disabled " "Pin TMD_D\[5\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[5] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[5\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[6\] a permanently disabled " "Pin TMD_D\[6\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[6] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[6\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[7\] a permanently disabled " "Pin TMD_D\[7\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[7] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[7\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAMERA_I2C_SCL a permanently enabled " "Pin CAMERA_I2C_SCL has a permanently enabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently enabled " "Pin HDMI_I2C_SCL has a permanently enabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SCL a permanently enabled " "Pin MIPI_I2C_SCL has a permanently enabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1606748491134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/output_files/D8M_FMC.fit.smsg " "Generated suppressed messages file D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/output_files/D8M_FMC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606748491851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 172 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8839 " "Peak virtual memory: 8839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606748496225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 23:01:36 2020 " "Processing ended: Mon Nov 30 23:01:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606748496225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:26 " "Elapsed time: 00:05:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606748496225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:23 " "Total CPU time (on all processors): 00:10:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606748496225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606748496225 ""}
