{"sha": "b6adf1c5fb249497a0f35a2ffb9897b35764d3c9", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjZhZGYxYzVmYjI0OTQ5N2EwZjM1YTJmZmI5ODk3YjM1NzY0ZDNjOQ==", "commit": {"author": {"name": "Kyrylo Tkachov", "email": "kyrylo.tkachov@arm.com", "date": "2016-11-16T09:02:18Z"}, "committer": {"name": "Kyrylo Tkachov", "email": "ktkachov@gcc.gnu.org", "date": "2016-11-16T09:02:18Z"}, "message": "[ARM] PR target/78364: Add proper restrictions to zero and sign_extract patterns operands\n\n\tPR target/78364\n\t* config/arm/arm.md (*extv_reg): Restrict operands 2 and 3 to the\n\tproper ranges for an SBFX instruction.\n\t(extzv_t2): Likewise for UBFX.\n\nFrom-SVN: r242471", "tree": {"sha": "7a336dc9bce0a19d51fc9a23758628f25d735efc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7a336dc9bce0a19d51fc9a23758628f25d735efc"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b6adf1c5fb249497a0f35a2ffb9897b35764d3c9", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b6adf1c5fb249497a0f35a2ffb9897b35764d3c9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b6adf1c5fb249497a0f35a2ffb9897b35764d3c9", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b6adf1c5fb249497a0f35a2ffb9897b35764d3c9/comments", "author": {"login": "ktkachov-arm", "id": 74917949, "node_id": "MDQ6VXNlcjc0OTE3OTQ5", "avatar_url": "https://avatars.githubusercontent.com/u/74917949?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ktkachov-arm", "html_url": "https://github.com/ktkachov-arm", "followers_url": "https://api.github.com/users/ktkachov-arm/followers", "following_url": "https://api.github.com/users/ktkachov-arm/following{/other_user}", "gists_url": "https://api.github.com/users/ktkachov-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/ktkachov-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ktkachov-arm/subscriptions", "organizations_url": "https://api.github.com/users/ktkachov-arm/orgs", "repos_url": "https://api.github.com/users/ktkachov-arm/repos", "events_url": "https://api.github.com/users/ktkachov-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/ktkachov-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "510d73a0350e946becdf316b130a7197809124f6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/510d73a0350e946becdf316b130a7197809124f6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/510d73a0350e946becdf316b130a7197809124f6"}], "stats": {"total": 23, "additions": 17, "deletions": 6}, "files": [{"sha": "ed37d6dbe9356bd907b708995b5efb0e22f8fa0e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b6adf1c5fb249497a0f35a2ffb9897b35764d3c9/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b6adf1c5fb249497a0f35a2ffb9897b35764d3c9/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b6adf1c5fb249497a0f35a2ffb9897b35764d3c9", "patch": "@@ -1,3 +1,10 @@\n+2016-11-16  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n+\n+\tPR target/78364\n+\t* config/arm/arm.md (*extv_reg): Restrict operands 2 and 3 to the\n+\tproper ranges for an SBFX instruction.\n+\t(extzv_t2): Likewise for UBFX.\n+\n 2016-11-16  Richard Biener  <rguenther@suse.de>\n \n \tPR tree-optimization/78348"}, {"sha": "761c52f4185019435eef1a616b61a806aba72899", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 10, "deletions": 6, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b6adf1c5fb249497a0f35a2ffb9897b35764d3c9/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b6adf1c5fb249497a0f35a2ffb9897b35764d3c9/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=b6adf1c5fb249497a0f35a2ffb9897b35764d3c9", "patch": "@@ -4546,9 +4546,11 @@\n (define_insn \"*extv_reg\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r\")\n \t(sign_extract:SI (match_operand:SI 1 \"s_register_operand\" \"r\")\n-                         (match_operand:SI 2 \"const_int_M_operand\" \"M\")\n-                         (match_operand:SI 3 \"const_int_M_operand\" \"M\")))]\n-  \"arm_arch_thumb2\"\n+\t\t\t  (match_operand:SI 2 \"const_int_operand\" \"n\")\n+\t\t\t  (match_operand:SI 3 \"const_int_operand\" \"n\")))]\n+  \"arm_arch_thumb2\n+   && IN_RANGE (INTVAL (operands[3]), 0, 31)\n+   && IN_RANGE (INTVAL (operands[2]), 1, 32 - INTVAL (operands[3]))\"\n   \"sbfx%?\\t%0, %1, %3, %2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"predicable\" \"yes\")\n@@ -4559,9 +4561,11 @@\n (define_insn \"extzv_t2\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r\")\n \t(zero_extract:SI (match_operand:SI 1 \"s_register_operand\" \"r\")\n-                         (match_operand:SI 2 \"const_int_M_operand\" \"M\")\n-                         (match_operand:SI 3 \"const_int_M_operand\" \"M\")))]\n-  \"arm_arch_thumb2\"\n+\t\t\t  (match_operand:SI 2 \"const_int_operand\" \"n\")\n+\t\t\t  (match_operand:SI 3 \"const_int_operand\" \"n\")))]\n+  \"arm_arch_thumb2\n+   && IN_RANGE (INTVAL (operands[3]), 0, 31)\n+   && IN_RANGE (INTVAL (operands[2]), 1, 32 - INTVAL (operands[3]))\"\n   \"ubfx%?\\t%0, %1, %3, %2\"\n   [(set_attr \"length\" \"4\")\n    (set_attr \"predicable\" \"yes\")"}]}