// Seed: 3144922788
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input logic [7:0] id_6;
  output wire id_5;
  inout tri1 id_4;
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  case (-1)
    id_6[1]: begin : LABEL_0
      wire id_7;
      assign id_1[1'b0+1'b0] = 1'h0 ? id_4 : 1 == 1;
    end
    default:
    assign id_4 = -1;
  endcase
  logic [-1 : ""] id_8;
  wire id_9 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd56
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4
  );
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
endmodule
