<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='400' ll='402' type='static llvm::MachineRegisterInfo::def_instr_iterator llvm::MachineRegisterInfo::def_instr_end()'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='406' u='c' c='_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='414' u='c' c='_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='340' u='c' c='_ZN12_GLOBAL__N_119R600VectorRegMerger20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='295' u='c' c='_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='956' u='c' c='_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE'/>
