module partsel_00285(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [5:24] x4;
  wire signed [1:30] x5;
  wire [5:29] x6;
  wire signed [1:30] x7;
  wire signed [2:28] x8;
  wire [4:25] x9;
  wire signed [30:2] x10;
  wire [31:4] x11;
  wire signed [2:29] x12;
  wire [4:26] x13;
  wire [2:28] x14;
  wire [25:4] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [27:3] p0 = 975688069;
  localparam [29:3] p1 = 359934579;
  localparam signed [27:5] p2 = 864532576;
  localparam [5:30] p3 = 13206010;
  assign x4 = {2{p0[7 + s2]}};
  assign x5 = x4[28 + s1 -: 1];
  assign x6 = p0[9 +: 3];
  assign x7 = {x6[9 + s3], p3[23]};
  assign x8 = ((x2[8] | (!ctrl[1] || ctrl[3] && !ctrl[3] ? {2{{p3[12 + s1 +: 2], p2}}} : (!ctrl[1] || !ctrl[0] && !ctrl[0] ? p1 : (!ctrl[0] && ctrl[1] && ctrl[2] ? x1[19 +: 4] : p3)))) + x5);
  assign x9 = ((!ctrl[2] || !ctrl[3] && !ctrl[1] ? ((!ctrl[3] || !ctrl[3] || !ctrl[3] ? (p2[13 + s2 -: 1] | p2) : (x7 - p0)) - {(x5[8] + x3[18 +: 4]), (ctrl[1] && !ctrl[2] || !ctrl[3] ? p2[15] : x7[13 + s1])}) : {2{(p2[2 + s3 +: 3] ^ x3[10])}}) ^ p2[23]);
  assign x10 = p1[11 + s0 +: 4];
  assign x11 = p1[10 + s2];
  assign x12 = p1[17 + s2 +: 4];
  assign x13 = p2[5 + s3 -: 8];
  assign x14 = p2[11 +: 1];
  assign x15 = x5;
  assign y0 = p2[14 -: 3];
  assign y1 = {p1[13 + s2 -: 5], (p1[0 + s3 +: 4] ^ x11[14])};
  assign y2 = {2{(({{2{(p0[8 +: 3] & p2[16 -: 1])}}, (x2[19 -: 3] + x4[8 + s2])} & {2{x10[10 + s1]}}) | p3[13])}};
  assign y3 = (!ctrl[0] || ctrl[3] && !ctrl[1] ? (ctrl[2] || !ctrl[2] && !ctrl[1] ? (!ctrl[1] || ctrl[3] || ctrl[1] ? p2 : x2) : {2{({2{p2[16]}} | x12[14 -: 1])}}) : (!ctrl[3] || !ctrl[0] || ctrl[3] ? p1 : (((p3[17 + s3] | x15[5 + s1 -: 4]) & x8) | (x13[19 +: 3] & p3[6 + s0 -: 8]))));
endmodule
