#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb  6 15:16:49 2019
# Process ID: 3404
# Current directory: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/-1Buffers/buffers
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3396 C:\Users\SET253-INS1U\Documents\GitHub\ENES246\-1Buffers\buffers\buffers.xpr
# Log file: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/-1Buffers/buffers/vivado.log
# Journal file: C:/Users/SET253-INS1U/Documents/GitHub/ENES246/-1Buffers/buffers\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-INS1U/Documents/GitHub/ENES246/-1Buffers/buffers/buffers.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/buffers' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 695.191 ; gain = 130.301
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: switchLED
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 792.602 ; gain = 74.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'switchLED' [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:11]
INFO: [Synth 8-6155] done synthesizing module 'switchLED' (1#1) [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/-1Buffers/buffers/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:11]
WARNING: [Synth 8-3330] design switchLED has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 828.641 ; gain = 110.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 828.641 ; gain = 110.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 828.641 ; gain = 110.477
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 16 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/-1Buffers/buffers/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Finished Parsing XDC File [C:/Users/SET253-INS1U/Documents/GitHub/ENES246/-1Buffers/buffers/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1130.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1217.176 ; gain = 499.012
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1217.176 ; gain = 499.012
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  6 16:55:38 2019...
