git clone --depth 1 --no-tags https://github.com/LuisGarcia-S/Procesador-Monociclo.git f:/verilog_sva_gh_scraper/data/full_repos/391243664
git clone --depth 1 --no-tags https://github.com/uranusb/SYN_SRAM_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/366155097
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Up_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/359081152
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Sequence_Detector.git f:/verilog_sva_gh_scraper/data/full_repos/377174716
git clone --depth 1 --no-tags https://github.com/minchaej/intro-to-systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/376795334
git clone --depth 1 --no-tags https://github.com/hughbyrne10/RiscV-Core.git f:/verilog_sva_gh_scraper/data/full_repos/362204025
git clone --depth 1 --no-tags https://github.com/peterzhong2001/EE271_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/367191512
git clone --depth 1 --no-tags https://github.com/mfkiwl/SpinalHDL-FPGA-IPbox.git f:/verilog_sva_gh_scraper/data/full_repos/369712682
git clone --depth 1 --no-tags https://github.com/ChaoWao/ustcy.git f:/verilog_sva_gh_scraper/data/full_repos/381541434
git clone --depth 1 --no-tags https://github.com/aurthurtang/flashing_leds.git f:/verilog_sva_gh_scraper/data/full_repos/391084767
git clone --depth 1 --no-tags https://github.com/gordonchen98/DAV.git f:/verilog_sva_gh_scraper/data/full_repos/376514452
git clone --depth 1 --no-tags https://github.com/ZhangYifan01/Kirisame-Marisa-s-FPGA-Adventure.git f:/verilog_sva_gh_scraper/data/full_repos/373879381
git clone --depth 1 --no-tags https://github.com/jiru1997/NOC-Convolutional-Neural-Network-implementation-5x5-filter-7x7-mapper-.git f:/verilog_sva_gh_scraper/data/full_repos/378751680
git clone --depth 1 --no-tags https://github.com/sathyapriyanka/AXI4_UVC_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/370429600
git clone --depth 1 --no-tags https://github.com/bmartini/verilog-cdc.git f:/verilog_sva_gh_scraper/data/full_repos/368029387
git clone --depth 1 --no-tags https://github.com/vinodsake/NetworkSwitch-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/377579373
git clone --depth 1 --no-tags https://github.com/erik-fox/AXIProtocol-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/370841008
git clone --depth 1 --no-tags https://github.com/CanAvsar/CS223Labs.git f:/verilog_sva_gh_scraper/data/full_repos/361521114
git clone --depth 1 --no-tags https://github.com/18nygara/QuadCopter_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/363216905
git clone --depth 1 --no-tags https://github.com/RevanthNandamuri1341b0/Router-4x4-Verification-Environment.git f:/verilog_sva_gh_scraper/data/full_repos/390412915
git clone --depth 1 --no-tags https://github.com/jiru1997/NOC-Convolutional-Neural-Network-implementation-with-one-CONV-layer.git f:/verilog_sva_gh_scraper/data/full_repos/378754639
git clone --depth 1 --no-tags https://github.com/felipesqra/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/359466591
git clone --depth 1 --no-tags https://github.com/KelvinVale/tcc_RAL.git f:/verilog_sva_gh_scraper/data/full_repos/364013339
git clone --depth 1 --no-tags https://github.com/IEEE-SSCS/AES.git f:/verilog_sva_gh_scraper/data/full_repos/358990045
git clone --depth 1 --no-tags https://github.com/Sash-github-account/linked_list_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/378015510
git clone --depth 1 --no-tags https://github.com/shariethernet/synthesis2.git f:/verilog_sva_gh_scraper/data/full_repos/373922435
git clone --depth 1 --no-tags https://github.com/imamura-slab/PR_demo.git f:/verilog_sva_gh_scraper/data/full_repos/365084893
git clone --depth 1 --no-tags https://github.com/edoardo-monnetti/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/383491349
git clone --depth 1 --no-tags https://github.com/villyye97/EE-469-HW1.git f:/verilog_sva_gh_scraper/data/full_repos/393730801
git clone --depth 1 --no-tags https://github.com/HIeart-Vael/KannyMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/393618984
git clone --depth 1 --no-tags https://github.com/Shihhaolin/mux-4to1.git f:/verilog_sva_gh_scraper/data/full_repos/391587604
git clone --depth 1 --no-tags https://github.com/Shihhaolin/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/391824038
git clone --depth 1 --no-tags https://github.com/deoregaurav92/Parallel-to-Serial-Interface-using-Asynch-FIFO-.git f:/verilog_sva_gh_scraper/data/full_repos/384817657
git clone --depth 1 --no-tags https://github.com/ensaremirerol/DIR-ARM.git f:/verilog_sva_gh_scraper/data/full_repos/380303688
git clone --depth 1 --no-tags https://github.com/bhargavasai222/bhargav12.git f:/verilog_sva_gh_scraper/data/full_repos/359684598
git clone --depth 1 --no-tags https://github.com/kat066/cpuOptimization.git f:/verilog_sva_gh_scraper/data/full_repos/360681712
git clone --depth 1 --no-tags https://github.com/durganila/Verification-of-AMBA-AXI4-Lite-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/361974018
git clone --depth 1 --no-tags https://github.com/hao310rui140326/pe_array_sim.git f:/verilog_sva_gh_scraper/data/full_repos/362002387
git clone --depth 1 --no-tags https://github.com/BarronStack/ELO212_labdigitales.git f:/verilog_sva_gh_scraper/data/full_repos/364676862
git clone --depth 1 --no-tags https://github.com/HappyChuckProgramming/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/365431880
git clone --depth 1 --no-tags https://github.com/naomimotwani98/ibex-sv.git f:/verilog_sva_gh_scraper/data/full_repos/364691854
git clone --depth 1 --no-tags https://github.com/sunbanett40/SystemVerilog-Programming.git f:/verilog_sva_gh_scraper/data/full_repos/361163277
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Programmable_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/364167599
git clone --depth 1 --no-tags https://github.com/Embedded-Tinkerer/EECE6540.git f:/verilog_sva_gh_scraper/data/full_repos/368174840
git clone --depth 1 --no-tags https://github.com/huntingt/6111-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/367977481
git clone --depth 1 --no-tags https://github.com/JakeA42/Otter_qHDVGA.git f:/verilog_sva_gh_scraper/data/full_repos/353260804
git clone --depth 1 --no-tags https://github.com/TishukBogdana/dijkstra_hw.git f:/verilog_sva_gh_scraper/data/full_repos/357989893
git clone --depth 1 --no-tags https://github.com/juan230500/PROYECTO-DIGITALES.git f:/verilog_sva_gh_scraper/data/full_repos/373561723
git clone --depth 1 --no-tags https://github.com/rjmdhr/RTCSV.git f:/verilog_sva_gh_scraper/data/full_repos/376964906
git clone --depth 1 --no-tags https://github.com/tsubaki-8192/cultura.git f:/verilog_sva_gh_scraper/data/full_repos/370438628
git clone --depth 1 --no-tags https://github.com/cuneytbalci/riscv_design_project.git f:/verilog_sva_gh_scraper/data/full_repos/371765295
git clone --depth 1 --no-tags https://github.com/aurthurtang/priority_arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/381848172
git clone --depth 1 --no-tags https://github.com/tishi43/bitonic_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/381883412
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/uvm_mux.git f:/verilog_sva_gh_scraper/data/full_repos/372138987
git clone --depth 1 --no-tags https://github.com/bzeeno/ddfs.git f:/verilog_sva_gh_scraper/data/full_repos/379851589
git clone --depth 1 --no-tags https://github.com/MohamedOsamaAhmed/mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/387343902
git clone --depth 1 --no-tags https://github.com/CAGeng/MIPS-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/386888019
git clone --depth 1 --no-tags https://github.com/Vilanya/SIT329--Week-2.git f:/verilog_sva_gh_scraper/data/full_repos/391392490
git clone --depth 1 --no-tags https://github.com/villyye97/EE-475-HW3.git f:/verilog_sva_gh_scraper/data/full_repos/393733401
git clone --depth 1 --no-tags https://github.com/Santos-Everton/problema1-gcet231-hamming.git f:/verilog_sva_gh_scraper/data/full_repos/387794583
git clone --depth 1 --no-tags https://github.com/HeRCLab/pebb-routing.git f:/verilog_sva_gh_scraper/data/full_repos/387575024
git clone --depth 1 --no-tags https://github.com/flaviens/zero_width_issue.git f:/verilog_sva_gh_scraper/data/full_repos/389647969
git clone --depth 1 --no-tags https://github.com/SemperAnte/firdir.git f:/verilog_sva_gh_scraper/data/full_repos/389929675
git clone --depth 1 --no-tags https://github.com/flaviens/yosys_packed_struct_issue.git f:/verilog_sva_gh_scraper/data/full_repos/392246957
git clone --depth 1 --no-tags https://github.com/evanmladina/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/388939418
git clone --depth 1 --no-tags https://github.com/sotiris1982/embedded_systems.git f:/verilog_sva_gh_scraper/data/full_repos/375626755
git clone --depth 1 --no-tags https://github.com/anaszameer/UVM-adder_example.git f:/verilog_sva_gh_scraper/data/full_repos/386535735
git clone --depth 1 --no-tags https://github.com/slayterteal/Cache-Controller-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/356078196
git clone --depth 1 --no-tags https://github.com/k1rill-fedoseev/fpga_arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/355622627
git clone --depth 1 --no-tags https://github.com/Asfagus/CRC-Design-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/355411848
git clone --depth 1 --no-tags https://github.com/zzhang681/273proj.git f:/verilog_sva_gh_scraper/data/full_repos/356991230
git clone --depth 1 --no-tags https://github.com/zceeudd/ELEC0036---Microprocessor-1S.git f:/verilog_sva_gh_scraper/data/full_repos/357679952
git clone --depth 1 --no-tags https://github.com/mlipasti/sparse.git f:/verilog_sva_gh_scraper/data/full_repos/359179113
git clone --depth 1 --no-tags https://github.com/giulio-naggi/isa33Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/355986418
git clone --depth 1 --no-tags https://github.com/DorianXGH/CVA6-concours.git f:/verilog_sva_gh_scraper/data/full_repos/360988740
git clone --depth 1 --no-tags https://github.com/beezow/ECE_385_final.git f:/verilog_sva_gh_scraper/data/full_repos/360327344
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/UVM-based-functional-verification-of-OFDM-transmitter-module.git f:/verilog_sva_gh_scraper/data/full_repos/373667260
git clone --depth 1 --no-tags https://github.com/Knguyen2107/ECE-271-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/373907373
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/cprv64g_v1.git f:/verilog_sva_gh_scraper/data/full_repos/361728460
git clone --depth 1 --no-tags https://github.com/shalinibare/OurProject3.git f:/verilog_sva_gh_scraper/data/full_repos/362373145
git clone --depth 1 --no-tags https://github.com/pabmars2/UART.git f:/verilog_sva_gh_scraper/data/full_repos/362498519
git clone --depth 1 --no-tags https://github.com/marinamoheb/verlog.git f:/verilog_sva_gh_scraper/data/full_repos/370882305
git clone --depth 1 --no-tags https://github.com/fgs76100/UVM_Simplified.git f:/verilog_sva_gh_scraper/data/full_repos/371877788
git clone --depth 1 --no-tags https://github.com/Alen302/SystemVerilog-for-HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/371116895
git clone --depth 1 --no-tags https://github.com/adem-y/Single-Cycle-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/376382950
git clone --depth 1 --no-tags https://github.com/0bs3n/glitcherPlatform.git f:/verilog_sva_gh_scraper/data/full_repos/354162155
git clone --depth 1 --no-tags https://github.com/yagmurx/elm234_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/358309282
git clone --depth 1 --no-tags https://github.com/VikBelt/Galaxian-385.git f:/verilog_sva_gh_scraper/data/full_repos/358699484
git clone --depth 1 --no-tags https://github.com/HemP97/Sample.git f:/verilog_sva_gh_scraper/data/full_repos/365241212
git clone --depth 1 --no-tags https://github.com/emilijav-97/SV_UVM_training.git f:/verilog_sva_gh_scraper/data/full_repos/368508236
git clone --depth 1 --no-tags https://github.com/pabmars2/avalonRiscV.git f:/verilog_sva_gh_scraper/data/full_repos/354103693
git clone --depth 1 --no-tags https://github.com/sotiris1982/embedded_systems_pico_blaze.git f:/verilog_sva_gh_scraper/data/full_repos/375661146
git clone --depth 1 --no-tags https://github.com/jyhi/step-peripherals.git f:/verilog_sva_gh_scraper/data/full_repos/375381765
git clone --depth 1 --no-tags https://github.com/Peegggy/cpen311-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/384529207
git clone --depth 1 --no-tags https://github.com/EpsLeonid/Student-2022.git f:/verilog_sva_gh_scraper/data/full_repos/391888716
git clone --depth 1 --no-tags https://github.com/spicker23/UART.git f:/verilog_sva_gh_scraper/data/full_repos/390802219
git clone --depth 1 --no-tags https://github.com/kentiscool/processor.git f:/verilog_sva_gh_scraper/data/full_repos/394888237
git clone --depth 1 --no-tags https://github.com/ConsciousMachines/SAP.git f:/verilog_sva_gh_scraper/data/full_repos/385123134
git clone --depth 1 --no-tags https://github.com/GCET231/tutorial4-criando-projeto-quartus-prime.git f:/verilog_sva_gh_scraper/data/full_repos/360636765
git clone --depth 1 --no-tags https://github.com/pabmars2/TFG-RISC-V-AVALON.git f:/verilog_sva_gh_scraper/data/full_repos/362086890
