#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sun Dec 24 14:23:52 2023
# Process ID: 19608
# Current directory: C:/Users/lenovo/Desktop/traffic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16436 C:\Users\lenovo\Desktop\traffic\traffic.xpr
# Log file: C:/Users/lenovo/Desktop/traffic/vivado.log
# Journal file: C:/Users/lenovo/Desktop/traffic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/traffic/traffic.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/traffic/traffic.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/traffic/traffic.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project_traffic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/traffic/traffic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj project_traffic_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lenovo/Desktop/traffic/traffic.srcs/sources_1/new/lcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lcd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lenovo/Desktop/traffic/traffic.srcs/sources_1/new/sensor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sensor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lenovo/Desktop/traffic/traffic.srcs/sources_1/new/project_traffic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_traffic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lenovo/Desktop/traffic/traffic.srcs/sim_1/new/project_traffic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_traffic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/traffic/traffic.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 14b05e31164f4f8ea26d70ef0404e6e5 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_traffic_tb_behav xil_defaultlib.project_traffic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.lcd [lcd_default]
Compiling architecture behavioral of entity xil_defaultlib.sensor [sensor_default]
Compiling architecture traffic of entity xil_defaultlib.project_traffic [project_traffic_default]
Compiling architecture behavior of entity xil_defaultlib.project_traffic_tb
ERROR: [XSIM 43-3345] Unable to remove previous simulation file xsim.dir/project_traffic_tb_behav/xsimk.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Access is denied: "xsim.dir/project_traffic_tb_behav/xsimk.exe".
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lenovo/Desktop/traffic/traffic.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lenovo/Desktop/traffic/traffic.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 24 14:25:50 2023...
