@W: FX1172 :"c:\users\stefa\desktop\a_stefan\htwg\7.semester\digitalesysteme\meineuebungen\digitalesysteme\aufgabe1\hex4x7seg.vhd":54:8:54:9|User-specified initial value defined for instance u1.sel[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\stefa\desktop\a_stefan\htwg\7.semester\digitalesysteme\meineuebungen\digitalesysteme\aufgabe1\hex4x7seg.vhd":33:8:33:9|User-specified initial value defined for instance u1.strb is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\stefa\desktop\a_stefan\htwg\7.semester\digitalesysteme\meineuebungen\digitalesysteme\aufgabe1\hex4x7seg.vhd":33:8:33:9|User-specified initial value defined for instance u1.reg[13:0] is being ignored due to limitations in architecture. 
@W: MT530 :"c:\users\stefa\desktop\a_stefan\htwg\7.semester\digitalesysteme\meineuebungen\digitalesysteme\aufgabe1\hex4x7seg.vhd":54:8:54:9|Found inferred clock aufgabe1|clk which controls 17 sequential elements including u1.sel[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
