<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="B:/Complex_Mind/FPGA-Imaging-Library/GEOMETRIC/Shear/HDL/Shear.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="dc2b1f5503234cce8a73bedd3d83afd7"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PSRCDIR"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/new/Shear.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Shear"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/import/MultiplierAdd16x16x16_funcsim.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/import/FrameController2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/import/BRam_funcsim.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/Shear_TB.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Shear_TB"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="AddSub19Sx19S" Type="BlockSrcs" RelSrcDir="$PSRCDIR/AddSub19Sx19S">
      <File Path="$PSRCDIR/sources_1/ip/AddSub19Sx19S/AddSub19Sx19S.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="doc/c_addsub_v12_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="synth/AddSub19Sx19S.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="sim/AddSub19Sx19S.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="AddSub19Sx19S_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="AddSub19Sx19S.xml"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="AddSub19Sx19S.veo"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="AddSub19Sx19S_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="AddSub19Sx19S_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="AddSub19Sx19S_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="AddSub19Sx19S_stub.v"/>
        <CompFileExtendedInfo CompFileName="AddSub19Sx19S.xci" FileRelPathName="AddSub19Sx19S.dcp"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="AddSub19Sx19S"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Multiplier18Sx17S" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Multiplier18Sx17S">
      <File Path="$PSRCDIR/sources_1/ip/Multiplier18Sx17S/Multiplier18Sx17S.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="Multiplier18Sx17S"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="AddSub19Sx19S_synth_1" Type="Ft3:Synth" SrcSet="AddSub19Sx19S" Part="xc7z010clg400-1" ConstrsSet="AddSub19Sx19S" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/AddSub19Sx19S_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="Multiplier18Sx17S_synth_1" Type="Ft3:Synth" SrcSet="Multiplier18Sx17S" Part="xc7z010clg400-1" ConstrsSet="Multiplier18Sx17S" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Multiplier18Sx17S_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="AddSub19Sx19S_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="AddSub19Sx19S" Description="Vivado Implementation Defaults" SynthRun="AddSub19Sx19S_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="Multiplier18Sx17S_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="Multiplier18Sx17S" Description="Vivado Implementation Defaults" SynthRun="Multiplier18Sx17S_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
