###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:39:11 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.266
= Slack Time                   -2.516
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.516 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.305 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -2.024 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.748 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.451 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.215 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.883 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.751 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.612 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    0.983 | 
     | \tx_core/dma_reg_tx /U216          | A ^ -> Y v             | AOI22X1 | 0.370 | 0.412 |   3.911 |    1.395 | 
     | \tx_core/dma_reg_tx /U217          | C v -> Y ^             | OAI21X1 | 0.260 | 0.148 |   4.059 |    1.543 | 
     | \tx_core/dma_reg_tx /U218          | C ^ -> Y v             | AOI21X1 | 0.361 | 0.098 |   4.157 |    1.641 | 
     | \tx_core/dma_reg_tx /U221          | A v -> Y ^             | NAND3X1 | 0.139 | 0.204 |   4.361 |    1.845 | 
     | \tx_core/dma_reg_tx /U222          | B ^ -> Y v             | NOR2X1  | 0.083 | 0.091 |   4.452 |    1.936 | 
     | \tx_core/dma_reg_tx /U223          | C v -> Y ^             | NAND3X1 | 0.619 | 0.407 |   4.859 |    2.343 | 
     | \tx_core/axi_master /U1654         | A ^ -> Y v             | AOI21X1 | 0.281 | 0.130 |   4.989 |    2.473 | 
     | \tx_core/axi_master /U1655         | B v -> Y ^             | NAND2X1 | 0.260 | 0.269 |   5.258 |    2.741 | 
     |                                    | \m_r_ach.ARADDR [26] ^ |         | 0.260 | 0.009 |   5.266 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.254
= Slack Time                   -2.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.504 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.293 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -2.012 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.736 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.439 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.203 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.871 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.739 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.601 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    0.995 | 
     | \tx_core/dma_reg_tx /U398          | A ^ -> Y v             | AOI22X1 | 0.365 | 0.402 |   3.901 |    1.397 | 
     | \tx_core/dma_reg_tx /U399          | C v -> Y ^             | OAI21X1 | 0.261 | 0.147 |   4.049 |    1.544 | 
     | \tx_core/dma_reg_tx /U400          | C ^ -> Y v             | AOI21X1 | 0.374 | 0.106 |   4.155 |    1.650 | 
     | \tx_core/dma_reg_tx /U403          | A v -> Y ^             | NAND3X1 | 0.145 | 0.212 |   4.367 |    1.863 | 
     | \tx_core/dma_reg_tx /U404          | B ^ -> Y v             | NOR2X1  | 0.077 | 0.084 |   4.451 |    1.947 | 
     | \tx_core/dma_reg_tx /U405          | C v -> Y ^             | NAND3X1 | 0.547 | 0.380 |   4.831 |    2.327 | 
     | \tx_core/axi_master /U1732         | A ^ -> Y v             | AOI21X1 | 0.307 | 0.138 |   4.970 |    2.465 | 
     | \tx_core/axi_master /U1733         | B v -> Y ^             | NAND2X1 | 0.258 | 0.277 |   5.246 |    2.742 | 
     |                                    | \m_r_ach.ARADDR [13] ^ |         | 0.258 | 0.008 |   5.254 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.241
= Slack Time                   -2.491
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.491 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.280 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.999 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.722 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.425 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.189 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.857 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.725 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.587 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.009 | 
     | \tx_core/dma_reg_tx /U384          | A ^ -> Y v             | AOI22X1 | 0.378 | 0.419 |   3.918 |    1.428 | 
     | \tx_core/dma_reg_tx /U385          | C v -> Y ^             | OAI21X1 | 0.265 | 0.154 |   4.072 |    1.582 | 
     | \tx_core/dma_reg_tx /U386          | C ^ -> Y v             | AOI21X1 | 0.368 | 0.103 |   4.175 |    1.684 | 
     | \tx_core/dma_reg_tx /U389          | A v -> Y ^             | NAND3X1 | 0.144 | 0.210 |   4.385 |    1.894 | 
     | \tx_core/dma_reg_tx /U390          | B ^ -> Y v             | NOR2X1  | 0.083 | 0.093 |   4.478 |    1.987 | 
     | \tx_core/dma_reg_tx /U391          | C v -> Y ^             | NAND3X1 | 0.511 | 0.373 |   4.851 |    2.360 | 
     | \tx_core/axi_master /U1726         | A ^ -> Y v             | AOI21X1 | 0.283 | 0.121 |   4.972 |    2.481 | 
     | \tx_core/axi_master /U1727         | B v -> Y ^             | NAND2X1 | 0.249 | 0.262 |   5.233 |    2.743 | 
     |                                    | \m_r_ach.ARADDR [14] ^ |         | 0.249 | 0.007 |   5.241 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.223
= Slack Time                   -2.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.473 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.262 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.981 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.704 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.407 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.171 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.839 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.707 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.569 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.027 | 
     | \tx_core/dma_reg_tx /U370          | A ^ -> Y v             | AOI22X1 | 0.365 | 0.385 |   3.884 |    1.412 | 
     | \tx_core/dma_reg_tx /U371          | C v -> Y ^             | OAI21X1 | 0.264 | 0.150 |   4.034 |    1.562 | 
     | \tx_core/dma_reg_tx /U372          | C ^ -> Y v             | AOI21X1 | 0.405 | 0.130 |   4.164 |    1.691 | 
     | \tx_core/dma_reg_tx /U375          | A v -> Y ^             | NAND3X1 | 0.175 | 0.248 |   4.412 |    1.939 | 
     | \tx_core/dma_reg_tx /U376          | B ^ -> Y v             | NOR2X1  | 0.088 | 0.102 |   4.514 |    2.041 | 
     | \tx_core/dma_reg_tx /U377          | C v -> Y ^             | NAND3X1 | 0.447 | 0.330 |   4.844 |    2.372 | 
     | \tx_core/axi_master /U1720         | A ^ -> Y v             | AOI21X1 | 0.274 | 0.102 |   4.946 |    2.473 | 
     | \tx_core/axi_master /U1721         | B v -> Y ^             | NAND2X1 | 0.261 | 0.268 |   5.214 |    2.742 | 
     |                                    | \m_r_ach.ARADDR [15] ^ |         | 0.261 | 0.008 |   5.223 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.192
= Slack Time                   -2.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.442 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.231 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.950 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.674 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.377 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.141 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.809 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.677 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.539 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.057 | 
     | \tx_core/dma_reg_tx /U189          | A ^ -> Y v             | AOI22X1 | 0.382 | 0.373 |   3.872 |    1.430 | 
     | \tx_core/dma_reg_tx /U190          | C v -> Y ^             | OAI21X1 | 0.262 | 0.152 |   4.024 |    1.582 | 
     | \tx_core/dma_reg_tx /U191          | C ^ -> Y v             | AOI21X1 | 0.374 | 0.106 |   4.130 |    1.688 | 
     | \tx_core/dma_reg_tx /U194          | A v -> Y ^             | NAND3X1 | 0.134 | 0.201 |   4.331 |    1.888 | 
     | \tx_core/dma_reg_tx /U195          | B ^ -> Y v             | NOR2X1  | 0.081 | 0.087 |   4.417 |    1.975 | 
     | \tx_core/dma_reg_tx /U196          | C v -> Y ^             | NAND3X1 | 0.518 | 0.379 |   4.797 |    2.354 | 
     | \tx_core/axi_master /U1642         | A ^ -> Y v             | AOI21X1 | 0.282 | 0.118 |   4.914 |    2.472 | 
     | \tx_core/axi_master /U1643         | B v -> Y ^             | NAND2X1 | 0.257 | 0.269 |   5.184 |    2.741 | 
     |                                    | \m_r_ach.ARADDR [28] ^ |         | 0.257 | 0.009 |   5.192 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.146
= Slack Time                   -2.396
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.396 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.185 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.904 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.627 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.330 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.094 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.762 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.630 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.492 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.104 | 
     | \tx_core/dma_reg_tx /U301          | A ^ -> Y v             | AOI22X1 | 0.365 | 0.387 |   3.887 |    1.491 | 
     | \tx_core/dma_reg_tx /U302          | C v -> Y ^             | OAI21X1 | 0.268 | 0.153 |   4.040 |    1.644 | 
     | \tx_core/dma_reg_tx /U303          | C ^ -> Y v             | AOI21X1 | 0.382 | 0.112 |   4.152 |    1.756 | 
     | \tx_core/dma_reg_tx /U306          | A v -> Y ^             | NAND3X1 | 0.177 | 0.246 |   4.397 |    2.002 | 
     | \tx_core/dma_reg_tx /U307          | B ^ -> Y v             | NOR2X1  | 0.084 | 0.099 |   4.496 |    2.100 | 
     | \tx_core/dma_reg_tx /U308          | C v -> Y ^             | NAND3X1 | 0.428 | 0.314 |   4.809 |    2.414 | 
     | \tx_core/axi_master /U1690         | A ^ -> Y v             | AOI21X1 | 0.277 | 0.101 |   4.910 |    2.515 | 
     | \tx_core/axi_master /U1691         | B v -> Y ^             | NAND2X1 | 0.216 | 0.230 |   5.140 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [20] ^ |         | 0.216 | 0.005 |   5.146 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.132
= Slack Time                   -2.382
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.382 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.171 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.890 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.614 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.316 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.081 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.748 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.617 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.478 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.117 | 
     | \tx_core/dma_reg_tx /U328          | A ^ -> Y v             | AOI22X1 | 0.367 | 0.353 |   3.852 |    1.471 | 
     | \tx_core/dma_reg_tx /U329          | C v -> Y ^             | OAI21X1 | 0.261 | 0.148 |   4.000 |    1.618 | 
     | \tx_core/dma_reg_tx /U330          | C ^ -> Y v             | AOI21X1 | 0.394 | 0.120 |   4.120 |    1.738 | 
     | \tx_core/dma_reg_tx /U333          | A v -> Y ^             | NAND3X1 | 0.146 | 0.216 |   4.336 |    1.954 | 
     | \tx_core/dma_reg_tx /U334          | B ^ -> Y v             | NOR2X1  | 0.079 | 0.086 |   4.422 |    2.040 | 
     | \tx_core/dma_reg_tx /U335          | C v -> Y ^             | NAND3X1 | 0.453 | 0.329 |   4.751 |    2.369 | 
     | \tx_core/axi_master /U1702         | A ^ -> Y v             | AOI21X1 | 0.276 | 0.106 |   4.857 |    2.475 | 
     | \tx_core/axi_master /U1703         | B v -> Y ^             | NAND2X1 | 0.259 | 0.266 |   5.123 |    2.741 | 
     |                                    | \m_r_ach.ARADDR [18] ^ |         | 0.259 | 0.009 |   5.132 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.129
= Slack Time                   -2.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -2.379 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.168 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^            | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.887 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.611 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^            | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.314 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^            | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.078 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.746 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.765 |   -0.614 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.475 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.120 | 
     | \tx_core/dma_reg_tx /U494          | A ^ -> Y v            | AOI22X1 | 0.366 | 0.411 |   3.910 |    1.531 | 
     | \tx_core/dma_reg_tx /U495          | C v -> Y ^            | OAI21X1 | 0.262 | 0.148 |   4.058 |    1.679 | 
     | \tx_core/dma_reg_tx /U496          | C ^ -> Y v            | AOI21X1 | 0.374 | 0.107 |   4.165 |    1.786 | 
     | \tx_core/dma_reg_tx /U499          | A v -> Y ^            | NAND3X1 | 0.138 | 0.205 |   4.371 |    1.991 | 
     | \tx_core/dma_reg_tx /U500          | B ^ -> Y v            | NOR2X1  | 0.084 | 0.093 |   4.463 |    2.084 | 
     | \tx_core/dma_reg_tx /U501          | C v -> Y ^            | NAND3X1 | 0.439 | 0.322 |   4.785 |    2.406 | 
     | \tx_core/axi_master /U1774         | A ^ -> Y v            | AOI21X1 | 0.277 | 0.101 |   4.886 |    2.507 | 
     | \tx_core/axi_master /U1775         | B v -> Y ^            | NAND2X1 | 0.217 | 0.237 |   5.123 |    2.744 | 
     |                                    | \m_r_ach.ARADDR [6] ^ |         | 0.217 | 0.006 |   5.129 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.129
= Slack Time                   -2.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.379 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.168 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.887 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.611 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.313 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.077 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.745 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.614 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.475 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.120 | 
     | \tx_core/dma_reg_tx /U161          | A ^ -> Y v             | AOI22X1 | 0.373 | 0.399 |   3.898 |    1.520 | 
     | \tx_core/dma_reg_tx /U162          | C v -> Y ^             | OAI21X1 | 0.269 | 0.156 |   4.054 |    1.675 | 
     | \tx_core/dma_reg_tx /U163          | C ^ -> Y v             | AOI21X1 | 0.400 | 0.126 |   4.181 |    1.802 | 
     | \tx_core/dma_reg_tx /U166          | A v -> Y ^             | NAND3X1 | 0.172 | 0.244 |   4.425 |    2.046 | 
     | \tx_core/dma_reg_tx /U167          | B ^ -> Y v             | NOR2X1  | 0.081 | 0.092 |   4.517 |    2.138 | 
     | \tx_core/dma_reg_tx /U168          | C v -> Y ^             | NAND3X1 | 0.391 | 0.285 |   4.802 |    2.424 | 
     | \tx_core/axi_master /U1630         | A ^ -> Y v             | AOI21X1 | 0.280 | 0.097 |   4.899 |    2.520 | 
     | \tx_core/axi_master /U1631         | B v -> Y ^             | NAND2X1 | 0.211 | 0.225 |   5.124 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [30] ^ |         | 0.211 | 0.004 |   5.129 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.124
= Slack Time                   -2.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -2.374 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.163 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^            | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.882 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.606 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^            | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.308 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^            | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.072 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.740 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.765 |   -0.609 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.470 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.125 | 
     | \tx_core/dma_reg_tx /U550          | A ^ -> Y v            | AOI22X1 | 0.378 | 0.427 |   3.926 |    1.552 | 
     | \tx_core/dma_reg_tx /U551          | C v -> Y ^            | OAI21X1 | 0.264 | 0.154 |   4.079 |    1.706 | 
     | \tx_core/dma_reg_tx /U552          | C ^ -> Y v            | AOI21X1 | 0.366 | 0.103 |   4.182 |    1.808 | 
     | \tx_core/dma_reg_tx /U555          | A v -> Y ^            | NAND3X1 | 0.145 | 0.211 |   4.393 |    2.019 | 
     | \tx_core/dma_reg_tx /U556          | B ^ -> Y v            | NOR2X1  | 0.079 | 0.088 |   4.480 |    2.107 | 
     | \tx_core/dma_reg_tx /U557          | C v -> Y ^            | NAND3X1 | 0.409 | 0.297 |   4.777 |    2.404 | 
     | \tx_core/axi_master /U1798         | A ^ -> Y v            | AOI21X1 | 0.291 | 0.107 |   4.884 |    2.511 | 
     | \tx_core/axi_master /U1799         | B v -> Y ^            | NAND2X1 | 0.206 | 0.235 |   5.119 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [2] ^ |         | 0.206 | 0.005 |   5.124 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.120
= Slack Time                   -2.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.370 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.159 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.878 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.602 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.305 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.069 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.736 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.605 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.466 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.129 | 
     | \tx_core/dma_reg_tx /U175          | A ^ -> Y v             | AOI22X1 | 0.373 | 0.398 |   3.897 |    1.527 | 
     | \tx_core/dma_reg_tx /U176          | C v -> Y ^             | OAI21X1 | 0.255 | 0.144 |   4.041 |    1.671 | 
     | \tx_core/dma_reg_tx /U177          | C ^ -> Y v             | AOI21X1 | 0.379 | 0.108 |   4.149 |    1.779 | 
     | \tx_core/dma_reg_tx /U180          | A v -> Y ^             | NAND3X1 | 0.168 | 0.236 |   4.386 |    2.016 | 
     | \tx_core/dma_reg_tx /U181          | B ^ -> Y v             | NOR2X1  | 0.086 | 0.102 |   4.488 |    2.118 | 
     | \tx_core/dma_reg_tx /U182          | C v -> Y ^             | NAND3X1 | 0.417 | 0.307 |   4.795 |    2.425 | 
     | \tx_core/axi_master /U1636         | A ^ -> Y v             | AOI21X1 | 0.280 | 0.100 |   4.895 |    2.525 | 
     | \tx_core/axi_master /U1637         | B v -> Y ^             | NAND2X1 | 0.204 | 0.221 |   5.116 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [29] ^ |         | 0.204 | 0.004 |   5.120 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.118
= Slack Time                   -2.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.368 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.158 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.877 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.600 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.303 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.067 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.735 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.603 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.465 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.131 | 
     | \tx_core/dma_reg_tx /U258          | A ^ -> Y v             | AOI22X1 | 0.365 | 0.388 |   3.887 |    1.519 | 
     | \tx_core/dma_reg_tx /U259          | C v -> Y ^             | OAI21X1 | 0.268 | 0.153 |   4.041 |    1.672 | 
     | \tx_core/dma_reg_tx /U260          | C ^ -> Y v             | AOI21X1 | 0.399 | 0.126 |   4.166 |    1.798 | 
     | \tx_core/dma_reg_tx /U263          | A v -> Y ^             | NAND3X1 | 0.154 | 0.226 |   4.392 |    2.023 | 
     | \tx_core/dma_reg_tx /U264          | B ^ -> Y v             | NOR2X1  | 0.082 | 0.087 |   4.479 |    2.111 | 
     | \tx_core/dma_reg_tx /U265          | C v -> Y ^             | NAND3X1 | 0.423 | 0.309 |   4.788 |    2.420 | 
     | \tx_core/axi_master /U1672         | A ^ -> Y v             | AOI21X1 | 0.278 | 0.100 |   4.888 |    2.519 | 
     | \tx_core/axi_master /U1673         | B v -> Y ^             | NAND2X1 | 0.204 | 0.226 |   5.114 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [23] ^ |         | 0.204 | 0.005 |   5.118 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.108
= Slack Time                   -2.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.358 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.147 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.866 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.590 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.292 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.057 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.724 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.593 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.454 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.141 | 
     | \tx_core/dma_reg_tx /U411          | A ^ -> Y v             | AOI22X1 | 0.370 | 0.417 |   3.916 |    1.558 | 
     | \tx_core/dma_reg_tx /U412          | C v -> Y ^             | OAI21X1 | 0.267 | 0.154 |   4.070 |    1.712 | 
     | \tx_core/dma_reg_tx /U413          | C ^ -> Y v             | AOI21X1 | 0.361 | 0.100 |   4.169 |    1.812 | 
     | \tx_core/dma_reg_tx /U416          | A v -> Y ^             | NAND3X1 | 0.137 | 0.202 |   4.372 |    2.014 | 
     | \tx_core/dma_reg_tx /U417          | B ^ -> Y v             | NOR2X1  | 0.085 | 0.093 |   4.465 |    2.108 | 
     | \tx_core/dma_reg_tx /U418          | C v -> Y ^             | NAND3X1 | 0.408 | 0.299 |   4.765 |    2.407 | 
     | \tx_core/axi_master /U1738         | A ^ -> Y v             | AOI21X1 | 0.276 | 0.099 |   4.864 |    2.506 | 
     | \tx_core/axi_master /U1739         | B v -> Y ^             | NAND2X1 | 0.220 | 0.238 |   5.102 |    2.744 | 
     |                                    | \m_r_ach.ARADDR [12] ^ |         | 0.220 | 0.006 |   5.108 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.108
= Slack Time                   -2.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.358 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.147 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.866 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.590 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.292 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.057 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.724 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.593 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.454 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.141 | 
     | \tx_core/dma_reg_tx /U230          | A ^ -> Y v             | AOI22X1 | 0.368 | 0.392 |   3.892 |    1.534 | 
     | \tx_core/dma_reg_tx /U231          | C v -> Y ^             | OAI21X1 | 0.263 | 0.150 |   4.042 |    1.684 | 
     | \tx_core/dma_reg_tx /U232          | C ^ -> Y v             | AOI21X1 | 0.388 | 0.115 |   4.157 |    1.799 | 
     | \tx_core/dma_reg_tx /U235          | A v -> Y ^             | NAND3X1 | 0.177 | 0.247 |   4.404 |    2.046 | 
     | \tx_core/dma_reg_tx /U236          | B ^ -> Y v             | NOR2X1  | 0.084 | 0.097 |   4.500 |    2.143 | 
     | \tx_core/dma_reg_tx /U237          | C v -> Y ^             | NAND3X1 | 0.384 | 0.280 |   4.781 |    2.423 | 
     | \tx_core/axi_master /U1660         | A ^ -> Y v             | AOI21X1 | 0.278 | 0.097 |   4.878 |    2.520 | 
     | \tx_core/axi_master /U1661         | B v -> Y ^             | NAND2X1 | 0.206 | 0.226 |   5.103 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [25] ^ |         | 0.206 | 0.005 |   5.108 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.097
= Slack Time                   -2.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.347 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.136 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.855 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.579 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.281 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.046 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.713 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.582 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.443 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.152 | 
     | \tx_core/dma_reg_tx /U272          | A ^ -> Y v             | AOI22X1 | 0.381 | 0.373 |   3.872 |    1.525 | 
     | \tx_core/dma_reg_tx /U273          | C v -> Y ^             | OAI21X1 | 0.268 | 0.157 |   4.029 |    1.682 | 
     | \tx_core/dma_reg_tx /U274          | C ^ -> Y v             | AOI21X1 | 0.368 | 0.103 |   4.132 |    1.785 | 
     | \tx_core/dma_reg_tx /U277          | A v -> Y ^             | NAND3X1 | 0.148 | 0.215 |   4.347 |    2.000 | 
     | \tx_core/dma_reg_tx /U278          | B ^ -> Y v             | NOR2X1  | 0.081 | 0.091 |   4.438 |    2.091 | 
     | \tx_core/dma_reg_tx /U279          | C v -> Y ^             | NAND3X1 | 0.438 | 0.319 |   4.757 |    2.410 | 
     | \tx_core/axi_master /U1678         | A ^ -> Y v             | AOI21X1 | 0.279 | 0.105 |   4.862 |    2.515 | 
     | \tx_core/axi_master /U1679         | B v -> Y ^             | NAND2X1 | 0.213 | 0.230 |   5.092 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [22] ^ |         | 0.213 | 0.005 |   5.097 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.087
= Slack Time                   -2.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -2.337 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.126 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^            | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.845 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.569 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^            | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.272 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^            | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.036 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.704 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.765 |   -0.572 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.434 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.162 | 
     | \tx_core/dma_reg_tx /U564          | A ^ -> Y v            | AOI22X1 | 0.367 | 0.412 |   3.911 |    1.574 | 
     | \tx_core/dma_reg_tx /U565          | C v -> Y ^            | OAI21X1 | 0.257 | 0.144 |   4.056 |    1.719 | 
     | \tx_core/dma_reg_tx /U566          | C ^ -> Y v            | AOI21X1 | 0.367 | 0.102 |   4.158 |    1.821 | 
     | \tx_core/dma_reg_tx /U569          | A v -> Y ^            | NAND3X1 | 0.146 | 0.212 |   4.370 |    2.033 | 
     | \tx_core/dma_reg_tx /U570          | B ^ -> Y v            | NOR2X1  | 0.076 | 0.084 |   4.454 |    2.116 | 
     | \tx_core/dma_reg_tx /U571          | C v -> Y ^            | NAND3X1 | 0.419 | 0.304 |   4.758 |    2.420 | 
     | \tx_core/axi_master /U1804         | A ^ -> Y v            | AOI21X1 | 0.281 | 0.102 |   4.860 |    2.523 | 
     | \tx_core/axi_master /U1805         | B v -> Y ^            | NAND2X1 | 0.199 | 0.223 |   5.083 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [1] ^ |         | 0.199 | 0.004 |   5.087 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.086
= Slack Time                   -2.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.336 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.125 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.844 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.568 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.271 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.035 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.703 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.571 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.433 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.163 | 
     | \tx_core/dma_reg_tx /U202          | A ^ -> Y v             | AOI22X1 | 0.367 | 0.388 |   3.887 |    1.550 | 
     | \tx_core/dma_reg_tx /U203          | C v -> Y ^             | OAI21X1 | 0.261 | 0.148 |   4.035 |    1.699 | 
     | \tx_core/dma_reg_tx /U204          | C ^ -> Y v             | AOI21X1 | 0.388 | 0.115 |   4.150 |    1.814 | 
     | \tx_core/dma_reg_tx /U207          | A v -> Y ^             | NAND3X1 | 0.173 | 0.243 |   4.393 |    2.056 | 
     | \tx_core/dma_reg_tx /U208          | B ^ -> Y v             | NOR2X1  | 0.079 | 0.087 |   4.480 |    2.144 | 
     | \tx_core/dma_reg_tx /U209          | C v -> Y ^             | NAND3X1 | 0.387 | 0.282 |   4.762 |    2.425 | 
     | \tx_core/axi_master /U1648         | A ^ -> Y v             | AOI21X1 | 0.278 | 0.096 |   4.858 |    2.522 | 
     | \tx_core/axi_master /U1649         | B v -> Y ^             | NAND2X1 | 0.206 | 0.224 |   5.082 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [27] ^ |         | 0.206 | 0.004 |   5.086 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.066
= Slack Time                   -2.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -2.316 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.105 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^            | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.824 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.548 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^            | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.250 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^            | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -1.015 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.682 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.765 |   -0.551 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.412 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.183 | 
     | \tx_core/dma_reg_tx /U481          | A ^ -> Y v            | AOI22X1 | 0.371 | 0.415 |   3.915 |    1.599 | 
     | \tx_core/dma_reg_tx /U482          | C v -> Y ^            | OAI21X1 | 0.262 | 0.149 |   4.064 |    1.748 | 
     | \tx_core/dma_reg_tx /U483          | C ^ -> Y v            | AOI21X1 | 0.358 | 0.096 |   4.160 |    1.844 | 
     | \tx_core/dma_reg_tx /U486          | A v -> Y ^            | NAND3X1 | 0.142 | 0.207 |   4.367 |    2.051 | 
     | \tx_core/dma_reg_tx /U487          | B ^ -> Y v            | NOR2X1  | 0.089 | 0.098 |   4.465 |    2.150 | 
     | \tx_core/dma_reg_tx /U488          | C v -> Y ^            | NAND3X1 | 0.390 | 0.287 |   4.752 |    2.436 | 
     | \tx_core/axi_master /U1768         | A ^ -> Y v            | AOI21X1 | 0.279 | 0.098 |   4.850 |    2.534 | 
     | \tx_core/axi_master /U1769         | B v -> Y ^            | NAND2X1 | 0.188 | 0.212 |   5.062 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [7] ^ |         | 0.188 | 0.004 |   5.066 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.044
= Slack Time                   -2.294
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.294 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.083 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.802 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.525 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.228 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.992 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.660 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.528 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.390 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.206 | 
     | \tx_core/dma_reg_tx /U144          | A ^ -> Y v             | AOI22X1 | 0.364 | 0.321 |   3.820 |    1.527 | 
     | \tx_core/dma_reg_tx /U145          | C v -> Y ^             | OAI21X1 | 0.270 | 0.155 |   3.975 |    1.682 | 
     | \tx_core/dma_reg_tx /U146          | C ^ -> Y v             | AOI21X1 | 0.369 | 0.103 |   4.079 |    1.785 | 
     | \tx_core/dma_reg_tx /U152          | A v -> Y ^             | NAND3X1 | 0.137 | 0.204 |   4.282 |    1.989 | 
     | \tx_core/dma_reg_tx /U153          | B ^ -> Y v             | NOR2X1  | 0.087 | 0.089 |   4.372 |    2.078 | 
     | \tx_core/dma_reg_tx /U154          | C v -> Y ^             | NAND3X1 | 0.456 | 0.339 |   4.710 |    2.417 | 
     | \tx_core/axi_master /U1624         | A ^ -> Y v             | AOI21X1 | 0.279 | 0.102 |   4.812 |    2.519 | 
     | \tx_core/axi_master /U1625         | B v -> Y ^             | NAND2X1 | 0.202 | 0.227 |   5.039 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [31] ^ |         | 0.202 | 0.005 |   5.044 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.022
= Slack Time                   -2.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.272 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.061 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.780 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.504 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.207 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.971 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.639 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.507 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.369 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.227 | 
     | \tx_core/dma_reg_tx /U356          | A ^ -> Y v             | AOI22X1 | 0.373 | 0.347 |   3.846 |    1.574 | 
     | \tx_core/dma_reg_tx /U357          | C v -> Y ^             | OAI21X1 | 0.264 | 0.152 |   3.998 |    1.726 | 
     | \tx_core/dma_reg_tx /U358          | C ^ -> Y v             | AOI21X1 | 0.360 | 0.097 |   4.095 |    1.822 | 
     | \tx_core/dma_reg_tx /U361          | A v -> Y ^             | NAND3X1 | 0.133 | 0.198 |   4.293 |    2.020 | 
     | \tx_core/dma_reg_tx /U362          | B ^ -> Y v             | NOR2X1  | 0.077 | 0.078 |   4.371 |    2.098 | 
     | \tx_core/dma_reg_tx /U363          | C v -> Y ^             | NAND3X1 | 0.437 | 0.317 |   4.687 |    2.415 | 
     | \tx_core/axi_master /U1714         | A ^ -> Y v             | AOI21X1 | 0.280 | 0.105 |   4.793 |    2.520 | 
     | \tx_core/axi_master /U1715         | B v -> Y ^             | NAND2X1 | 0.208 | 0.225 |   5.018 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [16] ^ |         | 0.208 | 0.004 |   5.022 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.008
= Slack Time                   -2.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.258 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.047 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.766 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.489 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.192 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.956 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.624 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.492 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.354 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.242 | 
     | \tx_core/dma_reg_tx /U287          | A ^ -> Y v             | AOI22X1 | 0.362 | 0.317 |   3.816 |    1.558 | 
     | \tx_core/dma_reg_tx /U288          | C v -> Y ^             | OAI21X1 | 0.267 | 0.152 |   3.968 |    1.710 | 
     | \tx_core/dma_reg_tx /U289          | C ^ -> Y v             | AOI21X1 | 0.375 | 0.107 |   4.075 |    1.817 | 
     | \tx_core/dma_reg_tx /U292          | A v -> Y ^             | NAND3X1 | 0.149 | 0.217 |   4.291 |    2.034 | 
     | \tx_core/dma_reg_tx /U293          | B ^ -> Y v             | NOR2X1  | 0.082 | 0.083 |   4.374 |    2.116 | 
     | \tx_core/dma_reg_tx /U294          | C v -> Y ^             | NAND3X1 | 0.413 | 0.301 |   4.675 |    2.418 | 
     | \tx_core/axi_master /U1684         | A ^ -> Y v             | AOI21X1 | 0.282 | 0.102 |   4.777 |    2.520 | 
     | \tx_core/axi_master /U1685         | B v -> Y ^             | NAND2X1 | 0.194 | 0.226 |   5.003 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [21] ^ |         | 0.194 | 0.004 |   5.008 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.003
= Slack Time                   -2.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -2.253 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.042 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^            | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.761 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.485 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^            | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.187 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^            | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.952 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.619 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.765 |   -0.488 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.349 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.246 | 
     | \tx_core/dma_reg_tx /U522          | A ^ -> Y v            | AOI22X1 | 0.364 | 0.349 |   3.848 |    1.596 | 
     | \tx_core/dma_reg_tx /U523          | C v -> Y ^            | OAI21X1 | 0.264 | 0.149 |   3.998 |    1.745 | 
     | \tx_core/dma_reg_tx /U524          | C ^ -> Y v            | AOI21X1 | 0.391 | 0.118 |   4.115 |    1.862 | 
     | \tx_core/dma_reg_tx /U527          | A v -> Y ^            | NAND3X1 | 0.143 | 0.212 |   4.328 |    2.075 | 
     | \tx_core/dma_reg_tx /U528          | B ^ -> Y v            | NOR2X1  | 0.084 | 0.092 |   4.420 |    2.167 | 
     | \tx_core/dma_reg_tx /U529          | C v -> Y ^            | NAND3X1 | 0.368 | 0.269 |   4.689 |    2.436 | 
     | \tx_core/axi_master /U1786         | A ^ -> Y v            | AOI21X1 | 0.277 | 0.093 |   4.782 |    2.530 | 
     | \tx_core/axi_master /U1787         | B v -> Y ^            | NAND2X1 | 0.193 | 0.216 |   4.999 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [4] ^ |         | 0.193 | 0.004 |   5.003 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.968
= Slack Time                   -2.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.218 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -2.007 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.726 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.450 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.153 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.917 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.585 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.453 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.315 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.281 | 
     | \tx_core/dma_reg_tx /U244          | A ^ -> Y v             | AOI22X1 | 0.365 | 0.311 |   3.810 |    1.591 | 
     | \tx_core/dma_reg_tx /U245          | C v -> Y ^             | OAI21X1 | 0.264 | 0.150 |   3.960 |    1.742 | 
     | \tx_core/dma_reg_tx /U246          | C ^ -> Y v             | AOI21X1 | 0.369 | 0.103 |   4.063 |    1.845 | 
     | \tx_core/dma_reg_tx /U249          | A v -> Y ^             | NAND3X1 | 0.142 | 0.208 |   4.272 |    2.054 | 
     | \tx_core/dma_reg_tx /U250          | B ^ -> Y v             | NOR2X1  | 0.091 | 0.100 |   4.372 |    2.154 | 
     | \tx_core/dma_reg_tx /U251          | C v -> Y ^             | NAND3X1 | 0.367 | 0.273 |   4.645 |    2.426 | 
     | \tx_core/axi_master /U1666         | A ^ -> Y v             | AOI21X1 | 0.284 | 0.096 |   4.741 |    2.523 | 
     | \tx_core/axi_master /U1667         | B v -> Y ^             | NAND2X1 | 0.201 | 0.223 |   4.964 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [24] ^ |         | 0.201 | 0.004 |   4.968 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.950
= Slack Time                   -2.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.200 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.989 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.708 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.431 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.134 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.898 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.566 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.434 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.296 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.300 | 
     | \tx_core/dma_reg_tx /U342          | A ^ -> Y v             | AOI22X1 | 0.364 | 0.299 |   3.798 |    1.598 | 
     | \tx_core/dma_reg_tx /U343          | C v -> Y ^             | OAI21X1 | 0.274 | 0.158 |   3.956 |    1.756 | 
     | \tx_core/dma_reg_tx /U344          | C ^ -> Y v             | AOI21X1 | 0.370 | 0.105 |   4.061 |    1.861 | 
     | \tx_core/dma_reg_tx /U347          | A v -> Y ^             | NAND3X1 | 0.141 | 0.208 |   4.269 |    2.070 | 
     | \tx_core/dma_reg_tx /U348          | B ^ -> Y v             | NOR2X1  | 0.078 | 0.079 |   4.348 |    2.148 | 
     | \tx_core/dma_reg_tx /U349          | C v -> Y ^             | NAND3X1 | 0.379 | 0.275 |   4.623 |    2.423 | 
     | \tx_core/axi_master /U1708         | A ^ -> Y v             | AOI21X1 | 0.283 | 0.098 |   4.721 |    2.521 | 
     | \tx_core/axi_master /U1709         | B v -> Y ^             | NAND2X1 | 0.193 | 0.225 |   4.945 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [17] ^ |         | 0.193 | 0.004 |   4.950 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.942
= Slack Time                   -2.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -2.192 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.981 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^            | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.700 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.424 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^            | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.126 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^            | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.890 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.558 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.765 |   -0.426 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.288 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.308 | 
     | \tx_core/dma_reg_tx /U453          | A ^ -> Y v            | AOI22X1 | 0.364 | 0.267 |   3.766 |    1.575 | 
     | \tx_core/dma_reg_tx /U454          | C v -> Y ^            | OAI21X1 | 0.267 | 0.153 |   3.919 |    1.727 | 
     | \tx_core/dma_reg_tx /U455          | C ^ -> Y v            | AOI21X1 | 0.368 | 0.103 |   4.022 |    1.831 | 
     | \tx_core/dma_reg_tx /U458          | A v -> Y ^            | NAND3X1 | 0.155 | 0.221 |   4.243 |    2.051 | 
     | \tx_core/dma_reg_tx /U459          | B ^ -> Y v            | NOR2X1  | 0.076 | 0.086 |   4.329 |    2.137 | 
     | \tx_core/dma_reg_tx /U460          | C v -> Y ^            | NAND3X1 | 0.363 | 0.264 |   4.592 |    2.401 | 
     | \tx_core/axi_master /U1756         | A ^ -> Y v            | AOI21X1 | 0.277 | 0.092 |   4.684 |    2.493 | 
     | \tx_core/axi_master /U1757         | B v -> Y ^            | NAND2X1 | 0.235 | 0.251 |   4.935 |    2.744 | 
     |                                    | \m_r_ach.ARADDR [9] ^ |         | 0.235 | 0.006 |   4.942 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.928
= Slack Time                   -2.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.178 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.967 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.686 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.410 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.113 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.877 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.544 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.413 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.274 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.321 | 
     | \tx_core/dma_reg_tx /U439          | A ^ -> Y v             | AOI22X1 | 0.366 | 0.287 |   3.786 |    1.608 | 
     | \tx_core/dma_reg_tx /U440          | C v -> Y ^             | OAI21X1 | 0.263 | 0.149 |   3.935 |    1.757 | 
     | \tx_core/dma_reg_tx /U441          | C ^ -> Y v             | AOI21X1 | 0.359 | 0.096 |   4.031 |    1.853 | 
     | \tx_core/dma_reg_tx /U444          | A v -> Y ^             | NAND3X1 | 0.152 | 0.217 |   4.248 |    2.070 | 
     | \tx_core/dma_reg_tx /U445          | B ^ -> Y v             | NOR2X1  | 0.076 | 0.081 |   4.329 |    2.151 | 
     | \tx_core/dma_reg_tx /U446          | C v -> Y ^             | NAND3X1 | 0.373 | 0.274 |   4.602 |    2.424 | 
     | \tx_core/axi_master /U1750         | A ^ -> Y v             | AOI21X1 | 0.277 | 0.091 |   4.693 |    2.515 | 
     | \tx_core/axi_master /U1751         | B v -> Y ^             | NAND2X1 | 0.210 | 0.230 |   4.923 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [10] ^ |         | 0.210 | 0.005 |   4.928 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.913
= Slack Time                   -2.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.163 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.952 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.671 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.394 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.097 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.861 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.529 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.397 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.259 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.337 | 
     | \tx_core/dma_reg_tx /U425          | A ^ -> Y v             | AOI22X1 | 0.364 | 0.251 |   3.751 |    1.588 | 
     | \tx_core/dma_reg_tx /U426          | C v -> Y ^             | OAI21X1 | 0.263 | 0.149 |   3.899 |    1.737 | 
     | \tx_core/dma_reg_tx /U427          | C ^ -> Y v             | AOI21X1 | 0.387 | 0.115 |   4.014 |    1.852 | 
     | \tx_core/dma_reg_tx /U430          | A v -> Y ^             | NAND3X1 | 0.143 | 0.212 |   4.227 |    2.064 | 
     | \tx_core/dma_reg_tx /U431          | B ^ -> Y v             | NOR2X1  | 0.073 | 0.078 |   4.305 |    2.142 | 
     | \tx_core/dma_reg_tx /U432          | C v -> Y ^             | NAND3X1 | 0.365 | 0.264 |   4.568 |    2.406 | 
     | \tx_core/axi_master /U1744         | A ^ -> Y v             | AOI21X1 | 0.280 | 0.093 |   4.661 |    2.499 | 
     | \tx_core/axi_master /U1745         | B v -> Y ^             | NAND2X1 | 0.218 | 0.245 |   4.907 |    2.744 | 
     |                                    | \m_r_ach.ARADDR [11] ^ |         | 0.218 | 0.006 |   4.913 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.908
= Slack Time                   -2.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -2.158 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^             | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.947 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^             | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.666 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^             | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.390 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^             | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.092 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^             | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.857 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.524 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.765 |   -0.393 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.254 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.341 | 
     | \tx_core/dma_reg_tx /U314          | A ^ -> Y v             | AOI22X1 | 0.365 | 0.285 |   3.784 |    1.626 | 
     | \tx_core/dma_reg_tx /U315          | C v -> Y ^             | OAI21X1 | 0.257 | 0.144 |   3.928 |    1.770 | 
     | \tx_core/dma_reg_tx /U316          | C ^ -> Y v             | AOI21X1 | 0.369 | 0.102 |   4.030 |    1.872 | 
     | \tx_core/dma_reg_tx /U319          | A v -> Y ^             | NAND3X1 | 0.133 | 0.200 |   4.230 |    2.072 | 
     | \tx_core/dma_reg_tx /U320          | B ^ -> Y v             | NOR2X1  | 0.078 | 0.082 |   4.311 |    2.154 | 
     | \tx_core/dma_reg_tx /U321          | C v -> Y ^             | NAND3X1 | 0.376 | 0.272 |   4.584 |    2.426 | 
     | \tx_core/axi_master /U1696         | A ^ -> Y v             | AOI21X1 | 0.277 | 0.095 |   4.679 |    2.521 | 
     | \tx_core/axi_master /U1697         | B v -> Y ^             | NAND2X1 | 0.202 | 0.225 |   4.903 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [19] ^ |         | 0.202 | 0.005 |   4.908 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.887
= Slack Time                   -2.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -2.137 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.926 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^            | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.645 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.369 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^            | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.071 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^            | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.836 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.503 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.765 |   -0.372 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.233 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.362 | 
     | \tx_core/dma_reg_tx /U467          | A ^ -> Y v            | AOI22X1 | 0.363 | 0.232 |   3.732 |    1.595 | 
     | \tx_core/dma_reg_tx /U468          | C v -> Y ^            | OAI21X1 | 0.264 | 0.150 |   3.881 |    1.745 | 
     | \tx_core/dma_reg_tx /U469          | C ^ -> Y v            | AOI21X1 | 0.372 | 0.105 |   3.986 |    1.849 | 
     | \tx_core/dma_reg_tx /U472          | A v -> Y ^            | NAND3X1 | 0.136 | 0.203 |   4.189 |    2.052 | 
     | \tx_core/dma_reg_tx /U473          | B ^ -> Y v            | NOR2X1  | 0.082 | 0.087 |   4.276 |    2.139 | 
     | \tx_core/dma_reg_tx /U474          | C v -> Y ^            | NAND3X1 | 0.374 | 0.273 |   4.548 |    2.411 | 
     | \tx_core/axi_master /U1762         | A ^ -> Y v            | AOI21X1 | 0.282 | 0.096 |   4.645 |    2.508 | 
     | \tx_core/axi_master /U1763         | B v -> Y ^            | NAND2X1 | 0.221 | 0.237 |   4.881 |    2.744 | 
     |                                    | \m_r_ach.ARADDR [8] ^ |         | 0.221 | 0.006 |   4.887 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.876
= Slack Time                   -2.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -2.126 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.915 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^            | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.634 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.357 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^            | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.060 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^            | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.824 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.492 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.765 |   -0.360 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.222 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.374 | 
     | \tx_core/dma_reg_tx /U536          | A ^ -> Y v            | AOI22X1 | 0.371 | 0.225 |   3.724 |    1.599 | 
     | \tx_core/dma_reg_tx /U537          | C v -> Y ^            | OAI21X1 | 0.261 | 0.149 |   3.873 |    1.748 | 
     | \tx_core/dma_reg_tx /U538          | C ^ -> Y v            | AOI21X1 | 0.370 | 0.103 |   3.977 |    1.851 | 
     | \tx_core/dma_reg_tx /U541          | A v -> Y ^            | NAND3X1 | 0.145 | 0.211 |   4.188 |    2.062 | 
     | \tx_core/dma_reg_tx /U542          | B ^ -> Y v            | NOR2X1  | 0.075 | 0.079 |   4.266 |    2.141 | 
     | \tx_core/dma_reg_tx /U543          | C v -> Y ^            | NAND3X1 | 0.372 | 0.269 |   4.536 |    2.410 | 
     | \tx_core/axi_master /U1792         | A ^ -> Y v            | AOI21X1 | 0.291 | 0.099 |   4.635 |    2.509 | 
     | \tx_core/axi_master /U1793         | B v -> Y ^            | NAND2X1 | 0.213 | 0.236 |   4.871 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [3] ^ |         | 0.213 | 0.005 |   4.876 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.817
= Slack Time                   -2.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -2.067 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.856 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^            | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.575 | 
     | FECTS_clks_clk___L3_I4             | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.299 | 
     | FECTS_clks_clk___L4_I6             | A ^ -> Y ^            | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -1.001 | 
     | FECTS_clks_clk___L5_I28            | A ^ -> Y ^            | CLKBUF1 | 0.127 | 0.236 |   1.301 |   -0.766 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.113 | 0.332 |   1.634 |   -0.433 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.765 |   -0.302 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.146 | 0.138 |   1.904 |   -0.163 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.529 | 1.595 |   3.499 |    1.432 | 
     | \tx_core/dma_reg_tx /U578          | A ^ -> Y v            | AOI22X1 | 0.372 | 0.211 |   3.710 |    1.643 | 
     | \tx_core/dma_reg_tx /U579          | C v -> Y ^            | OAI21X1 | 0.266 | 0.153 |   3.863 |    1.796 | 
     | \tx_core/dma_reg_tx /U580          | C ^ -> Y v            | AOI21X1 | 0.360 | 0.098 |   3.962 |    1.895 | 
     | \tx_core/dma_reg_tx /U583          | A v -> Y ^            | NAND3X1 | 0.151 | 0.216 |   4.177 |    2.110 | 
     | \tx_core/dma_reg_tx /U584          | B ^ -> Y v            | NOR2X1  | 0.080 | 0.091 |   4.268 |    2.201 | 
     | \tx_core/dma_reg_tx /U585          | C v -> Y ^            | NAND3X1 | 0.332 | 0.241 |   4.509 |    2.442 | 
     | \tx_core/axi_master /U1810         | A ^ -> Y v            | AOI21X1 | 0.275 | 0.089 |   4.598 |    2.531 | 
     | \tx_core/axi_master /U1811         | B v -> Y ^            | NAND2X1 | 0.193 | 0.215 |   4.813 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [0] ^ |         | 0.193 | 0.004 |   4.817 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                      (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[1] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.810
= Slack Time                   -2.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -2.060 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.849 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^            | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.568 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y ^            | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -1.292 | 
     | FECTS_clks_clk___L4_I8                | A ^ -> Y ^            | CLKBUF1 | 0.221 | 0.265 |   1.033 |   -1.026 | 
     | FECTS_clks_clk___L5_I38               | A ^ -> Y ^            | CLKBUF1 | 0.131 | 0.242 |   1.276 |   -0.784 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.107 | 0.325 |   1.601 |   -0.459 | 
     | \tx_core/axi_master /U58              | A v -> Y ^            | INVX2   | 0.106 | 0.109 |   1.710 |   -0.350 | 
     | \tx_core/axi_master /U808             | B ^ -> Y v            | NAND2X1 | 0.074 | 0.054 |   1.765 |   -0.295 | 
     | \tx_core/axi_master /U809             | B v -> Y ^            | NOR2X1  | 0.221 | 0.187 |   1.952 |   -0.108 | 
     | \tx_core/axi_master /U24              | A ^ -> Y ^            | AND2X2  | 1.150 | 0.815 |   2.767 |    0.707 | 
     | \tx_core/axi_master /U1613            | A ^ -> Y v            | NOR2X1  | 0.236 | 0.251 |   3.018 |    0.958 | 
     | \tx_core/axi_master /U1614            | A v -> Y ^            | NAND3X1 | 1.847 | 1.340 |   4.358 |    2.298 | 
     | \tx_core/axi_master /U1780            | B ^ -> Y v            | AOI21X1 | 0.307 | 0.227 |   4.585 |    2.525 | 
     | \tx_core/axi_master /U1781            | B v -> Y ^            | NAND2X1 | 0.193 | 0.223 |   4.808 |    2.748 | 
     |                                       | \m_r_ach.ARADDR [5] ^ |         | 0.193 | 0.002 |   4.810 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [24]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.716
= Slack Time                   -1.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.966 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^           | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.755 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^           | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.474 | 
     | FECTS_clks_clk___L3_I5                            | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.230 |   0.722 |   -1.244 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.150 | 0.188 |   0.910 |   -1.056 | 
     | FECTS_tx_core_tx_rs_net5463___L1_I0               | A ^ -> Y ^           | CLKBUF1 | 0.096 | 0.194 |   1.104 |   -0.862 | 
     | FECTS_tx_core_tx_rs_net5463___L2_I0               | A ^ -> Y ^           | CLKBUF1 | 0.100 | 0.191 |   1.295 |   -0.672 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.789 | 0.765 |   2.060 |    0.094 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.373 | 0.424 |   2.484 |    0.518 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.484 | 0.477 |   2.961 |    0.995 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.113 | 0.080 |   3.041 |    1.075 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.830 | 0.635 |   3.676 |    1.710 | 
     | U1698                                             | A ^ -> Y v           | INVX1   | 0.452 | 0.506 |   4.183 |    2.216 | 
     | U3649                                             | B v -> Y ^           | NOR2X1  | 0.125 | 0.136 |   4.319 |    2.353 | 
     | U3650                                             | C ^ -> Y v           | NAND3X1 | 0.079 | 0.057 |   4.376 |    2.409 | 
     | U3651                                             | C v -> Y ^           | AOI21X1 | 0.137 | 0.110 |   4.485 |    2.519 | 
     | U1684                                             | A ^ -> Y v           | INVX1   | 0.073 | 0.076 |   4.562 |    2.596 | 
     | U3652                                             | C v -> Y ^           | AOI21X1 | 0.119 | 0.075 |   4.637 |    2.671 | 
     | U3655                                             | B ^ -> Y v           | NAND3X1 | 0.079 | 0.078 |   4.716 |    2.749 | 
     |                                                   | \xgmii_tx.TXD [24] v |         | 0.079 | 0.001 |   4.716 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [10]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.683
= Slack Time                   -1.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.933 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^           | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.722 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^           | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.441 | 
     | FECTS_clks_clk___L3_I5                            | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.230 |   0.722 |   -1.211 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.150 | 0.188 |   0.910 |   -1.023 | 
     | FECTS_tx_core_tx_rs_net5463___L1_I0               | A ^ -> Y ^           | CLKBUF1 | 0.096 | 0.194 |   1.104 |   -0.829 | 
     | FECTS_tx_core_tx_rs_net5463___L2_I0               | A ^ -> Y ^           | CLKBUF1 | 0.100 | 0.191 |   1.295 |   -0.639 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.789 | 0.765 |   2.060 |    0.127 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.373 | 0.424 |   2.484 |    0.551 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.484 | 0.477 |   2.961 |    1.028 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.113 | 0.080 |   3.041 |    1.108 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.830 | 0.635 |   3.676 |    1.743 | 
     | U1698                                             | A ^ -> Y v           | INVX1   | 0.452 | 0.506 |   4.183 |    2.249 | 
     | U3343                                             | D v -> Y ^           | AOI22X1 | 0.134 | 0.166 |   4.349 |    2.416 | 
     | U3344                                             | C ^ -> Y v           | NAND3X1 | 0.090 | 0.071 |   4.420 |    2.486 | 
     | U3345                                             | C v -> Y ^           | AOI21X1 | 0.102 | 0.075 |   4.495 |    2.561 | 
     | U3346                                             | C ^ -> Y v           | OAI21X1 | 0.070 | 0.067 |   4.561 |    2.628 | 
     | U3347                                             | C v -> Y ^           | AOI21X1 | 0.086 | 0.069 |   4.630 |    2.697 | 
     | U3348                                             | C ^ -> Y v           | OAI21X1 | 0.111 | 0.053 |   4.683 |    2.750 | 
     |                                                   | \xgmii_tx.TXD [10] v |         | 0.111 | 0.000 |   4.683 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [2]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.672
= Slack Time                   -1.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -1.922 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^          | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.711 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^          | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.430 | 
     | FECTS_clks_clk___L3_I5                            | A ^ -> Y ^          | CLKBUF1 | 0.144 | 0.230 |   0.722 |   -1.200 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^          | AND2X1  | 0.150 | 0.188 |   0.910 |   -1.012 | 
     | FECTS_tx_core_tx_rs_net5463___L1_I0               | A ^ -> Y ^          | CLKBUF1 | 0.096 | 0.194 |   1.104 |   -0.818 | 
     | FECTS_tx_core_tx_rs_net5463___L2_I0               | A ^ -> Y ^          | CLKBUF1 | 0.100 | 0.191 |   1.295 |   -0.627 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^        | DFFSR   | 0.789 | 0.765 |   2.060 |    0.138 | 
     | U1690                                             | A ^ -> Y v          | INVX1   | 0.373 | 0.424 |   2.484 |    0.563 | 
     | U2768                                             | B v -> Y ^          | NAND2X1 | 0.484 | 0.477 |   2.961 |    1.039 | 
     | U2769                                             | A ^ -> Y v          | INVX1   | 0.113 | 0.080 |   3.041 |    1.119 | 
     | U2770                                             | A v -> Y ^          | NAND2X1 | 0.830 | 0.635 |   3.676 |    1.755 | 
     | U1698                                             | A ^ -> Y v          | INVX1   | 0.452 | 0.506 |   4.183 |    2.261 | 
     | U3065                                             | D v -> Y ^          | AOI22X1 | 0.138 | 0.162 |   4.345 |    2.423 | 
     | U3066                                             | C ^ -> Y v          | NAND3X1 | 0.085 | 0.075 |   4.420 |    2.498 | 
     | U3067                                             | C v -> Y ^          | AOI21X1 | 0.075 | 0.071 |   4.491 |    2.570 | 
     | U1752                                             | A ^ -> Y v          | INVX1   | 0.055 | 0.060 |   4.552 |    2.630 | 
     | U3068                                             | C v -> Y ^          | AOI21X1 | 0.085 | 0.067 |   4.619 |    2.697 | 
     | U3069                                             | C ^ -> Y v          | OAI21X1 | 0.108 | 0.053 |   4.671 |    2.750 | 
     |                                                   | \xgmii_tx.TXD [2] v |         | 0.108 | 0.000 |   4.672 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [1]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.567
= Slack Time                   -1.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -1.817 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^          | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.606 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^          | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.325 | 
     | FECTS_clks_clk___L3_I5                            | A ^ -> Y ^          | CLKBUF1 | 0.144 | 0.230 |   0.722 |   -1.095 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^          | AND2X1  | 0.150 | 0.188 |   0.910 |   -0.907 | 
     | FECTS_tx_core_tx_rs_net5463___L1_I0               | A ^ -> Y ^          | CLKBUF1 | 0.096 | 0.194 |   1.104 |   -0.713 | 
     | FECTS_tx_core_tx_rs_net5463___L2_I0               | A ^ -> Y ^          | CLKBUF1 | 0.100 | 0.191 |   1.295 |   -0.522 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^        | DFFSR   | 0.789 | 0.765 |   2.060 |    0.243 | 
     | U1690                                             | A ^ -> Y v          | INVX1   | 0.373 | 0.424 |   2.484 |    0.667 | 
     | U2768                                             | B v -> Y ^          | NAND2X1 | 0.484 | 0.477 |   2.961 |    1.144 | 
     | U2769                                             | A ^ -> Y v          | INVX1   | 0.113 | 0.080 |   3.041 |    1.224 | 
     | U2770                                             | A v -> Y ^          | NAND2X1 | 0.830 | 0.635 |   3.676 |    1.859 | 
     | U1698                                             | A ^ -> Y v          | INVX1   | 0.452 | 0.506 |   4.183 |    2.366 | 
     | U3017                                             | D v -> Y ^          | AOI22X1 | 0.155 | 0.188 |   4.371 |    2.554 | 
     | U3024                                             | A ^ -> Y v          | NAND3X1 | 0.070 | 0.074 |   4.445 |    2.628 | 
     | U3025                                             | C v -> Y ^          | AOI21X1 | 0.080 | 0.067 |   4.511 |    2.694 | 
     | U3026                                             | C ^ -> Y v          | OAI21X1 | 0.112 | 0.055 |   4.567 |    2.750 | 
     |                                                   | \xgmii_tx.TXD [1] v |         | 0.112 | 0.000 |   4.567 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [26]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.554
= Slack Time                   -1.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.804 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^           | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.593 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^           | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.312 | 
     | FECTS_clks_clk___L3_I5                            | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.230 |   0.722 |   -1.082 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.150 | 0.188 |   0.910 |   -0.894 | 
     | FECTS_tx_core_tx_rs_net5463___L1_I0               | A ^ -> Y ^           | CLKBUF1 | 0.096 | 0.194 |   1.104 |   -0.700 | 
     | FECTS_tx_core_tx_rs_net5463___L2_I0               | A ^ -> Y ^           | CLKBUF1 | 0.100 | 0.191 |   1.295 |   -0.509 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.789 | 0.765 |   2.060 |    0.256 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.373 | 0.424 |   2.484 |    0.680 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.484 | 0.477 |   2.961 |    1.157 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.113 | 0.080 |   3.041 |    1.237 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.830 | 0.635 |   3.676 |    1.872 | 
     | U1698                                             | A ^ -> Y v           | INVX1   | 0.452 | 0.506 |   4.183 |    2.379 | 
     | U3675                                             | B v -> Y ^           | NOR2X1  | 0.130 | 0.145 |   4.327 |    2.523 | 
     | U3677                                             | B ^ -> Y v           | NAND3X1 | 0.071 | 0.059 |   4.386 |    2.582 | 
     | U3678                                             | C v -> Y ^           | AOI21X1 | 0.112 | 0.070 |   4.456 |    2.652 | 
     | U3680                                             | B ^ -> Y v           | NAND3X1 | 0.100 | 0.096 |   4.552 |    2.748 | 
     |                                                   | \xgmii_tx.TXD [26] v |         | 0.100 | 0.002 |   4.554 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [22]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.549
= Slack Time                   -1.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.799 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^           | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.588 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^           | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.307 | 
     | FECTS_clks_clk___L3_I5                            | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.230 |   0.722 |   -1.077 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.150 | 0.188 |   0.910 |   -0.889 | 
     | FECTS_tx_core_tx_rs_net5463___L1_I0               | A ^ -> Y ^           | CLKBUF1 | 0.096 | 0.194 |   1.104 |   -0.695 | 
     | FECTS_tx_core_tx_rs_net5463___L2_I0               | A ^ -> Y ^           | CLKBUF1 | 0.100 | 0.191 |   1.295 |   -0.505 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.789 | 0.765 |   2.060 |    0.261 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.373 | 0.424 |   2.484 |    0.685 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.484 | 0.477 |   2.961 |    1.162 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.113 | 0.080 |   3.041 |    1.241 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.830 | 0.635 |   3.676 |    1.877 | 
     | U1698                                             | A ^ -> Y v           | INVX1   | 0.452 | 0.506 |   4.183 |    2.383 | 
     | U3613                                             | B v -> Y ^           | AOI21X1 | 0.131 | 0.146 |   4.329 |    2.529 | 
     | U3614                                             | C ^ -> Y v           | OAI21X1 | 0.091 | 0.066 |   4.395 |    2.596 | 
     | U3615                                             | C v -> Y ^           | AOI21X1 | 0.099 | 0.083 |   4.478 |    2.679 | 
     | U3617                                             | B ^ -> Y v           | NAND3X1 | 0.067 | 0.070 |   4.548 |    2.749 | 
     |                                                   | \xgmii_tx.TXD [22] v |         | 0.067 | 0.001 |   4.549 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [20]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.547
= Slack Time                   -1.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.797 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^           | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.586 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^           | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.305 | 
     | FECTS_clks_clk___L3_I5                            | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.230 |   0.722 |   -1.075 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.150 | 0.188 |   0.910 |   -0.887 | 
     | FECTS_tx_core_tx_rs_net5463___L1_I0               | A ^ -> Y ^           | CLKBUF1 | 0.096 | 0.194 |   1.104 |   -0.693 | 
     | FECTS_tx_core_tx_rs_net5463___L2_I0               | A ^ -> Y ^           | CLKBUF1 | 0.100 | 0.191 |   1.295 |   -0.502 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.789 | 0.765 |   2.060 |    0.263 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.373 | 0.424 |   2.484 |    0.687 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.484 | 0.477 |   2.961 |    1.164 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.113 | 0.080 |   3.041 |    1.244 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.830 | 0.635 |   3.676 |    1.879 | 
     | U1698                                             | A ^ -> Y v           | INVX1   | 0.452 | 0.506 |   4.183 |    2.385 | 
     | U3575                                             | B v -> Y ^           | AOI21X1 | 0.141 | 0.156 |   4.339 |    2.542 | 
     | U3576                                             | C ^ -> Y v           | OAI21X1 | 0.090 | 0.067 |   4.406 |    2.609 | 
     | U3577                                             | C v -> Y ^           | AOI21X1 | 0.090 | 0.076 |   4.482 |    2.685 | 
     | U3579                                             | B ^ -> Y v           | NAND3X1 | 0.063 | 0.065 |   4.546 |    2.749 | 
     |                                                   | \xgmii_tx.TXD [20] v |         | 0.063 | 0.001 |   4.547 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [29]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.346
= Slack Time                   -1.596
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.596 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.385 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.104 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -0.828 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -0.531 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.132 | 0.248 |   1.313 |   -0.283 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.228 | 0.392 |   1.705 |    0.109 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.095 | 0.110 |   1.815 |    0.219 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.183 | 0.172 |   1.987 |    0.391 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.193 | 0.211 |   2.198 |    0.602 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.142 | 0.182 |   2.380 |    0.784 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.091 | 0.092 |   2.472 |    0.876 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.172 | 0.212 |   2.684 |    1.088 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.188 | 0.242 |   2.926 |    1.330 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX1   | 0.133 | 0.149 |   3.075 |    1.479 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX2   | 0.113 | 0.117 |   3.192 |    1.596 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 0.856 | 0.582 |   3.774 |    2.178 | 
     | \tx_core/axi_master /U1251                        | S ^ -> Y v                     | MUX2X1  | 0.130 | 0.318 |   4.092 |    2.496 | 
     | \tx_core/axi_master /U1252                        | A v -> Y ^                     | INVX1   | 0.279 | 0.242 |   4.334 |    2.738 | 
     |                                                   | \memif_pdfifo1.f0_wdata [29] ^ |         | 0.279 | 0.012 |   4.346 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [27]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.320
= Slack Time                   -1.570
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.570 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.359 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.078 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -0.802 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -0.505 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.132 | 0.248 |   1.313 |   -0.257 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.228 | 0.392 |   1.705 |    0.135 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.095 | 0.110 |   1.815 |    0.245 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.183 | 0.172 |   1.987 |    0.417 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.193 | 0.211 |   2.198 |    0.628 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.142 | 0.182 |   2.380 |    0.809 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.091 | 0.092 |   2.472 |    0.901 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.172 | 0.212 |   2.684 |    1.114 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.188 | 0.242 |   2.926 |    1.356 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX1   | 0.133 | 0.149 |   3.075 |    1.505 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX2   | 0.113 | 0.117 |   3.192 |    1.622 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 0.856 | 0.582 |   3.774 |    2.204 | 
     | \tx_core/axi_master /U1247                        | S ^ -> Y v                     | MUX2X1  | 0.118 | 0.307 |   4.081 |    2.510 | 
     | \tx_core/axi_master /U1248                        | A v -> Y ^                     | INVX1   | 0.266 | 0.234 |   4.315 |    2.745 | 
     |                                                   | \memif_pdfifo1.f0_wdata [27] ^ |         | 0.266 | 0.005 |   4.320 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [28]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.316
= Slack Time                   -1.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.566 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.355 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.074 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -0.798 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -0.500 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.132 | 0.248 |   1.313 |   -0.253 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.228 | 0.392 |   1.705 |    0.139 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.095 | 0.110 |   1.815 |    0.249 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.183 | 0.172 |   1.987 |    0.421 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.193 | 0.211 |   2.198 |    0.632 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.142 | 0.182 |   2.380 |    0.814 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.091 | 0.092 |   2.472 |    0.906 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.172 | 0.212 |   2.684 |    1.118 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.188 | 0.242 |   2.926 |    1.360 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX1   | 0.133 | 0.149 |   3.075 |    1.509 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX2   | 0.113 | 0.117 |   3.192 |    1.627 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 0.856 | 0.582 |   3.774 |    2.208 | 
     | \tx_core/axi_master /U1255                        | S ^ -> Y v                     | MUX2X1  | 0.109 | 0.300 |   4.074 |    2.508 | 
     | \tx_core/axi_master /U1256                        | A v -> Y ^                     | INVX1   | 0.273 | 0.230 |   4.304 |    2.738 | 
     |                                                   | \memif_pdfifo1.f0_wdata [28] ^ |         | 0.273 | 0.012 |   4.316 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [30]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.284
= Slack Time                   -1.534
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.534 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.323 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.042 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -0.765 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -0.468 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.132 | 0.248 |   1.313 |   -0.220 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.228 | 0.392 |   1.705 |    0.171 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.095 | 0.110 |   1.815 |    0.281 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.183 | 0.172 |   1.987 |    0.453 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.193 | 0.211 |   2.198 |    0.664 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.142 | 0.182 |   2.380 |    0.846 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.091 | 0.092 |   2.472 |    0.938 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.172 | 0.212 |   2.684 |    1.150 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.188 | 0.242 |   2.926 |    1.392 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX1   | 0.133 | 0.149 |   3.075 |    1.542 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX2   | 0.113 | 0.117 |   3.192 |    1.659 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 0.856 | 0.582 |   3.774 |    2.240 | 
     | \tx_core/axi_master /U1253                        | S ^ -> Y v                     | MUX2X1  | 0.124 | 0.318 |   4.092 |    2.558 | 
     | \tx_core/axi_master /U1254                        | A v -> Y ^                     | INVX1   | 0.200 | 0.185 |   4.277 |    2.743 | 
     |                                                   | \memif_pdfifo1.f0_wdata [30] ^ |         | 0.200 | 0.007 |   4.284 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [31]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.277
= Slack Time                   -1.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.527 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.316 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^                     | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.035 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^                     | CLKBUF1 | 0.211 | 0.276 |   0.768 |   -0.758 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^                     | CLKBUF1 | 0.256 | 0.297 |   1.066 |   -0.461 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^                     | CLKBUF1 | 0.132 | 0.248 |   1.313 |   -0.213 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.228 | 0.392 |   1.705 |    0.178 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v                     | NOR2X1  | 0.095 | 0.110 |   1.815 |    0.288 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^                     | NAND2X1 | 0.183 | 0.172 |   1.987 |    0.460 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.193 | 0.211 |   2.198 |    0.671 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.142 | 0.182 |   2.380 |    0.853 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.091 | 0.092 |   2.472 |    0.945 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.172 | 0.212 |   2.684 |    1.157 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.188 | 0.242 |   2.926 |    1.399 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX1   | 0.133 | 0.149 |   3.075 |    1.549 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX2   | 0.113 | 0.117 |   3.192 |    1.666 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 0.856 | 0.582 |   3.774 |    2.247 | 
     | \tx_core/axi_master /U1249                        | S ^ -> Y v                     | MUX2X1  | 0.117 | 0.313 |   4.087 |    2.561 | 
     | \tx_core/axi_master /U1250                        | A v -> Y ^                     | INVX1   | 0.200 | 0.183 |   4.270 |    2.743 | 
     |                                                   | \memif_pdfifo1.f0_wdata [31] ^ |         | 0.200 | 0.007 |   4.277 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [25]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.254
= Slack Time                   -1.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.504 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^           | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.293 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^           | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.012 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^           | CLKBUF1 | 0.226 | 0.261 |   0.753 |   -0.751 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.129 | 0.208 |   0.961 |   -0.543 | 
     | FECTS_tx_core_tx_rs_net6817___L1_I0                | A ^ -> Y ^           | CLKBUF1 | 0.105 | 0.195 |   1.156 |   -0.348 | 
     | FECTS_tx_core_tx_rs_net6817___L2_I1                | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.221 |   1.377 |   -0.127 | 
     | \tx_core/tx_rs/cur_state_reg[3]                    | CLK ^ -> Q ^         | DFFSR   | 0.677 | 0.708 |   2.085 |    0.581 | 
     | U2425                                              | A ^ -> Y ^           | OR2X2   | 0.250 | 0.332 |   2.417 |    0.913 | 
     | U2426                                              | B ^ -> Y v           | NOR2X1  | 0.271 | 0.292 |   2.709 |    1.205 | 
     | U2876                                              | B v -> Y v           | AND2X2  | 0.126 | 0.260 |   2.969 |    1.466 | 
     | U2891                                              | A v -> Y ^           | NAND2X1 | 0.262 | 0.171 |   3.140 |    1.636 | 
     | U2917                                              | A ^ -> Y v           | INVX1   | 0.093 | 0.082 |   3.222 |    1.718 | 
     | U2926                                              | A v -> Y ^           | AOI21X1 | 0.584 | 0.453 |   3.675 |    2.171 | 
     | U3341                                              | A ^ -> Y v           | INVX4   | 0.336 | 0.330 |   4.005 |    2.501 | 
     | U3661                                              | D v -> Y ^           | AOI22X1 | 0.143 | 0.164 |   4.169 |    2.666 | 
     | U3666                                              | A ^ -> Y v           | NAND3X1 | 0.086 | 0.084 |   4.253 |    2.749 | 
     |                                                    | \xgmii_tx.TXD [25] v |         | 0.086 | 0.001 |   4.254 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [28]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.251
= Slack Time                   -1.501
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.501 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^           | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.290 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^           | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.009 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^           | CLKBUF1 | 0.226 | 0.261 |   0.753 |   -0.748 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.129 | 0.208 |   0.961 |   -0.540 | 
     | FECTS_tx_core_tx_rs_net6817___L1_I0                | A ^ -> Y ^           | CLKBUF1 | 0.105 | 0.195 |   1.156 |   -0.345 | 
     | FECTS_tx_core_tx_rs_net6817___L2_I1                | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.221 |   1.377 |   -0.124 | 
     | \tx_core/tx_rs/cur_state_reg[3]                    | CLK ^ -> Q ^         | DFFSR   | 0.677 | 0.708 |   2.085 |    0.584 | 
     | U2425                                              | A ^ -> Y ^           | OR2X2   | 0.250 | 0.332 |   2.417 |    0.916 | 
     | U2426                                              | B ^ -> Y v           | NOR2X1  | 0.271 | 0.292 |   2.709 |    1.208 | 
     | U2876                                              | B v -> Y v           | AND2X2  | 0.126 | 0.260 |   2.969 |    1.468 | 
     | U2891                                              | A v -> Y ^           | NAND2X1 | 0.262 | 0.171 |   3.140 |    1.639 | 
     | U2917                                              | A ^ -> Y v           | INVX1   | 0.093 | 0.082 |   3.222 |    1.721 | 
     | U2926                                              | A v -> Y ^           | AOI21X1 | 0.584 | 0.453 |   3.675 |    2.174 | 
     | U3341                                              | A ^ -> Y v           | INVX4   | 0.336 | 0.330 |   4.005 |    2.504 | 
     | U3699                                              | D v -> Y ^           | AOI22X1 | 0.114 | 0.163 |   4.168 |    2.667 | 
     | U3704                                              | A ^ -> Y v           | NAND3X1 | 0.090 | 0.082 |   4.250 |    2.749 | 
     |                                                    | \xgmii_tx.TXD [28] v |         | 0.090 | 0.001 |   4.251 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [30]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.250
= Slack Time                   -1.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.500 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^           | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.289 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^           | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.008 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^           | CLKBUF1 | 0.226 | 0.261 |   0.753 |   -0.747 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.129 | 0.208 |   0.961 |   -0.539 | 
     | FECTS_tx_core_tx_rs_net6817___L1_I0                | A ^ -> Y ^           | CLKBUF1 | 0.105 | 0.195 |   1.156 |   -0.344 | 
     | FECTS_tx_core_tx_rs_net6817___L2_I1                | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.221 |   1.377 |   -0.123 | 
     | \tx_core/tx_rs/cur_state_reg[3]                    | CLK ^ -> Q ^         | DFFSR   | 0.677 | 0.708 |   2.085 |    0.585 | 
     | U2425                                              | A ^ -> Y ^           | OR2X2   | 0.250 | 0.332 |   2.417 |    0.917 | 
     | U2426                                              | B ^ -> Y v           | NOR2X1  | 0.271 | 0.292 |   2.709 |    1.209 | 
     | U2876                                              | B v -> Y v           | AND2X2  | 0.126 | 0.260 |   2.969 |    1.469 | 
     | U2891                                              | A v -> Y ^           | NAND2X1 | 0.262 | 0.171 |   3.140 |    1.640 | 
     | U2917                                              | A ^ -> Y v           | INVX1   | 0.093 | 0.082 |   3.222 |    1.722 | 
     | U2926                                              | A v -> Y ^           | AOI21X1 | 0.584 | 0.453 |   3.675 |    2.175 | 
     | U3341                                              | A ^ -> Y v           | INVX4   | 0.336 | 0.330 |   4.005 |    2.505 | 
     | U3723                                              | D v -> Y ^           | AOI22X1 | 0.146 | 0.168 |   4.173 |    2.673 | 
     | U3728                                              | A ^ -> Y v           | NAND3X1 | 0.080 | 0.076 |   4.250 |    2.749 | 
     |                                                    | \xgmii_tx.TXD [30] v |         | 0.080 | 0.001 |   4.250 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [29]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.250
= Slack Time                   -1.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.500 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^           | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.289 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^           | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.008 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^           | CLKBUF1 | 0.226 | 0.261 |   0.753 |   -0.747 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.129 | 0.208 |   0.961 |   -0.539 | 
     | FECTS_tx_core_tx_rs_net6817___L1_I0                | A ^ -> Y ^           | CLKBUF1 | 0.105 | 0.195 |   1.156 |   -0.344 | 
     | FECTS_tx_core_tx_rs_net6817___L2_I1                | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.221 |   1.377 |   -0.123 | 
     | \tx_core/tx_rs/cur_state_reg[3]                    | CLK ^ -> Q ^         | DFFSR   | 0.677 | 0.708 |   2.085 |    0.586 | 
     | U2425                                              | A ^ -> Y ^           | OR2X2   | 0.250 | 0.332 |   2.417 |    0.918 | 
     | U2426                                              | B ^ -> Y v           | NOR2X1  | 0.271 | 0.292 |   2.709 |    1.210 | 
     | U2876                                              | B v -> Y v           | AND2X2  | 0.126 | 0.260 |   2.969 |    1.470 | 
     | U2891                                              | A v -> Y ^           | NAND2X1 | 0.262 | 0.171 |   3.140 |    1.641 | 
     | U2917                                              | A ^ -> Y v           | INVX1   | 0.093 | 0.082 |   3.222 |    1.722 | 
     | U2926                                              | A v -> Y ^           | AOI21X1 | 0.584 | 0.453 |   3.675 |    2.175 | 
     | U3341                                              | A ^ -> Y v           | INVX4   | 0.336 | 0.330 |   4.005 |    2.506 | 
     | U3711                                              | D v -> Y ^           | AOI22X1 | 0.149 | 0.167 |   4.172 |    2.673 | 
     | U3716                                              | A ^ -> Y v           | NAND3X1 | 0.077 | 0.077 |   4.249 |    2.749 | 
     |                                                    | \xgmii_tx.TXD [29] v |         | 0.077 | 0.001 |   4.250 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [27]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.249
= Slack Time                   -1.499
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.499 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^           | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.289 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^           | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.008 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^           | CLKBUF1 | 0.226 | 0.261 |   0.753 |   -0.746 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.129 | 0.208 |   0.961 |   -0.538 | 
     | FECTS_tx_core_tx_rs_net6817___L1_I0                | A ^ -> Y ^           | CLKBUF1 | 0.105 | 0.195 |   1.156 |   -0.344 | 
     | FECTS_tx_core_tx_rs_net6817___L2_I1                | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.221 |   1.377 |   -0.122 | 
     | \tx_core/tx_rs/cur_state_reg[3]                    | CLK ^ -> Q ^         | DFFSR   | 0.677 | 0.708 |   2.085 |    0.586 | 
     | U2425                                              | A ^ -> Y ^           | OR2X2   | 0.250 | 0.332 |   2.417 |    0.918 | 
     | U2426                                              | B ^ -> Y v           | NOR2X1  | 0.271 | 0.292 |   2.709 |    1.210 | 
     | U2876                                              | B v -> Y v           | AND2X2  | 0.126 | 0.260 |   2.969 |    1.470 | 
     | U2891                                              | A v -> Y ^           | NAND2X1 | 0.262 | 0.171 |   3.140 |    1.641 | 
     | U2917                                              | A ^ -> Y v           | INVX1   | 0.093 | 0.082 |   3.222 |    1.722 | 
     | U2926                                              | A v -> Y ^           | AOI21X1 | 0.584 | 0.453 |   3.675 |    2.175 | 
     | U3341                                              | A ^ -> Y v           | INVX4   | 0.336 | 0.330 |   4.005 |    2.506 | 
     | U3686                                              | D v -> Y ^           | AOI22X1 | 0.120 | 0.167 |   4.172 |    2.673 | 
     | U3692                                              | A ^ -> Y v           | NAND3X1 | 0.085 | 0.077 |   4.249 |    2.749 | 
     |                                                    | \xgmii_tx.TXD [27] v |         | 0.085 | 0.001 |   4.249 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [31]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.243
= Slack Time                   -1.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.493 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^           | CLKBUF1 | 0.177 | 0.211 |   0.211 |   -1.282 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^           | CLKBUF1 | 0.191 | 0.281 |   0.492 |   -1.001 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^           | CLKBUF1 | 0.226 | 0.261 |   0.753 |   -0.740 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.129 | 0.208 |   0.961 |   -0.532 | 
     | FECTS_tx_core_tx_rs_net6817___L1_I0                | A ^ -> Y ^           | CLKBUF1 | 0.105 | 0.195 |   1.156 |   -0.337 | 
     | FECTS_tx_core_tx_rs_net6817___L2_I1                | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.221 |   1.377 |   -0.116 | 
     | \tx_core/tx_rs/cur_state_reg[3]                    | CLK ^ -> Q ^         | DFFSR   | 0.677 | 0.708 |   2.085 |    0.592 | 
     | U2425                                              | A ^ -> Y ^           | OR2X2   | 0.250 | 0.332 |   2.417 |    0.924 | 
     | U2426                                              | B ^ -> Y v           | NOR2X1  | 0.271 | 0.292 |   2.709 |    1.216 | 
     | U2876                                              | B v -> Y v           | AND2X2  | 0.126 | 0.260 |   2.969 |    1.476 | 
     | U2891                                              | A v -> Y ^           | NAND2X1 | 0.262 | 0.171 |   3.140 |    1.647 | 
     | U2917                                              | A ^ -> Y v           | INVX1   | 0.093 | 0.082 |   3.222 |    1.729 | 
     | U2926                                              | A v -> Y ^           | AOI21X1 | 0.584 | 0.453 |   3.675 |    2.182 | 
     | U3341                                              | A ^ -> Y v           | INVX4   | 0.336 | 0.330 |   4.005 |    2.512 | 
     | U3735                                              | D v -> Y ^           | AOI22X1 | 0.143 | 0.159 |   4.165 |    2.671 | 
     | U3740                                              | A ^ -> Y v           | NAND3X1 | 0.079 | 0.078 |   4.243 |    2.749 | 
     |                                                    | \xgmii_tx.TXD [31] v |         | 0.079 | 0.001 |   4.243 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 

