
---------- Begin Simulation Statistics ----------
sim_seconds                                 24.039712                       # Number of seconds simulated
sim_ticks                                24039712311000                       # Number of ticks simulated
final_tick                               28585452486000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  20733                       # Simulator instruction rate (inst/s)
host_op_rate                                    45220                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4984059742                       # Simulator tick rate (ticks/s)
host_mem_usage                                2333288                       # Number of bytes of host memory used
host_seconds                                  4823.32                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     218110312                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst      1681152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      3821312                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5502720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst      1681152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1681280                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1710912                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1710912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst        26268                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        59708                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 85980                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           26733                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                26733                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        69932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data       158958                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                    5                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                    5                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  228901                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        69932                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst               5                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              69938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks             71170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                  71170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks             71170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        69932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data       158958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                   5                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                   5                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 300071                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.switch_cpus.numCycles              24039712302                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         61783642                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     61783642                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      8605516                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      31779910                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         24757120                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    542795554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              284423230                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            61783642                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     24757120                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              86162811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        37502723                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     2428820917                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles     38482045                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       731909                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles      8073278                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          45755111                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       5605145                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   3133390324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.168467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.068256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3048670198     97.30%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3274138      0.10%     97.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2587628      0.08%     97.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          5214567      0.17%     97.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          4785930      0.15%     97.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         17409095      0.56%     98.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          4787555      0.15%     98.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4424528      0.14%     98.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         42236685      1.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3133390324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.002570                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.011831                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        587653899                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    2439470109                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          75868474                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2074031                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       28323810                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      489072597                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts             1                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       28323810                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        595874116                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      2414878071                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      3127597                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          69422832                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      21763897                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      440107822                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        549100                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1261852                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       8047369                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents     12617941                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    468058757                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1056581521                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1056279771                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       301750                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     235289358                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        232769382                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          515                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          457                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          24457714                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     44658099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     26393372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      2021273                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1944933                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          391880631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        38141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         334646099                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1111510                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    169542947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    204992010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18900                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   3133390324                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.106800                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.670027                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3034149269     96.83%     96.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21258521      0.68%     97.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     15245242      0.49%     98.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     14388434      0.46%     98.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17832764      0.57%     99.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     18421932      0.59%     99.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      8866017      0.28%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      2730186      0.09%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       497959      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3133390324                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1965604     80.31%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           213      0.01%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         302266     12.35%     92.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        179561      7.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass     15757144      4.71%      4.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     258580490     77.27%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        72389      0.02%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     36065619     10.78%     92.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     24170457      7.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      334646099                       # Type of FU issued
system.switch_cpus.iq.rate                   0.013921                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             2447644                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007314                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3806052738                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    561346246                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    307692823                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       188935                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       134755                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        89338                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      321242328                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           94271                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      4180322                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     18955961                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        77060                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        20544                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6497122                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         4812                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       602147                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       28323810                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      2257279730                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        416223                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    391918772                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1006590                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      44658099                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     26393384                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1249                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         210416                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         17291                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        20544                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2357536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      6806301                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      9163837                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     311833333                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      34238209                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     22812763                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             57658482                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         36921682                       # Number of branches executed
system.switch_cpus.iew.exec_stores           23420273                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.012972                       # Inst execution rate
system.switch_cpus.iew.wb_sent              309392948                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             307782161                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         203094559                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         314147981                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.012803                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.646493                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    173826099                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19241                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      8720743                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   3105066514                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.070243                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.599563                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3044466063     98.05%     98.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     14898949      0.48%     98.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8378058      0.27%     98.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     12083873      0.39%     99.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9549758      0.31%     99.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2610707      0.08%     99.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      2226046      0.07%     99.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1229703      0.04%     99.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      9623357      0.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3105066514                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      218110304                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               45598398                       # Number of memory references committed
system.switch_cpus.commit.loads              25702138                       # Number of loads committed
system.switch_cpus.commit.membars               19240                       # Number of memory barriers committed
system.switch_cpus.commit.branches           28839648                       # Number of branches committed
system.switch_cpus.commit.fp_insts              81085                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         217606509                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       9623357                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3487379560                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           812283875                       # The number of ROB writes
system.switch_cpus.timesIdled                  967160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles             20906321978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             218110304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                     240.397123                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total               240.397123                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.004160                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.004160                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        592572189                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       328566837                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            147444                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            72563                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       127076526                       # number of misc regfile reads
system.l2.replacements                          53214                       # number of replacements
system.l2.tagsinuse                      29141.481459                       # Cycle average of tags in use
system.l2.total_refs                          1904848                       # Total number of references to valid blocks.
system.l2.sampled_refs                          85885                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.179053                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         12656.747520                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst   10806.670286                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    5676.047130                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               2.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               0.016523                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.386253                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.329793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.173219                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000001                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.889327                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       963990                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       481148                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1445138                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           503275                       # number of Writeback hits
system.l2.Writeback_hits::total                503275                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          391                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  391                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        78101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 78101                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        963990                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        559249                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1523239                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       963990                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       559249                       # number of overall hits
system.l2.overall_hits::total                 1523239                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        26276                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        18652                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 44931                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          191                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                191                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        41090                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu.data                1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               41091                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        26276                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        59742                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                  86022                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        26276                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        59742                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total                 86022                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst 588617110000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 417857385500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1006474495500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data   1232110500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1232110500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 920498743500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  920498743500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst 588617110000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1338356129000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1926973239000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst 588617110000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1338356129000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1926973239000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       990266                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       499800                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1490069                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       503275                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            503275                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          582                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              582                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       119191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            119192                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       990266                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       618991                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1609261                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       990266                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       618991                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1609261                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.026534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.037319                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.030154                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.328179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.328179                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.344741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.344746                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.026534                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.096515                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053454                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.026534                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.096515                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053454                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22401320.977318                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 22402819.295518                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 22400447.252454                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 6450840.314136                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 6450840.314136                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 22402013.713799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 22401468.533255                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 22401320.977318                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 22402265.223796                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 22400935.097998                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 22401320.977318                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 22402265.223796                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 22400935.097998                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                26733                       # number of writebacks
system.l2.writebacks::total                     26733                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 13                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst        26268                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        18647                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            44915                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          191                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           191                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        41090                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          41090                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        26268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        59737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             86005                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        26268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        59737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            86005                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst 588145078500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 417521585000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1005666663500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data   4276491000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4276491000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 920005628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 920005628500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst 588145078500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1337527213500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1925672292000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst 588145078500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1337527213500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1925672292000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.026526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.037309                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.030143                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.328179                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.328179                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.344741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.344738                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.026526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.096507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053444                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.026526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.096507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.053444                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22390173.538145                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22390818.094063                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 22390441.133252                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 22390005.235602                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22390005.235602                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 22390012.862010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22390012.862010                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 22390173.538145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 22390264.216482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22390236.521132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 22390173.538145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 22390264.216482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22390236.521132                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           4                       # Number of instructions committed
system.cpu.committedOps                             8                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     8                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            8                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  8                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                 990677                       # number of replacements
system.cpu.icache.tagsinuse                509.495406                       # Cycle average of tags in use
system.cpu.icache.total_refs                 44561140                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 991189                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  44.957258                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           4735477549000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   509.456265                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       0.039141                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.995032                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.000076                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.995108                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     44561136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            4                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        44561140                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     44561136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             4                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         44561140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     44561136                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            4                       # number of overall hits
system.cpu.icache.overall_hits::total        44561140                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1191859                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1191861                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1191859                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1191861                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1191859                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total       1191861                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 26463990478182                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 26463990478182                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 26463990478182                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 26463990478182                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 26463990478182                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 26463990478182                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     45752995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     45753001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     45752995                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            6                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     45753001                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     45752995                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            6                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     45753001                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.026050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026050                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.026050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.333333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.026050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.333333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026050                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 22203960.769002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22203923.509689                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 22203960.769002                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22203923.509689                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 22203960.769002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22203923.509689                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    289923371                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets     41925968                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             16153                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets            1900                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 17948.577416                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 22066.298947                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       200135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       200135                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       200135                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       200135                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       200135                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       200135                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       991724                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       991724                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       991724                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       991724                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       991724                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       991724                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 22149468426433                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 22149468426433                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 22149468426433                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 22149468426433                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 22149468426433                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 22149468426433                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.021676                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021676                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.021676                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021676                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.021676                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021676                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22334307.152426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22334307.152426                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22334307.152426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22334307.152426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22334307.152426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22334307.152426                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 617969                       # number of replacements
system.cpu.dcache.tagsinuse               1022.935332                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 47686838                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 618993                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  77.039382                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           4719439487000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1022.926134                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.009198                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.998951                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.998960                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     27910412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27910412                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     19775493                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19775493                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     47685905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47685905                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     47685905                       # number of overall hits
system.cpu.dcache.overall_hits::total        47685905                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1117716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1117717                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       120791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       120792                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1238507                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1238509                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1238507                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total       1238509                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 24596632447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 24596632447500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 2697769572995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2697769572995                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 27294402020495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 27294402020495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 27294402020495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 27294402020495                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     29028128                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29028129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     19896284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19896285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     48924412                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48924414                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     48924412                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48924414                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.038505                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038505                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.006071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006071                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.025315                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025315                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.025315                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025315                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 22006155.810152                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22006136.121666                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22334193.549147                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22334008.651194                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 22038149.175172                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22038113.586978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 22038149.175172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22038113.586978                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    115297571                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6972                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 16537.230493                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       503275                       # number of writebacks
system.cpu.dcache.writebacks::total            503275                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       617833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       617833                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         1103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1103                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       618936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       618936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       618936                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       618936                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       499883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       499883                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       119688                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       119688                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       619571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       619571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       619571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       619571                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 11179206679500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 11179206679500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 2678265171497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2678265171497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 13857471850997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 13857471850997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 13857471850997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 13857471850997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.017221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.006016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.012664                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012664                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.012664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012664                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22363646.452270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22363646.452270                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22377056.776761                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22377056.776761                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22366237.043046                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22366237.043046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22366237.043046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22366237.043046                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
