// Seed: 2629531291
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_6;
  wire id_7;
  always_comb @(1 or id_6) id_5 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5
);
  assign id_3 = 1'b0;
  supply0  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  =  1  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
  wire id_23;
  wire id_24;
  wire id_25;
  id_26(
      .id_0(1), .id_1(), .id_2(id_22)
  );
  module_0 modCall_1 (
      id_22,
      id_10,
      id_8,
      id_9,
      id_8
  );
  assign modCall_1.id_6 = 0;
endmodule
