EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 37 43
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 7300 850  0    197  ~ 39
POWER - 12V to 5V
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:ER2120QI U51
U 1 2 60C53B47
P 8400 3550
F 0 "U51" H 8400 4215 50  0000 C CNN
F 1 "ER2120QI" H 8400 4124 50  0000 C CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN50P400X400X100-25N" H 7870 5295 50  0001 L CNN
F 3 "http://www.altera.com/literature/ds/ds-1042_ED2120QI.pdf" H 7920 5095 50  0001 L CNN
F 4 "QFN-24" H 8400 4397 50  0001 C CNN "Chip Set"
F 5 "Intel" H 8400 4306 50  0001 C CNN "Manufacturer"
F 6 "ER2120QI" H 8400 4215 50  0001 C CNN "MPN"
F 7 "544-2958-2-ND" H 8400 4124 50  0001 C CNN "Digi-Key_PN"
	1    8400 3550
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:ER3105DI U52
U 1 2 60C5608D
P 7000 7500
F 0 "U52" H 6975 8065 50  0000 C CNN
F 1 "ER3105DI" H 6975 7974 50  0000 C CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:SON50P300X400X100-13N-D" H 6570 8445 50  0001 L CNN
F 3 "https://www.mouser.vn/datasheet/2/612/er3105di_09616-1666880.pdf" H 6620 8245 50  0001 L CNN
F 4 "DFN-12" H 7000 8197 50  0001 C CNN "Chip Set"
F 5 "Intel" H 7000 8106 50  0001 C CNN "Manufacturer"
F 6 "ER3105DI" H 7000 8015 50  0001 C CNN "MPN"
F 7 "544-2959-2-ND" H 7000 7924 50  0001 C CNN "Digi-Key_PN"
	1    7000 7500
	1    0    0    -1  
$EndComp
$EndSCHEMATC
