// Seed: 1343186348
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    output id_9,
    input id_10,
    input id_11,
    input logic id_12,
    output logic id_13,
    input logic id_14,
    input logic id_15
);
  logic id_16 = id_4, id_17;
  type_28 id_18 (
      .id_0(id_13),
      .id_1(1'b0),
      .id_2(id_1 - id_16),
      .id_3(id_16 == id_17),
      .id_4(SystemTFIdentifier(id_4) & 1),
      .id_5(id_16),
      .id_6(1)
  );
endmodule
