<project>
<block name="data_cache_bank">
<input name="clk"/>
<input name="reset"/>
<input name="index_in"/>
<input name="data_in"/>
<input name="tag_in"/>
<input name="lru_in"/>
<input name="writeall_in"/>
<input name="quadsel_in"/>
<input name="write_in"/>
<output name="data_out"/>
<output name="valid_out"/>
<output name="tag_out"/>
<complexity cyclo1="73" cyclo2="73" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="71" />
<volume nNodes="72" nStmts="7" nExprs="7" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="8" nBAssign="22" nNBAssign="11" nWAssign="0" nOther="17" />
</block>
<block name="data_memory">
<input name="clk"/>
<input name="reset"/>
<input name="addr1_in"/>
<input name="data1_in"/>
<input name="type1_in"/>
<input name="request1_in"/>
<input name="addr2_in"/>
<input name="data2_in"/>
<input name="type2_in"/>
<input name="request2_in"/>
<output name="data_out"/>
<output name="addr_out"/>
<output name="hit_out"/>
<param name="DATA_MEMORY_INSTANCE"/>
<param name="MAX_MISSES"/>
<param name="DELAY_CYCLES"/>
<complexity cyclo1="21" cyclo2="21" nCaseStmts="0" nCaseItems="0" nLoops="7" nIfStmts="13" />
<volume nNodes="142" nStmts="24" nExprs="50" nInputs="10" nOutputs="3" nParams="3" nAlwaysClocks="1" nBAssign="44" nNBAssign="6" nWAssign="0" nOther="17" />
</block>
<block name="dtlb">
<input name="clk"/>
<input name="tag0_in"/>
<input name="tag1_in"/>
<input name="tag2_in"/>
<input name="tag3_in"/>
<output name="tag0_out"/>
<output name="tag1_out"/>
<output name="tag2_out"/>
<output name="tag3_out"/>
<output name="miss0_out"/>
<output name="miss1_out"/>
<output name="miss2_out"/>
<output name="miss3_out"/>
<param name="NUM_TAGS"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="42" nStmts="4" nExprs="12" nInputs="5" nOutputs="8" nParams="1" nAlwaysClocks="4" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="22" />
</block>
<block name="l1dcache">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="st_tlb1_in"/>
<input name="st_tlb2_in"/>
<input name="valid1_in"/>
<input name="addr1_in"/>
<input name="addrtype1_in"/>
<input name="data1_in"/>
<input name="size1_in"/>
<input name="type1_in"/>
<input name="mobid1_in"/>
<input name="write_dest1_in"/>
<input name="destreg1_in"/>
<input name="valid2_in"/>
<input name="addr2_in"/>
<input name="addrtype2_in"/>
<input name="data2_in"/>
<input name="size2_in"/>
<input name="type2_in"/>
<input name="mobid2_in"/>
<input name="write_dest2_in"/>
<input name="destreg2_in"/>
<output name="data1_out"/>
<output name="hit1_out"/>
<output name="mobid1_out"/>
<output name="addr1_out"/>
<output name="size1_out"/>
<output name="type1_out"/>
<output name="destreg1_out"/>
<output name="data2_out"/>
<output name="hit2_out"/>
<output name="mobid2_out"/>
<output name="addr2_out"/>
<output name="size2_out"/>
<output name="type2_out"/>
<output name="destreg2_out"/>
<output name="hintaddr1_out"/>
<output name="hintsize1_out"/>
<output name="hintmobid1_out"/>
<output name="hinttlbmiss1_out"/>
<output name="hintdestreg1_out"/>
<output name="hintvalid1_out"/>
<output name="hintaddr2_out"/>
<output name="hintsize2_out"/>
<output name="hintmobid2_out"/>
<output name="hinttlbmiss2_out"/>
<output name="hintdestreg2_out"/>
<output name="hintvalid2_out"/>
<output name="st_tlbtag1_out"/>
<output name="st_tlbmiss1_out"/>
<output name="st_tlbtag2_out"/>
<output name="st_tlbmiss2_out"/>
<output name="stall_out"/>
<instance name="dtlb"/>
<instance name="data_memory"/>
<instance name="missqueue"/>
<instance name="membuffer"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="data_cache_bank"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_8_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<complexity cyclo1="130" cyclo2="88" nCaseStmts="5" nCaseItems="47" nLoops="0" nIfStmts="82" />
<volume nNodes="2216" nStmts="51" nExprs="814" nInputs="23" nOutputs="31" nParams="0" nAlwaysClocks="67" nBAssign="257" nNBAssign="64" nWAssign="29" nOther="934" />
</block>
<block name="membuffer">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="remove_in"/>
<input name="valid1_in"/>
<input name="addr1_in"/>
<input name="addrtype1_in"/>
<input name="data1_in"/>
<input name="size1_in"/>
<input name="type1_in"/>
<input name="mobid1_in"/>
<input name="writedest1_in"/>
<input name="destreg1_in"/>
<input name="valid2_in"/>
<input name="addr2_in"/>
<input name="addrtype2_in"/>
<input name="data2_in"/>
<input name="size2_in"/>
<input name="type2_in"/>
<input name="mobid2_in"/>
<input name="writedest2_in"/>
<input name="destreg2_in"/>
<output name="valid_out"/>
<output name="addr_out"/>
<output name="addrtype_out"/>
<output name="data_out"/>
<output name="size_out"/>
<output name="type_out"/>
<output name="mobid_out"/>
<output name="writedest_out"/>
<output name="destreg_out"/>
<output name="stall_out"/>
<param name="QUEUE_SIZE"/>
<param name="QUEUE_LOG_SIZE"/>
<complexity cyclo1="15" cyclo2="11" nCaseStmts="1" nCaseItems="5" nLoops="2" nIfStmts="7" />
<volume nNodes="152" nStmts="8" nExprs="12" nInputs="22" nOutputs="10" nParams="2" nAlwaysClocks="10" nBAssign="47" nNBAssign="24" nWAssign="5" nOther="46" />
</block>
<block name="memoryunit">
<input name="clk"/>
<input name="reset"/>
<input name="new_insns1_in"/>
<input name="new_insns2_in"/>
<input name="new_insns3_in"/>
<input name="new_insns4_in"/>
<input name="rob_id1_in"/>
<input name="rob_id2_in"/>
<input name="rob_id3_in"/>
<input name="rob_id4_in"/>
<input name="finished1hint_in"/>
<input name="finished2hint_in"/>
<input name="finished1_in"/>
<input name="finished2_in"/>
<input name="retired_in"/>
<input name="retiredmobid1_in"/>
<input name="retiredmobid2_in"/>
<input name="retiredmobid3_in"/>
<input name="retiredmobid4_in"/>
<input name="retiredmobid5_in"/>
<input name="retiredmobid6_in"/>
<input name="retiredmobid7_in"/>
<input name="retiredmobid8_in"/>
<input name="aliasflush_in"/>
<input name="flush_in"/>
<input name="flush_delayed_in"/>
<input name="stall_in"/>
<output name="id1_out"/>
<output name="id2_out"/>
<output name="id3_out"/>
<output name="id4_out"/>
<output name="finished1_out"/>
<output name="finished2_out"/>
<output name="finishedst1_out"/>
<output name="finishedst2_out"/>
<output name="complete1_out"/>
<output name="complete2_out"/>
<output name="returned_hintvalid1"/>
<output name="returned_hintvalid2"/>
<output name="returned_hintdestreg1"/>
<output name="returned_hintdestreg2"/>
<output name="ssit_update1_out"/>
<output name="ssit_update2_out"/>
<output name="ssit_update_v_out"/>
<output name="mob_full_out"/>
<param name="MACHINE_WIDTH"/>
<param name="ROB_SIZE_LOG"/>
<instance name="l1dcache"/>
<complexity cyclo1="266" cyclo2="209" nCaseStmts="9" nCaseItems="66" nLoops="27" nIfStmts="172" />
<volume nNodes="1926" nStmts="199" nExprs="311" nInputs="27" nOutputs="18" nParams="2" nAlwaysClocks="269" nBAssign="698" nNBAssign="161" nWAssign="20" nOther="268" />
</block>
<block name="missqueue">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="returnedaddr_in"/>
<input name="returneddata_in"/>
<input name="returnedhit_in"/>
<input name="valid1_in"/>
<input name="addr1_in"/>
<input name="data1_in"/>
<input name="size1_in"/>
<input name="type1_in"/>
<input name="mobid1_in"/>
<input name="writedest1_in"/>
<input name="destreg1_in"/>
<input name="valid2_in"/>
<input name="addr2_in"/>
<input name="data2_in"/>
<input name="size2_in"/>
<input name="type2_in"/>
<input name="mobid2_in"/>
<input name="writedest2_in"/>
<input name="destreg2_in"/>
<output name="valid_out"/>
<output name="addr_out"/>
<output name="data_out"/>
<output name="size_out"/>
<output name="type_out"/>
<output name="mobid_out"/>
<output name="writedest_out"/>
<output name="destreg_out"/>
<output name="writeall_out"/>
<output name="stall_out"/>
<param name="QUEUE_SIZE"/>
<param name="QUEUE_LOG_SIZE"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<instance name="REGn"/>
<complexity cyclo1="64" cyclo2="24" nCaseStmts="4" nCaseItems="44" nLoops="5" nIfStmts="14" />
<volume nNodes="364" nStmts="23" nExprs="84" nInputs="22" nOutputs="10" nParams="2" nAlwaysClocks="19" nBAssign="100" nNBAssign="21" nWAssign="0" nOther="117" />
</block>
</project>
