irq_set_chip_and_handler	,	F_18
"clear-mask"	,	L_6
parent	,	V_39
__iomem	,	T_6
irq_domain_add_simple	,	F_24
hwirq	,	V_6
valid_mask	,	V_41
fpga_irq_init	,	F_20
", parent IRQ: %d\n"	,	L_3
irq_set_probe	,	F_19
irq_set_chip_data	,	F_17
CONFIG_ARCH_VERSATILE	,	F_36
fpga_irq_handle	,	F_5
fpga_irq_data	,	V_3
u32	,	T_1
asmlinkage	,	T_2
irq_desc	,	V_10
of_device_is_compatible	,	F_37
fpga_irq_unmask	,	F_4
do_bad_IRQ	,	F_8
handle_one_fpga	,	F_12
used_irqs	,	V_38
fpga_handle_irq	,	F_14
irq_domain	,	V_22
ARRAY_SIZE	,	F_21
"%s: too few FPGA IRQ controllers, increase CONFIG_VERSATILE_FPGA_IRQ_NR\n"	,	L_1
irq_set_chained_handler_and_data	,	F_23
IRQ_SIC_START	,	V_43
IRQ_STATUS	,	V_13
pt_regs	,	V_16
handle_domain_irq	,	F_13
irq_create_mapping	,	F_26
WARN	,	F_32
node	,	V_32
ffs	,	F_9
"valid-mask"	,	L_7
"FPGA IRQ chip %d \"%s\" @ %p, %u irqs"	,	L_2
__func__	,	V_33
domain	,	V_15
name	,	V_28
pr_err	,	F_22
irq_of_parse_and_map	,	F_34
generic_handle_irq	,	F_10
parent_irq	,	V_30
irq_data	,	V_1
desc	,	V_11
status	,	V_12
irq_mask	,	V_35
ENODEV	,	V_42
fpga_irq_devices	,	V_21
__exception_irq_entry	,	T_3
EPERM	,	V_25
handle_level_irq	,	V_27
device_node	,	V_31
valid	,	V_24
clear_mask	,	V_40
fpga_irqdomain_map	,	F_15
of_property_read_u32	,	F_33
irq_hw_number_t	,	T_4
fpga_irq_mask	,	F_1
FIQ_ENABLE_CLEAR	,	V_44
irq_data_get_irq_chip_data	,	F_2
irq_start	,	V_29
IRQ_ENABLE_CLEAR	,	V_8
irq_find_mapping	,	F_11
host_data	,	V_23
mask	,	V_5
chip	,	V_26
set_handle_irq	,	F_35
readl	,	F_7
d	,	V_2
pr_cont	,	F_28
writel	,	F_3
pr_info	,	F_27
f	,	V_4
PIC_ENABLES	,	V_45
irq	,	V_14
i	,	V_19
irq_ack	,	V_34
irq_unmask	,	V_36
WARN_ON	,	F_30
regs	,	V_17
"arm,versatile-sic"	,	L_8
BIT	,	F_16
fls	,	F_25
"unable to map fpga irq registers\n"	,	L_5
handled	,	V_18
__init	,	T_5
of_iomap	,	F_31
fpga_irq_of_init	,	F_29
fpga_irqdomain_ops	,	V_37
IRQ_ENABLE_SET	,	V_9
fpga_irq_id	,	V_20
"\n"	,	L_4
base	,	V_7
irq_desc_get_handler_data	,	F_6
