<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: bt_drv_wr_aon_param Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">bt_drv_wr_aon_param Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:add41e7ef2de49f06958b148ac7a140ea" id="r_add41e7ef2de49f06958b148ac7a140ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#add41e7ef2de49f06958b148ac7a140ea">em_save_start_addr</a></td></tr>
<tr class="memdesc:add41e7ef2de49f06958b148ac7a140ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Em save start address.  <br /></td></tr>
<tr class="separator:add41e7ef2de49f06958b148ac7a140ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8c9149106c5bf630a147417c666650" id="r_acf8c9149106c5bf630a147417c666650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#acf8c9149106c5bf630a147417c666650">em_save_end_addr</a></td></tr>
<tr class="memdesc:acf8c9149106c5bf630a147417c666650"><td class="mdescLeft">&#160;</td><td class="mdescRight">Em save end address.  <br /></td></tr>
<tr class="separator:acf8c9149106c5bf630a147417c666650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e098bbf4970683a6013a032676e8bd" id="r_a80e098bbf4970683a6013a032676e8bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a80e098bbf4970683a6013a032676e8bd">aon_min_power_off_duration</a></td></tr>
<tr class="memdesc:a80e098bbf4970683a6013a032676e8bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum time that allow power off (in hs)  <br /></td></tr>
<tr class="separator:a80e098bbf4970683a6013a032676e8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dab8bf576b177749cb8fc78fc9e5460" id="r_a6dab8bf576b177749cb8fc78fc9e5460"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a6dab8bf576b177749cb8fc78fc9e5460">aon_max_nb_params</a></td></tr>
<tr class="memdesc:a6dab8bf576b177749cb8fc78fc9e5460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum aon params.  <br /></td></tr>
<tr class="separator:a6dab8bf576b177749cb8fc78fc9e5460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298ac3eda6a4d6dd5633e2dd374641fc" id="r_a298ac3eda6a4d6dd5633e2dd374641fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a298ac3eda6a4d6dd5633e2dd374641fc">aon_rf_config_time_cpus</a></td></tr>
<tr class="memdesc:a298ac3eda6a4d6dd5633e2dd374641fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF config const time on cpus side (in hus)  <br /></td></tr>
<tr class="separator:a298ac3eda6a4d6dd5633e2dd374641fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf03b71e599c7087b21477574dfe71c1" id="r_aaf03b71e599c7087b21477574dfe71c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#aaf03b71e599c7087b21477574dfe71c1">aon_rf_config_time_aon</a></td></tr>
<tr class="memdesc:aaf03b71e599c7087b21477574dfe71c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF config const time on aon side (in hus)  <br /></td></tr>
<tr class="separator:aaf03b71e599c7087b21477574dfe71c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb2df437b8a6c0e34c8a8930ac2c234" id="r_a5cb2df437b8a6c0e34c8a8930ac2c234"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a5cb2df437b8a6c0e34c8a8930ac2c234">aon_max_nb_active_acl</a></td></tr>
<tr class="memdesc:a5cb2df437b8a6c0e34c8a8930ac2c234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum active acl link supported by aon.  <br /></td></tr>
<tr class="separator:a5cb2df437b8a6c0e34c8a8930ac2c234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7bd3b23fc90817137a269ea515c1a23" id="r_ab7bd3b23fc90817137a269ea515c1a23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ab7bd3b23fc90817137a269ea515c1a23">aon_ble_activity_max</a></td></tr>
<tr class="memdesc:ab7bd3b23fc90817137a269ea515c1a23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum ble activity supported by aon.  <br /></td></tr>
<tr class="separator:ab7bd3b23fc90817137a269ea515c1a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44484edade3abcba25421fdcb5a183c" id="r_ad44484edade3abcba25421fdcb5a183c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ad44484edade3abcba25421fdcb5a183c">aon_max_bt_rxdesc_field</a></td></tr>
<tr class="memdesc:ad44484edade3abcba25421fdcb5a183c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum bt rxdesc field supported by aon.  <br /></td></tr>
<tr class="separator:ad44484edade3abcba25421fdcb5a183c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409279e09512d4852be775522117aabf" id="r_a409279e09512d4852be775522117aabf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a409279e09512d4852be775522117aabf">aon_max_ble_rxdesc_field</a></td></tr>
<tr class="memdesc:a409279e09512d4852be775522117aabf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum ble rxdesc field supported by aon.  <br /></td></tr>
<tr class="separator:a409279e09512d4852be775522117aabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c757067af9025fc29be7eb597365ad" id="r_ae1c757067af9025fc29be7eb597365ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ae1c757067af9025fc29be7eb597365ad">aon_max_nb_regs</a></td></tr>
<tr class="memdesc:ae1c757067af9025fc29be7eb597365ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum regs supported by aon.  <br /></td></tr>
<tr class="separator:ae1c757067af9025fc29be7eb597365ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac31675077952843a3da6e2ac216c19" id="r_a2ac31675077952843a3da6e2ac216c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a2ac31675077952843a3da6e2ac216c19">aon_max_ke_env_len</a></td></tr>
<tr class="memdesc:a2ac31675077952843a3da6e2ac216c19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum length of ke_env supported by aon.  <br /></td></tr>
<tr class="separator:a2ac31675077952843a3da6e2ac216c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f78cfa4b88a7009502ae93029270358" id="r_a2f78cfa4b88a7009502ae93029270358"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a2f78cfa4b88a7009502ae93029270358">aon_max_nb_sch_arb_elt</a></td></tr>
<tr class="memdesc:a2f78cfa4b88a7009502ae93029270358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum elements of sch_arb_env supported by aon.  <br /></td></tr>
<tr class="separator:a2f78cfa4b88a7009502ae93029270358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1322f5df58a1c938d5a1860637ae10f" id="r_ae1322f5df58a1c938d5a1860637ae10f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ae1322f5df58a1c938d5a1860637ae10f">aon_max_nb_sch_plan_elt</a></td></tr>
<tr class="memdesc:ae1322f5df58a1c938d5a1860637ae10f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum elements of sch_plan_env supported by aon.  <br /></td></tr>
<tr class="separator:ae1322f5df58a1c938d5a1860637ae10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04ba0a7d25dda22e76453c9d0399535" id="r_ad04ba0a7d25dda22e76453c9d0399535"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ad04ba0a7d25dda22e76453c9d0399535">aon_max_nb_sch_alarm_elt</a></td></tr>
<tr class="memdesc:ad04ba0a7d25dda22e76453c9d0399535"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum elements of sch_alarm_env supported by aon.  <br /></td></tr>
<tr class="separator:ad04ba0a7d25dda22e76453c9d0399535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac780b2f86083438742bc4f058e00c5" id="r_a5ac780b2f86083438742bc4f058e00c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a5ac780b2f86083438742bc4f058e00c5">aon_min_ble_adv_intv</a></td></tr>
<tr class="memdesc:a5ac780b2f86083438742bc4f058e00c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum advertising interval in slots(625 us) supported by aon.  <br /></td></tr>
<tr class="separator:a5ac780b2f86083438742bc4f058e00c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72f5eae622d0bb8bad4968b844238d5" id="r_ab72f5eae622d0bb8bad4968b844238d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ab72f5eae622d0bb8bad4968b844238d5">aon_min_ble_con_intv</a></td></tr>
<tr class="memdesc:ab72f5eae622d0bb8bad4968b844238d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum connection interval in 2-slots(1.25 ms) supported by aon.  <br /></td></tr>
<tr class="separator:ab72f5eae622d0bb8bad4968b844238d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439eb7802079a434a82651a3e3bcabc1" id="r_a439eb7802079a434a82651a3e3bcabc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a439eb7802079a434a82651a3e3bcabc1">aon_extra_sleep_duration_cpus</a></td></tr>
<tr class="memdesc:a439eb7802079a434a82651a3e3bcabc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extra sleep duration for cpus(in hs), may be negative.  <br /></td></tr>
<tr class="separator:a439eb7802079a434a82651a3e3bcabc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab416eb692451b7283075f907969ac0bb" id="r_ab416eb692451b7283075f907969ac0bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ab416eb692451b7283075f907969ac0bb">aon_extra_sleep_duration_aon</a></td></tr>
<tr class="memdesc:ab416eb692451b7283075f907969ac0bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extra sleep duration for aon cpu(in hs), may be negative.  <br /></td></tr>
<tr class="separator:ab416eb692451b7283075f907969ac0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad020afa4b02e30961709c3b284a293a1" id="r_ad020afa4b02e30961709c3b284a293a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ad020afa4b02e30961709c3b284a293a1">aon_min_power_off_duration_cpup</a></td></tr>
<tr class="memdesc:ad020afa4b02e30961709c3b284a293a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum time that allow host to power off (in us)  <br /></td></tr>
<tr class="separator:ad020afa4b02e30961709c3b284a293a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55918576fd310808220bcf727501e3e" id="r_ab55918576fd310808220bcf727501e3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ab55918576fd310808220bcf727501e3e">aon_debug_level</a></td></tr>
<tr class="memdesc:ab55918576fd310808220bcf727501e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">aon debug level for cpus  <br /></td></tr>
<tr class="separator:ab55918576fd310808220bcf727501e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac723caf754803da5983e9f84f6aa4a6f" id="r_ac723caf754803da5983e9f84f6aa4a6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ac723caf754803da5983e9f84f6aa4a6f">aon_debug_level_aon</a></td></tr>
<tr class="memdesc:ac723caf754803da5983e9f84f6aa4a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">aon debug level for aon cpu  <br /></td></tr>
<tr class="separator:ac723caf754803da5983e9f84f6aa4a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40058727952741c00bc47d52cb4c7d5d" id="r_a40058727952741c00bc47d52cb4c7d5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a40058727952741c00bc47d52cb4c7d5d">aon_bt_pwr_on_dly1</a></td></tr>
<tr class="memdesc:a40058727952741c00bc47d52cb4c7d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power on delay of bt core on when cpu_sys alive on cpus side(in lp cycles)  <br /></td></tr>
<tr class="separator:a40058727952741c00bc47d52cb4c7d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b1b07dbf86537ae11efffc8566ac59" id="r_ad2b1b07dbf86537ae11efffc8566ac59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ad2b1b07dbf86537ae11efffc8566ac59">aon_bt_pwr_on_dly2</a></td></tr>
<tr class="memdesc:ad2b1b07dbf86537ae11efffc8566ac59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power on delay of bt core when cpu_sys clock gate on cpus side(in lp cycles)  <br /></td></tr>
<tr class="separator:ad2b1b07dbf86537ae11efffc8566ac59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b859fb7c66299390375e1bfc19e89d" id="r_a09b859fb7c66299390375e1bfc19e89d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a09b859fb7c66299390375e1bfc19e89d">aon_bt_pwr_on_dly3</a></td></tr>
<tr class="memdesc:a09b859fb7c66299390375e1bfc19e89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power on delay of bt core when cpu_sys power off on cpus side(in lp cycles)  <br /></td></tr>
<tr class="separator:a09b859fb7c66299390375e1bfc19e89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3faa0b29081b73fa1be8cf5a4da182a2" id="r_a3faa0b29081b73fa1be8cf5a4da182a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a3faa0b29081b73fa1be8cf5a4da182a2">aon_bt_pwr_on_dly_aon</a></td></tr>
<tr class="memdesc:a3faa0b29081b73fa1be8cf5a4da182a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power on delay of bt core on aon side(in lp cycles)  <br /></td></tr>
<tr class="separator:a3faa0b29081b73fa1be8cf5a4da182a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842ab150046b86163311c5fed1cfc42c" id="r_a842ab150046b86163311c5fed1cfc42c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a842ab150046b86163311c5fed1cfc42c">aon_sch_arb_cancel_in_advance_time</a></td></tr>
<tr class="memdesc:a842ab150046b86163311c5fed1cfc42c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time to cancel sch arbiter elements in advance when switching to cpus (in hus)  <br /></td></tr>
<tr class="separator:a842ab150046b86163311c5fed1cfc42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8928aa1d07b84843af8327e3b8bb4f" id="r_a1f8928aa1d07b84843af8327e3b8bb4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a1f8928aa1d07b84843af8327e3b8bb4f">aon_sleep_algo_dur_cpus</a></td></tr>
<tr class="separator:a1f8928aa1d07b84843af8327e3b8bb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda8aeb8986a79cab6de03b4937d9061" id="r_adda8aeb8986a79cab6de03b4937d9061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#adda8aeb8986a79cab6de03b4937d9061">aon_sleep_algo_dur_aon</a></td></tr>
<tr class="separator:adda8aeb8986a79cab6de03b4937d9061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f476331c2f2f517520af093a2b9f9d" id="r_a82f476331c2f2f517520af093a2b9f9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a82f476331c2f2f517520af093a2b9f9d">aon_restore_time_ceil_cpus</a></td></tr>
<tr class="memdesc:a82f476331c2f2f517520af093a2b9f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold that treat fractional part of restore time (in hus) as 1hs on cpus side.  <br /></td></tr>
<tr class="separator:a82f476331c2f2f517520af093a2b9f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f74cfff350a27d9b3f77357bb914810" id="r_a4f74cfff350a27d9b3f77357bb914810"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a4f74cfff350a27d9b3f77357bb914810">aon_restore_time_ceil_aon</a></td></tr>
<tr class="memdesc:a4f74cfff350a27d9b3f77357bb914810"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold that treat fractional part of restore time (in hus) as 1hs on aon side.  <br /></td></tr>
<tr class="separator:a4f74cfff350a27d9b3f77357bb914810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b780bcb58f1cacf1e98ae7f8245499" id="r_a52b780bcb58f1cacf1e98ae7f8245499"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a52b780bcb58f1cacf1e98ae7f8245499">aon_min_sleep_duration_cpus</a></td></tr>
<tr class="memdesc:a52b780bcb58f1cacf1e98ae7f8245499"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum time that allow deep sleep on cpus side (in hs)  <br /></td></tr>
<tr class="separator:a52b780bcb58f1cacf1e98ae7f8245499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfae32e72af73b289a718ec16f1b11fc" id="r_adfae32e72af73b289a718ec16f1b11fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#adfae32e72af73b289a718ec16f1b11fc">aon_min_sleep_duration_aon</a></td></tr>
<tr class="memdesc:adfae32e72af73b289a718ec16f1b11fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum time that allow deep sleep on aon side (in hs)  <br /></td></tr>
<tr class="separator:adfae32e72af73b289a718ec16f1b11fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0514a027e3f10ed18a271f7961e605" id="r_a9b0514a027e3f10ed18a271f7961e605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a9b0514a027e3f10ed18a271f7961e605">aon_restore_save_time_diff_cpus</a></td></tr>
<tr class="memdesc:a9b0514a027e3f10ed18a271f7961e605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Difference of restore time and save time on cpus side (in hus)  <br /></td></tr>
<tr class="separator:a9b0514a027e3f10ed18a271f7961e605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de5d01d44031ec781d2027266aa6eb6" id="r_a6de5d01d44031ec781d2027266aa6eb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a6de5d01d44031ec781d2027266aa6eb6">aon_restore_save_time_diff_aon</a></td></tr>
<tr class="memdesc:a6de5d01d44031ec781d2027266aa6eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Difference of restore time and save time on aon side (in hus)  <br /></td></tr>
<tr class="separator:a6de5d01d44031ec781d2027266aa6eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b1c5eafeb72295e64ad9512e813f9d" id="r_a30b1c5eafeb72295e64ad9512e813f9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a30b1c5eafeb72295e64ad9512e813f9d">aon_restore_save_time_diff_cpus_aon</a></td></tr>
<tr class="memdesc:a30b1c5eafeb72295e64ad9512e813f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Difference of restore time on aon side and save time on cpus side (in hus)  <br /></td></tr>
<tr class="separator:a30b1c5eafeb72295e64ad9512e813f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4286c4f4be9327b83382d2af567754e" id="r_ab4286c4f4be9327b83382d2af567754e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#ab4286c4f4be9327b83382d2af567754e">aon_min_clock_gate_duration</a></td></tr>
<tr class="memdesc:ab4286c4f4be9327b83382d2af567754e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum time that allow clock gate (in hs)  <br /></td></tr>
<tr class="separator:ab4286c4f4be9327b83382d2af567754e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0541ab7c4fa926918ee5fdbd7e77817d" id="r_a0541ab7c4fa926918ee5fdbd7e77817d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#a0541ab7c4fa926918ee5fdbd7e77817d">aon_min_clock_gate_duration_cpup</a></td></tr>
<tr class="memdesc:a0541ab7c4fa926918ee5fdbd7e77817d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum time that allow host to clock gate (in us)  <br /></td></tr>
<tr class="separator:a0541ab7c4fa926918ee5fdbd7e77817d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8bbe8887ef7df80a11bcb5053758e8a" id="r_af8bbe8887ef7df80a11bcb5053758e8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structbt__drv__wr__aon__param.html#af8bbe8887ef7df80a11bcb5053758e8a">aon_max_nb_rf_mdm_regs</a></td></tr>
<tr class="memdesc:af8bbe8887ef7df80a11bcb5053758e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum rf &amp; mdm regs supported by aon.  <br /></td></tr>
<tr class="separator:af8bbe8887ef7df80a11bcb5053758e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="add41e7ef2de49f06958b148ac7a140ea" name="add41e7ef2de49f06958b148ac7a140ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add41e7ef2de49f06958b148ac7a140ea">&#9670;&#160;</a></span>em_save_start_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> bt_drv_wr_aon_param::em_save_start_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Em save start address. </p>

</div>
</div>
<a id="acf8c9149106c5bf630a147417c666650" name="acf8c9149106c5bf630a147417c666650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8c9149106c5bf630a147417c666650">&#9670;&#160;</a></span>em_save_end_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> bt_drv_wr_aon_param::em_save_end_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Em save end address. </p>

</div>
</div>
<a id="a80e098bbf4970683a6013a032676e8bd" name="a80e098bbf4970683a6013a032676e8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e098bbf4970683a6013a032676e8bd">&#9670;&#160;</a></span>aon_min_power_off_duration</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> bt_drv_wr_aon_param::aon_min_power_off_duration</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum time that allow power off (in hs) </p>

</div>
</div>
<a id="a6dab8bf576b177749cb8fc78fc9e5460" name="a6dab8bf576b177749cb8fc78fc9e5460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dab8bf576b177749cb8fc78fc9e5460">&#9670;&#160;</a></span>aon_max_nb_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_max_nb_params</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum aon params. </p>

</div>
</div>
<a id="a298ac3eda6a4d6dd5633e2dd374641fc" name="a298ac3eda6a4d6dd5633e2dd374641fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298ac3eda6a4d6dd5633e2dd374641fc">&#9670;&#160;</a></span>aon_rf_config_time_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> bt_drv_wr_aon_param::aon_rf_config_time_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RF config const time on cpus side (in hus) </p>

</div>
</div>
<a id="aaf03b71e599c7087b21477574dfe71c1" name="aaf03b71e599c7087b21477574dfe71c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf03b71e599c7087b21477574dfe71c1">&#9670;&#160;</a></span>aon_rf_config_time_aon</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> bt_drv_wr_aon_param::aon_rf_config_time_aon</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RF config const time on aon side (in hus) </p>

</div>
</div>
<a id="a5cb2df437b8a6c0e34c8a8930ac2c234" name="a5cb2df437b8a6c0e34c8a8930ac2c234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb2df437b8a6c0e34c8a8930ac2c234">&#9670;&#160;</a></span>aon_max_nb_active_acl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_max_nb_active_acl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum active acl link supported by aon. </p>

</div>
</div>
<a id="ab7bd3b23fc90817137a269ea515c1a23" name="ab7bd3b23fc90817137a269ea515c1a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7bd3b23fc90817137a269ea515c1a23">&#9670;&#160;</a></span>aon_ble_activity_max</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_ble_activity_max</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum ble activity supported by aon. </p>

</div>
</div>
<a id="ad44484edade3abcba25421fdcb5a183c" name="ad44484edade3abcba25421fdcb5a183c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad44484edade3abcba25421fdcb5a183c">&#9670;&#160;</a></span>aon_max_bt_rxdesc_field</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_max_bt_rxdesc_field</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum bt rxdesc field supported by aon. </p>

</div>
</div>
<a id="a409279e09512d4852be775522117aabf" name="a409279e09512d4852be775522117aabf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409279e09512d4852be775522117aabf">&#9670;&#160;</a></span>aon_max_ble_rxdesc_field</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_max_ble_rxdesc_field</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum ble rxdesc field supported by aon. </p>

</div>
</div>
<a id="ae1c757067af9025fc29be7eb597365ad" name="ae1c757067af9025fc29be7eb597365ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c757067af9025fc29be7eb597365ad">&#9670;&#160;</a></span>aon_max_nb_regs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_max_nb_regs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum regs supported by aon. </p>

</div>
</div>
<a id="a2ac31675077952843a3da6e2ac216c19" name="a2ac31675077952843a3da6e2ac216c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac31675077952843a3da6e2ac216c19">&#9670;&#160;</a></span>aon_max_ke_env_len</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_max_ke_env_len</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum length of ke_env supported by aon. </p>

</div>
</div>
<a id="a2f78cfa4b88a7009502ae93029270358" name="a2f78cfa4b88a7009502ae93029270358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f78cfa4b88a7009502ae93029270358">&#9670;&#160;</a></span>aon_max_nb_sch_arb_elt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_max_nb_sch_arb_elt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum elements of sch_arb_env supported by aon. </p>

</div>
</div>
<a id="ae1322f5df58a1c938d5a1860637ae10f" name="ae1322f5df58a1c938d5a1860637ae10f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1322f5df58a1c938d5a1860637ae10f">&#9670;&#160;</a></span>aon_max_nb_sch_plan_elt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_max_nb_sch_plan_elt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum elements of sch_plan_env supported by aon. </p>

</div>
</div>
<a id="ad04ba0a7d25dda22e76453c9d0399535" name="ad04ba0a7d25dda22e76453c9d0399535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04ba0a7d25dda22e76453c9d0399535">&#9670;&#160;</a></span>aon_max_nb_sch_alarm_elt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_max_nb_sch_alarm_elt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum elements of sch_alarm_env supported by aon. </p>

</div>
</div>
<a id="a5ac780b2f86083438742bc4f058e00c5" name="a5ac780b2f86083438742bc4f058e00c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac780b2f86083438742bc4f058e00c5">&#9670;&#160;</a></span>aon_min_ble_adv_intv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> bt_drv_wr_aon_param::aon_min_ble_adv_intv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum advertising interval in slots(625 us) supported by aon. </p>

</div>
</div>
<a id="ab72f5eae622d0bb8bad4968b844238d5" name="ab72f5eae622d0bb8bad4968b844238d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72f5eae622d0bb8bad4968b844238d5">&#9670;&#160;</a></span>aon_min_ble_con_intv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> bt_drv_wr_aon_param::aon_min_ble_con_intv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum connection interval in 2-slots(1.25 ms) supported by aon. </p>

</div>
</div>
<a id="a439eb7802079a434a82651a3e3bcabc1" name="a439eb7802079a434a82651a3e3bcabc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a439eb7802079a434a82651a3e3bcabc1">&#9670;&#160;</a></span>aon_extra_sleep_duration_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> bt_drv_wr_aon_param::aon_extra_sleep_duration_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Extra sleep duration for cpus(in hs), may be negative. </p>

</div>
</div>
<a id="ab416eb692451b7283075f907969ac0bb" name="ab416eb692451b7283075f907969ac0bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab416eb692451b7283075f907969ac0bb">&#9670;&#160;</a></span>aon_extra_sleep_duration_aon</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> bt_drv_wr_aon_param::aon_extra_sleep_duration_aon</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Extra sleep duration for aon cpu(in hs), may be negative. </p>

</div>
</div>
<a id="ad020afa4b02e30961709c3b284a293a1" name="ad020afa4b02e30961709c3b284a293a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad020afa4b02e30961709c3b284a293a1">&#9670;&#160;</a></span>aon_min_power_off_duration_cpup</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> bt_drv_wr_aon_param::aon_min_power_off_duration_cpup</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum time that allow host to power off (in us) </p>

</div>
</div>
<a id="ab55918576fd310808220bcf727501e3e" name="ab55918576fd310808220bcf727501e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab55918576fd310808220bcf727501e3e">&#9670;&#160;</a></span>aon_debug_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> bt_drv_wr_aon_param::aon_debug_level</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>aon debug level for cpus </p>

</div>
</div>
<a id="ac723caf754803da5983e9f84f6aa4a6f" name="ac723caf754803da5983e9f84f6aa4a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac723caf754803da5983e9f84f6aa4a6f">&#9670;&#160;</a></span>aon_debug_level_aon</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> bt_drv_wr_aon_param::aon_debug_level_aon</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>aon debug level for aon cpu </p>

</div>
</div>
<a id="a40058727952741c00bc47d52cb4c7d5d" name="a40058727952741c00bc47d52cb4c7d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40058727952741c00bc47d52cb4c7d5d">&#9670;&#160;</a></span>aon_bt_pwr_on_dly1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_bt_pwr_on_dly1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power on delay of bt core on when cpu_sys alive on cpus side(in lp cycles) </p>

</div>
</div>
<a id="ad2b1b07dbf86537ae11efffc8566ac59" name="ad2b1b07dbf86537ae11efffc8566ac59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b1b07dbf86537ae11efffc8566ac59">&#9670;&#160;</a></span>aon_bt_pwr_on_dly2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_bt_pwr_on_dly2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power on delay of bt core when cpu_sys clock gate on cpus side(in lp cycles) </p>

</div>
</div>
<a id="a09b859fb7c66299390375e1bfc19e89d" name="a09b859fb7c66299390375e1bfc19e89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b859fb7c66299390375e1bfc19e89d">&#9670;&#160;</a></span>aon_bt_pwr_on_dly3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_bt_pwr_on_dly3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power on delay of bt core when cpu_sys power off on cpus side(in lp cycles) </p>

</div>
</div>
<a id="a3faa0b29081b73fa1be8cf5a4da182a2" name="a3faa0b29081b73fa1be8cf5a4da182a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3faa0b29081b73fa1be8cf5a4da182a2">&#9670;&#160;</a></span>aon_bt_pwr_on_dly_aon</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_bt_pwr_on_dly_aon</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power on delay of bt core on aon side(in lp cycles) </p>

</div>
</div>
<a id="a842ab150046b86163311c5fed1cfc42c" name="a842ab150046b86163311c5fed1cfc42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842ab150046b86163311c5fed1cfc42c">&#9670;&#160;</a></span>aon_sch_arb_cancel_in_advance_time</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_sch_arb_cancel_in_advance_time</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Time to cancel sch arbiter elements in advance when switching to cpus (in hus) </p>

</div>
</div>
<a id="a1f8928aa1d07b84843af8327e3b8bb4f" name="a1f8928aa1d07b84843af8327e3b8bb4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8928aa1d07b84843af8327e3b8bb4f">&#9670;&#160;</a></span>aon_sleep_algo_dur_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_sleep_algo_dur_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Duration of sleep and wake-up algorithm (depends on CPU speed) expressed in half us on cpus side should also contain deep_sleep_on rising edge to finecnt halt (max 4 lp cycles) and finecnt resume to dm_slp_irq (0.5 lp cycles) </p>

</div>
</div>
<a id="adda8aeb8986a79cab6de03b4937d9061" name="adda8aeb8986a79cab6de03b4937d9061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adda8aeb8986a79cab6de03b4937d9061">&#9670;&#160;</a></span>aon_sleep_algo_dur_aon</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_sleep_algo_dur_aon</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Duration of sleep and wake-up algorithm (depends on CPU speed) expressed in half us on aon side should also contain deep_sleep_on rising edge to finecnt halt (max 4 lp cycles) and finecnt resume to dm_slp_irq (0.5 lp cycles) </p>

</div>
</div>
<a id="a82f476331c2f2f517520af093a2b9f9d" name="a82f476331c2f2f517520af093a2b9f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82f476331c2f2f517520af093a2b9f9d">&#9670;&#160;</a></span>aon_restore_time_ceil_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_restore_time_ceil_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold that treat fractional part of restore time (in hus) as 1hs on cpus side. </p>

</div>
</div>
<a id="a4f74cfff350a27d9b3f77357bb914810" name="a4f74cfff350a27d9b3f77357bb914810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f74cfff350a27d9b3f77357bb914810">&#9670;&#160;</a></span>aon_restore_time_ceil_aon</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_restore_time_ceil_aon</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold that treat fractional part of restore time (in hus) as 1hs on aon side. </p>

</div>
</div>
<a id="a52b780bcb58f1cacf1e98ae7f8245499" name="a52b780bcb58f1cacf1e98ae7f8245499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b780bcb58f1cacf1e98ae7f8245499">&#9670;&#160;</a></span>aon_min_sleep_duration_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_min_sleep_duration_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum time that allow deep sleep on cpus side (in hs) </p>

</div>
</div>
<a id="adfae32e72af73b289a718ec16f1b11fc" name="adfae32e72af73b289a718ec16f1b11fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfae32e72af73b289a718ec16f1b11fc">&#9670;&#160;</a></span>aon_min_sleep_duration_aon</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_min_sleep_duration_aon</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum time that allow deep sleep on aon side (in hs) </p>

</div>
</div>
<a id="a9b0514a027e3f10ed18a271f7961e605" name="a9b0514a027e3f10ed18a271f7961e605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b0514a027e3f10ed18a271f7961e605">&#9670;&#160;</a></span>aon_restore_save_time_diff_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> bt_drv_wr_aon_param::aon_restore_save_time_diff_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Difference of restore time and save time on cpus side (in hus) </p>

</div>
</div>
<a id="a6de5d01d44031ec781d2027266aa6eb6" name="a6de5d01d44031ec781d2027266aa6eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de5d01d44031ec781d2027266aa6eb6">&#9670;&#160;</a></span>aon_restore_save_time_diff_aon</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> bt_drv_wr_aon_param::aon_restore_save_time_diff_aon</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Difference of restore time and save time on aon side (in hus) </p>

</div>
</div>
<a id="a30b1c5eafeb72295e64ad9512e813f9d" name="a30b1c5eafeb72295e64ad9512e813f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b1c5eafeb72295e64ad9512e813f9d">&#9670;&#160;</a></span>aon_restore_save_time_diff_cpus_aon</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> bt_drv_wr_aon_param::aon_restore_save_time_diff_cpus_aon</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Difference of restore time on aon side and save time on cpus side (in hus) </p>

</div>
</div>
<a id="ab4286c4f4be9327b83382d2af567754e" name="ab4286c4f4be9327b83382d2af567754e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4286c4f4be9327b83382d2af567754e">&#9670;&#160;</a></span>aon_min_clock_gate_duration</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> bt_drv_wr_aon_param::aon_min_clock_gate_duration</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum time that allow clock gate (in hs) </p>

</div>
</div>
<a id="a0541ab7c4fa926918ee5fdbd7e77817d" name="a0541ab7c4fa926918ee5fdbd7e77817d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0541ab7c4fa926918ee5fdbd7e77817d">&#9670;&#160;</a></span>aon_min_clock_gate_duration_cpup</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> bt_drv_wr_aon_param::aon_min_clock_gate_duration_cpup</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum time that allow host to clock gate (in us) </p>

</div>
</div>
<a id="af8bbe8887ef7df80a11bcb5053758e8a" name="af8bbe8887ef7df80a11bcb5053758e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8bbe8887ef7df80a11bcb5053758e8a">&#9670;&#160;</a></span>aon_max_nb_rf_mdm_regs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> bt_drv_wr_aon_param::aon_max_nb_rf_mdm_regs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum rf &amp; mdm regs supported by aon. </p>

</div>
</div>
</div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  Generated from commit:
  <a href="https://github.com/vsfteam/vsf/commit/1fe6967d62fdfcb8645fece445edbb5880c0e5e0" target="_blank">vsfteam/vsf@1fe6967</a>
</div>