
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036979                       # Number of seconds simulated
sim_ticks                                 36978901140                       # Number of ticks simulated
final_tick                               563945264325                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122539                       # Simulator instruction rate (inst/s)
host_op_rate                                   154764                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1374056                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907556                       # Number of bytes of host memory used
host_seconds                                 26912.21                       # Real time elapsed on the host
sim_insts                                  3297787692                       # Number of instructions simulated
sim_ops                                    4165046972                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2413696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2188032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1053184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5659776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1716480                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1716480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18857                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17094                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8228                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44217                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13410                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13410                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65272248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        38076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59169741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44999                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28480673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               153054196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        38076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44999                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             131534                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46417821                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46417821                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46417821                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65272248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        38076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59169741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28480673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              199472017                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88678421                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31084532                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25260547                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119864                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12959368                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12129468                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3278187                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89875                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31191538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172410405                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31084532                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15407655                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37914094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11389161                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7238963                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15273959                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       908994                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85566414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47652320     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3334114      3.90%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2688205      3.14%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6546150      7.65%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1768661      2.07%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2278371      2.66%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651790      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924965      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18721838     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85566414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350531                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944221                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32629928                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7048069                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36461171                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247672                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9179572                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5312378                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42600                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206116665                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82290                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9179572                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35019359                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1494031                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2020691                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34262767                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3589992                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198868075                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33316                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1486670                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114615                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2796                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278426277                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928391588                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928391588                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107730728                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41113                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23305                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9840341                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18529557                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9454686                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148043                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2805913                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188055985                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149427040                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294224                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64943523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198240213                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6549                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85566414                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746328                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887148                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30208806     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18329977     21.42%     56.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11839385     13.84%     70.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8853124     10.35%     80.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7649492      8.94%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3936947      4.60%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3390173      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632900      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       725610      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85566414                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874512     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177184     14.40%     85.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178336     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124490675     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126914      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14828837      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7964080      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149427040                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.685044                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230037                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008232                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385944754                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253039755                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145617918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150657077                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560913                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7295589                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2888                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          634                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2428910                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9179572                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         632688                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82118                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188095602                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       410279                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18529557                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9454686                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23083                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          634                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1266796                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192940                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459736                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147048727                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917976                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378312                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21666376                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20745415                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7748400                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.658224                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145714016                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145617918                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94888878                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267891893                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.642090                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354206                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65287177                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124703                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76386842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135944                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30161598     39.49%     39.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20959897     27.44%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8532000     11.17%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4798781      6.28%     84.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3909562      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1582058      2.07%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1877346      2.46%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948219      1.24%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3617381      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76386842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3617381                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260866073                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385378764                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3112007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886784                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886784                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127670                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127670                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661524772                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201241328                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190217117                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88678421                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31514497                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25845015                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2052895                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13410262                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12310167                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3212838                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88746                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32591259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173230140                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31514497                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15523005                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37227872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11011246                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7495157                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15943797                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       821258                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86239289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.468293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49011417     56.83%     56.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3712740      4.31%     61.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3254025      3.77%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3501574      4.06%     68.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3069483      3.56%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1603265      1.86%     74.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1043928      1.21%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2762377      3.20%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18280480     21.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86239289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355380                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.953464                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34279693                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7072837                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35416211                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       552107                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8918440                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5166264                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6574                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205429260                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        51863                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8918440                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35982334                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3383376                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       945488                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34230516                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2779134                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     198451935                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        14937                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1731319                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       765069                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           77                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275638050                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    925472152                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    925472152                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171056498                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104581448                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34403                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7395147                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19555318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10197700                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       245900                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3393244                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187093885                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150336284                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       289878                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62085106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    189741848                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1800                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86239289                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743246                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.906201                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31053737     36.01%     36.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18134329     21.03%     57.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12266683     14.22%     71.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7775454      9.02%     80.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7637747      8.86%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4516399      5.24%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3438160      3.99%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       753956      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       662824      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86239289                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1102377     70.13%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            40      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        205724     13.09%     83.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       263715     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123677513     82.27%     82.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2053714      1.37%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16290      0.01%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     16025314     10.66%     94.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8563453      5.70%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150336284                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695297                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1571856                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010456                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388773591                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249214432                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146120915                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151908140                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       268971                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7142196                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          472                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1080                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2328570                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8918440                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2578735                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       164029                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187128266                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       315908                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19555318                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     10197700                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18090                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117753                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6866                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1080                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1258533                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1145339                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2403872                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147714555                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     15055736                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2621729                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23377708                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20937309                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8321972                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665733                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146270003                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146120915                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95326665                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266214833                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.647762                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358082                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101659705                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124454537                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62677091                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32580                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2078943                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77320849                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609586                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166100                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     31245591     40.41%     40.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20798281     26.90%     67.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8520181     11.02%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4362427      5.64%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3748615      4.85%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1844847      2.39%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2035426      2.63%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1026486      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3738995      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77320849                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101659705                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124454537                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20282244                       # Number of memory references committed
system.switch_cpus1.commit.loads             12413114                       # Number of loads committed
system.switch_cpus1.commit.membars              16290                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17865733                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111975270                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2453648                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3738995                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260713482                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          383190152                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2439132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101659705                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124454537                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101659705                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.872306                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.872306                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146386                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146386                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       666979568                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200442683                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192675495                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32580                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88678421                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32015067                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26057601                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2139174                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13649454                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12620809                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3295592                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94413                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     35399106                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174874517                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32015067                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15916401                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36749073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10976030                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5802180                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17303325                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       860148                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86750497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.482841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        50001424     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1985983      2.29%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2586456      2.98%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3891482      4.49%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3784066      4.36%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2872320      3.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1708186      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2557302      2.95%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17363278     20.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86750497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361024                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.972008                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        36569639                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5680731                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35422936                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       277335                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8799854                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5419328                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209205741                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1337                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8799854                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38508344                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1058664                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1803976                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33716333                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2863319                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203101999                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          911                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1238402                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       898420                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           68                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    283003251                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    945908277                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    945908277                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175997566                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107005661                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        43108                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        24408                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8095908                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18826062                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9978844                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       193051                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3370827                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188777964                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        41005                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152072433                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285139                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     61366431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    186657452                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6641                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86750497                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.752986                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896303                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30242227     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19042179     21.95%     56.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12318101     14.20%     71.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8369695      9.65%     80.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7829121      9.02%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4183111      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3076293      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       922990      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       766780      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86750497                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         747229     69.22%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154014     14.27%     83.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       178256     16.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126544092     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2148841      1.41%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17181      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15015969      9.87%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8346350      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152072433                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.714875                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1079504                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007099                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    392260004                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250186253                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147806748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153151937                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       515629                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7211704                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2271                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          894                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2534383                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          515                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8799854                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         624573                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       100933                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188818974                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1294649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18826062                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9978844                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23823                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         76605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          894                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1311256                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1204378                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2515634                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149166826                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14135089                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2905605                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22298053                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20894645                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8162964                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.682110                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147845957                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147806748                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94964972                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        266691313                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.666772                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356086                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103074121                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126682527                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62136705                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2174581                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77950643                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625163                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150551                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30150187     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22355833     28.68%     67.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8230676     10.56%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4714249      6.05%     83.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3938407      5.05%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1956973      2.51%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1913066      2.45%     93.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       824310      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3866942      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77950643                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103074121                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126682527                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19058814                       # Number of memory references committed
system.switch_cpus2.commit.loads             11614356                       # Number of loads committed
system.switch_cpus2.commit.membars              17182                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18169177                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114187197                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2584859                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3866942                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262902933                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386442914                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1927924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103074121                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126682527                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103074121                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860336                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860336                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162336                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162336                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671262027                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204151194                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193227431                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34364                       # number of misc regfile writes
system.l20.replacements                         18872                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727295                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29112                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.982653                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.662631                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.358276                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3664.341325                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6320.637768                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023990                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000914                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357846                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617250                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53918                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53918                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19871                       # number of Writeback hits
system.l20.Writeback_hits::total                19871                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53918                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53918                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53918                       # number of overall hits
system.l20.overall_hits::total                  53918                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18857                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18871                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18857                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18871                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18857                       # number of overall misses
system.l20.overall_misses::total                18871                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1429717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2528327077                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2529756794                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1429717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2528327077                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2529756794                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1429717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2528327077                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2529756794                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72775                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72789                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19871                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19871                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72775                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72789                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72775                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72789                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259114                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259256                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259114                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259256                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259114                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259256                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134078.966803                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134055.259075                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134078.966803                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134055.259075                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134078.966803                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134055.259075                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3539                       # number of writebacks
system.l20.writebacks::total                     3539                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18857                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18871                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18857                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18871                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18857                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18871                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2350679728                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2351978787                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2350679728                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2351978787                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2350679728                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2351978787                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259114                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259256                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259114                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259256                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259114                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259256                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 124658.202683                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 124634.560278                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 124658.202683                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 124634.560278                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 124658.202683                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 124634.560278                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17105                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          675200                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27345                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.691900                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.198391                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.432719                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5854.759202                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4367.609688                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001289                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000433                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.571754                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.426524                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        80488                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  80488                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18105                       # number of Writeback hits
system.l21.Writeback_hits::total                18105                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        80488                       # number of demand (read+write) hits
system.l21.demand_hits::total                   80488                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        80488                       # number of overall hits
system.l21.overall_hits::total                  80488                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17096                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17107                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17096                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17107                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17096                       # number of overall misses
system.l21.overall_misses::total                17107                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1472145                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2193742432                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2195214577                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1472145                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2193742432                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2195214577                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1472145                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2193742432                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2195214577                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        97584                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              97595                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18105                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18105                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        97584                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               97595                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        97584                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              97595                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175193                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175286                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175193                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175286                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175193                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175286                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 133831.363636                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128319.047263                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128322.591746                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 133831.363636                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128319.047263                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128322.591746                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 133831.363636                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128319.047263                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128322.591746                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4273                       # number of writebacks
system.l21.writebacks::total                     4273                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17096                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17107                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17096                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17107                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17096                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17107                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1368504                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2032806327                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2034174831                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1368504                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2032806327                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2034174831                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1368504                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2032806327                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2034174831                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175193                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175286                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175193                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175286                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175193                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175286                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124409.454545                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118905.377106                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 118908.916292                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 124409.454545                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 118905.377106                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 118908.916292                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 124409.454545                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 118905.377106                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 118908.916292                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8241                       # number of replacements
system.l22.tagsinuse                     12287.985715                       # Cycle average of tags in use
system.l22.total_refs                          594669                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20529                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.967266                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          939.390922                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.811924                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3792.606060                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7546.176809                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.076448                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000798                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.308643                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.614109                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        45668                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  45668                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           26636                       # number of Writeback hits
system.l22.Writeback_hits::total                26636                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        45668                       # number of demand (read+write) hits
system.l22.demand_hits::total                   45668                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        45668                       # number of overall hits
system.l22.overall_hits::total                  45668                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8225                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8238                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8228                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8241                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8228                       # number of overall misses
system.l22.overall_misses::total                 8241                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1382527                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1013726333                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1015108860                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       304575                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       304575                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1382527                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1014030908                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1015413435                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1382527                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1014030908                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1015413435                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53893                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53906                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        26636                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            26636                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53896                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53909                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53896                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53909                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152617                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.152822                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152664                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152869                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152664                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152869                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 106348.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 123249.402188                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 123222.731245                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       101525                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       101525                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 106348.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 123241.481283                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 123214.832545                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 106348.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 123241.481283                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 123214.832545                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5598                       # number of writebacks
system.l22.writebacks::total                     5598                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8225                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8238                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8228                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8241                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8228                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8241                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1259592                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    936176895                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    937436487                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       276585                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       276585                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1259592                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    936453480                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    937713072                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1259592                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    936453480                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    937713072                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152617                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.152822                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152664                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152869                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152664                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152869                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96891.692308                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 113820.899088                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 113794.183904                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        92195                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total        92195                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 96891.692308                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 113813.014098                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 113786.321078                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 96891.692308                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 113813.014098                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 113786.321078                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995431                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015281559                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042820.038229                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995431                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15273942                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15273942                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15273942                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15273942                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15273942                       # number of overall hits
system.cpu0.icache.overall_hits::total       15273942                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1733363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1733363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15273959                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15273959                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15273959                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15273959                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15273959                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15273959                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72775                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180562306                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73031                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2472.406321                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515764                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484236                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900452                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099548                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10569857                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10569857                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22726                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22726                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17562562                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17562562                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17562562                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17562562                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157368                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157368                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157368                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157368                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157368                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8886728242                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8886728242                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8886728242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8886728242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8886728242                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8886728242                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10727225                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10727225                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17719930                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17719930                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17719930                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17719930                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014670                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014670                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008881                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008881                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008881                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008881                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56470.999454                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56470.999454                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56470.999454                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56470.999454                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56470.999454                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56470.999454                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19871                       # number of writebacks
system.cpu0.dcache.writebacks::total            19871                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        84593                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84593                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84593                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84593                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84593                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84593                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72775                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72775                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72775                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72775                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72775                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72775                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2958942936                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2958942936                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2958942936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2958942936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2958942936                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2958942936                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004107                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004107                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40658.783044                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40658.783044                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40658.783044                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40658.783044                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40658.783044                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40658.783044                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.998067                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010858644                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834589.190563                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.998067                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017625                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883010                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15943780                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15943780                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15943780                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15943780                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15943780                       # number of overall hits
system.cpu1.icache.overall_hits::total       15943780                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1976749                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1976749                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1976749                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1976749                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1976749                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1976749                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15943797                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15943797                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15943797                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15943797                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15943797                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15943797                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 116279.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 116279.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 116279.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 116279.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 116279.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 116279.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1483145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1483145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1483145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1483145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1483145                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1483145                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134831.363636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 134831.363636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 134831.363636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 134831.363636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 134831.363636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 134831.363636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 97582                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191410492                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 97838                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1956.402339                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.516063                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.483937                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916078                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083922                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11836726                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11836726                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7836355                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7836355                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17296                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16290                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16290                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19673081                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19673081                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19673081                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19673081                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       363447                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       363447                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       363537                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        363537                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       363537                       # number of overall misses
system.cpu1.dcache.overall_misses::total       363537                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14733291685                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14733291685                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8509629                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8509629                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14741801314                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14741801314                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14741801314                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14741801314                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12200173                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12200173                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7836445                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7836445                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20036618                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20036618                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20036618                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20036618                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029790                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029790                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018144                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018144                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018144                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018144                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40537.662121                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40537.662121                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 94551.433333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94551.433333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40551.034184                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40551.034184                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40551.034184                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40551.034184                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18105                       # number of writebacks
system.cpu1.dcache.writebacks::total            18105                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       265863                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       265863                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       265953                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       265953                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       265953                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       265953                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        97584                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        97584                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        97584                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        97584                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        97584                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        97584                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2871993295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2871993295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2871993295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2871993295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2871993295                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2871993295                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007999                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007999                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004870                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004870                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004870                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004870                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29430.985561                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29430.985561                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29430.985561                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29430.985561                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29430.985561                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29430.985561                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996594                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015457584                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2047293.516129                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996594                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17303308                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17303308                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17303308                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17303308                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17303308                       # number of overall hits
system.cpu2.icache.overall_hits::total       17303308                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1719924                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1719924                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1719924                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1719924                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1719924                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1719924                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17303325                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17303325                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17303325                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17303325                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17303325                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17303325                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       101172                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       101172                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       101172                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       101172                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       101172                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       101172                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1395641                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1395641                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1395641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1395641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1395641                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1395641                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       107357                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       107357                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       107357                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       107357                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       107357                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       107357                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53896                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173880772                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54152                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3210.975993                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.219388                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.780612                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911013                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088987                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10754774                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10754774                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7404066                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7404066                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18148                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18148                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17182                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17182                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18158840                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18158840                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18158840                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18158840                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       136426                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       136426                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4990                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4990                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       141416                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        141416                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       141416                       # number of overall misses
system.cpu2.dcache.overall_misses::total       141416                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6271560332                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6271560332                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    505514073                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    505514073                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6777074405                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6777074405                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6777074405                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6777074405                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10891200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10891200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7409056                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7409056                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17182                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17182                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18300256                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18300256                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18300256                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18300256                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012526                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012526                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000674                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000674                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007728                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007728                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007728                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007728                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 45970.418630                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45970.418630                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 101305.425451                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101305.425451                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 47922.967733                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47922.967733                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 47922.967733                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47922.967733                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2255550                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             30                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        75185                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26636                       # number of writebacks
system.cpu2.dcache.writebacks::total            26636                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82533                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82533                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         4987                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4987                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        87520                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        87520                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        87520                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        87520                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53893                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53893                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53896                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53896                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53896                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53896                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1396757143                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1396757143                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       307575                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       307575                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1397064718                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1397064718                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1397064718                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1397064718                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002945                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002945                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25917.227525                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25917.227525                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       102525                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       102525                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25921.491725                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25921.491725                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25921.491725                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25921.491725                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
