`timescale 1ns / 1ps

module seq_det(

input clk,din,rst, output reg dout

);



parameter idle=0;

parameter s0=1;

parameter s1=2;

parameter s2=3;

parameter s3=4;



reg [1:0] state=idle;



always@(posedge clk)

begin

if (rst==1'b1)

begin

dout<=1'b0;

state<=idle;

end



else

begin

case(state)

idle: begin

state<=s0;

dout<=1'b0;

end



s0: begin

if(din)

begin

state<=s1;

dout<=1'b0;

end

else

begin

state<=s0;

dout<=1'b0;

end

end

s1: begin

if(din)

begin

state<=s1;

dout<=1'b0;

end

else

begin

state<=s2;

dout<=1'b0;

end

end

s2: begin

if(din)

begin

state<=s1;

dout<=1'b0;

end

else

begin

state<=s3;

dout<=1'b0;

end

end

s3: begin

if(din)

begin

state<=s1;

dout<=1'b1;

end

else

begin

state<=s0;

dout<=1'b0;

end

end

default: begin

state<=idle;

dout<=1'b0;

end

endcase

end

end



endmodule
