library ieee;
use ieee.std_logic_1164.all;

entity MTran_Lab10_VHDL_CrosswalkController is
port
(
	-- Inputs 
	BTN     : in std_logic;
	CLOCK_50: in std_logic;
	
	-- Outputs
	LED_R   : out std_logic;
	LED_G   : out std_logic;
	LED_B   : out std_logic;
	
	LEDC    : out std_logic_vector (2 downto 0);
	LEDW    : out std_logic_vector (1 downto 0)
)
end entity;

architecture Behavioral of MTran_Lab10_VHDL_CrosswalkController is

-- Module declaration
component MTran_Lab7_VHDL_Timer is 
port 
(
	-- Inputs
	Clk     : in std_logic;
	Enable  : in std_logic;
	
	-- Outputs
	Seconds : inout integer;
	Minutes : inout integer;
	Hours   : inout integer
);
end component;

-- Function
function SevenSegmentDisplay(Number : integer) return std_logic_vector is
begin
	case (Number) is
	when 0	   => return "1000000";
	when 1		=> return "1111001";
	when 2		=> return "0100100";
	when 3 		=> return "0110000";
	when 4		=> return "0011001";
	when 5 		=> return "0010010";
	when 6		=> return "0000010";
	when 7      => return "1111000";
	when 8      => return "0000000";
	when 9      => return "0010000";
	when others => return "1111111";
	end case;
end SevenSegmentDisplay;

-- Signal Declaration


begin
	
	-- Module instatiate
	module_timer: MTran_Lab10_VHDL_Timer
	port map
	(
		Clk 	  => CLOCK_50,
		Enable  => Enable,
		Seconds => Seconds,
	);
-- Process

end Behavioral;
