// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign( input in, output out ) {
    out <= in;
}

// Design a module that assigns the output to the input
module wire_assign2( input in, output out ) {
    out <= in;
}

// assign out to in
module wire_assign2( input in, output out ) {
    out <= in;
}

// Design a module that assigns the output to the input
module wire_assign3( input in, output out ) {
    out <= in;
}

// assign out to in
module wire_assign3( input in, output out ) {
    out <= in;
}

// Design a module that assigns the output to the input
module wire_assign4( input in, output out ) {
    out <= in;
}

// assign out to in
module wire_endmodule
