

================================================================
== Synthesis Summary Report of 'getTanh'
================================================================
+ General Information: 
    * Date:           Wed Apr  5 22:31:56 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        getTanh
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |      Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |        |           |           |     |
    |      & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ getTanh          |     -|  0.23|     6004|  3.002e+04|         -|     6005|     -|        no|     -|  9 (2%)|  362 (~0%)|  428 (~0%)|    -|
    | o VITIS_LOOP_6_1  |    II|  3.65|     6002|  3.001e+04|         9|        6|  1000|       yes|     -|       -|          -|          -|    -|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| A_address0    | 10       |
| A_d0          | 32       |
| A_q0          | 32       |
| addr_address0 | 10       |
| addr_q0       | 32       |
+---------------+----------+

* Other Ports
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | int*     |
| addr     | in        | int*     |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| A        | A_address0    | port    | offset   |
| A        | A_ce0         | port    |          |
| A        | A_we0         | port    |          |
| A        | A_d0          | port    |          |
| A        | A_q0          | port    |          |
| addr     | addr_address0 | port    | offset   |
| addr     | addr_ce0      | port    |          |
| addr     | addr_q0       | port    |          |
| return   | ap_return     | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------+-----+--------+------------+-----+--------+---------+
| + getTanh               | 9   |        |            |     |        |         |
|   add_ln6_fu_114_p2     | -   |        | add_ln6    | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U1 | 3   |        | mul_ln13   | mul | auto   | 0       |
|   add_ln13_fu_169_p2    | -   |        | add_ln13   | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U2 | 3   |        | mul_ln13_1 | mul | auto   | 0       |
|   add_ln13_1_fu_178_p2  | -   |        | add_ln13_1 | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U3 | 3   |        | result     | mul | auto   | 0       |
+-------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

