
focTemplate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010504  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e8  080106e8  080106e8  000116e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010bd0  08010bd0  00012258  2**0
                  CONTENTS
  4 .ARM          00000008  08010bd0  08010bd0  00011bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010bd8  08010bd8  00012258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010bd8  08010bd8  00011bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010bdc  08010bdc  00011bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000258  20000000  08010be0  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000734  20000258  08010e38  00012258  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000098c  08010e38  0001298c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012258  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026707  00000000  00000000  00012288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000058a1  00000000  00000000  0003898f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f00  00000000  00000000  0003e230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017ca  00000000  00000000  00040130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000276d1  00000000  00000000  000418fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d637  00000000  00000000  00068fcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e66ee  00000000  00000000  00096602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017ccf0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009564  00000000  00000000  0017cd34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00186298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000258 	.word	0x20000258
 80001fc:	00000000 	.word	0x00000000
 8000200:	080106cc 	.word	0x080106cc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000025c 	.word	0x2000025c
 800021c:	080106cc 	.word	0x080106cc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b09a      	sub	sp, #104	@ 0x68
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800104a:	2220      	movs	r2, #32
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f00c fd6d 	bl	800db2e <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001054:	463b      	mov	r3, r7
 8001056:	223c      	movs	r2, #60	@ 0x3c
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f00c fd67 	bl	800db2e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001060:	4b4d      	ldr	r3, [pc, #308]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001062:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001066:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001068:	4b4b      	ldr	r3, [pc, #300]	@ (8001198 <MX_ADC1_Init+0x164>)
 800106a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800106e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001070:	4b49      	ldr	r3, [pc, #292]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001076:	4b48      	ldr	r3, [pc, #288]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800107c:	4b46      	ldr	r3, [pc, #280]	@ (8001198 <MX_ADC1_Init+0x164>)
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001082:	4b45      	ldr	r3, [pc, #276]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001084:	2201      	movs	r2, #1
 8001086:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001088:	4b43      	ldr	r3, [pc, #268]	@ (8001198 <MX_ADC1_Init+0x164>)
 800108a:	2204      	movs	r2, #4
 800108c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800108e:	4b42      	ldr	r3, [pc, #264]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001090:	2200      	movs	r2, #0
 8001092:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001094:	4b40      	ldr	r3, [pc, #256]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001096:	2200      	movs	r2, #0
 8001098:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800109a:	4b3f      	ldr	r3, [pc, #252]	@ (8001198 <MX_ADC1_Init+0x164>)
 800109c:	2201      	movs	r2, #1
 800109e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b4:	4b38      	ldr	r3, [pc, #224]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010bc:	4b36      	ldr	r3, [pc, #216]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010be:	2200      	movs	r2, #0
 80010c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010c2:	4b35      	ldr	r3, [pc, #212]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ca:	4833      	ldr	r0, [pc, #204]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010cc:	f001 fb62 	bl	8002794 <HAL_ADC_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80010d6:	f000 fc26 	bl	8001926 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010da:	2300      	movs	r3, #0
 80010dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010de:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010e2:	4619      	mov	r1, r3
 80010e4:	482c      	ldr	r0, [pc, #176]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010e6:	f003 fd55 	bl	8004b94 <HAL_ADCEx_MultiModeConfigChannel>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 80010f0:	f000 fc19 	bl	8001926 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80010f4:	4b29      	ldr	r3, [pc, #164]	@ (800119c <MX_ADC1_Init+0x168>)
 80010f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f8:	2306      	movs	r3, #6
 80010fa:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010fc:	2300      	movs	r3, #0
 80010fe:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001100:	237f      	movs	r3, #127	@ 0x7f
 8001102:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001104:	2304      	movs	r3, #4
 8001106:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800110c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001110:	4619      	mov	r1, r3
 8001112:	4821      	ldr	r0, [pc, #132]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001114:	f001 ffc4 	bl	80030a0 <HAL_ADC_ConfigChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 800111e:	f000 fc02 	bl	8001926 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_11;
 8001122:	4b1e      	ldr	r3, [pc, #120]	@ (800119c <MX_ADC1_Init+0x168>)
 8001124:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001126:	2309      	movs	r3, #9
 8001128:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800112a:	2301      	movs	r3, #1
 800112c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800112e:	237f      	movs	r3, #127	@ 0x7f
 8001130:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001132:	2304      	movs	r3, #4
 8001134:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 800113a:	2302      	movs	r3, #2
 800113c:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800113e:	2300      	movs	r3, #0
 8001140:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001144:	2300      	movs	r3, #0
 8001146:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8001150:	2384      	movs	r3, #132	@ 0x84
 8001152:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001154:	2380      	movs	r3, #128	@ 0x80
 8001156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001158:	2300      	movs	r3, #0
 800115a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	480d      	ldr	r0, [pc, #52]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001164:	f003 f836 	bl	80041d4 <HAL_ADCEx_InjectedConfigChannel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
 800116e:	f000 fbda 	bl	8001926 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8001172:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <MX_ADC1_Init+0x16c>)
 8001174:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001176:	f240 130f 	movw	r3, #271	@ 0x10f
 800117a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	4619      	mov	r1, r3
 8001180:	4805      	ldr	r0, [pc, #20]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001182:	f003 f827 	bl	80041d4 <HAL_ADCEx_InjectedConfigChannel>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 800118c:	f000 fbcb 	bl	8001926 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	3768      	adds	r7, #104	@ 0x68
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000274 	.word	0x20000274
 800119c:	2e300800 	.word	0x2e300800
 80011a0:	14f00020 	.word	0x14f00020

080011a4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b098      	sub	sp, #96	@ 0x60
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011aa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80011ae:	2220      	movs	r2, #32
 80011b0:	2100      	movs	r1, #0
 80011b2:	4618      	mov	r0, r3
 80011b4:	f00c fcbb 	bl	800db2e <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	223c      	movs	r2, #60	@ 0x3c
 80011bc:	2100      	movs	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f00c fcb5 	bl	800db2e <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011c4:	4b45      	ldr	r3, [pc, #276]	@ (80012dc <MX_ADC2_Init+0x138>)
 80011c6:	4a46      	ldr	r2, [pc, #280]	@ (80012e0 <MX_ADC2_Init+0x13c>)
 80011c8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80011ca:	4b44      	ldr	r3, [pc, #272]	@ (80012dc <MX_ADC2_Init+0x138>)
 80011cc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80011d0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80011d2:	4b42      	ldr	r3, [pc, #264]	@ (80012dc <MX_ADC2_Init+0x138>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011d8:	4b40      	ldr	r3, [pc, #256]	@ (80012dc <MX_ADC2_Init+0x138>)
 80011da:	2200      	movs	r2, #0
 80011dc:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80011de:	4b3f      	ldr	r3, [pc, #252]	@ (80012dc <MX_ADC2_Init+0x138>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011e4:	4b3d      	ldr	r3, [pc, #244]	@ (80012dc <MX_ADC2_Init+0x138>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ea:	4b3c      	ldr	r3, [pc, #240]	@ (80012dc <MX_ADC2_Init+0x138>)
 80011ec:	2204      	movs	r2, #4
 80011ee:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80011f0:	4b3a      	ldr	r3, [pc, #232]	@ (80012dc <MX_ADC2_Init+0x138>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011f6:	4b39      	ldr	r3, [pc, #228]	@ (80012dc <MX_ADC2_Init+0x138>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80011fc:	4b37      	ldr	r3, [pc, #220]	@ (80012dc <MX_ADC2_Init+0x138>)
 80011fe:	2201      	movs	r2, #1
 8001200:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001202:	4b36      	ldr	r3, [pc, #216]	@ (80012dc <MX_ADC2_Init+0x138>)
 8001204:	2200      	movs	r2, #0
 8001206:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800120a:	4b34      	ldr	r3, [pc, #208]	@ (80012dc <MX_ADC2_Init+0x138>)
 800120c:	2200      	movs	r2, #0
 800120e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001210:	4b32      	ldr	r3, [pc, #200]	@ (80012dc <MX_ADC2_Init+0x138>)
 8001212:	2200      	movs	r2, #0
 8001214:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001216:	4b31      	ldr	r3, [pc, #196]	@ (80012dc <MX_ADC2_Init+0x138>)
 8001218:	2200      	movs	r2, #0
 800121a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800121e:	4b2f      	ldr	r3, [pc, #188]	@ (80012dc <MX_ADC2_Init+0x138>)
 8001220:	2200      	movs	r2, #0
 8001222:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001224:	4b2d      	ldr	r3, [pc, #180]	@ (80012dc <MX_ADC2_Init+0x138>)
 8001226:	2200      	movs	r2, #0
 8001228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800122c:	482b      	ldr	r0, [pc, #172]	@ (80012dc <MX_ADC2_Init+0x138>)
 800122e:	f001 fab1 	bl	8002794 <HAL_ADC_Init>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_ADC2_Init+0x98>
  {
    Error_Handler();
 8001238:	f000 fb75 	bl	8001926 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800123c:	4b29      	ldr	r3, [pc, #164]	@ (80012e4 <MX_ADC2_Init+0x140>)
 800123e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001240:	2306      	movs	r3, #6
 8001242:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001244:	2300      	movs	r3, #0
 8001246:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001248:	237f      	movs	r3, #127	@ 0x7f
 800124a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800124c:	2304      	movs	r3, #4
 800124e:	653b      	str	r3, [r7, #80]	@ 0x50
  sConfig.Offset = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001254:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001258:	4619      	mov	r1, r3
 800125a:	4820      	ldr	r0, [pc, #128]	@ (80012dc <MX_ADC2_Init+0x138>)
 800125c:	f001 ff20 	bl	80030a0 <HAL_ADC_ConfigChannel>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_ADC2_Init+0xc6>
  {
    Error_Handler();
 8001266:	f000 fb5e 	bl	8001926 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 800126a:	4b1e      	ldr	r3, [pc, #120]	@ (80012e4 <MX_ADC2_Init+0x140>)
 800126c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800126e:	2309      	movs	r3, #9
 8001270:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001272:	2301      	movs	r3, #1
 8001274:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001276:	237f      	movs	r3, #127	@ 0x7f
 8001278:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800127a:	2304      	movs	r3, #4
 800127c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001282:	2302      	movs	r3, #2
 8001284:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001286:	2300      	movs	r3, #0
 8001288:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 800128c:	2300      	movs	r3, #0
 800128e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001292:	2300      	movs	r3, #0
 8001294:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T8_CC4;
 8001298:	239c      	movs	r3, #156	@ 0x9c
 800129a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 800129c:	2380      	movs	r3, #128	@ 0x80
 800129e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80012a0:	2300      	movs	r3, #0
 80012a2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	4619      	mov	r1, r3
 80012aa:	480c      	ldr	r0, [pc, #48]	@ (80012dc <MX_ADC2_Init+0x138>)
 80012ac:	f002 ff92 	bl	80041d4 <HAL_ADCEx_InjectedConfigChannel>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_ADC2_Init+0x116>
  {
    Error_Handler();
 80012b6:	f000 fb36 	bl	8001926 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80012ba:	f240 130f 	movw	r3, #271	@ 0x10f
 80012be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80012c0:	1d3b      	adds	r3, r7, #4
 80012c2:	4619      	mov	r1, r3
 80012c4:	4805      	ldr	r0, [pc, #20]	@ (80012dc <MX_ADC2_Init+0x138>)
 80012c6:	f002 ff85 	bl	80041d4 <HAL_ADCEx_InjectedConfigChannel>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_ADC2_Init+0x130>
  {
    Error_Handler();
 80012d0:	f000 fb29 	bl	8001926 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	3760      	adds	r7, #96	@ 0x60
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	200002e0 	.word	0x200002e0
 80012e0:	50000100 	.word	0x50000100
 80012e4:	32601000 	.word	0x32601000

080012e8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b09c      	sub	sp, #112	@ 0x70
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001300:	f107 0318 	add.w	r3, r7, #24
 8001304:	2244      	movs	r2, #68	@ 0x44
 8001306:	2100      	movs	r1, #0
 8001308:	4618      	mov	r0, r3
 800130a:	f00c fc10 	bl	800db2e <memset>
  if(adcHandle->Instance==ADC1)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001316:	d146      	bne.n	80013a6 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001318:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800131c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800131e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001322:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001324:	f107 0318 	add.w	r3, r7, #24
 8001328:	4618      	mov	r0, r3
 800132a:	f005 fbb9 	bl	8006aa0 <HAL_RCCEx_PeriphCLKConfig>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001334:	f000 faf7 	bl	8001926 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001338:	4b42      	ldr	r3, [pc, #264]	@ (8001444 <HAL_ADC_MspInit+0x15c>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	3301      	adds	r3, #1
 800133e:	4a41      	ldr	r2, [pc, #260]	@ (8001444 <HAL_ADC_MspInit+0x15c>)
 8001340:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001342:	4b40      	ldr	r3, [pc, #256]	@ (8001444 <HAL_ADC_MspInit+0x15c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2b01      	cmp	r3, #1
 8001348:	d10b      	bne.n	8001362 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800134a:	4b3f      	ldr	r3, [pc, #252]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 800134c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134e:	4a3e      	ldr	r2, [pc, #248]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 8001350:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001354:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001356:	4b3c      	ldr	r3, [pc, #240]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 8001358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800135e:	617b      	str	r3, [r7, #20]
 8001360:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001362:	4b39      	ldr	r3, [pc, #228]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 8001364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001366:	4a38      	ldr	r2, [pc, #224]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 8001368:	f043 0302 	orr.w	r3, r3, #2
 800136c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800136e:	4b36      	ldr	r3, [pc, #216]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 8001370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	613b      	str	r3, [r7, #16]
 8001378:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 800137a:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800137e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001380:	2303      	movs	r3, #3
 8001382:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001388:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800138c:	4619      	mov	r1, r3
 800138e:	482f      	ldr	r0, [pc, #188]	@ (800144c <HAL_ADC_MspInit+0x164>)
 8001390:	f004 fac0 	bl	8005914 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001394:	2200      	movs	r2, #0
 8001396:	2100      	movs	r1, #0
 8001398:	2012      	movs	r0, #18
 800139a:	f003 fd7a 	bl	8004e92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800139e:	2012      	movs	r0, #18
 80013a0:	f003 fd91 	bl	8004ec6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80013a4:	e04a      	b.n	800143c <HAL_ADC_MspInit+0x154>
  else if(adcHandle->Instance==ADC2)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a29      	ldr	r2, [pc, #164]	@ (8001450 <HAL_ADC_MspInit+0x168>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d145      	bne.n	800143c <HAL_ADC_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80013b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80013b6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80013ba:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013bc:	f107 0318 	add.w	r3, r7, #24
 80013c0:	4618      	mov	r0, r3
 80013c2:	f005 fb6d 	bl	8006aa0 <HAL_RCCEx_PeriphCLKConfig>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <HAL_ADC_MspInit+0xe8>
      Error_Handler();
 80013cc:	f000 faab 	bl	8001926 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80013d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001444 <HAL_ADC_MspInit+0x15c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	3301      	adds	r3, #1
 80013d6:	4a1b      	ldr	r2, [pc, #108]	@ (8001444 <HAL_ADC_MspInit+0x15c>)
 80013d8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80013da:	4b1a      	ldr	r3, [pc, #104]	@ (8001444 <HAL_ADC_MspInit+0x15c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d10b      	bne.n	80013fa <HAL_ADC_MspInit+0x112>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80013e2:	4b19      	ldr	r3, [pc, #100]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 80013e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e6:	4a18      	ldr	r2, [pc, #96]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 80013e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ee:	4b16      	ldr	r3, [pc, #88]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fa:	4b13      	ldr	r3, [pc, #76]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013fe:	4a12      	ldr	r2, [pc, #72]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 8001400:	f043 0302 	orr.w	r3, r3, #2
 8001404:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001406:	4b10      	ldr	r3, [pc, #64]	@ (8001448 <HAL_ADC_MspInit+0x160>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	60bb      	str	r3, [r7, #8]
 8001410:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001412:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001416:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001418:	2303      	movs	r3, #3
 800141a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141c:	2300      	movs	r3, #0
 800141e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001420:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001424:	4619      	mov	r1, r3
 8001426:	4809      	ldr	r0, [pc, #36]	@ (800144c <HAL_ADC_MspInit+0x164>)
 8001428:	f004 fa74 	bl	8005914 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800142c:	2200      	movs	r2, #0
 800142e:	2100      	movs	r1, #0
 8001430:	2012      	movs	r0, #18
 8001432:	f003 fd2e 	bl	8004e92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001436:	2012      	movs	r0, #18
 8001438:	f003 fd45 	bl	8004ec6 <HAL_NVIC_EnableIRQ>
}
 800143c:	bf00      	nop
 800143e:	3770      	adds	r7, #112	@ 0x70
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	2000034c 	.word	0x2000034c
 8001448:	40021000 	.word	0x40021000
 800144c:	48000400 	.word	0x48000400
 8001450:	50000100 	.word	0x50000100

08001454 <MX_DAC3_Init>:

DAC_HandleTypeDef hdac3;

/* DAC3 init function */
void MX_DAC3_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08c      	sub	sp, #48	@ 0x30
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800145a:	463b      	mov	r3, r7
 800145c:	2230      	movs	r2, #48	@ 0x30
 800145e:	2100      	movs	r1, #0
 8001460:	4618      	mov	r0, r3
 8001462:	f00c fb64 	bl	800db2e <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8001466:	4b16      	ldr	r3, [pc, #88]	@ (80014c0 <MX_DAC3_Init+0x6c>)
 8001468:	4a16      	ldr	r2, [pc, #88]	@ (80014c4 <MX_DAC3_Init+0x70>)
 800146a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 800146c:	4814      	ldr	r0, [pc, #80]	@ (80014c0 <MX_DAC3_Init+0x6c>)
 800146e:	f003 fd44 	bl	8004efa <HAL_DAC_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8001478:	f000 fa55 	bl	8001926 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800147c:	2302      	movs	r3, #2
 800147e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001480:	2300      	movs	r3, #0
 8001482:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001484:	2300      	movs	r3, #0
 8001486:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001488:	2300      	movs	r3, #0
 800148a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001490:	2300      	movs	r3, #0
 8001492:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001494:	2302      	movs	r3, #2
 8001496:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001498:	2302      	movs	r3, #2
 800149a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80014a0:	463b      	mov	r3, r7
 80014a2:	2200      	movs	r2, #0
 80014a4:	4619      	mov	r1, r3
 80014a6:	4806      	ldr	r0, [pc, #24]	@ (80014c0 <MX_DAC3_Init+0x6c>)
 80014a8:	f003 fd4a 	bl	8004f40 <HAL_DAC_ConfigChannel>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 80014b2:	f000 fa38 	bl	8001926 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 80014b6:	bf00      	nop
 80014b8:	3730      	adds	r7, #48	@ 0x30
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000350 	.word	0x20000350
 80014c4:	50001000 	.word	0x50001000

080014c8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]

  if(dacHandle->Instance==DAC3)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001500 <HAL_DAC_MspInit+0x38>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d10b      	bne.n	80014f2 <HAL_DAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* DAC3 clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 80014da:	4b0a      	ldr	r3, [pc, #40]	@ (8001504 <HAL_DAC_MspInit+0x3c>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	4a09      	ldr	r2, [pc, #36]	@ (8001504 <HAL_DAC_MspInit+0x3c>)
 80014e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e6:	4b07      	ldr	r3, [pc, #28]	@ (8001504 <HAL_DAC_MspInit+0x3c>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }
}
 80014f2:	bf00      	nop
 80014f4:	3714      	adds	r7, #20
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	50001000 	.word	0x50001000
 8001504:	40021000 	.word	0x40021000

08001508 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800150e:	4b16      	ldr	r3, [pc, #88]	@ (8001568 <MX_DMA_Init+0x60>)
 8001510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001512:	4a15      	ldr	r2, [pc, #84]	@ (8001568 <MX_DMA_Init+0x60>)
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	6493      	str	r3, [r2, #72]	@ 0x48
 800151a:	4b13      	ldr	r3, [pc, #76]	@ (8001568 <MX_DMA_Init+0x60>)
 800151c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001526:	4b10      	ldr	r3, [pc, #64]	@ (8001568 <MX_DMA_Init+0x60>)
 8001528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800152a:	4a0f      	ldr	r2, [pc, #60]	@ (8001568 <MX_DMA_Init+0x60>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6493      	str	r3, [r2, #72]	@ 0x48
 8001532:	4b0d      	ldr	r3, [pc, #52]	@ (8001568 <MX_DMA_Init+0x60>)
 8001534:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 800153e:	2200      	movs	r2, #0
 8001540:	2101      	movs	r1, #1
 8001542:	200b      	movs	r0, #11
 8001544:	f003 fca5 	bl	8004e92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001548:	200b      	movs	r0, #11
 800154a:	f003 fcbc 	bl	8004ec6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	2101      	movs	r1, #1
 8001552:	200c      	movs	r0, #12
 8001554:	f003 fc9d 	bl	8004e92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001558:	200c      	movs	r0, #12
 800155a:	f003 fcb4 	bl	8004ec6 <HAL_NVIC_EnableIRQ>

}
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40021000 	.word	0x40021000

0800156c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b08a      	sub	sp, #40	@ 0x28
 8001570:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001572:	f107 0314 	add.w	r3, r7, #20
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
 8001580:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001582:	4b34      	ldr	r3, [pc, #208]	@ (8001654 <MX_GPIO_Init+0xe8>)
 8001584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001586:	4a33      	ldr	r2, [pc, #204]	@ (8001654 <MX_GPIO_Init+0xe8>)
 8001588:	f043 0304 	orr.w	r3, r3, #4
 800158c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800158e:	4b31      	ldr	r3, [pc, #196]	@ (8001654 <MX_GPIO_Init+0xe8>)
 8001590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001592:	f003 0304 	and.w	r3, r3, #4
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800159a:	4b2e      	ldr	r3, [pc, #184]	@ (8001654 <MX_GPIO_Init+0xe8>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159e:	4a2d      	ldr	r2, [pc, #180]	@ (8001654 <MX_GPIO_Init+0xe8>)
 80015a0:	f043 0320 	orr.w	r3, r3, #32
 80015a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a6:	4b2b      	ldr	r3, [pc, #172]	@ (8001654 <MX_GPIO_Init+0xe8>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015aa:	f003 0320 	and.w	r3, r3, #32
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	4b28      	ldr	r3, [pc, #160]	@ (8001654 <MX_GPIO_Init+0xe8>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b6:	4a27      	ldr	r2, [pc, #156]	@ (8001654 <MX_GPIO_Init+0xe8>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015be:	4b25      	ldr	r3, [pc, #148]	@ (8001654 <MX_GPIO_Init+0xe8>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ca:	4b22      	ldr	r3, [pc, #136]	@ (8001654 <MX_GPIO_Init+0xe8>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	4a21      	ldr	r2, [pc, #132]	@ (8001654 <MX_GPIO_Init+0xe8>)
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001654 <MX_GPIO_Init+0xe8>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80015e2:	2201      	movs	r2, #1
 80015e4:	2110      	movs	r1, #16
 80015e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ea:	f004 fb2d 	bl	8005c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2110      	movs	r1, #16
 80015f2:	4819      	ldr	r0, [pc, #100]	@ (8001658 <MX_GPIO_Init+0xec>)
 80015f4:	f004 fb28 	bl	8005c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_11;
 80015f8:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80015fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015fe:	2300      	movs	r3, #0
 8001600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001606:	f107 0314 	add.w	r3, r7, #20
 800160a:	4619      	mov	r1, r3
 800160c:	4812      	ldr	r0, [pc, #72]	@ (8001658 <MX_GPIO_Init+0xec>)
 800160e:	f004 f981 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001612:	2310      	movs	r3, #16
 8001614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001616:	2301      	movs	r3, #1
 8001618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161e:	2303      	movs	r3, #3
 8001620:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	4619      	mov	r1, r3
 8001628:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800162c:	f004 f972 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8001630:	2310      	movs	r3, #16
 8001632:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001634:	2301      	movs	r3, #1
 8001636:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2300      	movs	r3, #0
 800163e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	4619      	mov	r1, r3
 8001646:	4804      	ldr	r0, [pc, #16]	@ (8001658 <MX_GPIO_Init+0xec>)
 8001648:	f004 f964 	bl	8005914 <HAL_GPIO_Init>

}
 800164c:	bf00      	nop
 800164e:	3728      	adds	r7, #40	@ 0x28
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40021000 	.word	0x40021000
 8001658:	48000800 	.word	0x48000800

0800165c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001660:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001662:	4a1c      	ldr	r2, [pc, #112]	@ (80016d4 <MX_I2C1_Init+0x78>)
 8001664:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 8001666:	4b1a      	ldr	r3, [pc, #104]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001668:	4a1b      	ldr	r2, [pc, #108]	@ (80016d8 <MX_I2C1_Init+0x7c>)
 800166a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800166c:	4b18      	ldr	r3, [pc, #96]	@ (80016d0 <MX_I2C1_Init+0x74>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001672:	4b17      	ldr	r3, [pc, #92]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001674:	2201      	movs	r2, #1
 8001676:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001678:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <MX_I2C1_Init+0x74>)
 800167a:	2200      	movs	r2, #0
 800167c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800167e:	4b14      	ldr	r3, [pc, #80]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001680:	2200      	movs	r2, #0
 8001682:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001684:	4b12      	ldr	r3, [pc, #72]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001686:	2200      	movs	r2, #0
 8001688:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800168a:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <MX_I2C1_Init+0x74>)
 800168c:	2200      	movs	r2, #0
 800168e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001690:	4b0f      	ldr	r3, [pc, #60]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001692:	2200      	movs	r2, #0
 8001694:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001696:	480e      	ldr	r0, [pc, #56]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001698:	f004 faee 	bl	8005c78 <HAL_I2C_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016a2:	f000 f940 	bl	8001926 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016a6:	2100      	movs	r1, #0
 80016a8:	4809      	ldr	r0, [pc, #36]	@ (80016d0 <MX_I2C1_Init+0x74>)
 80016aa:	f004 fb80 	bl	8005dae <HAL_I2CEx_ConfigAnalogFilter>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016b4:	f000 f937 	bl	8001926 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016b8:	2100      	movs	r1, #0
 80016ba:	4805      	ldr	r0, [pc, #20]	@ (80016d0 <MX_I2C1_Init+0x74>)
 80016bc:	f004 fbc2 	bl	8005e44 <HAL_I2CEx_ConfigDigitalFilter>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016c6:	f000 f92e 	bl	8001926 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000364 	.word	0x20000364
 80016d4:	40005400 	.word	0x40005400
 80016d8:	30909dec 	.word	0x30909dec

080016dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b09c      	sub	sp, #112	@ 0x70
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
 80016f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016f4:	f107 0318 	add.w	r3, r7, #24
 80016f8:	2244      	movs	r2, #68	@ 0x44
 80016fa:	2100      	movs	r1, #0
 80016fc:	4618      	mov	r0, r3
 80016fe:	f00c fa16 	bl	800db2e <memset>
  if(i2cHandle->Instance==I2C1)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a2d      	ldr	r2, [pc, #180]	@ (80017bc <HAL_I2C_MspInit+0xe0>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d153      	bne.n	80017b4 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800170c:	2340      	movs	r3, #64	@ 0x40
 800170e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001710:	2300      	movs	r3, #0
 8001712:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001714:	f107 0318 	add.w	r3, r7, #24
 8001718:	4618      	mov	r0, r3
 800171a:	f005 f9c1 	bl	8006aa0 <HAL_RCCEx_PeriphCLKConfig>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001724:	f000 f8ff 	bl	8001926 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001728:	4b25      	ldr	r3, [pc, #148]	@ (80017c0 <HAL_I2C_MspInit+0xe4>)
 800172a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172c:	4a24      	ldr	r2, [pc, #144]	@ (80017c0 <HAL_I2C_MspInit+0xe4>)
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001734:	4b22      	ldr	r3, [pc, #136]	@ (80017c0 <HAL_I2C_MspInit+0xe4>)
 8001736:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001738:	f003 0301 	and.w	r3, r3, #1
 800173c:	617b      	str	r3, [r7, #20]
 800173e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001740:	4b1f      	ldr	r3, [pc, #124]	@ (80017c0 <HAL_I2C_MspInit+0xe4>)
 8001742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001744:	4a1e      	ldr	r2, [pc, #120]	@ (80017c0 <HAL_I2C_MspInit+0xe4>)
 8001746:	f043 0302 	orr.w	r3, r3, #2
 800174a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800174c:	4b1c      	ldr	r3, [pc, #112]	@ (80017c0 <HAL_I2C_MspInit+0xe4>)
 800174e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001750:	f003 0302 	and.w	r3, r3, #2
 8001754:	613b      	str	r3, [r7, #16]
 8001756:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001758:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800175c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800175e:	2312      	movs	r3, #18
 8001760:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	2300      	movs	r3, #0
 8001768:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800176a:	2304      	movs	r3, #4
 800176c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001772:	4619      	mov	r1, r3
 8001774:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001778:	f004 f8cc 	bl	8005914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800177c:	2380      	movs	r3, #128	@ 0x80
 800177e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001780:	2312      	movs	r3, #18
 8001782:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001788:	2300      	movs	r3, #0
 800178a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800178c:	2304      	movs	r3, #4
 800178e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001790:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001794:	4619      	mov	r1, r3
 8001796:	480b      	ldr	r0, [pc, #44]	@ (80017c4 <HAL_I2C_MspInit+0xe8>)
 8001798:	f004 f8bc 	bl	8005914 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800179c:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <HAL_I2C_MspInit+0xe4>)
 800179e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a0:	4a07      	ldr	r2, [pc, #28]	@ (80017c0 <HAL_I2C_MspInit+0xe4>)
 80017a2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80017a8:	4b05      	ldr	r3, [pc, #20]	@ (80017c0 <HAL_I2C_MspInit+0xe4>)
 80017aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80017b4:	bf00      	nop
 80017b6:	3770      	adds	r7, #112	@ 0x70
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40005400 	.word	0x40005400
 80017c0:	40021000 	.word	0x40021000
 80017c4:	48000400 	.word	0x48000400

080017c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017cc:	f000 fd0b 	bl	80021e6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017d0:	f000 f860 	bl	8001894 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017d4:	f7ff feca 	bl	800156c <MX_GPIO_Init>
  MX_DMA_Init();
 80017d8:	f7ff fe96 	bl	8001508 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80017dc:	f000 fbd0 	bl	8001f80 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80017e0:	f7ff fc28 	bl	8001034 <MX_ADC1_Init>
  MX_ADC2_Init();
 80017e4:	f7ff fcde 	bl	80011a4 <MX_ADC2_Init>
  MX_TIM1_Init();
 80017e8:	f000 fa7e 	bl	8001ce8 <MX_TIM1_Init>
  MX_DAC3_Init();
 80017ec:	f7ff fe32 	bl	8001454 <MX_DAC3_Init>
  MX_SPI1_Init();
 80017f0:	f000 f8a0 	bl	8001934 <MX_SPI1_Init>
  MX_I2C1_Init();
 80017f4:	f7ff ff32 	bl	800165c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  appInit();
 80017f8:	f009 fa86 	bl	800ad08 <appInit>

  // HAL_UART_Receive_IT(&huart3, (uint8_t *)&aRxBuffer, 1);
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 80017fc:	2264      	movs	r2, #100	@ 0x64
 80017fe:	4920      	ldr	r1, [pc, #128]	@ (8001880 <main+0xb8>)
 8001800:	4820      	ldr	r0, [pc, #128]	@ (8001884 <main+0xbc>)
 8001802:	f009 f80c 	bl	800a81e <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001806:	217f      	movs	r1, #127	@ 0x7f
 8001808:	481f      	ldr	r0, [pc, #124]	@ (8001888 <main+0xc0>)
 800180a:	f002 fac3 	bl	8003d94 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800180e:	217f      	movs	r1, #127	@ 0x7f
 8001810:	481e      	ldr	r0, [pc, #120]	@ (800188c <main+0xc4>)
 8001812:	f002 fabf 	bl	8003d94 <HAL_ADCEx_Calibration_Start>
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_JEOC);
 8001816:	4b1c      	ldr	r3, [pc, #112]	@ (8001888 <main+0xc0>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2220      	movs	r2, #32
 800181c:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_EOC);
 800181e:	4b1a      	ldr	r3, [pc, #104]	@ (8001888 <main+0xc0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2204      	movs	r2, #4
 8001824:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_JEOC);
 8001826:	4b19      	ldr	r3, [pc, #100]	@ (800188c <main+0xc4>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2220      	movs	r2, #32
 800182c:	601a      	str	r2, [r3, #0]
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 800182e:	4816      	ldr	r0, [pc, #88]	@ (8001888 <main+0xc0>)
 8001830:	f002 fbc2 	bl	8003fb8 <HAL_ADCEx_InjectedStart_IT>
  HAL_ADCEx_InjectedStart(&hadc2);
 8001834:	4815      	ldr	r0, [pc, #84]	@ (800188c <main+0xc4>)
 8001836:	f002 fb0f 	bl	8003e58 <HAL_ADCEx_InjectedStart>

  HAL_TIM_Base_Start(&htim1);
 800183a:	4815      	ldr	r0, [pc, #84]	@ (8001890 <main+0xc8>)
 800183c:	f005 ffb8 	bl	80077b0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001840:	210c      	movs	r1, #12
 8001842:	4813      	ldr	r0, [pc, #76]	@ (8001890 <main+0xc8>)
 8001844:	f006 f878 	bl	8007938 <HAL_TIM_PWM_Start>
  // HAL_DAC_Start(&hdac3, DAC_CHANNEL_1);
  // //  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
  // HAL_COMP_Start(&hcomp1);
  // HAL_TIMEx_HallSensor_Start_IT(&htim4);
  // FDCAN_Config();
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001848:	2100      	movs	r1, #0
 800184a:	4811      	ldr	r0, [pc, #68]	@ (8001890 <main+0xc8>)
 800184c:	f006 f874 	bl	8007938 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001850:	2104      	movs	r1, #4
 8001852:	480f      	ldr	r0, [pc, #60]	@ (8001890 <main+0xc8>)
 8001854:	f006 f870 	bl	8007938 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001858:	2108      	movs	r1, #8
 800185a:	480d      	ldr	r0, [pc, #52]	@ (8001890 <main+0xc8>)
 800185c:	f006 f86c 	bl	8007938 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001860:	2100      	movs	r1, #0
 8001862:	480b      	ldr	r0, [pc, #44]	@ (8001890 <main+0xc8>)
 8001864:	f007 f860 	bl	8008928 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001868:	2104      	movs	r1, #4
 800186a:	4809      	ldr	r0, [pc, #36]	@ (8001890 <main+0xc8>)
 800186c:	f007 f85c 	bl	8008928 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001870:	2108      	movs	r1, #8
 8001872:	4807      	ldr	r0, [pc, #28]	@ (8001890 <main+0xc8>)
 8001874:	f007 f858 	bl	8008928 <HAL_TIMEx_PWMN_Start>
    //    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData);
    //    HAL_Delay(10);
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    userMain();
 8001878:	f00a f8f4 	bl	800ba64 <userMain>
 800187c:	e7fc      	b.n	8001878 <main+0xb0>
 800187e:	bf00      	nop
 8001880:	2000076c 	.word	0x2000076c
 8001884:	2000046c 	.word	0x2000046c
 8001888:	20000274 	.word	0x20000274
 800188c:	200002e0 	.word	0x200002e0
 8001890:	20000420 	.word	0x20000420

08001894 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b094      	sub	sp, #80	@ 0x50
 8001898:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800189a:	f107 0318 	add.w	r3, r7, #24
 800189e:	2238      	movs	r2, #56	@ 0x38
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f00c f943 	bl	800db2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a8:	1d3b      	adds	r3, r7, #4
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]
 80018b0:	609a      	str	r2, [r3, #8]
 80018b2:	60da      	str	r2, [r3, #12]
 80018b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80018b6:	2000      	movs	r0, #0
 80018b8:	f004 fb10 	bl	8005edc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018bc:	2301      	movs	r3, #1
 80018be:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018c4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018c6:	2302      	movs	r3, #2
 80018c8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018ca:	2303      	movs	r3, #3
 80018cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 80018ce:	2303      	movs	r3, #3
 80018d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 80018d2:	2328      	movs	r3, #40	@ 0x28
 80018d4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018d6:	2302      	movs	r3, #2
 80018d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80018da:	2302      	movs	r3, #2
 80018dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80018de:	2302      	movs	r3, #2
 80018e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018e2:	f107 0318 	add.w	r3, r7, #24
 80018e6:	4618      	mov	r0, r3
 80018e8:	f004 fbac 	bl	8006044 <HAL_RCC_OscConfig>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80018f2:	f000 f818 	bl	8001926 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018f6:	230f      	movs	r3, #15
 80018f8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018fa:	2303      	movs	r3, #3
 80018fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018fe:	2300      	movs	r3, #0
 8001900:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	2104      	movs	r1, #4
 800190e:	4618      	mov	r0, r3
 8001910:	f004 feaa 	bl	8006668 <HAL_RCC_ClockConfig>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800191a:	f000 f804 	bl	8001926 <Error_Handler>
  }
}
 800191e:	bf00      	nop
 8001920:	3750      	adds	r7, #80	@ 0x50
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800192a:	b672      	cpsid	i
}
 800192c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800192e:	bf00      	nop
 8001930:	e7fd      	b.n	800192e <Error_Handler+0x8>
	...

08001934 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001938:	4b1b      	ldr	r3, [pc, #108]	@ (80019a8 <MX_SPI1_Init+0x74>)
 800193a:	4a1c      	ldr	r2, [pc, #112]	@ (80019ac <MX_SPI1_Init+0x78>)
 800193c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800193e:	4b1a      	ldr	r3, [pc, #104]	@ (80019a8 <MX_SPI1_Init+0x74>)
 8001940:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001944:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001946:	4b18      	ldr	r3, [pc, #96]	@ (80019a8 <MX_SPI1_Init+0x74>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800194c:	4b16      	ldr	r3, [pc, #88]	@ (80019a8 <MX_SPI1_Init+0x74>)
 800194e:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8001952:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001954:	4b14      	ldr	r3, [pc, #80]	@ (80019a8 <MX_SPI1_Init+0x74>)
 8001956:	2200      	movs	r2, #0
 8001958:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800195a:	4b13      	ldr	r3, [pc, #76]	@ (80019a8 <MX_SPI1_Init+0x74>)
 800195c:	2201      	movs	r2, #1
 800195e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001960:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <MX_SPI1_Init+0x74>)
 8001962:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001966:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001968:	4b0f      	ldr	r3, [pc, #60]	@ (80019a8 <MX_SPI1_Init+0x74>)
 800196a:	2218      	movs	r2, #24
 800196c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800196e:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <MX_SPI1_Init+0x74>)
 8001970:	2200      	movs	r2, #0
 8001972:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001974:	4b0c      	ldr	r3, [pc, #48]	@ (80019a8 <MX_SPI1_Init+0x74>)
 8001976:	2200      	movs	r2, #0
 8001978:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800197a:	4b0b      	ldr	r3, [pc, #44]	@ (80019a8 <MX_SPI1_Init+0x74>)
 800197c:	2200      	movs	r2, #0
 800197e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001980:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <MX_SPI1_Init+0x74>)
 8001982:	2207      	movs	r2, #7
 8001984:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001986:	4b08      	ldr	r3, [pc, #32]	@ (80019a8 <MX_SPI1_Init+0x74>)
 8001988:	2200      	movs	r2, #0
 800198a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800198c:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <MX_SPI1_Init+0x74>)
 800198e:	2200      	movs	r2, #0
 8001990:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001992:	4805      	ldr	r0, [pc, #20]	@ (80019a8 <MX_SPI1_Init+0x74>)
 8001994:	f005 fa74 	bl	8006e80 <HAL_SPI_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800199e:	f7ff ffc2 	bl	8001926 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	200003b8 	.word	0x200003b8
 80019ac:	40013000 	.word	0x40013000

080019b0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	@ 0x28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a17      	ldr	r2, [pc, #92]	@ (8001a2c <HAL_SPI_MspInit+0x7c>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d127      	bne.n	8001a22 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019d2:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019d6:	4a16      	ldr	r2, [pc, #88]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80019de:	4b14      	ldr	r3, [pc, #80]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019e6:	613b      	str	r3, [r7, #16]
 80019e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ea:	4b11      	ldr	r3, [pc, #68]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ee:	4a10      	ldr	r2, [pc, #64]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019f0:	f043 0302 	orr.w	r3, r3, #2
 80019f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001a02:	2338      	movs	r3, #56	@ 0x38
 8001a04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a06:	2302      	movs	r3, #2
 8001a08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a12:	2305      	movs	r3, #5
 8001a14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a16:	f107 0314 	add.w	r3, r7, #20
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4805      	ldr	r0, [pc, #20]	@ (8001a34 <HAL_SPI_MspInit+0x84>)
 8001a1e:	f003 ff79 	bl	8005914 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a22:	bf00      	nop
 8001a24:	3728      	adds	r7, #40	@ 0x28
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40013000 	.word	0x40013000
 8001a30:	40021000 	.word	0x40021000
 8001a34:	48000400 	.word	0x48000400

08001a38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <HAL_MspInit+0x44>)
 8001a40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a42:	4a0e      	ldr	r2, [pc, #56]	@ (8001a7c <HAL_MspInit+0x44>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <HAL_MspInit+0x44>)
 8001a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	607b      	str	r3, [r7, #4]
 8001a54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a56:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <HAL_MspInit+0x44>)
 8001a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a5a:	4a08      	ldr	r2, [pc, #32]	@ (8001a7c <HAL_MspInit+0x44>)
 8001a5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a60:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a62:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <HAL_MspInit+0x44>)
 8001a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a6a:	603b      	str	r3, [r7, #0]
 8001a6c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a6e:	f004 fad9 	bl	8006024 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40021000 	.word	0x40021000

08001a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a84:	bf00      	nop
 8001a86:	e7fd      	b.n	8001a84 <NMI_Handler+0x4>

08001a88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a8c:	bf00      	nop
 8001a8e:	e7fd      	b.n	8001a8c <HardFault_Handler+0x4>

08001a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a94:	bf00      	nop
 8001a96:	e7fd      	b.n	8001a94 <MemManage_Handler+0x4>

08001a98 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a9c:	bf00      	nop
 8001a9e:	e7fd      	b.n	8001a9c <BusFault_Handler+0x4>

08001aa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa4:	bf00      	nop
 8001aa6:	e7fd      	b.n	8001aa4 <UsageFault_Handler+0x4>

08001aa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aac:	bf00      	nop
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr

08001ad2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad6:	f000 fbd9 	bl	800228c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
	...

08001ae0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001ae4:	4802      	ldr	r0, [pc, #8]	@ (8001af0 <DMA1_Channel1_IRQHandler+0x10>)
 8001ae6:	f003 fdc6 	bl	8005676 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20000500 	.word	0x20000500

08001af4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001af8:	4802      	ldr	r0, [pc, #8]	@ (8001b04 <DMA1_Channel2_IRQHandler+0x10>)
 8001afa:	f003 fdbc 	bl	8005676 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000560 	.word	0x20000560

08001b08 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001b0c:	4803      	ldr	r0, [pc, #12]	@ (8001b1c <ADC1_2_IRQHandler+0x14>)
 8001b0e:	f001 f88f 	bl	8002c30 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001b12:	4803      	ldr	r0, [pc, #12]	@ (8001b20 <ADC1_2_IRQHandler+0x18>)
 8001b14:	f001 f88c 	bl	8002c30 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001b18:	bf00      	nop
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	20000274 	.word	0x20000274
 8001b20:	200002e0 	.word	0x200002e0

08001b24 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b28:	4802      	ldr	r0, [pc, #8]	@ (8001b34 <USART3_IRQHandler+0x10>)
 8001b2a:	f007 faeb 	bl	8009104 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	2000046c 	.word	0x2000046c

08001b38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return 1;
 8001b3c:	2301      	movs	r3, #1
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <_kill>:

int _kill(int pid, int sig)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b52:	f00c f851 	bl	800dbf8 <__errno>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2216      	movs	r2, #22
 8001b5a:	601a      	str	r2, [r3, #0]
  return -1;
 8001b5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <_exit>:

void _exit (int status)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b70:	f04f 31ff 	mov.w	r1, #4294967295
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7ff ffe7 	bl	8001b48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b7a:	bf00      	nop
 8001b7c:	e7fd      	b.n	8001b7a <_exit+0x12>

08001b7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	e00a      	b.n	8001ba6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b90:	f3af 8000 	nop.w
 8001b94:	4601      	mov	r1, r0
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	1c5a      	adds	r2, r3, #1
 8001b9a:	60ba      	str	r2, [r7, #8]
 8001b9c:	b2ca      	uxtb	r2, r1
 8001b9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	617b      	str	r3, [r7, #20]
 8001ba6:	697a      	ldr	r2, [r7, #20]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	dbf0      	blt.n	8001b90 <_read+0x12>
  }

  return len;
 8001bae:	687b      	ldr	r3, [r7, #4]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3718      	adds	r7, #24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	e009      	b.n	8001bde <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	1c5a      	adds	r2, r3, #1
 8001bce:	60ba      	str	r2, [r7, #8]
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	697a      	ldr	r2, [r7, #20]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	dbf1      	blt.n	8001bca <_write+0x12>
  }
  return len;
 8001be6:	687b      	ldr	r3, [r7, #4]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <_close>:

int _close(int file)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c18:	605a      	str	r2, [r3, #4]
  return 0;
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <_isatty>:

int _isatty(int file)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c30:	2301      	movs	r3, #1
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr

08001c3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c3e:	b480      	push	{r7}
 8001c40:	b085      	sub	sp, #20
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	60f8      	str	r0, [r7, #12]
 8001c46:	60b9      	str	r1, [r7, #8]
 8001c48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c4a:	2300      	movs	r3, #0
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3714      	adds	r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c60:	4a14      	ldr	r2, [pc, #80]	@ (8001cb4 <_sbrk+0x5c>)
 8001c62:	4b15      	ldr	r3, [pc, #84]	@ (8001cb8 <_sbrk+0x60>)
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c6c:	4b13      	ldr	r3, [pc, #76]	@ (8001cbc <_sbrk+0x64>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d102      	bne.n	8001c7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c74:	4b11      	ldr	r3, [pc, #68]	@ (8001cbc <_sbrk+0x64>)
 8001c76:	4a12      	ldr	r2, [pc, #72]	@ (8001cc0 <_sbrk+0x68>)
 8001c78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c7a:	4b10      	ldr	r3, [pc, #64]	@ (8001cbc <_sbrk+0x64>)
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4413      	add	r3, r2
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d207      	bcs.n	8001c98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c88:	f00b ffb6 	bl	800dbf8 <__errno>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	220c      	movs	r2, #12
 8001c90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c92:	f04f 33ff 	mov.w	r3, #4294967295
 8001c96:	e009      	b.n	8001cac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c98:	4b08      	ldr	r3, [pc, #32]	@ (8001cbc <_sbrk+0x64>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c9e:	4b07      	ldr	r3, [pc, #28]	@ (8001cbc <_sbrk+0x64>)
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	4a05      	ldr	r2, [pc, #20]	@ (8001cbc <_sbrk+0x64>)
 8001ca8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001caa:	68fb      	ldr	r3, [r7, #12]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20008000 	.word	0x20008000
 8001cb8:	00000400 	.word	0x00000400
 8001cbc:	2000041c 	.word	0x2000041c
 8001cc0:	20000990 	.word	0x20000990

08001cc4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001cc8:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <SystemInit+0x20>)
 8001cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cce:	4a05      	ldr	r2, [pc, #20]	@ (8001ce4 <SystemInit+0x20>)
 8001cd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b09e      	sub	sp, #120	@ 0x78
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cee:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	605a      	str	r2, [r3, #4]
 8001cf8:	609a      	str	r2, [r3, #8]
 8001cfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cfc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001d08:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d14:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	611a      	str	r2, [r3, #16]
 8001d24:	615a      	str	r2, [r3, #20]
 8001d26:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d28:	463b      	mov	r3, r7
 8001d2a:	2234      	movs	r2, #52	@ 0x34
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f00b fefd 	bl	800db2e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d34:	4b64      	ldr	r3, [pc, #400]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001d36:	4a65      	ldr	r2, [pc, #404]	@ (8001ecc <MX_TIM1_Init+0x1e4>)
 8001d38:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1-1;
 8001d3a:	4b63      	ldr	r3, [pc, #396]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001d40:	4b61      	ldr	r3, [pc, #388]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001d42:	2220      	movs	r2, #32
 8001d44:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7999;
 8001d46:	4b60      	ldr	r3, [pc, #384]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001d48:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001d4c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001d4e:	4b5e      	ldr	r3, [pc, #376]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001d50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d54:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8001d56:	4b5c      	ldr	r3, [pc, #368]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d5c:	4b5a      	ldr	r3, [pc, #360]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d62:	4859      	ldr	r0, [pc, #356]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001d64:	f005 fccc 	bl	8007700 <HAL_TIM_Base_Init>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001d6e:	f7ff fdda 	bl	8001926 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d76:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d78:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4852      	ldr	r0, [pc, #328]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001d80:	f006 f884 	bl	8007e8c <HAL_TIM_ConfigClockSource>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001d8a:	f7ff fdcc 	bl	8001926 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d8e:	484e      	ldr	r0, [pc, #312]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001d90:	f005 fd70 	bl	8007874 <HAL_TIM_PWM_Init>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8001d9a:	f7ff fdc4 	bl	8001926 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001d9e:	2370      	movs	r3, #112	@ 0x70
 8001da0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001da2:	2300      	movs	r3, #0
 8001da4:	663b      	str	r3, [r7, #96]	@ 0x60
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001da6:	2300      	movs	r3, #0
 8001da8:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001daa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001dae:	4619      	mov	r1, r3
 8001db0:	4845      	ldr	r0, [pc, #276]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001db2:	f006 fecb 	bl	8008b4c <HAL_TIMEx_MasterConfigSynchronization>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 8001dbc:	f7ff fdb3 	bl	8001926 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	653b      	str	r3, [r7, #80]	@ 0x50
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	657b      	str	r3, [r7, #84]	@ 0x54
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001dcc:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	483c      	ldr	r0, [pc, #240]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001dd6:	f006 ffc7 	bl	8008d68 <HAL_TIMEx_ConfigBreakInput>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8001de0:	f7ff fda1 	bl	8001926 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001de4:	2360      	movs	r3, #96	@ 0x60
 8001de6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001de8:	2300      	movs	r3, #0
 8001dea:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dec:	2300      	movs	r3, #0
 8001dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001df0:	2300      	movs	r3, #0
 8001df2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e00:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001e04:	2200      	movs	r2, #0
 8001e06:	4619      	mov	r1, r3
 8001e08:	482f      	ldr	r0, [pc, #188]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001e0a:	f005 ff2b 	bl	8007c64 <HAL_TIM_PWM_ConfigChannel>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8001e14:	f7ff fd87 	bl	8001926 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e18:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001e1c:	2204      	movs	r2, #4
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4829      	ldr	r0, [pc, #164]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001e22:	f005 ff1f 	bl	8007c64 <HAL_TIM_PWM_ConfigChannel>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 8001e2c:	f7ff fd7b 	bl	8001926 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e30:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001e34:	2208      	movs	r2, #8
 8001e36:	4619      	mov	r1, r3
 8001e38:	4823      	ldr	r0, [pc, #140]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001e3a:	f005 ff13 	bl	8007c64 <HAL_TIM_PWM_ConfigChannel>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 8001e44:	f7ff fd6f 	bl	8001926 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001e48:	2370      	movs	r3, #112	@ 0x70
 8001e4a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 7998;
 8001e4c:	f641 733e 	movw	r3, #7998	@ 0x1f3e
 8001e50:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e52:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001e56:	220c      	movs	r2, #12
 8001e58:	4619      	mov	r1, r3
 8001e5a:	481b      	ldr	r0, [pc, #108]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001e5c:	f005 ff02 	bl	8007c64 <HAL_TIM_PWM_ConfigChannel>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_TIM1_Init+0x182>
  {
    Error_Handler();
 8001e66:	f7ff fd5e 	bl	8001926 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e72:	2300      	movs	r3, #0
 8001e74:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e76:	2300      	movs	r3, #0
 8001e78:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8001e7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e7e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e84:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 2;
 8001e86:	2302      	movs	r3, #2
 8001e88:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e96:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ea4:	463b      	mov	r3, r7
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4807      	ldr	r0, [pc, #28]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001eaa:	f006 fed1 	bl	8008c50 <HAL_TIMEx_ConfigBreakDeadTime>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <MX_TIM1_Init+0x1d0>
  {
    Error_Handler();
 8001eb4:	f7ff fd37 	bl	8001926 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001eb8:	4803      	ldr	r0, [pc, #12]	@ (8001ec8 <MX_TIM1_Init+0x1e0>)
 8001eba:	f000 f829 	bl	8001f10 <HAL_TIM_MspPostInit>

}
 8001ebe:	bf00      	nop
 8001ec0:	3778      	adds	r7, #120	@ 0x78
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20000420 	.word	0x20000420
 8001ecc:	40012c00 	.word	0x40012c00

08001ed0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a0a      	ldr	r2, [pc, #40]	@ (8001f08 <HAL_TIM_Base_MspInit+0x38>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d10b      	bne.n	8001efa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8001f0c <HAL_TIM_Base_MspInit+0x3c>)
 8001ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee6:	4a09      	ldr	r2, [pc, #36]	@ (8001f0c <HAL_TIM_Base_MspInit+0x3c>)
 8001ee8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001eec:	6613      	str	r3, [r2, #96]	@ 0x60
 8001eee:	4b07      	ldr	r3, [pc, #28]	@ (8001f0c <HAL_TIM_Base_MspInit+0x3c>)
 8001ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ef2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001efa:	bf00      	nop
 8001efc:	3714      	adds	r7, #20
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	40012c00 	.word	0x40012c00
 8001f0c:	40021000 	.word	0x40021000

08001f10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b088      	sub	sp, #32
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 030c 	add.w	r3, r7, #12
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a12      	ldr	r2, [pc, #72]	@ (8001f78 <HAL_TIM_MspPostInit+0x68>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d11d      	bne.n	8001f6e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f32:	4b12      	ldr	r3, [pc, #72]	@ (8001f7c <HAL_TIM_MspPostInit+0x6c>)
 8001f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f36:	4a11      	ldr	r2, [pc, #68]	@ (8001f7c <HAL_TIM_MspPostInit+0x6c>)
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f7c <HAL_TIM_MspPostInit+0x6c>)
 8001f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	60bb      	str	r3, [r7, #8]
 8001f48:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001f4a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001f4e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2302      	movs	r3, #2
 8001f52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001f5c:	2306      	movs	r3, #6
 8001f5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f60:	f107 030c 	add.w	r3, r7, #12
 8001f64:	4619      	mov	r1, r3
 8001f66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f6a:	f003 fcd3 	bl	8005914 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001f6e:	bf00      	nop
 8001f70:	3720      	adds	r7, #32
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40012c00 	.word	0x40012c00
 8001f7c:	40021000 	.word	0x40021000

08001f80 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f84:	4b22      	ldr	r3, [pc, #136]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001f86:	4a23      	ldr	r2, [pc, #140]	@ (8002014 <MX_USART3_UART_Init+0x94>)
 8001f88:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8001f8a:	4b21      	ldr	r3, [pc, #132]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001f8c:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001f90:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f92:	4b1f      	ldr	r3, [pc, #124]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f98:	4b1d      	ldr	r3, [pc, #116]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f9e:	4b1c      	ldr	r3, [pc, #112]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001fa6:	220c      	movs	r2, #12
 8001fa8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001faa:	4b19      	ldr	r3, [pc, #100]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fb0:	4b17      	ldr	r3, [pc, #92]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fb6:	4b16      	ldr	r3, [pc, #88]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fbc:	4b14      	ldr	r3, [pc, #80]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fc2:	4b13      	ldr	r3, [pc, #76]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fc8:	4811      	ldr	r0, [pc, #68]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001fca:	f006 ffca 	bl	8008f62 <HAL_UART_Init>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001fd4:	f7ff fca7 	bl	8001926 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fd8:	2100      	movs	r1, #0
 8001fda:	480d      	ldr	r0, [pc, #52]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001fdc:	f008 fba3 	bl	800a726 <HAL_UARTEx_SetTxFifoThreshold>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001fe6:	f7ff fc9e 	bl	8001926 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fea:	2100      	movs	r1, #0
 8001fec:	4808      	ldr	r0, [pc, #32]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001fee:	f008 fbd8 	bl	800a7a2 <HAL_UARTEx_SetRxFifoThreshold>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001ff8:	f7ff fc95 	bl	8001926 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001ffc:	4804      	ldr	r0, [pc, #16]	@ (8002010 <MX_USART3_UART_Init+0x90>)
 8001ffe:	f008 fb59 	bl	800a6b4 <HAL_UARTEx_DisableFifoMode>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002008:	f7ff fc8d 	bl	8001926 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800200c:	bf00      	nop
 800200e:	bd80      	pop	{r7, pc}
 8002010:	2000046c 	.word	0x2000046c
 8002014:	40004800 	.word	0x40004800

08002018 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b09a      	sub	sp, #104	@ 0x68
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002020:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002030:	f107 0310 	add.w	r3, r7, #16
 8002034:	2244      	movs	r2, #68	@ 0x44
 8002036:	2100      	movs	r1, #0
 8002038:	4618      	mov	r0, r3
 800203a:	f00b fd78 	bl	800db2e <memset>
  if(uartHandle->Instance==USART3)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a4d      	ldr	r2, [pc, #308]	@ (8002178 <HAL_UART_MspInit+0x160>)
 8002044:	4293      	cmp	r3, r2
 8002046:	f040 8092 	bne.w	800216e <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800204a:	2304      	movs	r3, #4
 800204c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002052:	f107 0310 	add.w	r3, r7, #16
 8002056:	4618      	mov	r0, r3
 8002058:	f004 fd22 	bl	8006aa0 <HAL_RCCEx_PeriphCLKConfig>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002062:	f7ff fc60 	bl	8001926 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002066:	4b45      	ldr	r3, [pc, #276]	@ (800217c <HAL_UART_MspInit+0x164>)
 8002068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206a:	4a44      	ldr	r2, [pc, #272]	@ (800217c <HAL_UART_MspInit+0x164>)
 800206c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002070:	6593      	str	r3, [r2, #88]	@ 0x58
 8002072:	4b42      	ldr	r3, [pc, #264]	@ (800217c <HAL_UART_MspInit+0x164>)
 8002074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002076:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800207a:	60fb      	str	r3, [r7, #12]
 800207c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800207e:	4b3f      	ldr	r3, [pc, #252]	@ (800217c <HAL_UART_MspInit+0x164>)
 8002080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002082:	4a3e      	ldr	r2, [pc, #248]	@ (800217c <HAL_UART_MspInit+0x164>)
 8002084:	f043 0302 	orr.w	r3, r3, #2
 8002088:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800208a:	4b3c      	ldr	r3, [pc, #240]	@ (800217c <HAL_UART_MspInit+0x164>)
 800208c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	60bb      	str	r3, [r7, #8]
 8002094:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002096:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800209a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a4:	2300      	movs	r3, #0
 80020a6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020a8:	2307      	movs	r3, #7
 80020aa:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020b0:	4619      	mov	r1, r3
 80020b2:	4833      	ldr	r0, [pc, #204]	@ (8002180 <HAL_UART_MspInit+0x168>)
 80020b4:	f003 fc2e 	bl	8005914 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel1;
 80020b8:	4b32      	ldr	r3, [pc, #200]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 80020ba:	4a33      	ldr	r2, [pc, #204]	@ (8002188 <HAL_UART_MspInit+0x170>)
 80020bc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80020be:	4b31      	ldr	r3, [pc, #196]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 80020c0:	221d      	movs	r2, #29
 80020c2:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020c4:	4b2f      	ldr	r3, [pc, #188]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 80020c6:	2210      	movs	r2, #16
 80020c8:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020ca:	4b2e      	ldr	r3, [pc, #184]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020d0:	4b2c      	ldr	r3, [pc, #176]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 80020d2:	2280      	movs	r2, #128	@ 0x80
 80020d4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 80020d8:	2200      	movs	r2, #0
 80020da:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020dc:	4b29      	ldr	r3, [pc, #164]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 80020de:	2200      	movs	r2, #0
 80020e0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80020e2:	4b28      	ldr	r3, [pc, #160]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80020e8:	4b26      	ldr	r3, [pc, #152]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80020ee:	4825      	ldr	r0, [pc, #148]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 80020f0:	f003 f8de 	bl	80052b0 <HAL_DMA_Init>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80020fa:	f7ff fc14 	bl	8001926 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a20      	ldr	r2, [pc, #128]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 8002102:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002104:	4a1f      	ldr	r2, [pc, #124]	@ (8002184 <HAL_UART_MspInit+0x16c>)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel2;
 800210a:	4b20      	ldr	r3, [pc, #128]	@ (800218c <HAL_UART_MspInit+0x174>)
 800210c:	4a20      	ldr	r2, [pc, #128]	@ (8002190 <HAL_UART_MspInit+0x178>)
 800210e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8002110:	4b1e      	ldr	r3, [pc, #120]	@ (800218c <HAL_UART_MspInit+0x174>)
 8002112:	221c      	movs	r2, #28
 8002114:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002116:	4b1d      	ldr	r3, [pc, #116]	@ (800218c <HAL_UART_MspInit+0x174>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800211c:	4b1b      	ldr	r3, [pc, #108]	@ (800218c <HAL_UART_MspInit+0x174>)
 800211e:	2200      	movs	r2, #0
 8002120:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002122:	4b1a      	ldr	r3, [pc, #104]	@ (800218c <HAL_UART_MspInit+0x174>)
 8002124:	2280      	movs	r2, #128	@ 0x80
 8002126:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002128:	4b18      	ldr	r3, [pc, #96]	@ (800218c <HAL_UART_MspInit+0x174>)
 800212a:	2200      	movs	r2, #0
 800212c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800212e:	4b17      	ldr	r3, [pc, #92]	@ (800218c <HAL_UART_MspInit+0x174>)
 8002130:	2200      	movs	r2, #0
 8002132:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002134:	4b15      	ldr	r3, [pc, #84]	@ (800218c <HAL_UART_MspInit+0x174>)
 8002136:	2200      	movs	r2, #0
 8002138:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800213a:	4b14      	ldr	r3, [pc, #80]	@ (800218c <HAL_UART_MspInit+0x174>)
 800213c:	2200      	movs	r2, #0
 800213e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002140:	4812      	ldr	r0, [pc, #72]	@ (800218c <HAL_UART_MspInit+0x174>)
 8002142:	f003 f8b5 	bl	80052b0 <HAL_DMA_Init>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 800214c:	f7ff fbeb 	bl	8001926 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a0e      	ldr	r2, [pc, #56]	@ (800218c <HAL_UART_MspInit+0x174>)
 8002154:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002158:	4a0c      	ldr	r2, [pc, #48]	@ (800218c <HAL_UART_MspInit+0x174>)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800215e:	2200      	movs	r2, #0
 8002160:	2101      	movs	r1, #1
 8002162:	2027      	movs	r0, #39	@ 0x27
 8002164:	f002 fe95 	bl	8004e92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002168:	2027      	movs	r0, #39	@ 0x27
 800216a:	f002 feac 	bl	8004ec6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800216e:	bf00      	nop
 8002170:	3768      	adds	r7, #104	@ 0x68
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40004800 	.word	0x40004800
 800217c:	40021000 	.word	0x40021000
 8002180:	48000400 	.word	0x48000400
 8002184:	20000500 	.word	0x20000500
 8002188:	40020008 	.word	0x40020008
 800218c:	20000560 	.word	0x20000560
 8002190:	4002001c 	.word	0x4002001c

08002194 <Reset_Handler>:
 8002194:	480d      	ldr	r0, [pc, #52]	@ (80021cc <LoopForever+0x2>)
 8002196:	4685      	mov	sp, r0
 8002198:	f7ff fd94 	bl	8001cc4 <SystemInit>
 800219c:	480c      	ldr	r0, [pc, #48]	@ (80021d0 <LoopForever+0x6>)
 800219e:	490d      	ldr	r1, [pc, #52]	@ (80021d4 <LoopForever+0xa>)
 80021a0:	4a0d      	ldr	r2, [pc, #52]	@ (80021d8 <LoopForever+0xe>)
 80021a2:	2300      	movs	r3, #0
 80021a4:	e002      	b.n	80021ac <LoopCopyDataInit>

080021a6 <CopyDataInit>:
 80021a6:	58d4      	ldr	r4, [r2, r3]
 80021a8:	50c4      	str	r4, [r0, r3]
 80021aa:	3304      	adds	r3, #4

080021ac <LoopCopyDataInit>:
 80021ac:	18c4      	adds	r4, r0, r3
 80021ae:	428c      	cmp	r4, r1
 80021b0:	d3f9      	bcc.n	80021a6 <CopyDataInit>
 80021b2:	4a0a      	ldr	r2, [pc, #40]	@ (80021dc <LoopForever+0x12>)
 80021b4:	4c0a      	ldr	r4, [pc, #40]	@ (80021e0 <LoopForever+0x16>)
 80021b6:	2300      	movs	r3, #0
 80021b8:	e001      	b.n	80021be <LoopFillZerobss>

080021ba <FillZerobss>:
 80021ba:	6013      	str	r3, [r2, #0]
 80021bc:	3204      	adds	r2, #4

080021be <LoopFillZerobss>:
 80021be:	42a2      	cmp	r2, r4
 80021c0:	d3fb      	bcc.n	80021ba <FillZerobss>
 80021c2:	f00b fd1f 	bl	800dc04 <__libc_init_array>
 80021c6:	f7ff faff 	bl	80017c8 <main>

080021ca <LoopForever>:
 80021ca:	e7fe      	b.n	80021ca <LoopForever>
 80021cc:	20008000 	.word	0x20008000
 80021d0:	20000000 	.word	0x20000000
 80021d4:	20000258 	.word	0x20000258
 80021d8:	08010be0 	.word	0x08010be0
 80021dc:	20000258 	.word	0x20000258
 80021e0:	2000098c 	.word	0x2000098c

080021e4 <COMP1_2_3_IRQHandler>:
 80021e4:	e7fe      	b.n	80021e4 <COMP1_2_3_IRQHandler>

080021e6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b082      	sub	sp, #8
 80021ea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021ec:	2300      	movs	r3, #0
 80021ee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021f0:	2003      	movs	r0, #3
 80021f2:	f002 fe43 	bl	8004e7c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021f6:	200f      	movs	r0, #15
 80021f8:	f000 f80e 	bl	8002218 <HAL_InitTick>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d002      	beq.n	8002208 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	71fb      	strb	r3, [r7, #7]
 8002206:	e001      	b.n	800220c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002208:	f7ff fc16 	bl	8001a38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800220c:	79fb      	ldrb	r3, [r7, #7]

}
 800220e:	4618      	mov	r0, r3
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
	...

08002218 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002220:	2300      	movs	r3, #0
 8002222:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002224:	4b16      	ldr	r3, [pc, #88]	@ (8002280 <HAL_InitTick+0x68>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d022      	beq.n	8002272 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800222c:	4b15      	ldr	r3, [pc, #84]	@ (8002284 <HAL_InitTick+0x6c>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4b13      	ldr	r3, [pc, #76]	@ (8002280 <HAL_InitTick+0x68>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002238:	fbb1 f3f3 	udiv	r3, r1, r3
 800223c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002240:	4618      	mov	r0, r3
 8002242:	f002 fe4e 	bl	8004ee2 <HAL_SYSTICK_Config>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d10f      	bne.n	800226c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b0f      	cmp	r3, #15
 8002250:	d809      	bhi.n	8002266 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002252:	2200      	movs	r2, #0
 8002254:	6879      	ldr	r1, [r7, #4]
 8002256:	f04f 30ff 	mov.w	r0, #4294967295
 800225a:	f002 fe1a 	bl	8004e92 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800225e:	4a0a      	ldr	r2, [pc, #40]	@ (8002288 <HAL_InitTick+0x70>)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	e007      	b.n	8002276 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	73fb      	strb	r3, [r7, #15]
 800226a:	e004      	b.n	8002276 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	73fb      	strb	r3, [r7, #15]
 8002270:	e001      	b.n	8002276 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002276:	7bfb      	ldrb	r3, [r7, #15]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3710      	adds	r7, #16
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	20000008 	.word	0x20000008
 8002284:	20000000 	.word	0x20000000
 8002288:	20000004 	.word	0x20000004

0800228c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002290:	4b05      	ldr	r3, [pc, #20]	@ (80022a8 <HAL_IncTick+0x1c>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	4b05      	ldr	r3, [pc, #20]	@ (80022ac <HAL_IncTick+0x20>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4413      	add	r3, r2
 800229a:	4a03      	ldr	r2, [pc, #12]	@ (80022a8 <HAL_IncTick+0x1c>)
 800229c:	6013      	str	r3, [r2, #0]
}
 800229e:	bf00      	nop
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	200005c0 	.word	0x200005c0
 80022ac:	20000008 	.word	0x20000008

080022b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  return uwTick;
 80022b4:	4b03      	ldr	r3, [pc, #12]	@ (80022c4 <HAL_GetTick+0x14>)
 80022b6:	681b      	ldr	r3, [r3, #0]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	200005c0 	.word	0x200005c0

080022c8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	431a      	orrs	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	609a      	str	r2, [r3, #8]
}
 80022e2:	bf00      	nop
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr

080022ee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b083      	sub	sp, #12
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
 80022f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	431a      	orrs	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	609a      	str	r2, [r3, #8]
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002324:	4618      	mov	r0, r3
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002330:	b480      	push	{r7}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
 800233c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	3360      	adds	r3, #96	@ 0x60
 8002342:	461a      	mov	r2, r3
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	4b08      	ldr	r3, [pc, #32]	@ (8002374 <LL_ADC_SetOffset+0x44>)
 8002352:	4013      	ands	r3, r2
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	430a      	orrs	r2, r1
 800235e:	4313      	orrs	r3, r2
 8002360:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002368:	bf00      	nop
 800236a:	371c      	adds	r7, #28
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	03fff000 	.word	0x03fff000

08002378 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002378:	b480      	push	{r7}
 800237a:	b085      	sub	sp, #20
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3360      	adds	r3, #96	@ 0x60
 8002386:	461a      	mov	r2, r3
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	4413      	add	r3, r2
 800238e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002398:	4618      	mov	r0, r3
 800239a:	3714      	adds	r7, #20
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b087      	sub	sp, #28
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	3360      	adds	r3, #96	@ 0x60
 80023b4:	461a      	mov	r2, r3
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	431a      	orrs	r2, r3
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80023ce:	bf00      	nop
 80023d0:	371c      	adds	r7, #28
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80023da:	b480      	push	{r7}
 80023dc:	b087      	sub	sp, #28
 80023de:	af00      	add	r7, sp, #0
 80023e0:	60f8      	str	r0, [r7, #12]
 80023e2:	60b9      	str	r1, [r7, #8]
 80023e4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	3360      	adds	r3, #96	@ 0x60
 80023ea:	461a      	mov	r2, r3
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	4413      	add	r3, r2
 80023f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	431a      	orrs	r2, r3
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002404:	bf00      	nop
 8002406:	371c      	adds	r7, #28
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002410:	b480      	push	{r7}
 8002412:	b087      	sub	sp, #28
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	3360      	adds	r3, #96	@ 0x60
 8002420:	461a      	mov	r2, r3
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4413      	add	r3, r2
 8002428:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	431a      	orrs	r2, r3
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800243a:	bf00      	nop
 800243c:	371c      	adds	r7, #28
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002446:	b480      	push	{r7}
 8002448:	b083      	sub	sp, #12
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
 800244e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	695b      	ldr	r3, [r3, #20]
 8002454:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	431a      	orrs	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	615a      	str	r2, [r3, #20]
}
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800247c:	2b00      	cmp	r3, #0
 800247e:	d101      	bne.n	8002484 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002480:	2301      	movs	r3, #1
 8002482:	e000      	b.n	8002486 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002492:	b480      	push	{r7}
 8002494:	b087      	sub	sp, #28
 8002496:	af00      	add	r7, sp, #0
 8002498:	60f8      	str	r0, [r7, #12]
 800249a:	60b9      	str	r1, [r7, #8]
 800249c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	3330      	adds	r3, #48	@ 0x30
 80024a2:	461a      	mov	r2, r3
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	0a1b      	lsrs	r3, r3, #8
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	f003 030c 	and.w	r3, r3, #12
 80024ae:	4413      	add	r3, r2
 80024b0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	f003 031f 	and.w	r3, r3, #31
 80024bc:	211f      	movs	r1, #31
 80024be:	fa01 f303 	lsl.w	r3, r1, r3
 80024c2:	43db      	mvns	r3, r3
 80024c4:	401a      	ands	r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	0e9b      	lsrs	r3, r3, #26
 80024ca:	f003 011f 	and.w	r1, r3, #31
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	f003 031f 	and.w	r3, r3, #31
 80024d4:	fa01 f303 	lsl.w	r3, r1, r3
 80024d8:	431a      	orrs	r2, r3
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80024de:	bf00      	nop
 80024e0:	371c      	adds	r7, #28
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80024ea:	b480      	push	{r7}
 80024ec:	b083      	sub	sp, #12
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024f6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80024fe:	2301      	movs	r3, #1
 8002500:	e000      	b.n	8002504 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002510:	b480      	push	{r7}
 8002512:	b087      	sub	sp, #28
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	3314      	adds	r3, #20
 8002520:	461a      	mov	r2, r3
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	0e5b      	lsrs	r3, r3, #25
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	f003 0304 	and.w	r3, r3, #4
 800252c:	4413      	add	r3, r2
 800252e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	0d1b      	lsrs	r3, r3, #20
 8002538:	f003 031f 	and.w	r3, r3, #31
 800253c:	2107      	movs	r1, #7
 800253e:	fa01 f303 	lsl.w	r3, r1, r3
 8002542:	43db      	mvns	r3, r3
 8002544:	401a      	ands	r2, r3
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	0d1b      	lsrs	r3, r3, #20
 800254a:	f003 031f 	and.w	r3, r3, #31
 800254e:	6879      	ldr	r1, [r7, #4]
 8002550:	fa01 f303 	lsl.w	r3, r1, r3
 8002554:	431a      	orrs	r2, r3
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800255a:	bf00      	nop
 800255c:	371c      	adds	r7, #28
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
	...

08002568 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002580:	43db      	mvns	r3, r3
 8002582:	401a      	ands	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f003 0318 	and.w	r3, r3, #24
 800258a:	4908      	ldr	r1, [pc, #32]	@ (80025ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800258c:	40d9      	lsrs	r1, r3
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	400b      	ands	r3, r1
 8002592:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002596:	431a      	orrs	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800259e:	bf00      	nop
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	0007ffff 	.word	0x0007ffff

080025b0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f003 031f 	and.w	r3, r3, #31
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80025dc:	4618      	mov	r0, r3
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80025f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6093      	str	r3, [r2, #8]
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800261c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002620:	d101      	bne.n	8002626 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002622:	2301      	movs	r3, #1
 8002624:	e000      	b.n	8002628 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002644:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002648:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800266c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002670:	d101      	bne.n	8002676 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002672:	2301      	movs	r3, #1
 8002674:	e000      	b.n	8002678 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	370c      	adds	r7, #12
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002694:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002698:	f043 0201 	orr.w	r2, r3, #1
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026c0:	f043 0202 	orr.w	r2, r3, #2
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d101      	bne.n	80026ec <LL_ADC_IsEnabled+0x18>
 80026e8:	2301      	movs	r3, #1
 80026ea:	e000      	b.n	80026ee <LL_ADC_IsEnabled+0x1a>
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b083      	sub	sp, #12
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	2b02      	cmp	r3, #2
 800270c:	d101      	bne.n	8002712 <LL_ADC_IsDisableOngoing+0x18>
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <LL_ADC_IsDisableOngoing+0x1a>
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002730:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002734:	f043 0204 	orr.w	r2, r3, #4
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 0304 	and.w	r3, r3, #4
 8002758:	2b04      	cmp	r3, #4
 800275a:	d101      	bne.n	8002760 <LL_ADC_REG_IsConversionOngoing+0x18>
 800275c:	2301      	movs	r3, #1
 800275e:	e000      	b.n	8002762 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002760:	2300      	movs	r3, #0
}
 8002762:	4618      	mov	r0, r3
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr

0800276e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800276e:	b480      	push	{r7}
 8002770:	b083      	sub	sp, #12
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	2b08      	cmp	r3, #8
 8002780:	d101      	bne.n	8002786 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002782:	2301      	movs	r3, #1
 8002784:	e000      	b.n	8002788 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002794:	b590      	push	{r4, r7, lr}
 8002796:	b089      	sub	sp, #36	@ 0x24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800279c:	2300      	movs	r3, #0
 800279e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80027a0:	2300      	movs	r3, #0
 80027a2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e167      	b.n	8002a7e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d109      	bne.n	80027d0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f7fe fd93 	bl	80012e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff19 	bl	800260c <LL_ADC_IsDeepPowerDownEnabled>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d004      	beq.n	80027ea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7ff feff 	bl	80025e8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff ff34 	bl	800265c <LL_ADC_IsInternalRegulatorEnabled>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d115      	bne.n	8002826 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f7ff ff18 	bl	8002634 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002804:	4ba0      	ldr	r3, [pc, #640]	@ (8002a88 <HAL_ADC_Init+0x2f4>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	099b      	lsrs	r3, r3, #6
 800280a:	4aa0      	ldr	r2, [pc, #640]	@ (8002a8c <HAL_ADC_Init+0x2f8>)
 800280c:	fba2 2303 	umull	r2, r3, r2, r3
 8002810:	099b      	lsrs	r3, r3, #6
 8002812:	3301      	adds	r3, #1
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002818:	e002      	b.n	8002820 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	3b01      	subs	r3, #1
 800281e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1f9      	bne.n	800281a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff ff16 	bl	800265c <LL_ADC_IsInternalRegulatorEnabled>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d10d      	bne.n	8002852 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283a:	f043 0210 	orr.w	r2, r3, #16
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002846:	f043 0201 	orr.w	r2, r3, #1
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff ff76 	bl	8002748 <LL_ADC_REG_IsConversionOngoing>
 800285c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002862:	f003 0310 	and.w	r3, r3, #16
 8002866:	2b00      	cmp	r3, #0
 8002868:	f040 8100 	bne.w	8002a6c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	2b00      	cmp	r3, #0
 8002870:	f040 80fc 	bne.w	8002a6c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002878:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800287c:	f043 0202 	orr.w	r2, r3, #2
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff ff23 	bl	80026d4 <LL_ADC_IsEnabled>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d111      	bne.n	80028b8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002894:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002898:	f7ff ff1c 	bl	80026d4 <LL_ADC_IsEnabled>
 800289c:	4604      	mov	r4, r0
 800289e:	487c      	ldr	r0, [pc, #496]	@ (8002a90 <HAL_ADC_Init+0x2fc>)
 80028a0:	f7ff ff18 	bl	80026d4 <LL_ADC_IsEnabled>
 80028a4:	4603      	mov	r3, r0
 80028a6:	4323      	orrs	r3, r4
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d105      	bne.n	80028b8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	4619      	mov	r1, r3
 80028b2:	4878      	ldr	r0, [pc, #480]	@ (8002a94 <HAL_ADC_Init+0x300>)
 80028b4:	f7ff fd08 	bl	80022c8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	7f5b      	ldrb	r3, [r3, #29]
 80028bc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028c2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80028c8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80028ce:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028d6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028d8:	4313      	orrs	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d106      	bne.n	80028f4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ea:	3b01      	subs	r3, #1
 80028ec:	045b      	lsls	r3, r3, #17
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d009      	beq.n	8002910 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002900:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002908:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	4313      	orrs	r3, r2
 800290e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68da      	ldr	r2, [r3, #12]
 8002916:	4b60      	ldr	r3, [pc, #384]	@ (8002a98 <HAL_ADC_Init+0x304>)
 8002918:	4013      	ands	r3, r2
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	6812      	ldr	r2, [r2, #0]
 800291e:	69b9      	ldr	r1, [r7, #24]
 8002920:	430b      	orrs	r3, r1
 8002922:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff ff15 	bl	800276e <LL_ADC_INJ_IsConversionOngoing>
 8002944:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d16d      	bne.n	8002a28 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d16a      	bne.n	8002a28 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002956:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800295e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002960:	4313      	orrs	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800296e:	f023 0302 	bic.w	r3, r3, #2
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6812      	ldr	r2, [r2, #0]
 8002976:	69b9      	ldr	r1, [r7, #24]
 8002978:	430b      	orrs	r3, r1
 800297a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d017      	beq.n	80029b4 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	691a      	ldr	r2, [r3, #16]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002992:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800299c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80029a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6911      	ldr	r1, [r2, #16]
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	6812      	ldr	r2, [r2, #0]
 80029ac:	430b      	orrs	r3, r1
 80029ae:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80029b2:	e013      	b.n	80029dc <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	691a      	ldr	r2, [r3, #16]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80029c2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	6812      	ldr	r2, [r2, #0]
 80029d0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80029d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029d8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d118      	bne.n	8002a18 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80029f0:	f023 0304 	bic.w	r3, r3, #4
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80029fc:	4311      	orrs	r1, r2
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002a02:	4311      	orrs	r1, r2
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	431a      	orrs	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f042 0201 	orr.w	r2, r2, #1
 8002a14:	611a      	str	r2, [r3, #16]
 8002a16:	e007      	b.n	8002a28 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	691a      	ldr	r2, [r3, #16]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f022 0201 	bic.w	r2, r2, #1
 8002a26:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	695b      	ldr	r3, [r3, #20]
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d10c      	bne.n	8002a4a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	f023 010f 	bic.w	r1, r3, #15
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a1b      	ldr	r3, [r3, #32]
 8002a3e:	1e5a      	subs	r2, r3, #1
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	430a      	orrs	r2, r1
 8002a46:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a48:	e007      	b.n	8002a5a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 020f 	bic.w	r2, r2, #15
 8002a58:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a5e:	f023 0303 	bic.w	r3, r3, #3
 8002a62:	f043 0201 	orr.w	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a6a:	e007      	b.n	8002a7c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a70:	f043 0210 	orr.w	r2, r3, #16
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3724      	adds	r7, #36	@ 0x24
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd90      	pop	{r4, r7, pc}
 8002a86:	bf00      	nop
 8002a88:	20000000 	.word	0x20000000
 8002a8c:	053e2d63 	.word	0x053e2d63
 8002a90:	50000100 	.word	0x50000100
 8002a94:	50000300 	.word	0x50000300
 8002a98:	fff04007 	.word	0xfff04007

08002a9c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002aa4:	4859      	ldr	r0, [pc, #356]	@ (8002c0c <HAL_ADC_Start+0x170>)
 8002aa6:	f7ff fd83 	bl	80025b0 <LL_ADC_GetMultimode>
 8002aaa:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff fe49 	bl	8002748 <LL_ADC_REG_IsConversionOngoing>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f040 809f 	bne.w	8002bfc <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d101      	bne.n	8002acc <HAL_ADC_Start+0x30>
 8002ac8:	2302      	movs	r3, #2
 8002aca:	e09a      	b.n	8002c02 <HAL_ADC_Start+0x166>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f000 fed3 	bl	8003880 <ADC_Enable>
 8002ada:	4603      	mov	r3, r0
 8002adc:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002ade:	7dfb      	ldrb	r3, [r7, #23]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	f040 8086 	bne.w	8002bf2 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002aee:	f023 0301 	bic.w	r3, r3, #1
 8002af2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a44      	ldr	r2, [pc, #272]	@ (8002c10 <HAL_ADC_Start+0x174>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d002      	beq.n	8002b0a <HAL_ADC_Start+0x6e>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	e001      	b.n	8002b0e <HAL_ADC_Start+0x72>
 8002b0a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6812      	ldr	r2, [r2, #0]
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d002      	beq.n	8002b1c <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d105      	bne.n	8002b28 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b20:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b2c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b34:	d106      	bne.n	8002b44 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b3a:	f023 0206 	bic.w	r2, r3, #6
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	661a      	str	r2, [r3, #96]	@ 0x60
 8002b42:	e002      	b.n	8002b4a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	221c      	movs	r2, #28
 8002b50:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a2c      	ldr	r2, [pc, #176]	@ (8002c10 <HAL_ADC_Start+0x174>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d002      	beq.n	8002b6a <HAL_ADC_Start+0xce>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	e001      	b.n	8002b6e <HAL_ADC_Start+0xd2>
 8002b6a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	6812      	ldr	r2, [r2, #0]
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d008      	beq.n	8002b88 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d005      	beq.n	8002b88 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	2b05      	cmp	r3, #5
 8002b80:	d002      	beq.n	8002b88 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	2b09      	cmp	r3, #9
 8002b86:	d114      	bne.n	8002bb2 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d007      	beq.n	8002ba6 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b9a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b9e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff fdb8 	bl	8002720 <LL_ADC_REG_StartConversion>
 8002bb0:	e026      	b.n	8002c00 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a13      	ldr	r2, [pc, #76]	@ (8002c10 <HAL_ADC_Start+0x174>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d002      	beq.n	8002bce <HAL_ADC_Start+0x132>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	e001      	b.n	8002bd2 <HAL_ADC_Start+0x136>
 8002bce:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002bd2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00f      	beq.n	8002c00 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002be8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002bf0:	e006      	b.n	8002c00 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002bfa:	e001      	b.n	8002c00 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c00:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3718      	adds	r7, #24
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	50000300 	.word	0x50000300
 8002c10:	50000100 	.word	0x50000100

08002c14 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
	...

08002c30 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b08a      	sub	sp, #40	@ 0x28
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002c38:	2300      	movs	r3, #0
 8002c3a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c4c:	4883      	ldr	r0, [pc, #524]	@ (8002e5c <HAL_ADC_IRQHandler+0x22c>)
 8002c4e:	f7ff fcaf 	bl	80025b0 <LL_ADC_GetMultimode>
 8002c52:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d017      	beq.n	8002c8e <HAL_ADC_IRQHandler+0x5e>
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d012      	beq.n	8002c8e <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c6c:	f003 0310 	and.w	r3, r3, #16
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d105      	bne.n	8002c80 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c78:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f001 fa9d 	bl	80041c0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2202      	movs	r2, #2
 8002c8c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	f003 0304 	and.w	r3, r3, #4
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d004      	beq.n	8002ca2 <HAL_ADC_IRQHandler+0x72>
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	f003 0304 	and.w	r3, r3, #4
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10a      	bne.n	8002cb8 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 8085 	beq.w	8002db8 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	f003 0308 	and.w	r3, r3, #8
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d07f      	beq.n	8002db8 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cbc:	f003 0310 	and.w	r3, r3, #16
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d105      	bne.n	8002cd0 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cc8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7ff fbc9 	bl	800246c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d064      	beq.n	8002daa <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a5e      	ldr	r2, [pc, #376]	@ (8002e60 <HAL_ADC_IRQHandler+0x230>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d002      	beq.n	8002cf0 <HAL_ADC_IRQHandler+0xc0>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	e001      	b.n	8002cf4 <HAL_ADC_IRQHandler+0xc4>
 8002cf0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6812      	ldr	r2, [r2, #0]
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d008      	beq.n	8002d0e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d005      	beq.n	8002d0e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	2b05      	cmp	r3, #5
 8002d06:	d002      	beq.n	8002d0e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	2b09      	cmp	r3, #9
 8002d0c:	d104      	bne.n	8002d18 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	623b      	str	r3, [r7, #32]
 8002d16:	e00d      	b.n	8002d34 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a50      	ldr	r2, [pc, #320]	@ (8002e60 <HAL_ADC_IRQHandler+0x230>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d002      	beq.n	8002d28 <HAL_ADC_IRQHandler+0xf8>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	e001      	b.n	8002d2c <HAL_ADC_IRQHandler+0xfc>
 8002d28:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d2c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002d34:	6a3b      	ldr	r3, [r7, #32]
 8002d36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d135      	bne.n	8002daa <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0308 	and.w	r3, r3, #8
 8002d48:	2b08      	cmp	r3, #8
 8002d4a:	d12e      	bne.n	8002daa <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7ff fcf9 	bl	8002748 <LL_ADC_REG_IsConversionOngoing>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d11a      	bne.n	8002d92 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	685a      	ldr	r2, [r3, #4]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f022 020c 	bic.w	r2, r2, #12
 8002d6a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d112      	bne.n	8002daa <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d88:	f043 0201 	orr.w	r2, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d90:	e00b      	b.n	8002daa <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d96:	f043 0210 	orr.w	r2, r3, #16
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002da2:	f043 0201 	orr.w	r2, r3, #1
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 f95a 	bl	8003064 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	220c      	movs	r2, #12
 8002db6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	f003 0320 	and.w	r3, r3, #32
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d004      	beq.n	8002dcc <HAL_ADC_IRQHandler+0x19c>
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	f003 0320 	and.w	r3, r3, #32
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10b      	bne.n	8002de4 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f000 809e 	beq.w	8002f14 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	f000 8098 	beq.w	8002f14 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de8:	f003 0310 	and.w	r3, r3, #16
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d105      	bne.n	8002dfc <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7ff fb72 	bl	80024ea <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002e06:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff fb2d 	bl	800246c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e12:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a11      	ldr	r2, [pc, #68]	@ (8002e60 <HAL_ADC_IRQHandler+0x230>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d002      	beq.n	8002e24 <HAL_ADC_IRQHandler+0x1f4>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	e001      	b.n	8002e28 <HAL_ADC_IRQHandler+0x1f8>
 8002e24:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6812      	ldr	r2, [r2, #0]
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d008      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d005      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	2b06      	cmp	r3, #6
 8002e3a:	d002      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	2b07      	cmp	r3, #7
 8002e40:	d104      	bne.n	8002e4c <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	623b      	str	r3, [r7, #32]
 8002e4a:	e011      	b.n	8002e70 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a03      	ldr	r2, [pc, #12]	@ (8002e60 <HAL_ADC_IRQHandler+0x230>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d006      	beq.n	8002e64 <HAL_ADC_IRQHandler+0x234>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	e005      	b.n	8002e68 <HAL_ADC_IRQHandler+0x238>
 8002e5c:	50000300 	.word	0x50000300
 8002e60:	50000100 	.word	0x50000100
 8002e64:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e68:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d047      	beq.n	8002f06 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002e76:	6a3b      	ldr	r3, [r7, #32]
 8002e78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d007      	beq.n	8002e90 <HAL_ADC_IRQHandler+0x260>
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d03f      	beq.n	8002f06 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002e86:	6a3b      	ldr	r3, [r7, #32]
 8002e88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d13a      	bne.n	8002f06 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e9a:	2b40      	cmp	r3, #64	@ 0x40
 8002e9c:	d133      	bne.n	8002f06 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002e9e:	6a3b      	ldr	r3, [r7, #32]
 8002ea0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d12e      	bne.n	8002f06 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff fc5e 	bl	800276e <LL_ADC_INJ_IsConversionOngoing>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d11a      	bne.n	8002eee <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ec6:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ecc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d112      	bne.n	8002f06 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee4:	f043 0201 	orr.w	r2, r3, #1
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002eec:	e00b      	b.n	8002f06 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef2:	f043 0210 	orr.w	r2, r3, #16
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002efe:	f043 0201 	orr.w	r2, r3, #1
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f008 f88a 	bl	800b020 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2260      	movs	r2, #96	@ 0x60
 8002f12:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d011      	beq.n	8002f42 <HAL_ADC_IRQHandler+0x312>
 8002f1e:	69bb      	ldr	r3, [r7, #24]
 8002f20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00c      	beq.n	8002f42 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 f89f 	bl	8003078 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2280      	movs	r2, #128	@ 0x80
 8002f40:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d012      	beq.n	8002f72 <HAL_ADC_IRQHandler+0x342>
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00d      	beq.n	8002f72 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f001 f918 	bl	8004198 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f70:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d012      	beq.n	8002fa2 <HAL_ADC_IRQHandler+0x372>
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00d      	beq.n	8002fa2 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f001 f90a 	bl	80041ac <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fa0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	f003 0310 	and.w	r3, r3, #16
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d036      	beq.n	800301a <HAL_ADC_IRQHandler+0x3ea>
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	f003 0310 	and.w	r3, r3, #16
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d031      	beq.n	800301a <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d102      	bne.n	8002fc4 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fc2:	e014      	b.n	8002fee <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d008      	beq.n	8002fdc <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002fca:	4825      	ldr	r0, [pc, #148]	@ (8003060 <HAL_ADC_IRQHandler+0x430>)
 8002fcc:	f7ff fafe 	bl	80025cc <LL_ADC_GetMultiDMATransfer>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00b      	beq.n	8002fee <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fda:	e008      	b.n	8002fee <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8002fea:	2301      	movs	r3, #1
 8002fec:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d10e      	bne.n	8003012 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003004:	f043 0202 	orr.w	r2, r3, #2
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 f83d 	bl	800308c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2210      	movs	r2, #16
 8003018:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003020:	2b00      	cmp	r3, #0
 8003022:	d018      	beq.n	8003056 <HAL_ADC_IRQHandler+0x426>
 8003024:	69bb      	ldr	r3, [r7, #24]
 8003026:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800302a:	2b00      	cmp	r3, #0
 800302c:	d013      	beq.n	8003056 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003032:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800303e:	f043 0208 	orr.w	r2, r3, #8
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800304e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f001 f897 	bl	8004184 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003056:	bf00      	nop
 8003058:	3728      	adds	r7, #40	@ 0x28
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	50000300 	.word	0x50000300

08003064 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b0b6      	sub	sp, #216	@ 0xd8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030aa:	2300      	movs	r3, #0
 80030ac:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80030b0:	2300      	movs	r3, #0
 80030b2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d101      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x22>
 80030be:	2302      	movs	r3, #2
 80030c0:	e3c8      	b.n	8003854 <HAL_ADC_ConfigChannel+0x7b4>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2201      	movs	r2, #1
 80030c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff fb3a 	bl	8002748 <LL_ADC_REG_IsConversionOngoing>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f040 83ad 	bne.w	8003836 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6818      	ldr	r0, [r3, #0]
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	6859      	ldr	r1, [r3, #4]
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	461a      	mov	r2, r3
 80030ea:	f7ff f9d2 	bl	8002492 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7ff fb28 	bl	8002748 <LL_ADC_REG_IsConversionOngoing>
 80030f8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4618      	mov	r0, r3
 8003102:	f7ff fb34 	bl	800276e <LL_ADC_INJ_IsConversionOngoing>
 8003106:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800310a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800310e:	2b00      	cmp	r3, #0
 8003110:	f040 81d9 	bne.w	80034c6 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003114:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003118:	2b00      	cmp	r3, #0
 800311a:	f040 81d4 	bne.w	80034c6 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003126:	d10f      	bne.n	8003148 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6818      	ldr	r0, [r3, #0]
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2200      	movs	r2, #0
 8003132:	4619      	mov	r1, r3
 8003134:	f7ff f9ec 	bl	8002510 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff f980 	bl	8002446 <LL_ADC_SetSamplingTimeCommonConfig>
 8003146:	e00e      	b.n	8003166 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6818      	ldr	r0, [r3, #0]
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	6819      	ldr	r1, [r3, #0]
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	461a      	mov	r2, r3
 8003156:	f7ff f9db 	bl	8002510 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2100      	movs	r1, #0
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff f970 	bl	8002446 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	695a      	ldr	r2, [r3, #20]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	08db      	lsrs	r3, r3, #3
 8003172:	f003 0303 	and.w	r3, r3, #3
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	691b      	ldr	r3, [r3, #16]
 8003184:	2b04      	cmp	r3, #4
 8003186:	d022      	beq.n	80031ce <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6818      	ldr	r0, [r3, #0]
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	6919      	ldr	r1, [r3, #16]
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003198:	f7ff f8ca 	bl	8002330 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6818      	ldr	r0, [r3, #0]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	6919      	ldr	r1, [r3, #16]
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	461a      	mov	r2, r3
 80031aa:	f7ff f916 	bl	80023da <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6818      	ldr	r0, [r3, #0]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d102      	bne.n	80031c4 <HAL_ADC_ConfigChannel+0x124>
 80031be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031c2:	e000      	b.n	80031c6 <HAL_ADC_ConfigChannel+0x126>
 80031c4:	2300      	movs	r3, #0
 80031c6:	461a      	mov	r2, r3
 80031c8:	f7ff f922 	bl	8002410 <LL_ADC_SetOffsetSaturation>
 80031cc:	e17b      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2100      	movs	r1, #0
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7ff f8cf 	bl	8002378 <LL_ADC_GetOffsetChannel>
 80031da:	4603      	mov	r3, r0
 80031dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d10a      	bne.n	80031fa <HAL_ADC_ConfigChannel+0x15a>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2100      	movs	r1, #0
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7ff f8c4 	bl	8002378 <LL_ADC_GetOffsetChannel>
 80031f0:	4603      	mov	r3, r0
 80031f2:	0e9b      	lsrs	r3, r3, #26
 80031f4:	f003 021f 	and.w	r2, r3, #31
 80031f8:	e01e      	b.n	8003238 <HAL_ADC_ConfigChannel+0x198>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2100      	movs	r1, #0
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff f8b9 	bl	8002378 <LL_ADC_GetOffsetChannel>
 8003206:	4603      	mov	r3, r0
 8003208:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003210:	fa93 f3a3 	rbit	r3, r3
 8003214:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003218:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800321c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003220:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d101      	bne.n	800322c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003228:	2320      	movs	r3, #32
 800322a:	e004      	b.n	8003236 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800322c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003230:	fab3 f383 	clz	r3, r3
 8003234:	b2db      	uxtb	r3, r3
 8003236:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003240:	2b00      	cmp	r3, #0
 8003242:	d105      	bne.n	8003250 <HAL_ADC_ConfigChannel+0x1b0>
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	0e9b      	lsrs	r3, r3, #26
 800324a:	f003 031f 	and.w	r3, r3, #31
 800324e:	e018      	b.n	8003282 <HAL_ADC_ConfigChannel+0x1e2>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003258:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800325c:	fa93 f3a3 	rbit	r3, r3
 8003260:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003264:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003268:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800326c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003274:	2320      	movs	r3, #32
 8003276:	e004      	b.n	8003282 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003278:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800327c:	fab3 f383 	clz	r3, r3
 8003280:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003282:	429a      	cmp	r2, r3
 8003284:	d106      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2200      	movs	r2, #0
 800328c:	2100      	movs	r1, #0
 800328e:	4618      	mov	r0, r3
 8003290:	f7ff f888 	bl	80023a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2101      	movs	r1, #1
 800329a:	4618      	mov	r0, r3
 800329c:	f7ff f86c 	bl	8002378 <LL_ADC_GetOffsetChannel>
 80032a0:	4603      	mov	r3, r0
 80032a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d10a      	bne.n	80032c0 <HAL_ADC_ConfigChannel+0x220>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2101      	movs	r1, #1
 80032b0:	4618      	mov	r0, r3
 80032b2:	f7ff f861 	bl	8002378 <LL_ADC_GetOffsetChannel>
 80032b6:	4603      	mov	r3, r0
 80032b8:	0e9b      	lsrs	r3, r3, #26
 80032ba:	f003 021f 	and.w	r2, r3, #31
 80032be:	e01e      	b.n	80032fe <HAL_ADC_ConfigChannel+0x25e>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2101      	movs	r1, #1
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7ff f856 	bl	8002378 <LL_ADC_GetOffsetChannel>
 80032cc:	4603      	mov	r3, r0
 80032ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80032d6:	fa93 f3a3 	rbit	r3, r3
 80032da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80032de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80032e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80032e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80032ee:	2320      	movs	r3, #32
 80032f0:	e004      	b.n	80032fc <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80032f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032f6:	fab3 f383 	clz	r3, r3
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003306:	2b00      	cmp	r3, #0
 8003308:	d105      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x276>
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	0e9b      	lsrs	r3, r3, #26
 8003310:	f003 031f 	and.w	r3, r3, #31
 8003314:	e018      	b.n	8003348 <HAL_ADC_ConfigChannel+0x2a8>
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800331e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003322:	fa93 f3a3 	rbit	r3, r3
 8003326:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800332a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800332e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003332:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003336:	2b00      	cmp	r3, #0
 8003338:	d101      	bne.n	800333e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800333a:	2320      	movs	r3, #32
 800333c:	e004      	b.n	8003348 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800333e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003342:	fab3 f383 	clz	r3, r3
 8003346:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003348:	429a      	cmp	r2, r3
 800334a:	d106      	bne.n	800335a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2200      	movs	r2, #0
 8003352:	2101      	movs	r1, #1
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff f825 	bl	80023a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	2102      	movs	r1, #2
 8003360:	4618      	mov	r0, r3
 8003362:	f7ff f809 	bl	8002378 <LL_ADC_GetOffsetChannel>
 8003366:	4603      	mov	r3, r0
 8003368:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800336c:	2b00      	cmp	r3, #0
 800336e:	d10a      	bne.n	8003386 <HAL_ADC_ConfigChannel+0x2e6>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2102      	movs	r1, #2
 8003376:	4618      	mov	r0, r3
 8003378:	f7fe fffe 	bl	8002378 <LL_ADC_GetOffsetChannel>
 800337c:	4603      	mov	r3, r0
 800337e:	0e9b      	lsrs	r3, r3, #26
 8003380:	f003 021f 	and.w	r2, r3, #31
 8003384:	e01e      	b.n	80033c4 <HAL_ADC_ConfigChannel+0x324>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2102      	movs	r1, #2
 800338c:	4618      	mov	r0, r3
 800338e:	f7fe fff3 	bl	8002378 <LL_ADC_GetOffsetChannel>
 8003392:	4603      	mov	r3, r0
 8003394:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003398:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800339c:	fa93 f3a3 	rbit	r3, r3
 80033a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80033a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80033ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d101      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80033b4:	2320      	movs	r3, #32
 80033b6:	e004      	b.n	80033c2 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80033b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80033bc:	fab3 f383 	clz	r3, r3
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d105      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x33c>
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	0e9b      	lsrs	r3, r3, #26
 80033d6:	f003 031f 	and.w	r3, r3, #31
 80033da:	e016      	b.n	800340a <HAL_ADC_ConfigChannel+0x36a>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033e8:	fa93 f3a3 	rbit	r3, r3
 80033ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80033ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80033f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80033fc:	2320      	movs	r3, #32
 80033fe:	e004      	b.n	800340a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003400:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003404:	fab3 f383 	clz	r3, r3
 8003408:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800340a:	429a      	cmp	r2, r3
 800340c:	d106      	bne.n	800341c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2200      	movs	r2, #0
 8003414:	2102      	movs	r1, #2
 8003416:	4618      	mov	r0, r3
 8003418:	f7fe ffc4 	bl	80023a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2103      	movs	r1, #3
 8003422:	4618      	mov	r0, r3
 8003424:	f7fe ffa8 	bl	8002378 <LL_ADC_GetOffsetChannel>
 8003428:	4603      	mov	r3, r0
 800342a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800342e:	2b00      	cmp	r3, #0
 8003430:	d10a      	bne.n	8003448 <HAL_ADC_ConfigChannel+0x3a8>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2103      	movs	r1, #3
 8003438:	4618      	mov	r0, r3
 800343a:	f7fe ff9d 	bl	8002378 <LL_ADC_GetOffsetChannel>
 800343e:	4603      	mov	r3, r0
 8003440:	0e9b      	lsrs	r3, r3, #26
 8003442:	f003 021f 	and.w	r2, r3, #31
 8003446:	e017      	b.n	8003478 <HAL_ADC_ConfigChannel+0x3d8>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2103      	movs	r1, #3
 800344e:	4618      	mov	r0, r3
 8003450:	f7fe ff92 	bl	8002378 <LL_ADC_GetOffsetChannel>
 8003454:	4603      	mov	r3, r0
 8003456:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003458:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800345a:	fa93 f3a3 	rbit	r3, r3
 800345e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003460:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003462:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003464:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800346a:	2320      	movs	r3, #32
 800346c:	e003      	b.n	8003476 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800346e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003470:	fab3 f383 	clz	r3, r3
 8003474:	b2db      	uxtb	r3, r3
 8003476:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003480:	2b00      	cmp	r3, #0
 8003482:	d105      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x3f0>
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	0e9b      	lsrs	r3, r3, #26
 800348a:	f003 031f 	and.w	r3, r3, #31
 800348e:	e011      	b.n	80034b4 <HAL_ADC_ConfigChannel+0x414>
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003496:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003498:	fa93 f3a3 	rbit	r3, r3
 800349c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800349e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80034a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d101      	bne.n	80034ac <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80034a8:	2320      	movs	r3, #32
 80034aa:	e003      	b.n	80034b4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80034ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034ae:	fab3 f383 	clz	r3, r3
 80034b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d106      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2200      	movs	r2, #0
 80034be:	2103      	movs	r1, #3
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7fe ff6f 	bl	80023a4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7ff f902 	bl	80026d4 <LL_ADC_IsEnabled>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f040 8140 	bne.w	8003758 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6818      	ldr	r0, [r3, #0]
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	6819      	ldr	r1, [r3, #0]
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	461a      	mov	r2, r3
 80034e6:	f7ff f83f 	bl	8002568 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	4a8f      	ldr	r2, [pc, #572]	@ (800372c <HAL_ADC_ConfigChannel+0x68c>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	f040 8131 	bne.w	8003758 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003502:	2b00      	cmp	r3, #0
 8003504:	d10b      	bne.n	800351e <HAL_ADC_ConfigChannel+0x47e>
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	0e9b      	lsrs	r3, r3, #26
 800350c:	3301      	adds	r3, #1
 800350e:	f003 031f 	and.w	r3, r3, #31
 8003512:	2b09      	cmp	r3, #9
 8003514:	bf94      	ite	ls
 8003516:	2301      	movls	r3, #1
 8003518:	2300      	movhi	r3, #0
 800351a:	b2db      	uxtb	r3, r3
 800351c:	e019      	b.n	8003552 <HAL_ADC_ConfigChannel+0x4b2>
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003524:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003526:	fa93 f3a3 	rbit	r3, r3
 800352a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800352c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800352e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003530:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003536:	2320      	movs	r3, #32
 8003538:	e003      	b.n	8003542 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800353a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800353c:	fab3 f383 	clz	r3, r3
 8003540:	b2db      	uxtb	r3, r3
 8003542:	3301      	adds	r3, #1
 8003544:	f003 031f 	and.w	r3, r3, #31
 8003548:	2b09      	cmp	r3, #9
 800354a:	bf94      	ite	ls
 800354c:	2301      	movls	r3, #1
 800354e:	2300      	movhi	r3, #0
 8003550:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003552:	2b00      	cmp	r3, #0
 8003554:	d079      	beq.n	800364a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800355e:	2b00      	cmp	r3, #0
 8003560:	d107      	bne.n	8003572 <HAL_ADC_ConfigChannel+0x4d2>
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	0e9b      	lsrs	r3, r3, #26
 8003568:	3301      	adds	r3, #1
 800356a:	069b      	lsls	r3, r3, #26
 800356c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003570:	e015      	b.n	800359e <HAL_ADC_ConfigChannel+0x4fe>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003578:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800357a:	fa93 f3a3 	rbit	r3, r3
 800357e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003580:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003582:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003584:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003586:	2b00      	cmp	r3, #0
 8003588:	d101      	bne.n	800358e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800358a:	2320      	movs	r3, #32
 800358c:	e003      	b.n	8003596 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800358e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003590:	fab3 f383 	clz	r3, r3
 8003594:	b2db      	uxtb	r3, r3
 8003596:	3301      	adds	r3, #1
 8003598:	069b      	lsls	r3, r3, #26
 800359a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d109      	bne.n	80035be <HAL_ADC_ConfigChannel+0x51e>
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	0e9b      	lsrs	r3, r3, #26
 80035b0:	3301      	adds	r3, #1
 80035b2:	f003 031f 	and.w	r3, r3, #31
 80035b6:	2101      	movs	r1, #1
 80035b8:	fa01 f303 	lsl.w	r3, r1, r3
 80035bc:	e017      	b.n	80035ee <HAL_ADC_ConfigChannel+0x54e>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035c6:	fa93 f3a3 	rbit	r3, r3
 80035ca:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80035cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80035d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80035d6:	2320      	movs	r3, #32
 80035d8:	e003      	b.n	80035e2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80035da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035dc:	fab3 f383 	clz	r3, r3
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	3301      	adds	r3, #1
 80035e4:	f003 031f 	and.w	r3, r3, #31
 80035e8:	2101      	movs	r1, #1
 80035ea:	fa01 f303 	lsl.w	r3, r1, r3
 80035ee:	ea42 0103 	orr.w	r1, r2, r3
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d10a      	bne.n	8003614 <HAL_ADC_ConfigChannel+0x574>
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	0e9b      	lsrs	r3, r3, #26
 8003604:	3301      	adds	r3, #1
 8003606:	f003 021f 	and.w	r2, r3, #31
 800360a:	4613      	mov	r3, r2
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	4413      	add	r3, r2
 8003610:	051b      	lsls	r3, r3, #20
 8003612:	e018      	b.n	8003646 <HAL_ADC_ConfigChannel+0x5a6>
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800361c:	fa93 f3a3 	rbit	r3, r3
 8003620:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003624:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003626:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800362c:	2320      	movs	r3, #32
 800362e:	e003      	b.n	8003638 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003630:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003632:	fab3 f383 	clz	r3, r3
 8003636:	b2db      	uxtb	r3, r3
 8003638:	3301      	adds	r3, #1
 800363a:	f003 021f 	and.w	r2, r3, #31
 800363e:	4613      	mov	r3, r2
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	4413      	add	r3, r2
 8003644:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003646:	430b      	orrs	r3, r1
 8003648:	e081      	b.n	800374e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003652:	2b00      	cmp	r3, #0
 8003654:	d107      	bne.n	8003666 <HAL_ADC_ConfigChannel+0x5c6>
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	0e9b      	lsrs	r3, r3, #26
 800365c:	3301      	adds	r3, #1
 800365e:	069b      	lsls	r3, r3, #26
 8003660:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003664:	e015      	b.n	8003692 <HAL_ADC_ConfigChannel+0x5f2>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800366e:	fa93 f3a3 	rbit	r3, r3
 8003672:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003676:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800367e:	2320      	movs	r3, #32
 8003680:	e003      	b.n	800368a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003684:	fab3 f383 	clz	r3, r3
 8003688:	b2db      	uxtb	r3, r3
 800368a:	3301      	adds	r3, #1
 800368c:	069b      	lsls	r3, r3, #26
 800368e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800369a:	2b00      	cmp	r3, #0
 800369c:	d109      	bne.n	80036b2 <HAL_ADC_ConfigChannel+0x612>
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	0e9b      	lsrs	r3, r3, #26
 80036a4:	3301      	adds	r3, #1
 80036a6:	f003 031f 	and.w	r3, r3, #31
 80036aa:	2101      	movs	r1, #1
 80036ac:	fa01 f303 	lsl.w	r3, r1, r3
 80036b0:	e017      	b.n	80036e2 <HAL_ADC_ConfigChannel+0x642>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b8:	6a3b      	ldr	r3, [r7, #32]
 80036ba:	fa93 f3a3 	rbit	r3, r3
 80036be:	61fb      	str	r3, [r7, #28]
  return result;
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80036c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80036ca:	2320      	movs	r3, #32
 80036cc:	e003      	b.n	80036d6 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80036ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d0:	fab3 f383 	clz	r3, r3
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	3301      	adds	r3, #1
 80036d8:	f003 031f 	and.w	r3, r3, #31
 80036dc:	2101      	movs	r1, #1
 80036de:	fa01 f303 	lsl.w	r3, r1, r3
 80036e2:	ea42 0103 	orr.w	r1, r2, r3
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10d      	bne.n	800370e <HAL_ADC_ConfigChannel+0x66e>
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	0e9b      	lsrs	r3, r3, #26
 80036f8:	3301      	adds	r3, #1
 80036fa:	f003 021f 	and.w	r2, r3, #31
 80036fe:	4613      	mov	r3, r2
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	4413      	add	r3, r2
 8003704:	3b1e      	subs	r3, #30
 8003706:	051b      	lsls	r3, r3, #20
 8003708:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800370c:	e01e      	b.n	800374c <HAL_ADC_ConfigChannel+0x6ac>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	fa93 f3a3 	rbit	r3, r3
 800371a:	613b      	str	r3, [r7, #16]
  return result;
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d104      	bne.n	8003730 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003726:	2320      	movs	r3, #32
 8003728:	e006      	b.n	8003738 <HAL_ADC_ConfigChannel+0x698>
 800372a:	bf00      	nop
 800372c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	fab3 f383 	clz	r3, r3
 8003736:	b2db      	uxtb	r3, r3
 8003738:	3301      	adds	r3, #1
 800373a:	f003 021f 	and.w	r2, r3, #31
 800373e:	4613      	mov	r3, r2
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	4413      	add	r3, r2
 8003744:	3b1e      	subs	r3, #30
 8003746:	051b      	lsls	r3, r3, #20
 8003748:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800374c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003752:	4619      	mov	r1, r3
 8003754:	f7fe fedc 	bl	8002510 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	4b3f      	ldr	r3, [pc, #252]	@ (800385c <HAL_ADC_ConfigChannel+0x7bc>)
 800375e:	4013      	ands	r3, r2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d071      	beq.n	8003848 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003764:	483e      	ldr	r0, [pc, #248]	@ (8003860 <HAL_ADC_ConfigChannel+0x7c0>)
 8003766:	f7fe fdd5 	bl	8002314 <LL_ADC_GetCommonPathInternalCh>
 800376a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a3c      	ldr	r2, [pc, #240]	@ (8003864 <HAL_ADC_ConfigChannel+0x7c4>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d004      	beq.n	8003782 <HAL_ADC_ConfigChannel+0x6e2>
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a3a      	ldr	r2, [pc, #232]	@ (8003868 <HAL_ADC_ConfigChannel+0x7c8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d127      	bne.n	80037d2 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003782:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003786:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d121      	bne.n	80037d2 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003796:	d157      	bne.n	8003848 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003798:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800379c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80037a0:	4619      	mov	r1, r3
 80037a2:	482f      	ldr	r0, [pc, #188]	@ (8003860 <HAL_ADC_ConfigChannel+0x7c0>)
 80037a4:	f7fe fda3 	bl	80022ee <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037a8:	4b30      	ldr	r3, [pc, #192]	@ (800386c <HAL_ADC_ConfigChannel+0x7cc>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	099b      	lsrs	r3, r3, #6
 80037ae:	4a30      	ldr	r2, [pc, #192]	@ (8003870 <HAL_ADC_ConfigChannel+0x7d0>)
 80037b0:	fba2 2303 	umull	r2, r3, r2, r3
 80037b4:	099b      	lsrs	r3, r3, #6
 80037b6:	1c5a      	adds	r2, r3, #1
 80037b8:	4613      	mov	r3, r2
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	4413      	add	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037c2:	e002      	b.n	80037ca <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	3b01      	subs	r3, #1
 80037c8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d1f9      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037d0:	e03a      	b.n	8003848 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a27      	ldr	r2, [pc, #156]	@ (8003874 <HAL_ADC_ConfigChannel+0x7d4>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d113      	bne.n	8003804 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80037dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d10d      	bne.n	8003804 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a22      	ldr	r2, [pc, #136]	@ (8003878 <HAL_ADC_ConfigChannel+0x7d8>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d02a      	beq.n	8003848 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037fa:	4619      	mov	r1, r3
 80037fc:	4818      	ldr	r0, [pc, #96]	@ (8003860 <HAL_ADC_ConfigChannel+0x7c0>)
 80037fe:	f7fe fd76 	bl	80022ee <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003802:	e021      	b.n	8003848 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a1c      	ldr	r2, [pc, #112]	@ (800387c <HAL_ADC_ConfigChannel+0x7dc>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d11c      	bne.n	8003848 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800380e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003812:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d116      	bne.n	8003848 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a16      	ldr	r2, [pc, #88]	@ (8003878 <HAL_ADC_ConfigChannel+0x7d8>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d011      	beq.n	8003848 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003824:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003828:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800382c:	4619      	mov	r1, r3
 800382e:	480c      	ldr	r0, [pc, #48]	@ (8003860 <HAL_ADC_ConfigChannel+0x7c0>)
 8003830:	f7fe fd5d 	bl	80022ee <LL_ADC_SetCommonPathInternalCh>
 8003834:	e008      	b.n	8003848 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800383a:	f043 0220 	orr.w	r2, r3, #32
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003850:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003854:	4618      	mov	r0, r3
 8003856:	37d8      	adds	r7, #216	@ 0xd8
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	80080000 	.word	0x80080000
 8003860:	50000300 	.word	0x50000300
 8003864:	c3210000 	.word	0xc3210000
 8003868:	90c00010 	.word	0x90c00010
 800386c:	20000000 	.word	0x20000000
 8003870:	053e2d63 	.word	0x053e2d63
 8003874:	c7520000 	.word	0xc7520000
 8003878:	50000100 	.word	0x50000100
 800387c:	cb840000 	.word	0xcb840000

08003880 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003888:	2300      	movs	r3, #0
 800388a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4618      	mov	r0, r3
 8003892:	f7fe ff1f 	bl	80026d4 <LL_ADC_IsEnabled>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d169      	bne.n	8003970 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689a      	ldr	r2, [r3, #8]
 80038a2:	4b36      	ldr	r3, [pc, #216]	@ (800397c <ADC_Enable+0xfc>)
 80038a4:	4013      	ands	r3, r2
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d00d      	beq.n	80038c6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ae:	f043 0210 	orr.w	r2, r3, #16
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ba:	f043 0201 	orr.w	r2, r3, #1
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e055      	b.n	8003972 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fe feda 	bl	8002684 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80038d0:	482b      	ldr	r0, [pc, #172]	@ (8003980 <ADC_Enable+0x100>)
 80038d2:	f7fe fd1f 	bl	8002314 <LL_ADC_GetCommonPathInternalCh>
 80038d6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80038d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d013      	beq.n	8003908 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038e0:	4b28      	ldr	r3, [pc, #160]	@ (8003984 <ADC_Enable+0x104>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	099b      	lsrs	r3, r3, #6
 80038e6:	4a28      	ldr	r2, [pc, #160]	@ (8003988 <ADC_Enable+0x108>)
 80038e8:	fba2 2303 	umull	r2, r3, r2, r3
 80038ec:	099b      	lsrs	r3, r3, #6
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	4613      	mov	r3, r2
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	4413      	add	r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80038fa:	e002      	b.n	8003902 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	3b01      	subs	r3, #1
 8003900:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1f9      	bne.n	80038fc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003908:	f7fe fcd2 	bl	80022b0 <HAL_GetTick>
 800390c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800390e:	e028      	b.n	8003962 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	f7fe fedd 	bl	80026d4 <LL_ADC_IsEnabled>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d104      	bne.n	800392a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4618      	mov	r0, r3
 8003926:	f7fe fead 	bl	8002684 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800392a:	f7fe fcc1 	bl	80022b0 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d914      	bls.n	8003962 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b01      	cmp	r3, #1
 8003944:	d00d      	beq.n	8003962 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800394a:	f043 0210 	orr.w	r2, r3, #16
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003956:	f043 0201 	orr.w	r2, r3, #1
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e007      	b.n	8003972 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b01      	cmp	r3, #1
 800396e:	d1cf      	bne.n	8003910 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	8000003f 	.word	0x8000003f
 8003980:	50000300 	.word	0x50000300
 8003984:	20000000 	.word	0x20000000
 8003988:	053e2d63 	.word	0x053e2d63

0800398c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f7fe feae 	bl	80026fa <LL_ADC_IsDisableOngoing>
 800399e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7fe fe95 	bl	80026d4 <LL_ADC_IsEnabled>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d047      	beq.n	8003a40 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d144      	bne.n	8003a40 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f003 030d 	and.w	r3, r3, #13
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d10c      	bne.n	80039de <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7fe fe6f 	bl	80026ac <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2203      	movs	r2, #3
 80039d4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80039d6:	f7fe fc6b 	bl	80022b0 <HAL_GetTick>
 80039da:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039dc:	e029      	b.n	8003a32 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e2:	f043 0210 	orr.w	r2, r3, #16
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039ee:	f043 0201 	orr.w	r2, r3, #1
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e023      	b.n	8003a42 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80039fa:	f7fe fc59 	bl	80022b0 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d914      	bls.n	8003a32 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00d      	beq.n	8003a32 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a1a:	f043 0210 	orr.w	r2, r3, #16
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a26:	f043 0201 	orr.w	r2, r3, #1
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e007      	b.n	8003a42 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f003 0301 	and.w	r3, r3, #1
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1dc      	bne.n	80039fa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <LL_ADC_SetCommonPathInternalCh>:
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	b083      	sub	sp, #12
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
 8003a52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	609a      	str	r2, [r3, #8]
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <LL_ADC_GetCommonPathInternalCh>:
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <LL_ADC_SetOffset>:
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b087      	sub	sp, #28
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
 8003a98:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	3360      	adds	r3, #96	@ 0x60
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4413      	add	r3, r2
 8003aa6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	4b08      	ldr	r3, [pc, #32]	@ (8003ad0 <LL_ADC_SetOffset+0x44>)
 8003aae:	4013      	ands	r3, r2
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	4313      	orrs	r3, r2
 8003abc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	601a      	str	r2, [r3, #0]
}
 8003ac4:	bf00      	nop
 8003ac6:	371c      	adds	r7, #28
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	03fff000 	.word	0x03fff000

08003ad4 <LL_ADC_GetOffsetChannel>:
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	3360      	adds	r3, #96	@ 0x60
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	4413      	add	r3, r2
 8003aea:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3714      	adds	r7, #20
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <LL_ADC_SetOffsetState>:
{
 8003b00:	b480      	push	{r7}
 8003b02:	b087      	sub	sp, #28
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	3360      	adds	r3, #96	@ 0x60
 8003b10:	461a      	mov	r2, r3
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	4413      	add	r3, r2
 8003b18:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	431a      	orrs	r2, r3
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	601a      	str	r2, [r3, #0]
}
 8003b2a:	bf00      	nop
 8003b2c:	371c      	adds	r7, #28
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr

08003b36 <LL_ADC_SetOffsetSign>:
{
 8003b36:	b480      	push	{r7}
 8003b38:	b087      	sub	sp, #28
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	60f8      	str	r0, [r7, #12]
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	3360      	adds	r3, #96	@ 0x60
 8003b46:	461a      	mov	r2, r3
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	4413      	add	r3, r2
 8003b4e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	601a      	str	r2, [r3, #0]
}
 8003b60:	bf00      	nop
 8003b62:	371c      	adds	r7, #28
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <LL_ADC_SetOffsetSaturation>:
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b087      	sub	sp, #28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	3360      	adds	r3, #96	@ 0x60
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	4413      	add	r3, r2
 8003b84:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	431a      	orrs	r2, r3
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	601a      	str	r2, [r3, #0]
}
 8003b96:	bf00      	nop
 8003b98:	371c      	adds	r7, #28
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr

08003ba2 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b083      	sub	sp, #12
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
 8003baa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	695b      	ldr	r3, [r3, #20]
 8003bb0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	615a      	str	r2, [r3, #20]
}
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <LL_ADC_INJ_GetTrigAuto>:
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <LL_ADC_SetChannelSamplingTime>:
{
 8003be4:	b480      	push	{r7}
 8003be6:	b087      	sub	sp, #28
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	3314      	adds	r3, #20
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	0e5b      	lsrs	r3, r3, #25
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	f003 0304 	and.w	r3, r3, #4
 8003c00:	4413      	add	r3, r2
 8003c02:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	0d1b      	lsrs	r3, r3, #20
 8003c0c:	f003 031f 	and.w	r3, r3, #31
 8003c10:	2107      	movs	r1, #7
 8003c12:	fa01 f303 	lsl.w	r3, r1, r3
 8003c16:	43db      	mvns	r3, r3
 8003c18:	401a      	ands	r2, r3
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	0d1b      	lsrs	r3, r3, #20
 8003c1e:	f003 031f 	and.w	r3, r3, #31
 8003c22:	6879      	ldr	r1, [r7, #4]
 8003c24:	fa01 f303 	lsl.w	r3, r1, r3
 8003c28:	431a      	orrs	r2, r3
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	601a      	str	r2, [r3, #0]
}
 8003c2e:	bf00      	nop
 8003c30:	371c      	adds	r7, #28
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
	...

08003c3c <LL_ADC_SetChannelSingleDiff>:
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c54:	43db      	mvns	r3, r3
 8003c56:	401a      	ands	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f003 0318 	and.w	r3, r3, #24
 8003c5e:	4908      	ldr	r1, [pc, #32]	@ (8003c80 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003c60:	40d9      	lsrs	r1, r3
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	400b      	ands	r3, r1
 8003c66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c6a:	431a      	orrs	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8003c72:	bf00      	nop
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	0007ffff 	.word	0x0007ffff

08003c84 <LL_ADC_GetMultimode>:
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f003 031f 	and.w	r3, r3, #31
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <LL_ADC_IsEnabled>:
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d101      	bne.n	8003cb8 <LL_ADC_IsEnabled+0x18>
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e000      	b.n	8003cba <LL_ADC_IsEnabled+0x1a>
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <LL_ADC_StartCalibration>:
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b083      	sub	sp, #12
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
 8003cce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003cd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003cdc:	683a      	ldr	r2, [r7, #0]
 8003cde:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	609a      	str	r2, [r3, #8]
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <LL_ADC_IsCalibrationOnGoing>:
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003d08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d0c:	d101      	bne.n	8003d12 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e000      	b.n	8003d14 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <LL_ADC_REG_IsConversionOngoing>:
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f003 0304 	and.w	r3, r3, #4
 8003d30:	2b04      	cmp	r3, #4
 8003d32:	d101      	bne.n	8003d38 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003d34:	2301      	movs	r3, #1
 8003d36:	e000      	b.n	8003d3a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr

08003d46 <LL_ADC_INJ_StartConversion>:
{
 8003d46:	b480      	push	{r7}
 8003d48:	b083      	sub	sp, #12
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003d56:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d5a:	f043 0208 	orr.w	r2, r3, #8
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	609a      	str	r2, [r3, #8]
}
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr

08003d6e <LL_ADC_INJ_IsConversionOngoing>:
{
 8003d6e:	b480      	push	{r7}
 8003d70:	b083      	sub	sp, #12
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f003 0308 	and.w	r3, r3, #8
 8003d7e:	2b08      	cmp	r3, #8
 8003d80:	d101      	bne.n	8003d86 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003d82:	2301      	movs	r3, #1
 8003d84:	e000      	b.n	8003d88 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d101      	bne.n	8003db0 <HAL_ADCEx_Calibration_Start+0x1c>
 8003dac:	2302      	movs	r3, #2
 8003dae:	e04d      	b.n	8003e4c <HAL_ADCEx_Calibration_Start+0xb8>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f7ff fde7 	bl	800398c <ADC_Disable>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003dc2:	7bfb      	ldrb	r3, [r7, #15]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d136      	bne.n	8003e36 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dcc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003dd0:	f023 0302 	bic.w	r3, r3, #2
 8003dd4:	f043 0202 	orr.w	r2, r3, #2
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6839      	ldr	r1, [r7, #0]
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7ff ff6f 	bl	8003cc6 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003de8:	e014      	b.n	8003e14 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	3301      	adds	r3, #1
 8003dee:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	4a18      	ldr	r2, [pc, #96]	@ (8003e54 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d90d      	bls.n	8003e14 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dfc:	f023 0312 	bic.w	r3, r3, #18
 8003e00:	f043 0210 	orr.w	r2, r3, #16
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e01b      	b.n	8003e4c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7ff ff6d 	bl	8003cf8 <LL_ADC_IsCalibrationOnGoing>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1e2      	bne.n	8003dea <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e28:	f023 0303 	bic.w	r3, r3, #3
 8003e2c:	f043 0201 	orr.w	r2, r3, #1
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e34:	e005      	b.n	8003e42 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e3a:	f043 0210 	orr.w	r2, r3, #16
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3710      	adds	r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	0004de01 	.word	0x0004de01

08003e58 <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b086      	sub	sp, #24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e60:	4853      	ldr	r0, [pc, #332]	@ (8003fb0 <HAL_ADCEx_InjectedStart+0x158>)
 8003e62:	f7ff ff0f 	bl	8003c84 <LL_ADC_GetMultimode>
 8003e66:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7ff ff7e 	bl	8003d6e <LL_ADC_INJ_IsConversionOngoing>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <HAL_ADCEx_InjectedStart+0x24>
  {
    return HAL_BUSY;
 8003e78:	2302      	movs	r3, #2
 8003e7a:	e094      	b.n	8003fa6 <HAL_ADCEx_InjectedStart+0x14e>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003e86:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e8e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10a      	bne.n	8003eac <HAL_ADCEx_InjectedStart+0x54>
        && (tmp_config_injected_queue == 0UL)
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d107      	bne.n	8003eac <HAL_ADCEx_InjectedStart+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea0:	f043 0220 	orr.w	r2, r3, #32
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e07c      	b.n	8003fa6 <HAL_ADCEx_InjectedStart+0x14e>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d101      	bne.n	8003eba <HAL_ADCEx_InjectedStart+0x62>
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	e075      	b.n	8003fa6 <HAL_ADCEx_InjectedStart+0x14e>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7ff fcdc 	bl	8003880 <ADC_Enable>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003ecc:	7bfb      	ldrb	r3, [r7, #15]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d164      	bne.n	8003f9c <HAL_ADCEx_InjectedStart+0x144>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d006      	beq.n	8003eec <HAL_ADCEx_InjectedStart+0x94>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee2:	f023 0208 	bic.w	r2, r3, #8
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	661a      	str	r2, [r3, #96]	@ 0x60
 8003eea:	e002      	b.n	8003ef2 <HAL_ADCEx_InjectedStart+0x9a>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003efa:	f023 0301 	bic.w	r3, r3, #1
 8003efe:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a2a      	ldr	r2, [pc, #168]	@ (8003fb4 <HAL_ADCEx_InjectedStart+0x15c>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d002      	beq.n	8003f16 <HAL_ADCEx_InjectedStart+0xbe>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	e001      	b.n	8003f1a <HAL_ADCEx_InjectedStart+0xc2>
 8003f16:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	6812      	ldr	r2, [r2, #0]
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d002      	beq.n	8003f28 <HAL_ADCEx_InjectedStart+0xd0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d105      	bne.n	8003f34 <HAL_ADCEx_InjectedStart+0xdc>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f2c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2260      	movs	r2, #96	@ 0x60
 8003f3a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a1a      	ldr	r2, [pc, #104]	@ (8003fb4 <HAL_ADCEx_InjectedStart+0x15c>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d002      	beq.n	8003f54 <HAL_ADCEx_InjectedStart+0xfc>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	e001      	b.n	8003f58 <HAL_ADCEx_InjectedStart+0x100>
 8003f54:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6812      	ldr	r2, [r2, #0]
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d008      	beq.n	8003f72 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d005      	beq.n	8003f72 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	2b06      	cmp	r3, #6
 8003f6a:	d002      	beq.n	8003f72 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	2b07      	cmp	r3, #7
 8003f70:	d10d      	bne.n	8003f8e <HAL_ADCEx_InjectedStart+0x136>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7ff fe26 	bl	8003bc8 <LL_ADC_INJ_GetTrigAuto>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d110      	bne.n	8003fa4 <HAL_ADCEx_InjectedStart+0x14c>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7ff fedd 	bl	8003d46 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8003f8c:	e00a      	b.n	8003fa4 <HAL_ADCEx_InjectedStart+0x14c>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f92:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f9a:	e003      	b.n	8003fa4 <HAL_ADCEx_InjectedStart+0x14c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8003fa4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3718      	adds	r7, #24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	50000300 	.word	0x50000300
 8003fb4:	50000100 	.word	0x50000100

08003fb8 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003fc0:	486e      	ldr	r0, [pc, #440]	@ (800417c <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 8003fc2:	f7ff fe5f 	bl	8003c84 <LL_ADC_GetMultimode>
 8003fc6:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f7ff fece 	bl	8003d6e <LL_ADC_INJ_IsConversionOngoing>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d001      	beq.n	8003fdc <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 8003fd8:	2302      	movs	r3, #2
 8003fda:	e0ca      	b.n	8004172 <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003fe6:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fee:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10a      	bne.n	800400c <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d107      	bne.n	800400c <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004000:	f043 0220 	orr.w	r2, r3, #32
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e0b2      	b.n	8004172 <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004012:	2b01      	cmp	r3, #1
 8004014:	d101      	bne.n	800401a <HAL_ADCEx_InjectedStart_IT+0x62>
 8004016:	2302      	movs	r3, #2
 8004018:	e0ab      	b.n	8004172 <HAL_ADCEx_InjectedStart_IT+0x1ba>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7ff fc2c 	bl	8003880 <ADC_Enable>
 8004028:	4603      	mov	r3, r0
 800402a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800402c:	7bfb      	ldrb	r3, [r7, #15]
 800402e:	2b00      	cmp	r3, #0
 8004030:	f040 809a 	bne.w	8004168 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004038:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800403c:	2b00      	cmp	r3, #0
 800403e:	d006      	beq.n	800404e <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004044:	f023 0208 	bic.w	r2, r3, #8
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	661a      	str	r2, [r3, #96]	@ 0x60
 800404c:	e002      	b.n	8004054 <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004058:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800405c:	f023 0301 	bic.w	r3, r3, #1
 8004060:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a44      	ldr	r2, [pc, #272]	@ (8004180 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d002      	beq.n	8004078 <HAL_ADCEx_InjectedStart_IT+0xc0>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	e001      	b.n	800407c <HAL_ADCEx_InjectedStart_IT+0xc4>
 8004078:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	6812      	ldr	r2, [r2, #0]
 8004080:	4293      	cmp	r3, r2
 8004082:	d002      	beq.n	800408a <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d105      	bne.n	8004096 <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800408e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2260      	movs	r2, #96	@ 0x60
 800409c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d007      	beq.n	80040c4 <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040c2:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	2b08      	cmp	r3, #8
 80040ca:	d110      	bne.n	80040ee <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	685a      	ldr	r2, [r3, #4]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 0220 	bic.w	r2, r2, #32
 80040da:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685a      	ldr	r2, [r3, #4]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040ea:	605a      	str	r2, [r3, #4]
          break;
 80040ec:	e010      	b.n	8004110 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	685a      	ldr	r2, [r3, #4]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040fc:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f042 0220 	orr.w	r2, r2, #32
 800410c:	605a      	str	r2, [r3, #4]
          break;
 800410e:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a1a      	ldr	r2, [pc, #104]	@ (8004180 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d002      	beq.n	8004120 <HAL_ADCEx_InjectedStart_IT+0x168>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	e001      	b.n	8004124 <HAL_ADCEx_InjectedStart_IT+0x16c>
 8004120:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6812      	ldr	r2, [r2, #0]
 8004128:	4293      	cmp	r3, r2
 800412a:	d008      	beq.n	800413e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d005      	beq.n	800413e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	2b06      	cmp	r3, #6
 8004136:	d002      	beq.n	800413e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	2b07      	cmp	r3, #7
 800413c:	d10d      	bne.n	800415a <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4618      	mov	r0, r3
 8004144:	f7ff fd40 	bl	8003bc8 <LL_ADC_INJ_GetTrigAuto>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d110      	bne.n	8004170 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4618      	mov	r0, r3
 8004154:	f7ff fdf7 	bl	8003d46 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004158:	e00a      	b.n	8004170 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800415e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004166:	e003      	b.n	8004170 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004170:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004172:	4618      	mov	r0, r3
 8004174:	3718      	adds	r7, #24
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	50000300 	.word	0x50000300
 8004180:	50000100 	.word	0x50000100

08004184 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800418c:	bf00      	nop
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr

08004198 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80041c8:	bf00      	nop
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b0b6      	sub	sp, #216	@ 0xd8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041de:	2300      	movs	r3, #0
 80041e0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80041e4:	2300      	movs	r3, #0
 80041e6:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 80041e8:	2300      	movs	r3, #0
 80041ea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d102      	bne.n	80041fe <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80041f8:	2302      	movs	r3, #2
 80041fa:	f000 bcb5 	b.w	8004b68 <HAL_ADCEx_InjectedConfigChannel+0x994>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004212:	2b01      	cmp	r3, #1
 8004214:	d130      	bne.n	8004278 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2b09      	cmp	r3, #9
 800421c:	d179      	bne.n	8004312 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004222:	2b00      	cmp	r3, #0
 8004224:	d010      	beq.n	8004248 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	0e9b      	lsrs	r3, r3, #26
 800422c:	025b      	lsls	r3, r3, #9
 800422e:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004236:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800423a:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004240:	4313      	orrs	r3, r2
 8004242:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004246:	e007      	b.n	8004258 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	0e9b      	lsrs	r3, r3, #26
 800424e:	025b      	lsls	r3, r3, #9
 8004250:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8004254:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800425e:	4b84      	ldr	r3, [pc, #528]	@ (8004470 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004260:	4013      	ands	r3, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	6812      	ldr	r2, [r2, #0]
 8004266:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800426a:	430b      	orrs	r3, r1
 800426c:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004274:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004276:	e04c      	b.n	8004312 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800427c:	2b00      	cmp	r3, #0
 800427e:	d11d      	bne.n	80042bc <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	6a1a      	ldr	r2, [r3, #32]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004292:	2b00      	cmp	r3, #0
 8004294:	d00d      	beq.n	80042b2 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042a0:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80042a4:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042b0:	e004      	b.n	80042bc <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	3b01      	subs	r3, #1
 80042b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	0e9b      	lsrs	r3, r3, #26
 80042c2:	f003 021f 	and.w	r2, r3, #31
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f003 031f 	and.w	r3, r3, #31
 80042ce:	fa02 f303 	lsl.w	r3, r2, r3
 80042d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80042d6:	4313      	orrs	r3, r2
 80042d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042e0:	1e5a      	subs	r2, r3, #1
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80042ea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80042ee:	431a      	orrs	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d10a      	bne.n	8004312 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004302:	4b5b      	ldr	r3, [pc, #364]	@ (8004470 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004304:	4013      	ands	r3, r2
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	6812      	ldr	r2, [r2, #0]
 800430e:	430b      	orrs	r3, r1
 8004310:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4618      	mov	r0, r3
 8004318:	f7ff fd29 	bl	8003d6e <LL_ADC_INJ_IsConversionOngoing>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d124      	bne.n	800436c <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004328:	2b00      	cmp	r3, #0
 800432a:	d112      	bne.n	8004352 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800433c:	055a      	lsls	r2, r3, #21
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004344:	051b      	lsls	r3, r3, #20
 8004346:	431a      	orrs	r2, r3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	430a      	orrs	r2, r1
 800434e:	60da      	str	r2, [r3, #12]
 8004350:	e00c      	b.n	800436c <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004362:	055a      	lsls	r2, r3, #21
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4618      	mov	r0, r3
 8004372:	f7ff fcd5 	bl	8003d20 <LL_ADC_REG_IsConversionOngoing>
 8004376:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4618      	mov	r0, r3
 8004380:	f7ff fcf5 	bl	8003d6e <LL_ADC_INJ_IsConversionOngoing>
 8004384:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004388:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800438c:	2b00      	cmp	r3, #0
 800438e:	f040 822e 	bne.w	80047ee <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004392:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004396:	2b00      	cmp	r3, #0
 8004398:	f040 8229 	bne.w	80047ee <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d003      	beq.n	80043ac <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d116      	bne.n	80043da <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d108      	bne.n	80043c8 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68da      	ldr	r2, [r3, #12]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80043c4:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80043c6:	e01f      	b.n	8004408 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	68da      	ldr	r2, [r3, #12]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80043d6:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80043d8:	e016      	b.n	8004408 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d109      	bne.n	80043f8 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043e8:	f043 0220 	orr.w	r2, r3, #32
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80043f6:	e007      	b.n	8004408 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68da      	ldr	r2, [r3, #12]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004406:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800440e:	2b01      	cmp	r3, #1
 8004410:	d110      	bne.n	8004434 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004424:	430b      	orrs	r3, r1
 8004426:	431a      	orrs	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f042 0202 	orr.w	r2, r2, #2
 8004430:	611a      	str	r2, [r3, #16]
 8004432:	e007      	b.n	8004444 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	691a      	ldr	r2, [r3, #16]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 0202 	bic.w	r2, r2, #2
 8004442:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800444c:	d112      	bne.n	8004474 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6818      	ldr	r0, [r3, #0]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2200      	movs	r2, #0
 8004458:	4619      	mov	r1, r3
 800445a:	f7ff fbc3 	bl	8003be4 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004466:	4618      	mov	r0, r3
 8004468:	f7ff fb9b 	bl	8003ba2 <LL_ADC_SetSamplingTimeCommonConfig>
 800446c:	e011      	b.n	8004492 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 800446e:	bf00      	nop
 8004470:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6818      	ldr	r0, [r3, #0]
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004480:	461a      	mov	r2, r3
 8004482:	f7ff fbaf 	bl	8003be4 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2100      	movs	r1, #0
 800448c:	4618      	mov	r0, r3
 800448e:	f7ff fb88 	bl	8003ba2 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	695a      	ldr	r2, [r3, #20]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	08db      	lsrs	r3, r3, #3
 800449e:	f003 0303 	and.w	r3, r3, #3
 80044a2:	005b      	lsls	r3, r3, #1
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	691b      	ldr	r3, [r3, #16]
 80044b0:	2b04      	cmp	r3, #4
 80044b2:	d022      	beq.n	80044fa <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6818      	ldr	r0, [r3, #0]
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	6919      	ldr	r1, [r3, #16]
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80044c4:	f7ff fae2 	bl	8003a8c <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6818      	ldr	r0, [r3, #0]
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	6919      	ldr	r1, [r3, #16]
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	461a      	mov	r2, r3
 80044d6:	f7ff fb2e 	bl	8003b36 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6818      	ldr	r0, [r3, #0]
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d102      	bne.n	80044f0 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80044ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044ee:	e000      	b.n	80044f2 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 80044f0:	2300      	movs	r3, #0
 80044f2:	461a      	mov	r2, r3
 80044f4:	f7ff fb3a 	bl	8003b6c <LL_ADC_SetOffsetSaturation>
 80044f8:	e179      	b.n	80047ee <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2100      	movs	r1, #0
 8004500:	4618      	mov	r0, r3
 8004502:	f7ff fae7 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 8004506:	4603      	mov	r3, r0
 8004508:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10a      	bne.n	8004526 <HAL_ADCEx_InjectedConfigChannel+0x352>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2100      	movs	r1, #0
 8004516:	4618      	mov	r0, r3
 8004518:	f7ff fadc 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 800451c:	4603      	mov	r3, r0
 800451e:	0e9b      	lsrs	r3, r3, #26
 8004520:	f003 021f 	and.w	r2, r3, #31
 8004524:	e01e      	b.n	8004564 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2100      	movs	r1, #0
 800452c:	4618      	mov	r0, r3
 800452e:	f7ff fad1 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 8004532:	4603      	mov	r3, r0
 8004534:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004538:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800453c:	fa93 f3a3 	rbit	r3, r3
 8004540:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8004544:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004548:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800454c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004550:	2b00      	cmp	r3, #0
 8004552:	d101      	bne.n	8004558 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8004554:	2320      	movs	r3, #32
 8004556:	e004      	b.n	8004562 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8004558:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800455c:	fab3 f383 	clz	r3, r3
 8004560:	b2db      	uxtb	r3, r3
 8004562:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800456c:	2b00      	cmp	r3, #0
 800456e:	d105      	bne.n	800457c <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	0e9b      	lsrs	r3, r3, #26
 8004576:	f003 031f 	and.w	r3, r3, #31
 800457a:	e018      	b.n	80045ae <HAL_ADCEx_InjectedConfigChannel+0x3da>
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004584:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004588:	fa93 f3a3 	rbit	r3, r3
 800458c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004590:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004594:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004598:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d101      	bne.n	80045a4 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 80045a0:	2320      	movs	r3, #32
 80045a2:	e004      	b.n	80045ae <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 80045a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80045a8:	fab3 f383 	clz	r3, r3
 80045ac:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d106      	bne.n	80045c0 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2200      	movs	r2, #0
 80045b8:	2100      	movs	r1, #0
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7ff faa0 	bl	8003b00 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2101      	movs	r1, #1
 80045c6:	4618      	mov	r0, r3
 80045c8:	f7ff fa84 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 80045cc:	4603      	mov	r3, r0
 80045ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10a      	bne.n	80045ec <HAL_ADCEx_InjectedConfigChannel+0x418>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2101      	movs	r1, #1
 80045dc:	4618      	mov	r0, r3
 80045de:	f7ff fa79 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 80045e2:	4603      	mov	r3, r0
 80045e4:	0e9b      	lsrs	r3, r3, #26
 80045e6:	f003 021f 	and.w	r2, r3, #31
 80045ea:	e01e      	b.n	800462a <HAL_ADCEx_InjectedConfigChannel+0x456>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2101      	movs	r1, #1
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7ff fa6e 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 80045f8:	4603      	mov	r3, r0
 80045fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004602:	fa93 f3a3 	rbit	r3, r3
 8004606:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800460a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800460e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004612:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004616:	2b00      	cmp	r3, #0
 8004618:	d101      	bne.n	800461e <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 800461a:	2320      	movs	r3, #32
 800461c:	e004      	b.n	8004628 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 800461e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004622:	fab3 f383 	clz	r3, r3
 8004626:	b2db      	uxtb	r3, r3
 8004628:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004632:	2b00      	cmp	r3, #0
 8004634:	d105      	bne.n	8004642 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	0e9b      	lsrs	r3, r3, #26
 800463c:	f003 031f 	and.w	r3, r3, #31
 8004640:	e018      	b.n	8004674 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800464a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800464e:	fa93 f3a3 	rbit	r3, r3
 8004652:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004656:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800465a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800465e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8004666:	2320      	movs	r3, #32
 8004668:	e004      	b.n	8004674 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 800466a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800466e:	fab3 f383 	clz	r3, r3
 8004672:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004674:	429a      	cmp	r2, r3
 8004676:	d106      	bne.n	8004686 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2200      	movs	r2, #0
 800467e:	2101      	movs	r1, #1
 8004680:	4618      	mov	r0, r3
 8004682:	f7ff fa3d 	bl	8003b00 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2102      	movs	r1, #2
 800468c:	4618      	mov	r0, r3
 800468e:	f7ff fa21 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 8004692:	4603      	mov	r3, r0
 8004694:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004698:	2b00      	cmp	r3, #0
 800469a:	d10a      	bne.n	80046b2 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2102      	movs	r1, #2
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7ff fa16 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 80046a8:	4603      	mov	r3, r0
 80046aa:	0e9b      	lsrs	r3, r3, #26
 80046ac:	f003 021f 	and.w	r2, r3, #31
 80046b0:	e01e      	b.n	80046f0 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2102      	movs	r1, #2
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7ff fa0b 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 80046be:	4603      	mov	r3, r0
 80046c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80046c8:	fa93 f3a3 	rbit	r3, r3
 80046cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80046d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80046d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d101      	bne.n	80046e4 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 80046e0:	2320      	movs	r3, #32
 80046e2:	e004      	b.n	80046ee <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 80046e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80046e8:	fab3 f383 	clz	r3, r3
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d105      	bne.n	8004708 <HAL_ADCEx_InjectedConfigChannel+0x534>
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	0e9b      	lsrs	r3, r3, #26
 8004702:	f003 031f 	and.w	r3, r3, #31
 8004706:	e014      	b.n	8004732 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800470e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004710:	fa93 f3a3 	rbit	r3, r3
 8004714:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004716:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004718:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800471c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004720:	2b00      	cmp	r3, #0
 8004722:	d101      	bne.n	8004728 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8004724:	2320      	movs	r3, #32
 8004726:	e004      	b.n	8004732 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8004728:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800472c:	fab3 f383 	clz	r3, r3
 8004730:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004732:	429a      	cmp	r2, r3
 8004734:	d106      	bne.n	8004744 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2200      	movs	r2, #0
 800473c:	2102      	movs	r1, #2
 800473e:	4618      	mov	r0, r3
 8004740:	f7ff f9de 	bl	8003b00 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2103      	movs	r1, #3
 800474a:	4618      	mov	r0, r3
 800474c:	f7ff f9c2 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 8004750:	4603      	mov	r3, r0
 8004752:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004756:	2b00      	cmp	r3, #0
 8004758:	d10a      	bne.n	8004770 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2103      	movs	r1, #3
 8004760:	4618      	mov	r0, r3
 8004762:	f7ff f9b7 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 8004766:	4603      	mov	r3, r0
 8004768:	0e9b      	lsrs	r3, r3, #26
 800476a:	f003 021f 	and.w	r2, r3, #31
 800476e:	e017      	b.n	80047a0 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2103      	movs	r1, #3
 8004776:	4618      	mov	r0, r3
 8004778:	f7ff f9ac 	bl	8003ad4 <LL_ADC_GetOffsetChannel>
 800477c:	4603      	mov	r3, r0
 800477e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004780:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004782:	fa93 f3a3 	rbit	r3, r3
 8004786:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004788:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800478a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800478c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800478e:	2b00      	cmp	r3, #0
 8004790:	d101      	bne.n	8004796 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8004792:	2320      	movs	r3, #32
 8004794:	e003      	b.n	800479e <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8004796:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004798:	fab3 f383 	clz	r3, r3
 800479c:	b2db      	uxtb	r3, r3
 800479e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d105      	bne.n	80047b8 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	0e9b      	lsrs	r3, r3, #26
 80047b2:	f003 031f 	and.w	r3, r3, #31
 80047b6:	e011      	b.n	80047dc <HAL_ADCEx_InjectedConfigChannel+0x608>
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047c0:	fa93 f3a3 	rbit	r3, r3
 80047c4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80047c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80047c8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80047ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d101      	bne.n	80047d4 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 80047d0:	2320      	movs	r3, #32
 80047d2:	e003      	b.n	80047dc <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 80047d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047d6:	fab3 f383 	clz	r3, r3
 80047da:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80047dc:	429a      	cmp	r2, r3
 80047de:	d106      	bne.n	80047ee <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2200      	movs	r2, #0
 80047e6:	2103      	movs	r1, #3
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7ff f989 	bl	8003b00 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff fa54 	bl	8003ca0 <LL_ADC_IsEnabled>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	f040 8140 	bne.w	8004a80 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6818      	ldr	r0, [r3, #0]
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	6819      	ldr	r1, [r3, #0]
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	461a      	mov	r2, r3
 800480e:	f7ff fa15 	bl	8003c3c <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	4a8f      	ldr	r2, [pc, #572]	@ (8004a54 <HAL_ADCEx_InjectedConfigChannel+0x880>)
 8004818:	4293      	cmp	r3, r2
 800481a:	f040 8131 	bne.w	8004a80 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10b      	bne.n	8004846 <HAL_ADCEx_InjectedConfigChannel+0x672>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	0e9b      	lsrs	r3, r3, #26
 8004834:	3301      	adds	r3, #1
 8004836:	f003 031f 	and.w	r3, r3, #31
 800483a:	2b09      	cmp	r3, #9
 800483c:	bf94      	ite	ls
 800483e:	2301      	movls	r3, #1
 8004840:	2300      	movhi	r3, #0
 8004842:	b2db      	uxtb	r3, r3
 8004844:	e019      	b.n	800487a <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800484c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800484e:	fa93 f3a3 	rbit	r3, r3
 8004852:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004854:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004856:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004858:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 800485e:	2320      	movs	r3, #32
 8004860:	e003      	b.n	800486a <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8004862:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004864:	fab3 f383 	clz	r3, r3
 8004868:	b2db      	uxtb	r3, r3
 800486a:	3301      	adds	r3, #1
 800486c:	f003 031f 	and.w	r3, r3, #31
 8004870:	2b09      	cmp	r3, #9
 8004872:	bf94      	ite	ls
 8004874:	2301      	movls	r3, #1
 8004876:	2300      	movhi	r3, #0
 8004878:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800487a:	2b00      	cmp	r3, #0
 800487c:	d079      	beq.n	8004972 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004886:	2b00      	cmp	r3, #0
 8004888:	d107      	bne.n	800489a <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	0e9b      	lsrs	r3, r3, #26
 8004890:	3301      	adds	r3, #1
 8004892:	069b      	lsls	r3, r3, #26
 8004894:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004898:	e015      	b.n	80048c6 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048a2:	fa93 f3a3 	rbit	r3, r3
 80048a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80048a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048aa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80048ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d101      	bne.n	80048b6 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 80048b2:	2320      	movs	r3, #32
 80048b4:	e003      	b.n	80048be <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 80048b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048b8:	fab3 f383 	clz	r3, r3
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	3301      	adds	r3, #1
 80048c0:	069b      	lsls	r3, r3, #26
 80048c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d109      	bne.n	80048e6 <HAL_ADCEx_InjectedConfigChannel+0x712>
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	0e9b      	lsrs	r3, r3, #26
 80048d8:	3301      	adds	r3, #1
 80048da:	f003 031f 	and.w	r3, r3, #31
 80048de:	2101      	movs	r1, #1
 80048e0:	fa01 f303 	lsl.w	r3, r1, r3
 80048e4:	e017      	b.n	8004916 <HAL_ADCEx_InjectedConfigChannel+0x742>
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048ee:	fa93 f3a3 	rbit	r3, r3
 80048f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80048f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048f6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80048f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d101      	bne.n	8004902 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 80048fe:	2320      	movs	r3, #32
 8004900:	e003      	b.n	800490a <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8004902:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004904:	fab3 f383 	clz	r3, r3
 8004908:	b2db      	uxtb	r3, r3
 800490a:	3301      	adds	r3, #1
 800490c:	f003 031f 	and.w	r3, r3, #31
 8004910:	2101      	movs	r1, #1
 8004912:	fa01 f303 	lsl.w	r3, r1, r3
 8004916:	ea42 0103 	orr.w	r1, r2, r3
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10a      	bne.n	800493c <HAL_ADCEx_InjectedConfigChannel+0x768>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	0e9b      	lsrs	r3, r3, #26
 800492c:	3301      	adds	r3, #1
 800492e:	f003 021f 	and.w	r2, r3, #31
 8004932:	4613      	mov	r3, r2
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	4413      	add	r3, r2
 8004938:	051b      	lsls	r3, r3, #20
 800493a:	e018      	b.n	800496e <HAL_ADCEx_InjectedConfigChannel+0x79a>
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004944:	fa93 f3a3 	rbit	r3, r3
 8004948:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800494a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800494c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800494e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004950:	2b00      	cmp	r3, #0
 8004952:	d101      	bne.n	8004958 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8004954:	2320      	movs	r3, #32
 8004956:	e003      	b.n	8004960 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8004958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800495a:	fab3 f383 	clz	r3, r3
 800495e:	b2db      	uxtb	r3, r3
 8004960:	3301      	adds	r3, #1
 8004962:	f003 021f 	and.w	r2, r3, #31
 8004966:	4613      	mov	r3, r2
 8004968:	005b      	lsls	r3, r3, #1
 800496a:	4413      	add	r3, r2
 800496c:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800496e:	430b      	orrs	r3, r1
 8004970:	e081      	b.n	8004a76 <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800497a:	2b00      	cmp	r3, #0
 800497c:	d107      	bne.n	800498e <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	0e9b      	lsrs	r3, r3, #26
 8004984:	3301      	adds	r3, #1
 8004986:	069b      	lsls	r3, r3, #26
 8004988:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800498c:	e015      	b.n	80049ba <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004996:	fa93 f3a3 	rbit	r3, r3
 800499a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800499c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80049a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 80049a6:	2320      	movs	r3, #32
 80049a8:	e003      	b.n	80049b2 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 80049aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049ac:	fab3 f383 	clz	r3, r3
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	3301      	adds	r3, #1
 80049b4:	069b      	lsls	r3, r3, #26
 80049b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d109      	bne.n	80049da <HAL_ADCEx_InjectedConfigChannel+0x806>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	0e9b      	lsrs	r3, r3, #26
 80049cc:	3301      	adds	r3, #1
 80049ce:	f003 031f 	and.w	r3, r3, #31
 80049d2:	2101      	movs	r1, #1
 80049d4:	fa01 f303 	lsl.w	r3, r1, r3
 80049d8:	e017      	b.n	8004a0a <HAL_ADCEx_InjectedConfigChannel+0x836>
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	fa93 f3a3 	rbit	r3, r3
 80049e6:	61bb      	str	r3, [r7, #24]
  return result;
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80049ec:	6a3b      	ldr	r3, [r7, #32]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d101      	bne.n	80049f6 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 80049f2:	2320      	movs	r3, #32
 80049f4:	e003      	b.n	80049fe <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 80049f6:	6a3b      	ldr	r3, [r7, #32]
 80049f8:	fab3 f383 	clz	r3, r3
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	3301      	adds	r3, #1
 8004a00:	f003 031f 	and.w	r3, r3, #31
 8004a04:	2101      	movs	r1, #1
 8004a06:	fa01 f303 	lsl.w	r3, r1, r3
 8004a0a:	ea42 0103 	orr.w	r1, r2, r3
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d10d      	bne.n	8004a36 <HAL_ADCEx_InjectedConfigChannel+0x862>
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	0e9b      	lsrs	r3, r3, #26
 8004a20:	3301      	adds	r3, #1
 8004a22:	f003 021f 	and.w	r2, r3, #31
 8004a26:	4613      	mov	r3, r2
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	4413      	add	r3, r2
 8004a2c:	3b1e      	subs	r3, #30
 8004a2e:	051b      	lsls	r3, r3, #20
 8004a30:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004a34:	e01e      	b.n	8004a74 <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	fa93 f3a3 	rbit	r3, r3
 8004a42:	60fb      	str	r3, [r7, #12]
  return result;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d104      	bne.n	8004a58 <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8004a4e:	2320      	movs	r3, #32
 8004a50:	e006      	b.n	8004a60 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8004a52:	bf00      	nop
 8004a54:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	fab3 f383 	clz	r3, r3
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	3301      	adds	r3, #1
 8004a62:	f003 021f 	and.w	r2, r3, #31
 8004a66:	4613      	mov	r3, r2
 8004a68:	005b      	lsls	r3, r3, #1
 8004a6a:	4413      	add	r3, r2
 8004a6c:	3b1e      	subs	r3, #30
 8004a6e:	051b      	lsls	r3, r3, #20
 8004a70:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a74:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8004a76:	683a      	ldr	r2, [r7, #0]
 8004a78:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	f7ff f8b2 	bl	8003be4 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	4b3a      	ldr	r3, [pc, #232]	@ (8004b70 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 8004a86:	4013      	ands	r3, r2
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d067      	beq.n	8004b5c <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a8c:	4839      	ldr	r0, [pc, #228]	@ (8004b74 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004a8e:	f7fe ffef 	bl	8003a70 <LL_ADC_GetCommonPathInternalCh>
 8004a92:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a37      	ldr	r2, [pc, #220]	@ (8004b78 <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d004      	beq.n	8004aaa <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a35      	ldr	r2, [pc, #212]	@ (8004b7c <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d127      	bne.n	8004afa <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004aaa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004aae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d121      	bne.n	8004afa <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004abe:	d14d      	bne.n	8004b5c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ac0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004ac4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004ac8:	4619      	mov	r1, r3
 8004aca:	482a      	ldr	r0, [pc, #168]	@ (8004b74 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004acc:	f7fe ffbd 	bl	8003a4a <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004ad0:	4b2b      	ldr	r3, [pc, #172]	@ (8004b80 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	099b      	lsrs	r3, r3, #6
 8004ad6:	4a2b      	ldr	r2, [pc, #172]	@ (8004b84 <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 8004ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8004adc:	099a      	lsrs	r2, r3, #6
 8004ade:	4613      	mov	r3, r2
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	4413      	add	r3, r2
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8004ae8:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004aea:	e002      	b.n	8004af2 <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	3b01      	subs	r3, #1
 8004af0:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1f9      	bne.n	8004aec <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004af8:	e030      	b.n	8004b5c <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a22      	ldr	r2, [pc, #136]	@ (8004b88 <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d113      	bne.n	8004b2c <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10d      	bne.n	8004b2c <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a1d      	ldr	r2, [pc, #116]	@ (8004b8c <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d020      	beq.n	8004b5c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b22:	4619      	mov	r1, r3
 8004b24:	4813      	ldr	r0, [pc, #76]	@ (8004b74 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004b26:	f7fe ff90 	bl	8003a4a <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b2a:	e017      	b.n	8004b5c <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a17      	ldr	r2, [pc, #92]	@ (8004b90 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d112      	bne.n	8004b5c <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004b36:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10c      	bne.n	8004b5c <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a11      	ldr	r2, [pc, #68]	@ (8004b8c <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d007      	beq.n	8004b5c <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004b54:	4619      	mov	r1, r3
 8004b56:	4807      	ldr	r0, [pc, #28]	@ (8004b74 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004b58:	f7fe ff77 	bl	8003a4a <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004b64:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	37d8      	adds	r7, #216	@ 0xd8
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	80080000 	.word	0x80080000
 8004b74:	50000300 	.word	0x50000300
 8004b78:	c3210000 	.word	0xc3210000
 8004b7c:	90c00010 	.word	0x90c00010
 8004b80:	20000000 	.word	0x20000000
 8004b84:	053e2d63 	.word	0x053e2d63
 8004b88:	c7520000 	.word	0xc7520000
 8004b8c:	50000100 	.word	0x50000100
 8004b90:	cb840000 	.word	0xcb840000

08004b94 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004b94:	b590      	push	{r4, r7, lr}
 8004b96:	b0a1      	sub	sp, #132	@ 0x84
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d101      	bne.n	8004bb2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004bae:	2302      	movs	r3, #2
 8004bb0:	e08b      	b.n	8004cca <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004bba:	2300      	movs	r3, #0
 8004bbc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bca:	d102      	bne.n	8004bd2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004bcc:	4b41      	ldr	r3, [pc, #260]	@ (8004cd4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004bce:	60bb      	str	r3, [r7, #8]
 8004bd0:	e001      	b.n	8004bd6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d10b      	bne.n	8004bf4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be0:	f043 0220 	orr.w	r2, r3, #32
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e06a      	b.n	8004cca <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7ff f892 	bl	8003d20 <LL_ADC_REG_IsConversionOngoing>
 8004bfc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f7ff f88c 	bl	8003d20 <LL_ADC_REG_IsConversionOngoing>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d14c      	bne.n	8004ca8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004c0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d149      	bne.n	8004ca8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004c14:	4b30      	ldr	r3, [pc, #192]	@ (8004cd8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004c16:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d028      	beq.n	8004c72 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004c20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	6859      	ldr	r1, [r3, #4]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004c32:	035b      	lsls	r3, r3, #13
 8004c34:	430b      	orrs	r3, r1
 8004c36:	431a      	orrs	r2, r3
 8004c38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c3a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c3c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004c40:	f7ff f82e 	bl	8003ca0 <LL_ADC_IsEnabled>
 8004c44:	4604      	mov	r4, r0
 8004c46:	4823      	ldr	r0, [pc, #140]	@ (8004cd4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004c48:	f7ff f82a 	bl	8003ca0 <LL_ADC_IsEnabled>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	4323      	orrs	r3, r4
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d133      	bne.n	8004cbc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004c54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004c5c:	f023 030f 	bic.w	r3, r3, #15
 8004c60:	683a      	ldr	r2, [r7, #0]
 8004c62:	6811      	ldr	r1, [r2, #0]
 8004c64:	683a      	ldr	r2, [r7, #0]
 8004c66:	6892      	ldr	r2, [r2, #8]
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	431a      	orrs	r2, r3
 8004c6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c6e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c70:	e024      	b.n	8004cbc <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004c72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c7c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c7e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004c82:	f7ff f80d 	bl	8003ca0 <LL_ADC_IsEnabled>
 8004c86:	4604      	mov	r4, r0
 8004c88:	4812      	ldr	r0, [pc, #72]	@ (8004cd4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004c8a:	f7ff f809 	bl	8003ca0 <LL_ADC_IsEnabled>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	4323      	orrs	r3, r4
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d112      	bne.n	8004cbc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004c96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004c9e:	f023 030f 	bic.w	r3, r3, #15
 8004ca2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004ca4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ca6:	e009      	b.n	8004cbc <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cac:	f043 0220 	orr.w	r2, r3, #32
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004cba:	e000      	b.n	8004cbe <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004cbc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004cc6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3784      	adds	r7, #132	@ 0x84
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd90      	pop	{r4, r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	50000100 	.word	0x50000100
 8004cd8:	50000300 	.word	0x50000300

08004cdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f003 0307 	and.w	r3, r3, #7
 8004cea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cec:	4b0c      	ldr	r3, [pc, #48]	@ (8004d20 <__NVIC_SetPriorityGrouping+0x44>)
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cf2:	68ba      	ldr	r2, [r7, #8]
 8004cf4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d0e:	4a04      	ldr	r2, [pc, #16]	@ (8004d20 <__NVIC_SetPriorityGrouping+0x44>)
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	60d3      	str	r3, [r2, #12]
}
 8004d14:	bf00      	nop
 8004d16:	3714      	adds	r7, #20
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr
 8004d20:	e000ed00 	.word	0xe000ed00

08004d24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d28:	4b04      	ldr	r3, [pc, #16]	@ (8004d3c <__NVIC_GetPriorityGrouping+0x18>)
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	0a1b      	lsrs	r3, r3, #8
 8004d2e:	f003 0307 	and.w	r3, r3, #7
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr
 8004d3c:	e000ed00 	.word	0xe000ed00

08004d40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	4603      	mov	r3, r0
 8004d48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	db0b      	blt.n	8004d6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d52:	79fb      	ldrb	r3, [r7, #7]
 8004d54:	f003 021f 	and.w	r2, r3, #31
 8004d58:	4907      	ldr	r1, [pc, #28]	@ (8004d78 <__NVIC_EnableIRQ+0x38>)
 8004d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d5e:	095b      	lsrs	r3, r3, #5
 8004d60:	2001      	movs	r0, #1
 8004d62:	fa00 f202 	lsl.w	r2, r0, r2
 8004d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004d6a:	bf00      	nop
 8004d6c:	370c      	adds	r7, #12
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	e000e100 	.word	0xe000e100

08004d7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	4603      	mov	r3, r0
 8004d84:	6039      	str	r1, [r7, #0]
 8004d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	db0a      	blt.n	8004da6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	b2da      	uxtb	r2, r3
 8004d94:	490c      	ldr	r1, [pc, #48]	@ (8004dc8 <__NVIC_SetPriority+0x4c>)
 8004d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d9a:	0112      	lsls	r2, r2, #4
 8004d9c:	b2d2      	uxtb	r2, r2
 8004d9e:	440b      	add	r3, r1
 8004da0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004da4:	e00a      	b.n	8004dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	b2da      	uxtb	r2, r3
 8004daa:	4908      	ldr	r1, [pc, #32]	@ (8004dcc <__NVIC_SetPriority+0x50>)
 8004dac:	79fb      	ldrb	r3, [r7, #7]
 8004dae:	f003 030f 	and.w	r3, r3, #15
 8004db2:	3b04      	subs	r3, #4
 8004db4:	0112      	lsls	r2, r2, #4
 8004db6:	b2d2      	uxtb	r2, r2
 8004db8:	440b      	add	r3, r1
 8004dba:	761a      	strb	r2, [r3, #24]
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr
 8004dc8:	e000e100 	.word	0xe000e100
 8004dcc:	e000ed00 	.word	0xe000ed00

08004dd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b089      	sub	sp, #36	@ 0x24
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f003 0307 	and.w	r3, r3, #7
 8004de2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	f1c3 0307 	rsb	r3, r3, #7
 8004dea:	2b04      	cmp	r3, #4
 8004dec:	bf28      	it	cs
 8004dee:	2304      	movcs	r3, #4
 8004df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	3304      	adds	r3, #4
 8004df6:	2b06      	cmp	r3, #6
 8004df8:	d902      	bls.n	8004e00 <NVIC_EncodePriority+0x30>
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	3b03      	subs	r3, #3
 8004dfe:	e000      	b.n	8004e02 <NVIC_EncodePriority+0x32>
 8004e00:	2300      	movs	r3, #0
 8004e02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e04:	f04f 32ff 	mov.w	r2, #4294967295
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0e:	43da      	mvns	r2, r3
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	401a      	ands	r2, r3
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e18:	f04f 31ff 	mov.w	r1, #4294967295
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004e22:	43d9      	mvns	r1, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e28:	4313      	orrs	r3, r2
         );
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3724      	adds	r7, #36	@ 0x24
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
	...

08004e38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	3b01      	subs	r3, #1
 8004e44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e48:	d301      	bcc.n	8004e4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e00f      	b.n	8004e6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8004e78 <SysTick_Config+0x40>)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3b01      	subs	r3, #1
 8004e54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e56:	210f      	movs	r1, #15
 8004e58:	f04f 30ff 	mov.w	r0, #4294967295
 8004e5c:	f7ff ff8e 	bl	8004d7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e60:	4b05      	ldr	r3, [pc, #20]	@ (8004e78 <SysTick_Config+0x40>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e66:	4b04      	ldr	r3, [pc, #16]	@ (8004e78 <SysTick_Config+0x40>)
 8004e68:	2207      	movs	r2, #7
 8004e6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3708      	adds	r7, #8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	e000e010 	.word	0xe000e010

08004e7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f7ff ff29 	bl	8004cdc <__NVIC_SetPriorityGrouping>
}
 8004e8a:	bf00      	nop
 8004e8c:	3708      	adds	r7, #8
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b086      	sub	sp, #24
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	4603      	mov	r3, r0
 8004e9a:	60b9      	str	r1, [r7, #8]
 8004e9c:	607a      	str	r2, [r7, #4]
 8004e9e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004ea0:	f7ff ff40 	bl	8004d24 <__NVIC_GetPriorityGrouping>
 8004ea4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	68b9      	ldr	r1, [r7, #8]
 8004eaa:	6978      	ldr	r0, [r7, #20]
 8004eac:	f7ff ff90 	bl	8004dd0 <NVIC_EncodePriority>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004eb6:	4611      	mov	r1, r2
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f7ff ff5f 	bl	8004d7c <__NVIC_SetPriority>
}
 8004ebe:	bf00      	nop
 8004ec0:	3718      	adds	r7, #24
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}

08004ec6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ec6:	b580      	push	{r7, lr}
 8004ec8:	b082      	sub	sp, #8
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	4603      	mov	r3, r0
 8004ece:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f7ff ff33 	bl	8004d40 <__NVIC_EnableIRQ>
}
 8004eda:	bf00      	nop
 8004edc:	3708      	adds	r7, #8
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}

08004ee2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ee2:	b580      	push	{r7, lr}
 8004ee4:	b082      	sub	sp, #8
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f7ff ffa4 	bl	8004e38 <SysTick_Config>
 8004ef0:	4603      	mov	r3, r0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3708      	adds	r7, #8
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b082      	sub	sp, #8
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d101      	bne.n	8004f0c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e014      	b.n	8004f36 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	791b      	ldrb	r3, [r3, #4]
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d105      	bne.n	8004f22 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f7fc fad3 	bl	80014c8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2202      	movs	r2, #2
 8004f26:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2201      	movs	r2, #1
 8004f32:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3708      	adds	r7, #8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
	...

08004f40 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b08a      	sub	sp, #40	@ 0x28
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d002      	beq.n	8004f5c <HAL_DAC_ConfigChannel+0x1c>
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e19e      	b.n	800529e <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	795b      	ldrb	r3, [r3, #5]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d101      	bne.n	8004f6c <HAL_DAC_ConfigChannel+0x2c>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	e198      	b.n	800529e <HAL_DAC_ConfigChannel+0x35e>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2202      	movs	r2, #2
 8004f76:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	2b04      	cmp	r3, #4
 8004f7e:	d17a      	bne.n	8005076 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004f80:	f7fd f996 	bl	80022b0 <HAL_GetTick>
 8004f84:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d13d      	bne.n	8005008 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004f8c:	e018      	b.n	8004fc0 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004f8e:	f7fd f98f 	bl	80022b0 <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d911      	bls.n	8004fc0 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fa2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d00a      	beq.n	8004fc0 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	f043 0208 	orr.w	r2, r3, #8
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2203      	movs	r2, #3
 8004fba:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e16e      	b.n	800529e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1df      	bne.n	8004f8e <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004fd6:	641a      	str	r2, [r3, #64]	@ 0x40
 8004fd8:	e020      	b.n	800501c <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004fda:	f7fd f969 	bl	80022b0 <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d90f      	bls.n	8005008 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	da0a      	bge.n	8005008 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	f043 0208 	orr.w	r2, r3, #8
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2203      	movs	r2, #3
 8005002:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e14a      	b.n	800529e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800500e:	2b00      	cmp	r3, #0
 8005010:	dbe3      	blt.n	8004fda <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800501a:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f003 0310 	and.w	r3, r3, #16
 8005028:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800502c:	fa01 f303 	lsl.w	r3, r1, r3
 8005030:	43db      	mvns	r3, r3
 8005032:	ea02 0103 	and.w	r1, r2, r3
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f003 0310 	and.w	r3, r3, #16
 8005040:	409a      	lsls	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	430a      	orrs	r2, r1
 8005048:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f003 0310 	and.w	r3, r3, #16
 8005056:	21ff      	movs	r1, #255	@ 0xff
 8005058:	fa01 f303 	lsl.w	r3, r1, r3
 800505c:	43db      	mvns	r3, r3
 800505e:	ea02 0103 	and.w	r1, r2, r3
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f003 0310 	and.w	r3, r3, #16
 800506c:	409a      	lsls	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	430a      	orrs	r2, r1
 8005074:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	69db      	ldr	r3, [r3, #28]
 800507a:	2b01      	cmp	r3, #1
 800507c:	d11d      	bne.n	80050ba <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005084:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f003 0310 	and.w	r3, r3, #16
 800508c:	221f      	movs	r2, #31
 800508e:	fa02 f303 	lsl.w	r3, r2, r3
 8005092:	43db      	mvns	r3, r3
 8005094:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005096:	4013      	ands	r3, r2
 8005098:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	6a1b      	ldr	r3, [r3, #32]
 800509e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f003 0310 	and.w	r3, r3, #16
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050ae:	4313      	orrs	r3, r2
 80050b0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050b8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050c0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f003 0310 	and.w	r3, r3, #16
 80050c8:	2207      	movs	r2, #7
 80050ca:	fa02 f303 	lsl.w	r3, r2, r3
 80050ce:	43db      	mvns	r3, r3
 80050d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050d2:	4013      	ands	r3, r2
 80050d4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d102      	bne.n	80050e4 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 80050de:	2300      	movs	r3, #0
 80050e0:	623b      	str	r3, [r7, #32]
 80050e2:	e00f      	b.n	8005104 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d102      	bne.n	80050f2 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80050ec:	2301      	movs	r3, #1
 80050ee:	623b      	str	r3, [r7, #32]
 80050f0:	e008      	b.n	8005104 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d102      	bne.n	8005100 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80050fa:	2301      	movs	r3, #1
 80050fc:	623b      	str	r3, [r7, #32]
 80050fe:	e001      	b.n	8005104 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005100:	2300      	movs	r3, #0
 8005102:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	689a      	ldr	r2, [r3, #8]
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	695b      	ldr	r3, [r3, #20]
 800510c:	4313      	orrs	r3, r2
 800510e:	6a3a      	ldr	r2, [r7, #32]
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f003 0310 	and.w	r3, r3, #16
 800511a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800511e:	fa02 f303 	lsl.w	r3, r2, r3
 8005122:	43db      	mvns	r3, r3
 8005124:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005126:	4013      	ands	r3, r2
 8005128:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	791b      	ldrb	r3, [r3, #4]
 800512e:	2b01      	cmp	r3, #1
 8005130:	d102      	bne.n	8005138 <HAL_DAC_ConfigChannel+0x1f8>
 8005132:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005136:	e000      	b.n	800513a <HAL_DAC_ConfigChannel+0x1fa>
 8005138:	2300      	movs	r3, #0
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	4313      	orrs	r3, r2
 800513e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f003 0310 	and.w	r3, r3, #16
 8005146:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800514a:	fa02 f303 	lsl.w	r3, r2, r3
 800514e:	43db      	mvns	r3, r3
 8005150:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005152:	4013      	ands	r3, r2
 8005154:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	795b      	ldrb	r3, [r3, #5]
 800515a:	2b01      	cmp	r3, #1
 800515c:	d102      	bne.n	8005164 <HAL_DAC_ConfigChannel+0x224>
 800515e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005162:	e000      	b.n	8005166 <HAL_DAC_ConfigChannel+0x226>
 8005164:	2300      	movs	r3, #0
 8005166:	697a      	ldr	r2, [r7, #20]
 8005168:	4313      	orrs	r3, r2
 800516a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800516c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005172:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b02      	cmp	r3, #2
 800517a:	d114      	bne.n	80051a6 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800517c:	f001 fc12 	bl	80069a4 <HAL_RCC_GetHCLKFreq>
 8005180:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	4a48      	ldr	r2, [pc, #288]	@ (80052a8 <HAL_DAC_ConfigChannel+0x368>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d904      	bls.n	8005194 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800518a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005190:	627b      	str	r3, [r7, #36]	@ 0x24
 8005192:	e00f      	b.n	80051b4 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	4a45      	ldr	r2, [pc, #276]	@ (80052ac <HAL_DAC_ConfigChannel+0x36c>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d90a      	bls.n	80051b2 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800519c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80051a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80051a4:	e006      	b.n	80051b4 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051ac:	4313      	orrs	r3, r2
 80051ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80051b0:	e000      	b.n	80051b4 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80051b2:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f003 0310 	and.w	r3, r3, #16
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	fa02 f303 	lsl.w	r3, r2, r3
 80051c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051c2:	4313      	orrs	r3, r2
 80051c4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	6819      	ldr	r1, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f003 0310 	and.w	r3, r3, #16
 80051da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80051de:	fa02 f303 	lsl.w	r3, r2, r3
 80051e2:	43da      	mvns	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	400a      	ands	r2, r1
 80051ea:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f003 0310 	and.w	r3, r3, #16
 80051fa:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80051fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005202:	43db      	mvns	r3, r3
 8005204:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005206:	4013      	ands	r3, r2
 8005208:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f003 0310 	and.w	r3, r3, #16
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	fa02 f303 	lsl.w	r3, r2, r3
 800521c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800521e:	4313      	orrs	r3, r2
 8005220:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005228:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6819      	ldr	r1, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f003 0310 	and.w	r3, r3, #16
 8005236:	22c0      	movs	r2, #192	@ 0xc0
 8005238:	fa02 f303 	lsl.w	r3, r2, r3
 800523c:	43da      	mvns	r2, r3
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	400a      	ands	r2, r1
 8005244:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	089b      	lsrs	r3, r3, #2
 800524c:	f003 030f 	and.w	r3, r3, #15
 8005250:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	089b      	lsrs	r3, r3, #2
 8005258:	021b      	lsls	r3, r3, #8
 800525a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	4313      	orrs	r3, r2
 8005262:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f003 0310 	and.w	r3, r3, #16
 8005270:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8005274:	fa01 f303 	lsl.w	r3, r1, r3
 8005278:	43db      	mvns	r3, r3
 800527a:	ea02 0103 	and.w	r1, r2, r3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f003 0310 	and.w	r3, r3, #16
 8005284:	697a      	ldr	r2, [r7, #20]
 8005286:	409a      	lsls	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	430a      	orrs	r2, r1
 800528e:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2201      	movs	r2, #1
 8005294:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800529c:	7ffb      	ldrb	r3, [r7, #31]
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3728      	adds	r7, #40	@ 0x28
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	09896800 	.word	0x09896800
 80052ac:	04c4b400 	.word	0x04c4b400

080052b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e08d      	b.n	80053de <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	461a      	mov	r2, r3
 80052c8:	4b47      	ldr	r3, [pc, #284]	@ (80053e8 <HAL_DMA_Init+0x138>)
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d80f      	bhi.n	80052ee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	461a      	mov	r2, r3
 80052d4:	4b45      	ldr	r3, [pc, #276]	@ (80053ec <HAL_DMA_Init+0x13c>)
 80052d6:	4413      	add	r3, r2
 80052d8:	4a45      	ldr	r2, [pc, #276]	@ (80053f0 <HAL_DMA_Init+0x140>)
 80052da:	fba2 2303 	umull	r2, r3, r2, r3
 80052de:	091b      	lsrs	r3, r3, #4
 80052e0:	009a      	lsls	r2, r3, #2
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a42      	ldr	r2, [pc, #264]	@ (80053f4 <HAL_DMA_Init+0x144>)
 80052ea:	641a      	str	r2, [r3, #64]	@ 0x40
 80052ec:	e00e      	b.n	800530c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	461a      	mov	r2, r3
 80052f4:	4b40      	ldr	r3, [pc, #256]	@ (80053f8 <HAL_DMA_Init+0x148>)
 80052f6:	4413      	add	r3, r2
 80052f8:	4a3d      	ldr	r2, [pc, #244]	@ (80053f0 <HAL_DMA_Init+0x140>)
 80052fa:	fba2 2303 	umull	r2, r3, r2, r3
 80052fe:	091b      	lsrs	r3, r3, #4
 8005300:	009a      	lsls	r2, r3, #2
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a3c      	ldr	r2, [pc, #240]	@ (80053fc <HAL_DMA_Init+0x14c>)
 800530a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2202      	movs	r2, #2
 8005310:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005326:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005330:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800533c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005348:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a1b      	ldr	r3, [r3, #32]
 800534e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	4313      	orrs	r3, r2
 8005354:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 fa76 	bl	8005850 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800536c:	d102      	bne.n	8005374 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685a      	ldr	r2, [r3, #4]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800537c:	b2d2      	uxtb	r2, r2
 800537e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005388:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d010      	beq.n	80053b4 <HAL_DMA_Init+0x104>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	2b04      	cmp	r3, #4
 8005398:	d80c      	bhi.n	80053b4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 fa96 	bl	80058cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a4:	2200      	movs	r2, #0
 80053a6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80053b0:	605a      	str	r2, [r3, #4]
 80053b2:	e008      	b.n	80053c6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	40020407 	.word	0x40020407
 80053ec:	bffdfff8 	.word	0xbffdfff8
 80053f0:	cccccccd 	.word	0xcccccccd
 80053f4:	40020000 	.word	0x40020000
 80053f8:	bffdfbf8 	.word	0xbffdfbf8
 80053fc:	40020400 	.word	0x40020400

08005400 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b086      	sub	sp, #24
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
 800540c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800540e:	2300      	movs	r3, #0
 8005410:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005418:	2b01      	cmp	r3, #1
 800541a:	d101      	bne.n	8005420 <HAL_DMA_Start_IT+0x20>
 800541c:	2302      	movs	r3, #2
 800541e:	e066      	b.n	80054ee <HAL_DMA_Start_IT+0xee>
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b01      	cmp	r3, #1
 8005432:	d155      	bne.n	80054e0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2202      	movs	r2, #2
 8005438:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2200      	movs	r2, #0
 8005440:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	681a      	ldr	r2, [r3, #0]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f022 0201 	bic.w	r2, r2, #1
 8005450:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	68b9      	ldr	r1, [r7, #8]
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f000 f9bb 	bl	80057d4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005462:	2b00      	cmp	r3, #0
 8005464:	d008      	beq.n	8005478 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f042 020e 	orr.w	r2, r2, #14
 8005474:	601a      	str	r2, [r3, #0]
 8005476:	e00f      	b.n	8005498 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f022 0204 	bic.w	r2, r2, #4
 8005486:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f042 020a 	orr.w	r2, r2, #10
 8005496:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d007      	beq.n	80054b6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054b4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d007      	beq.n	80054ce <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054cc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f042 0201 	orr.w	r2, r2, #1
 80054dc:	601a      	str	r2, [r3, #0]
 80054de:	e005      	b.n	80054ec <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80054e8:	2302      	movs	r3, #2
 80054ea:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80054ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3718      	adds	r7, #24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}

080054f6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80054f6:	b480      	push	{r7}
 80054f8:	b085      	sub	sp, #20
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054fe:	2300      	movs	r3, #0
 8005500:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2b02      	cmp	r3, #2
 800550c:	d005      	beq.n	800551a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2204      	movs	r2, #4
 8005512:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	73fb      	strb	r3, [r7, #15]
 8005518:	e037      	b.n	800558a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f022 020e 	bic.w	r2, r2, #14
 8005528:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005534:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005538:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f022 0201 	bic.w	r2, r2, #1
 8005548:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800554e:	f003 021f 	and.w	r2, r3, #31
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005556:	2101      	movs	r1, #1
 8005558:	fa01 f202 	lsl.w	r2, r1, r2
 800555c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005566:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00c      	beq.n	800558a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800557a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800557e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005584:	687a      	ldr	r2, [r7, #4]
 8005586:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005588:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800559a:	7bfb      	ldrb	r3, [r7, #15]
}
 800559c:	4618      	mov	r0, r3
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055b0:	2300      	movs	r3, #0
 80055b2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d00d      	beq.n	80055dc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2204      	movs	r2, #4
 80055c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	73fb      	strb	r3, [r7, #15]
 80055da:	e047      	b.n	800566c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f022 020e 	bic.w	r2, r2, #14
 80055ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f022 0201 	bic.w	r2, r2, #1
 80055fa:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005606:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800560a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005610:	f003 021f 	and.w	r2, r3, #31
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005618:	2101      	movs	r1, #1
 800561a:	fa01 f202 	lsl.w	r2, r1, r2
 800561e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005628:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00c      	beq.n	800564c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800563c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005640:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800564a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005660:	2b00      	cmp	r3, #0
 8005662:	d003      	beq.n	800566c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	4798      	blx	r3
    }
  }
  return status;
 800566c:	7bfb      	ldrb	r3, [r7, #15]
}
 800566e:	4618      	mov	r0, r3
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005676:	b580      	push	{r7, lr}
 8005678:	b084      	sub	sp, #16
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005692:	f003 031f 	and.w	r3, r3, #31
 8005696:	2204      	movs	r2, #4
 8005698:	409a      	lsls	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	4013      	ands	r3, r2
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d026      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x7a>
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	f003 0304 	and.w	r3, r3, #4
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d021      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0320 	and.w	r3, r3, #32
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d107      	bne.n	80056ca <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0204 	bic.w	r2, r2, #4
 80056c8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ce:	f003 021f 	and.w	r2, r3, #31
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d6:	2104      	movs	r1, #4
 80056d8:	fa01 f202 	lsl.w	r2, r1, r2
 80056dc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d071      	beq.n	80057ca <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80056ee:	e06c      	b.n	80057ca <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056f4:	f003 031f 	and.w	r3, r3, #31
 80056f8:	2202      	movs	r2, #2
 80056fa:	409a      	lsls	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	4013      	ands	r3, r2
 8005700:	2b00      	cmp	r3, #0
 8005702:	d02e      	beq.n	8005762 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d029      	beq.n	8005762 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0320 	and.w	r3, r3, #32
 8005718:	2b00      	cmp	r3, #0
 800571a:	d10b      	bne.n	8005734 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f022 020a 	bic.w	r2, r2, #10
 800572a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005738:	f003 021f 	and.w	r2, r3, #31
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005740:	2102      	movs	r1, #2
 8005742:	fa01 f202 	lsl.w	r2, r1, r2
 8005746:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005754:	2b00      	cmp	r3, #0
 8005756:	d038      	beq.n	80057ca <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005760:	e033      	b.n	80057ca <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005766:	f003 031f 	and.w	r3, r3, #31
 800576a:	2208      	movs	r2, #8
 800576c:	409a      	lsls	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	4013      	ands	r3, r2
 8005772:	2b00      	cmp	r3, #0
 8005774:	d02a      	beq.n	80057cc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f003 0308 	and.w	r3, r3, #8
 800577c:	2b00      	cmp	r3, #0
 800577e:	d025      	beq.n	80057cc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f022 020e 	bic.w	r2, r2, #14
 800578e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005794:	f003 021f 	and.w	r2, r3, #31
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579c:	2101      	movs	r1, #1
 800579e:	fa01 f202 	lsl.w	r2, r1, r2
 80057a2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d004      	beq.n	80057cc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80057ca:	bf00      	nop
 80057cc:	bf00      	nop
}
 80057ce:	3710      	adds	r7, #16
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b085      	sub	sp, #20
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	607a      	str	r2, [r7, #4]
 80057e0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80057ea:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d004      	beq.n	80057fe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80057fc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005802:	f003 021f 	and.w	r2, r3, #31
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580a:	2101      	movs	r1, #1
 800580c:	fa01 f202 	lsl.w	r2, r1, r2
 8005810:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	683a      	ldr	r2, [r7, #0]
 8005818:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	2b10      	cmp	r3, #16
 8005820:	d108      	bne.n	8005834 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68ba      	ldr	r2, [r7, #8]
 8005830:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005832:	e007      	b.n	8005844 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	68ba      	ldr	r2, [r7, #8]
 800583a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	60da      	str	r2, [r3, #12]
}
 8005844:	bf00      	nop
 8005846:	3714      	adds	r7, #20
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005850:	b480      	push	{r7}
 8005852:	b087      	sub	sp, #28
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	461a      	mov	r2, r3
 800585e:	4b16      	ldr	r3, [pc, #88]	@ (80058b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005860:	429a      	cmp	r2, r3
 8005862:	d802      	bhi.n	800586a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005864:	4b15      	ldr	r3, [pc, #84]	@ (80058bc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005866:	617b      	str	r3, [r7, #20]
 8005868:	e001      	b.n	800586e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800586a:	4b15      	ldr	r3, [pc, #84]	@ (80058c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800586c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	b2db      	uxtb	r3, r3
 8005878:	3b08      	subs	r3, #8
 800587a:	4a12      	ldr	r2, [pc, #72]	@ (80058c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800587c:	fba2 2303 	umull	r2, r3, r2, r3
 8005880:	091b      	lsrs	r3, r3, #4
 8005882:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005888:	089b      	lsrs	r3, r3, #2
 800588a:	009a      	lsls	r2, r3, #2
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	4413      	add	r3, r2
 8005890:	461a      	mov	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a0b      	ldr	r2, [pc, #44]	@ (80058c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800589a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f003 031f 	and.w	r3, r3, #31
 80058a2:	2201      	movs	r2, #1
 80058a4:	409a      	lsls	r2, r3
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80058aa:	bf00      	nop
 80058ac:	371c      	adds	r7, #28
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	40020407 	.word	0x40020407
 80058bc:	40020800 	.word	0x40020800
 80058c0:	40020820 	.word	0x40020820
 80058c4:	cccccccd 	.word	0xcccccccd
 80058c8:	40020880 	.word	0x40020880

080058cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80058dc:	68fa      	ldr	r2, [r7, #12]
 80058de:	4b0b      	ldr	r3, [pc, #44]	@ (800590c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80058e0:	4413      	add	r3, r2
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	461a      	mov	r2, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a08      	ldr	r2, [pc, #32]	@ (8005910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80058ee:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	3b01      	subs	r3, #1
 80058f4:	f003 031f 	and.w	r3, r3, #31
 80058f8:	2201      	movs	r2, #1
 80058fa:	409a      	lsls	r2, r3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005900:	bf00      	nop
 8005902:	3714      	adds	r7, #20
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr
 800590c:	1000823f 	.word	0x1000823f
 8005910:	40020940 	.word	0x40020940

08005914 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800591e:	2300      	movs	r3, #0
 8005920:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005922:	e15a      	b.n	8005bda <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	2101      	movs	r1, #1
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	fa01 f303 	lsl.w	r3, r1, r3
 8005930:	4013      	ands	r3, r2
 8005932:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2b00      	cmp	r3, #0
 8005938:	f000 814c 	beq.w	8005bd4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f003 0303 	and.w	r3, r3, #3
 8005944:	2b01      	cmp	r3, #1
 8005946:	d005      	beq.n	8005954 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005950:	2b02      	cmp	r3, #2
 8005952:	d130      	bne.n	80059b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	2203      	movs	r2, #3
 8005960:	fa02 f303 	lsl.w	r3, r2, r3
 8005964:	43db      	mvns	r3, r3
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	4013      	ands	r3, r2
 800596a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	005b      	lsls	r3, r3, #1
 8005974:	fa02 f303 	lsl.w	r3, r2, r3
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	4313      	orrs	r3, r2
 800597c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	693a      	ldr	r2, [r7, #16]
 8005982:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800598a:	2201      	movs	r2, #1
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	fa02 f303 	lsl.w	r3, r2, r3
 8005992:	43db      	mvns	r3, r3
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	4013      	ands	r3, r2
 8005998:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	091b      	lsrs	r3, r3, #4
 80059a0:	f003 0201 	and.w	r2, r3, #1
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	fa02 f303 	lsl.w	r3, r2, r3
 80059aa:	693a      	ldr	r2, [r7, #16]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f003 0303 	and.w	r3, r3, #3
 80059be:	2b03      	cmp	r3, #3
 80059c0:	d017      	beq.n	80059f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	2203      	movs	r2, #3
 80059ce:	fa02 f303 	lsl.w	r3, r2, r3
 80059d2:	43db      	mvns	r3, r3
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	4013      	ands	r3, r2
 80059d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	689a      	ldr	r2, [r3, #8]
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	005b      	lsls	r3, r3, #1
 80059e2:	fa02 f303 	lsl.w	r3, r2, r3
 80059e6:	693a      	ldr	r2, [r7, #16]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	693a      	ldr	r2, [r7, #16]
 80059f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f003 0303 	and.w	r3, r3, #3
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d123      	bne.n	8005a46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	08da      	lsrs	r2, r3, #3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	3208      	adds	r2, #8
 8005a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	f003 0307 	and.w	r3, r3, #7
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	220f      	movs	r2, #15
 8005a16:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1a:	43db      	mvns	r3, r3
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	4013      	ands	r3, r2
 8005a20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	691a      	ldr	r2, [r3, #16]
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f003 0307 	and.w	r3, r3, #7
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a32:	693a      	ldr	r2, [r7, #16]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	08da      	lsrs	r2, r3, #3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	3208      	adds	r2, #8
 8005a40:	6939      	ldr	r1, [r7, #16]
 8005a42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	005b      	lsls	r3, r3, #1
 8005a50:	2203      	movs	r2, #3
 8005a52:	fa02 f303 	lsl.w	r3, r2, r3
 8005a56:	43db      	mvns	r3, r3
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	f003 0203 	and.w	r2, r3, #3
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f000 80a6 	beq.w	8005bd4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a88:	4b5b      	ldr	r3, [pc, #364]	@ (8005bf8 <HAL_GPIO_Init+0x2e4>)
 8005a8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a8c:	4a5a      	ldr	r2, [pc, #360]	@ (8005bf8 <HAL_GPIO_Init+0x2e4>)
 8005a8e:	f043 0301 	orr.w	r3, r3, #1
 8005a92:	6613      	str	r3, [r2, #96]	@ 0x60
 8005a94:	4b58      	ldr	r3, [pc, #352]	@ (8005bf8 <HAL_GPIO_Init+0x2e4>)
 8005a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a98:	f003 0301 	and.w	r3, r3, #1
 8005a9c:	60bb      	str	r3, [r7, #8]
 8005a9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005aa0:	4a56      	ldr	r2, [pc, #344]	@ (8005bfc <HAL_GPIO_Init+0x2e8>)
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	089b      	lsrs	r3, r3, #2
 8005aa6:	3302      	adds	r3, #2
 8005aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005aac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	f003 0303 	and.w	r3, r3, #3
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	220f      	movs	r2, #15
 8005ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8005abc:	43db      	mvns	r3, r3
 8005abe:	693a      	ldr	r2, [r7, #16]
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005aca:	d01f      	beq.n	8005b0c <HAL_GPIO_Init+0x1f8>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a4c      	ldr	r2, [pc, #304]	@ (8005c00 <HAL_GPIO_Init+0x2ec>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d019      	beq.n	8005b08 <HAL_GPIO_Init+0x1f4>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a4b      	ldr	r2, [pc, #300]	@ (8005c04 <HAL_GPIO_Init+0x2f0>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d013      	beq.n	8005b04 <HAL_GPIO_Init+0x1f0>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a4a      	ldr	r2, [pc, #296]	@ (8005c08 <HAL_GPIO_Init+0x2f4>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d00d      	beq.n	8005b00 <HAL_GPIO_Init+0x1ec>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a49      	ldr	r2, [pc, #292]	@ (8005c0c <HAL_GPIO_Init+0x2f8>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d007      	beq.n	8005afc <HAL_GPIO_Init+0x1e8>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a48      	ldr	r2, [pc, #288]	@ (8005c10 <HAL_GPIO_Init+0x2fc>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d101      	bne.n	8005af8 <HAL_GPIO_Init+0x1e4>
 8005af4:	2305      	movs	r3, #5
 8005af6:	e00a      	b.n	8005b0e <HAL_GPIO_Init+0x1fa>
 8005af8:	2306      	movs	r3, #6
 8005afa:	e008      	b.n	8005b0e <HAL_GPIO_Init+0x1fa>
 8005afc:	2304      	movs	r3, #4
 8005afe:	e006      	b.n	8005b0e <HAL_GPIO_Init+0x1fa>
 8005b00:	2303      	movs	r3, #3
 8005b02:	e004      	b.n	8005b0e <HAL_GPIO_Init+0x1fa>
 8005b04:	2302      	movs	r3, #2
 8005b06:	e002      	b.n	8005b0e <HAL_GPIO_Init+0x1fa>
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e000      	b.n	8005b0e <HAL_GPIO_Init+0x1fa>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	697a      	ldr	r2, [r7, #20]
 8005b10:	f002 0203 	and.w	r2, r2, #3
 8005b14:	0092      	lsls	r2, r2, #2
 8005b16:	4093      	lsls	r3, r2
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b1e:	4937      	ldr	r1, [pc, #220]	@ (8005bfc <HAL_GPIO_Init+0x2e8>)
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	089b      	lsrs	r3, r3, #2
 8005b24:	3302      	adds	r3, #2
 8005b26:	693a      	ldr	r2, [r7, #16]
 8005b28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005b2c:	4b39      	ldr	r3, [pc, #228]	@ (8005c14 <HAL_GPIO_Init+0x300>)
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	43db      	mvns	r3, r3
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	4013      	ands	r3, r2
 8005b3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d003      	beq.n	8005b50 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005b50:	4a30      	ldr	r2, [pc, #192]	@ (8005c14 <HAL_GPIO_Init+0x300>)
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005b56:	4b2f      	ldr	r3, [pc, #188]	@ (8005c14 <HAL_GPIO_Init+0x300>)
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	43db      	mvns	r3, r3
 8005b60:	693a      	ldr	r2, [r7, #16]
 8005b62:	4013      	ands	r3, r2
 8005b64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d003      	beq.n	8005b7a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005b72:	693a      	ldr	r2, [r7, #16]
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005b7a:	4a26      	ldr	r2, [pc, #152]	@ (8005c14 <HAL_GPIO_Init+0x300>)
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005b80:	4b24      	ldr	r3, [pc, #144]	@ (8005c14 <HAL_GPIO_Init+0x300>)
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	43db      	mvns	r3, r3
 8005b8a:	693a      	ldr	r2, [r7, #16]
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d003      	beq.n	8005ba4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005ba4:	4a1b      	ldr	r2, [pc, #108]	@ (8005c14 <HAL_GPIO_Init+0x300>)
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005baa:	4b1a      	ldr	r3, [pc, #104]	@ (8005c14 <HAL_GPIO_Init+0x300>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	43db      	mvns	r3, r3
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d003      	beq.n	8005bce <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005bce:	4a11      	ldr	r2, [pc, #68]	@ (8005c14 <HAL_GPIO_Init+0x300>)
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	fa22 f303 	lsr.w	r3, r2, r3
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f47f ae9d 	bne.w	8005924 <HAL_GPIO_Init+0x10>
  }
}
 8005bea:	bf00      	nop
 8005bec:	bf00      	nop
 8005bee:	371c      	adds	r7, #28
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr
 8005bf8:	40021000 	.word	0x40021000
 8005bfc:	40010000 	.word	0x40010000
 8005c00:	48000400 	.word	0x48000400
 8005c04:	48000800 	.word	0x48000800
 8005c08:	48000c00 	.word	0x48000c00
 8005c0c:	48001000 	.word	0x48001000
 8005c10:	48001400 	.word	0x48001400
 8005c14:	40010400 	.word	0x40010400

08005c18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b085      	sub	sp, #20
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	460b      	mov	r3, r1
 8005c22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	691a      	ldr	r2, [r3, #16]
 8005c28:	887b      	ldrh	r3, [r7, #2]
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d002      	beq.n	8005c36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005c30:	2301      	movs	r3, #1
 8005c32:	73fb      	strb	r3, [r7, #15]
 8005c34:	e001      	b.n	8005c3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005c36:	2300      	movs	r3, #0
 8005c38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3714      	adds	r7, #20
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	460b      	mov	r3, r1
 8005c52:	807b      	strh	r3, [r7, #2]
 8005c54:	4613      	mov	r3, r2
 8005c56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005c58:	787b      	ldrb	r3, [r7, #1]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d003      	beq.n	8005c66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005c5e:	887a      	ldrh	r2, [r7, #2]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005c64:	e002      	b.n	8005c6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005c66:	887a      	ldrh	r2, [r7, #2]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005c6c:	bf00      	nop
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b082      	sub	sp, #8
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d101      	bne.n	8005c8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e08d      	b.n	8005da6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d106      	bne.n	8005ca4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7fb fd1c 	bl	80016dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2224      	movs	r2, #36	@ 0x24
 8005ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0201 	bic.w	r2, r2, #1
 8005cba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	685a      	ldr	r2, [r3, #4]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005cc8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	689a      	ldr	r2, [r3, #8]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005cd8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d107      	bne.n	8005cf2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	689a      	ldr	r2, [r3, #8]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005cee:	609a      	str	r2, [r3, #8]
 8005cf0:	e006      	b.n	8005d00 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	689a      	ldr	r2, [r3, #8]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005cfe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d108      	bne.n	8005d1a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685a      	ldr	r2, [r3, #4]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d16:	605a      	str	r2, [r3, #4]
 8005d18:	e007      	b.n	8005d2a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	685a      	ldr	r2, [r3, #4]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d28:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	687a      	ldr	r2, [r7, #4]
 8005d32:	6812      	ldr	r2, [r2, #0]
 8005d34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005d38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d3c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	68da      	ldr	r2, [r3, #12]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005d4c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	691a      	ldr	r2, [r3, #16]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	430a      	orrs	r2, r1
 8005d66:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	69d9      	ldr	r1, [r3, #28]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a1a      	ldr	r2, [r3, #32]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	430a      	orrs	r2, r1
 8005d76:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f042 0201 	orr.w	r2, r2, #1
 8005d86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2220      	movs	r2, #32
 8005d92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3708      	adds	r7, #8
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005dae:	b480      	push	{r7}
 8005db0:	b083      	sub	sp, #12
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
 8005db6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	2b20      	cmp	r3, #32
 8005dc2:	d138      	bne.n	8005e36 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d101      	bne.n	8005dd2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005dce:	2302      	movs	r3, #2
 8005dd0:	e032      	b.n	8005e38 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2224      	movs	r2, #36	@ 0x24
 8005dde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f022 0201 	bic.w	r2, r2, #1
 8005df0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005e00:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	6819      	ldr	r1, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	683a      	ldr	r2, [r7, #0]
 8005e0e:	430a      	orrs	r2, r1
 8005e10:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f042 0201 	orr.w	r2, r2, #1
 8005e20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2220      	movs	r2, #32
 8005e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e32:	2300      	movs	r3, #0
 8005e34:	e000      	b.n	8005e38 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005e36:	2302      	movs	r3, #2
  }
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr

08005e44 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	2b20      	cmp	r3, #32
 8005e58:	d139      	bne.n	8005ece <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d101      	bne.n	8005e68 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005e64:	2302      	movs	r3, #2
 8005e66:	e033      	b.n	8005ed0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2224      	movs	r2, #36	@ 0x24
 8005e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0201 	bic.w	r2, r2, #1
 8005e86:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005e96:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	021b      	lsls	r3, r3, #8
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f042 0201 	orr.w	r2, r2, #1
 8005eb8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	e000      	b.n	8005ed0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005ece:	2302      	movs	r3, #2
  }
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3714      	adds	r7, #20
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d141      	bne.n	8005f6e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005eea:	4b4b      	ldr	r3, [pc, #300]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005ef2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ef6:	d131      	bne.n	8005f5c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ef8:	4b47      	ldr	r3, [pc, #284]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005efa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005efe:	4a46      	ldr	r2, [pc, #280]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005f08:	4b43      	ldr	r3, [pc, #268]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005f10:	4a41      	ldr	r2, [pc, #260]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005f16:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f18:	4b40      	ldr	r3, [pc, #256]	@ (800601c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2232      	movs	r2, #50	@ 0x32
 8005f1e:	fb02 f303 	mul.w	r3, r2, r3
 8005f22:	4a3f      	ldr	r2, [pc, #252]	@ (8006020 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005f24:	fba2 2303 	umull	r2, r3, r2, r3
 8005f28:	0c9b      	lsrs	r3, r3, #18
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f2e:	e002      	b.n	8005f36 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	3b01      	subs	r3, #1
 8005f34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f36:	4b38      	ldr	r3, [pc, #224]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f42:	d102      	bne.n	8005f4a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d1f2      	bne.n	8005f30 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005f4a:	4b33      	ldr	r3, [pc, #204]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f56:	d158      	bne.n	800600a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005f58:	2303      	movs	r3, #3
 8005f5a:	e057      	b.n	800600c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005f5c:	4b2e      	ldr	r3, [pc, #184]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f62:	4a2d      	ldr	r2, [pc, #180]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005f6c:	e04d      	b.n	800600a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f74:	d141      	bne.n	8005ffa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005f76:	4b28      	ldr	r3, [pc, #160]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005f7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f82:	d131      	bne.n	8005fe8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005f84:	4b24      	ldr	r3, [pc, #144]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f8a:	4a23      	ldr	r2, [pc, #140]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005f94:	4b20      	ldr	r3, [pc, #128]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005f9c:	4a1e      	ldr	r2, [pc, #120]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005fa2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800601c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2232      	movs	r2, #50	@ 0x32
 8005faa:	fb02 f303 	mul.w	r3, r2, r3
 8005fae:	4a1c      	ldr	r2, [pc, #112]	@ (8006020 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb4:	0c9b      	lsrs	r3, r3, #18
 8005fb6:	3301      	adds	r3, #1
 8005fb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005fba:	e002      	b.n	8005fc2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005fc2:	4b15      	ldr	r3, [pc, #84]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fce:	d102      	bne.n	8005fd6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1f2      	bne.n	8005fbc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005fd6:	4b10      	ldr	r3, [pc, #64]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fd8:	695b      	ldr	r3, [r3, #20]
 8005fda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fe2:	d112      	bne.n	800600a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	e011      	b.n	800600c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fee:	4a0a      	ldr	r2, [pc, #40]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ff0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ff4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005ff8:	e007      	b.n	800600a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005ffa:	4b07      	ldr	r3, [pc, #28]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006002:	4a05      	ldr	r2, [pc, #20]	@ (8006018 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006004:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006008:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800600a:	2300      	movs	r3, #0
}
 800600c:	4618      	mov	r0, r3
 800600e:	3714      	adds	r7, #20
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr
 8006018:	40007000 	.word	0x40007000
 800601c:	20000000 	.word	0x20000000
 8006020:	431bde83 	.word	0x431bde83

08006024 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006024:	b480      	push	{r7}
 8006026:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006028:	4b05      	ldr	r3, [pc, #20]	@ (8006040 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	4a04      	ldr	r2, [pc, #16]	@ (8006040 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800602e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006032:	6093      	str	r3, [r2, #8]
}
 8006034:	bf00      	nop
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	40007000 	.word	0x40007000

08006044 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b088      	sub	sp, #32
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d101      	bne.n	8006056 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e2fe      	b.n	8006654 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	2b00      	cmp	r3, #0
 8006060:	d075      	beq.n	800614e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006062:	4b97      	ldr	r3, [pc, #604]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f003 030c 	and.w	r3, r3, #12
 800606a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800606c:	4b94      	ldr	r3, [pc, #592]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	f003 0303 	and.w	r3, r3, #3
 8006074:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	2b0c      	cmp	r3, #12
 800607a:	d102      	bne.n	8006082 <HAL_RCC_OscConfig+0x3e>
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	2b03      	cmp	r3, #3
 8006080:	d002      	beq.n	8006088 <HAL_RCC_OscConfig+0x44>
 8006082:	69bb      	ldr	r3, [r7, #24]
 8006084:	2b08      	cmp	r3, #8
 8006086:	d10b      	bne.n	80060a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006088:	4b8d      	ldr	r3, [pc, #564]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006090:	2b00      	cmp	r3, #0
 8006092:	d05b      	beq.n	800614c <HAL_RCC_OscConfig+0x108>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d157      	bne.n	800614c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e2d9      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060a8:	d106      	bne.n	80060b8 <HAL_RCC_OscConfig+0x74>
 80060aa:	4b85      	ldr	r3, [pc, #532]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a84      	ldr	r2, [pc, #528]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80060b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060b4:	6013      	str	r3, [r2, #0]
 80060b6:	e01d      	b.n	80060f4 <HAL_RCC_OscConfig+0xb0>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80060c0:	d10c      	bne.n	80060dc <HAL_RCC_OscConfig+0x98>
 80060c2:	4b7f      	ldr	r3, [pc, #508]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a7e      	ldr	r2, [pc, #504]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80060c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80060cc:	6013      	str	r3, [r2, #0]
 80060ce:	4b7c      	ldr	r3, [pc, #496]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a7b      	ldr	r2, [pc, #492]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80060d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060d8:	6013      	str	r3, [r2, #0]
 80060da:	e00b      	b.n	80060f4 <HAL_RCC_OscConfig+0xb0>
 80060dc:	4b78      	ldr	r3, [pc, #480]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a77      	ldr	r2, [pc, #476]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80060e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060e6:	6013      	str	r3, [r2, #0]
 80060e8:	4b75      	ldr	r3, [pc, #468]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a74      	ldr	r2, [pc, #464]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80060ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d013      	beq.n	8006124 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060fc:	f7fc f8d8 	bl	80022b0 <HAL_GetTick>
 8006100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006102:	e008      	b.n	8006116 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006104:	f7fc f8d4 	bl	80022b0 <HAL_GetTick>
 8006108:	4602      	mov	r2, r0
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	1ad3      	subs	r3, r2, r3
 800610e:	2b64      	cmp	r3, #100	@ 0x64
 8006110:	d901      	bls.n	8006116 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006112:	2303      	movs	r3, #3
 8006114:	e29e      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006116:	4b6a      	ldr	r3, [pc, #424]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d0f0      	beq.n	8006104 <HAL_RCC_OscConfig+0xc0>
 8006122:	e014      	b.n	800614e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006124:	f7fc f8c4 	bl	80022b0 <HAL_GetTick>
 8006128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800612a:	e008      	b.n	800613e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800612c:	f7fc f8c0 	bl	80022b0 <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	2b64      	cmp	r3, #100	@ 0x64
 8006138:	d901      	bls.n	800613e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e28a      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800613e:	4b60      	ldr	r3, [pc, #384]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1f0      	bne.n	800612c <HAL_RCC_OscConfig+0xe8>
 800614a:	e000      	b.n	800614e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800614c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d075      	beq.n	8006246 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800615a:	4b59      	ldr	r3, [pc, #356]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	f003 030c 	and.w	r3, r3, #12
 8006162:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006164:	4b56      	ldr	r3, [pc, #344]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	f003 0303 	and.w	r3, r3, #3
 800616c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800616e:	69bb      	ldr	r3, [r7, #24]
 8006170:	2b0c      	cmp	r3, #12
 8006172:	d102      	bne.n	800617a <HAL_RCC_OscConfig+0x136>
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	2b02      	cmp	r3, #2
 8006178:	d002      	beq.n	8006180 <HAL_RCC_OscConfig+0x13c>
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	2b04      	cmp	r3, #4
 800617e:	d11f      	bne.n	80061c0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006180:	4b4f      	ldr	r3, [pc, #316]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006188:	2b00      	cmp	r3, #0
 800618a:	d005      	beq.n	8006198 <HAL_RCC_OscConfig+0x154>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d101      	bne.n	8006198 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	e25d      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006198:	4b49      	ldr	r3, [pc, #292]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	691b      	ldr	r3, [r3, #16]
 80061a4:	061b      	lsls	r3, r3, #24
 80061a6:	4946      	ldr	r1, [pc, #280]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80061a8:	4313      	orrs	r3, r2
 80061aa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80061ac:	4b45      	ldr	r3, [pc, #276]	@ (80062c4 <HAL_RCC_OscConfig+0x280>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4618      	mov	r0, r3
 80061b2:	f7fc f831 	bl	8002218 <HAL_InitTick>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d043      	beq.n	8006244 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e249      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d023      	beq.n	8006210 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061c8:	4b3d      	ldr	r3, [pc, #244]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a3c      	ldr	r2, [pc, #240]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80061ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061d4:	f7fc f86c 	bl	80022b0 <HAL_GetTick>
 80061d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80061da:	e008      	b.n	80061ee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061dc:	f7fc f868 	bl	80022b0 <HAL_GetTick>
 80061e0:	4602      	mov	r2, r0
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	1ad3      	subs	r3, r2, r3
 80061e6:	2b02      	cmp	r3, #2
 80061e8:	d901      	bls.n	80061ee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80061ea:	2303      	movs	r3, #3
 80061ec:	e232      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80061ee:	4b34      	ldr	r3, [pc, #208]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d0f0      	beq.n	80061dc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061fa:	4b31      	ldr	r3, [pc, #196]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	691b      	ldr	r3, [r3, #16]
 8006206:	061b      	lsls	r3, r3, #24
 8006208:	492d      	ldr	r1, [pc, #180]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 800620a:	4313      	orrs	r3, r2
 800620c:	604b      	str	r3, [r1, #4]
 800620e:	e01a      	b.n	8006246 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006210:	4b2b      	ldr	r3, [pc, #172]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a2a      	ldr	r2, [pc, #168]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 8006216:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800621a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800621c:	f7fc f848 	bl	80022b0 <HAL_GetTick>
 8006220:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006222:	e008      	b.n	8006236 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006224:	f7fc f844 	bl	80022b0 <HAL_GetTick>
 8006228:	4602      	mov	r2, r0
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	2b02      	cmp	r3, #2
 8006230:	d901      	bls.n	8006236 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e20e      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006236:	4b22      	ldr	r3, [pc, #136]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1f0      	bne.n	8006224 <HAL_RCC_OscConfig+0x1e0>
 8006242:	e000      	b.n	8006246 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006244:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 0308 	and.w	r3, r3, #8
 800624e:	2b00      	cmp	r3, #0
 8006250:	d041      	beq.n	80062d6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	695b      	ldr	r3, [r3, #20]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d01c      	beq.n	8006294 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800625a:	4b19      	ldr	r3, [pc, #100]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 800625c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006260:	4a17      	ldr	r2, [pc, #92]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 8006262:	f043 0301 	orr.w	r3, r3, #1
 8006266:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800626a:	f7fc f821 	bl	80022b0 <HAL_GetTick>
 800626e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006270:	e008      	b.n	8006284 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006272:	f7fc f81d 	bl	80022b0 <HAL_GetTick>
 8006276:	4602      	mov	r2, r0
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	1ad3      	subs	r3, r2, r3
 800627c:	2b02      	cmp	r3, #2
 800627e:	d901      	bls.n	8006284 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006280:	2303      	movs	r3, #3
 8006282:	e1e7      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006284:	4b0e      	ldr	r3, [pc, #56]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 8006286:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800628a:	f003 0302 	and.w	r3, r3, #2
 800628e:	2b00      	cmp	r3, #0
 8006290:	d0ef      	beq.n	8006272 <HAL_RCC_OscConfig+0x22e>
 8006292:	e020      	b.n	80062d6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006294:	4b0a      	ldr	r3, [pc, #40]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 8006296:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800629a:	4a09      	ldr	r2, [pc, #36]	@ (80062c0 <HAL_RCC_OscConfig+0x27c>)
 800629c:	f023 0301 	bic.w	r3, r3, #1
 80062a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062a4:	f7fc f804 	bl	80022b0 <HAL_GetTick>
 80062a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80062aa:	e00d      	b.n	80062c8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062ac:	f7fc f800 	bl	80022b0 <HAL_GetTick>
 80062b0:	4602      	mov	r2, r0
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d906      	bls.n	80062c8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80062ba:	2303      	movs	r3, #3
 80062bc:	e1ca      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
 80062be:	bf00      	nop
 80062c0:	40021000 	.word	0x40021000
 80062c4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80062c8:	4b8c      	ldr	r3, [pc, #560]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 80062ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062ce:	f003 0302 	and.w	r3, r3, #2
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1ea      	bne.n	80062ac <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f003 0304 	and.w	r3, r3, #4
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f000 80a6 	beq.w	8006430 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062e4:	2300      	movs	r3, #0
 80062e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80062e8:	4b84      	ldr	r3, [pc, #528]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 80062ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d101      	bne.n	80062f8 <HAL_RCC_OscConfig+0x2b4>
 80062f4:	2301      	movs	r3, #1
 80062f6:	e000      	b.n	80062fa <HAL_RCC_OscConfig+0x2b6>
 80062f8:	2300      	movs	r3, #0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00d      	beq.n	800631a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062fe:	4b7f      	ldr	r3, [pc, #508]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006302:	4a7e      	ldr	r2, [pc, #504]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006304:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006308:	6593      	str	r3, [r2, #88]	@ 0x58
 800630a:	4b7c      	ldr	r3, [pc, #496]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 800630c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800630e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006312:	60fb      	str	r3, [r7, #12]
 8006314:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006316:	2301      	movs	r3, #1
 8006318:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800631a:	4b79      	ldr	r3, [pc, #484]	@ (8006500 <HAL_RCC_OscConfig+0x4bc>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006322:	2b00      	cmp	r3, #0
 8006324:	d118      	bne.n	8006358 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006326:	4b76      	ldr	r3, [pc, #472]	@ (8006500 <HAL_RCC_OscConfig+0x4bc>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a75      	ldr	r2, [pc, #468]	@ (8006500 <HAL_RCC_OscConfig+0x4bc>)
 800632c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006330:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006332:	f7fb ffbd 	bl	80022b0 <HAL_GetTick>
 8006336:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006338:	e008      	b.n	800634c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800633a:	f7fb ffb9 	bl	80022b0 <HAL_GetTick>
 800633e:	4602      	mov	r2, r0
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	1ad3      	subs	r3, r2, r3
 8006344:	2b02      	cmp	r3, #2
 8006346:	d901      	bls.n	800634c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006348:	2303      	movs	r3, #3
 800634a:	e183      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800634c:	4b6c      	ldr	r3, [pc, #432]	@ (8006500 <HAL_RCC_OscConfig+0x4bc>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006354:	2b00      	cmp	r3, #0
 8006356:	d0f0      	beq.n	800633a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	2b01      	cmp	r3, #1
 800635e:	d108      	bne.n	8006372 <HAL_RCC_OscConfig+0x32e>
 8006360:	4b66      	ldr	r3, [pc, #408]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006366:	4a65      	ldr	r2, [pc, #404]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006368:	f043 0301 	orr.w	r3, r3, #1
 800636c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006370:	e024      	b.n	80063bc <HAL_RCC_OscConfig+0x378>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	2b05      	cmp	r3, #5
 8006378:	d110      	bne.n	800639c <HAL_RCC_OscConfig+0x358>
 800637a:	4b60      	ldr	r3, [pc, #384]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 800637c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006380:	4a5e      	ldr	r2, [pc, #376]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006382:	f043 0304 	orr.w	r3, r3, #4
 8006386:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800638a:	4b5c      	ldr	r3, [pc, #368]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 800638c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006390:	4a5a      	ldr	r2, [pc, #360]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006392:	f043 0301 	orr.w	r3, r3, #1
 8006396:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800639a:	e00f      	b.n	80063bc <HAL_RCC_OscConfig+0x378>
 800639c:	4b57      	ldr	r3, [pc, #348]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 800639e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063a2:	4a56      	ldr	r2, [pc, #344]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 80063a4:	f023 0301 	bic.w	r3, r3, #1
 80063a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80063ac:	4b53      	ldr	r3, [pc, #332]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 80063ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063b2:	4a52      	ldr	r2, [pc, #328]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 80063b4:	f023 0304 	bic.w	r3, r3, #4
 80063b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d016      	beq.n	80063f2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063c4:	f7fb ff74 	bl	80022b0 <HAL_GetTick>
 80063c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063ca:	e00a      	b.n	80063e2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063cc:	f7fb ff70 	bl	80022b0 <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063da:	4293      	cmp	r3, r2
 80063dc:	d901      	bls.n	80063e2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80063de:	2303      	movs	r3, #3
 80063e0:	e138      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063e2:	4b46      	ldr	r3, [pc, #280]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 80063e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063e8:	f003 0302 	and.w	r3, r3, #2
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d0ed      	beq.n	80063cc <HAL_RCC_OscConfig+0x388>
 80063f0:	e015      	b.n	800641e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063f2:	f7fb ff5d 	bl	80022b0 <HAL_GetTick>
 80063f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80063f8:	e00a      	b.n	8006410 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063fa:	f7fb ff59 	bl	80022b0 <HAL_GetTick>
 80063fe:	4602      	mov	r2, r0
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006408:	4293      	cmp	r3, r2
 800640a:	d901      	bls.n	8006410 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e121      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006410:	4b3a      	ldr	r3, [pc, #232]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006416:	f003 0302 	and.w	r3, r3, #2
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1ed      	bne.n	80063fa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800641e:	7ffb      	ldrb	r3, [r7, #31]
 8006420:	2b01      	cmp	r3, #1
 8006422:	d105      	bne.n	8006430 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006424:	4b35      	ldr	r3, [pc, #212]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006428:	4a34      	ldr	r2, [pc, #208]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 800642a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800642e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0320 	and.w	r3, r3, #32
 8006438:	2b00      	cmp	r3, #0
 800643a:	d03c      	beq.n	80064b6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d01c      	beq.n	800647e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006444:	4b2d      	ldr	r3, [pc, #180]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006446:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800644a:	4a2c      	ldr	r2, [pc, #176]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 800644c:	f043 0301 	orr.w	r3, r3, #1
 8006450:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006454:	f7fb ff2c 	bl	80022b0 <HAL_GetTick>
 8006458:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800645a:	e008      	b.n	800646e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800645c:	f7fb ff28 	bl	80022b0 <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	2b02      	cmp	r3, #2
 8006468:	d901      	bls.n	800646e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800646a:	2303      	movs	r3, #3
 800646c:	e0f2      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800646e:	4b23      	ldr	r3, [pc, #140]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006470:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006474:	f003 0302 	and.w	r3, r3, #2
 8006478:	2b00      	cmp	r3, #0
 800647a:	d0ef      	beq.n	800645c <HAL_RCC_OscConfig+0x418>
 800647c:	e01b      	b.n	80064b6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800647e:	4b1f      	ldr	r3, [pc, #124]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006480:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006484:	4a1d      	ldr	r2, [pc, #116]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 8006486:	f023 0301 	bic.w	r3, r3, #1
 800648a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800648e:	f7fb ff0f 	bl	80022b0 <HAL_GetTick>
 8006492:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006494:	e008      	b.n	80064a8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006496:	f7fb ff0b 	bl	80022b0 <HAL_GetTick>
 800649a:	4602      	mov	r2, r0
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	1ad3      	subs	r3, r2, r3
 80064a0:	2b02      	cmp	r3, #2
 80064a2:	d901      	bls.n	80064a8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80064a4:	2303      	movs	r3, #3
 80064a6:	e0d5      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80064a8:	4b14      	ldr	r3, [pc, #80]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 80064aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80064ae:	f003 0302 	and.w	r3, r3, #2
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d1ef      	bne.n	8006496 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	69db      	ldr	r3, [r3, #28]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 80c9 	beq.w	8006652 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80064c0:	4b0e      	ldr	r3, [pc, #56]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f003 030c 	and.w	r3, r3, #12
 80064c8:	2b0c      	cmp	r3, #12
 80064ca:	f000 8083 	beq.w	80065d4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	69db      	ldr	r3, [r3, #28]
 80064d2:	2b02      	cmp	r3, #2
 80064d4:	d15e      	bne.n	8006594 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064d6:	4b09      	ldr	r3, [pc, #36]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a08      	ldr	r2, [pc, #32]	@ (80064fc <HAL_RCC_OscConfig+0x4b8>)
 80064dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064e2:	f7fb fee5 	bl	80022b0 <HAL_GetTick>
 80064e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064e8:	e00c      	b.n	8006504 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064ea:	f7fb fee1 	bl	80022b0 <HAL_GetTick>
 80064ee:	4602      	mov	r2, r0
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	2b02      	cmp	r3, #2
 80064f6:	d905      	bls.n	8006504 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e0ab      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
 80064fc:	40021000 	.word	0x40021000
 8006500:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006504:	4b55      	ldr	r3, [pc, #340]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1ec      	bne.n	80064ea <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006510:	4b52      	ldr	r3, [pc, #328]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 8006512:	68da      	ldr	r2, [r3, #12]
 8006514:	4b52      	ldr	r3, [pc, #328]	@ (8006660 <HAL_RCC_OscConfig+0x61c>)
 8006516:	4013      	ands	r3, r2
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	6a11      	ldr	r1, [r2, #32]
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006520:	3a01      	subs	r2, #1
 8006522:	0112      	lsls	r2, r2, #4
 8006524:	4311      	orrs	r1, r2
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800652a:	0212      	lsls	r2, r2, #8
 800652c:	4311      	orrs	r1, r2
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006532:	0852      	lsrs	r2, r2, #1
 8006534:	3a01      	subs	r2, #1
 8006536:	0552      	lsls	r2, r2, #21
 8006538:	4311      	orrs	r1, r2
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800653e:	0852      	lsrs	r2, r2, #1
 8006540:	3a01      	subs	r2, #1
 8006542:	0652      	lsls	r2, r2, #25
 8006544:	4311      	orrs	r1, r2
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800654a:	06d2      	lsls	r2, r2, #27
 800654c:	430a      	orrs	r2, r1
 800654e:	4943      	ldr	r1, [pc, #268]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 8006550:	4313      	orrs	r3, r2
 8006552:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006554:	4b41      	ldr	r3, [pc, #260]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a40      	ldr	r2, [pc, #256]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 800655a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800655e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006560:	4b3e      	ldr	r3, [pc, #248]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	4a3d      	ldr	r2, [pc, #244]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 8006566:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800656a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800656c:	f7fb fea0 	bl	80022b0 <HAL_GetTick>
 8006570:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006572:	e008      	b.n	8006586 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006574:	f7fb fe9c 	bl	80022b0 <HAL_GetTick>
 8006578:	4602      	mov	r2, r0
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	2b02      	cmp	r3, #2
 8006580:	d901      	bls.n	8006586 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006582:	2303      	movs	r3, #3
 8006584:	e066      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006586:	4b35      	ldr	r3, [pc, #212]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800658e:	2b00      	cmp	r3, #0
 8006590:	d0f0      	beq.n	8006574 <HAL_RCC_OscConfig+0x530>
 8006592:	e05e      	b.n	8006652 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006594:	4b31      	ldr	r3, [pc, #196]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a30      	ldr	r2, [pc, #192]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 800659a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800659e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065a0:	f7fb fe86 	bl	80022b0 <HAL_GetTick>
 80065a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065a6:	e008      	b.n	80065ba <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065a8:	f7fb fe82 	bl	80022b0 <HAL_GetTick>
 80065ac:	4602      	mov	r2, r0
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	2b02      	cmp	r3, #2
 80065b4:	d901      	bls.n	80065ba <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e04c      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065ba:	4b28      	ldr	r3, [pc, #160]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1f0      	bne.n	80065a8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80065c6:	4b25      	ldr	r3, [pc, #148]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 80065c8:	68da      	ldr	r2, [r3, #12]
 80065ca:	4924      	ldr	r1, [pc, #144]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 80065cc:	4b25      	ldr	r3, [pc, #148]	@ (8006664 <HAL_RCC_OscConfig+0x620>)
 80065ce:	4013      	ands	r3, r2
 80065d0:	60cb      	str	r3, [r1, #12]
 80065d2:	e03e      	b.n	8006652 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	69db      	ldr	r3, [r3, #28]
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d101      	bne.n	80065e0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e039      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80065e0:	4b1e      	ldr	r3, [pc, #120]	@ (800665c <HAL_RCC_OscConfig+0x618>)
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	f003 0203 	and.w	r2, r3, #3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a1b      	ldr	r3, [r3, #32]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d12c      	bne.n	800664e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065fe:	3b01      	subs	r3, #1
 8006600:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006602:	429a      	cmp	r2, r3
 8006604:	d123      	bne.n	800664e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006610:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006612:	429a      	cmp	r2, r3
 8006614:	d11b      	bne.n	800664e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006620:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006622:	429a      	cmp	r2, r3
 8006624:	d113      	bne.n	800664e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006630:	085b      	lsrs	r3, r3, #1
 8006632:	3b01      	subs	r3, #1
 8006634:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006636:	429a      	cmp	r2, r3
 8006638:	d109      	bne.n	800664e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006644:	085b      	lsrs	r3, r3, #1
 8006646:	3b01      	subs	r3, #1
 8006648:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800664a:	429a      	cmp	r2, r3
 800664c:	d001      	beq.n	8006652 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800664e:	2301      	movs	r3, #1
 8006650:	e000      	b.n	8006654 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006652:	2300      	movs	r3, #0
}
 8006654:	4618      	mov	r0, r3
 8006656:	3720      	adds	r7, #32
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}
 800665c:	40021000 	.word	0x40021000
 8006660:	019f800c 	.word	0x019f800c
 8006664:	feeefffc 	.word	0xfeeefffc

08006668 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b086      	sub	sp, #24
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006672:	2300      	movs	r3, #0
 8006674:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d101      	bne.n	8006680 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	e11e      	b.n	80068be <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006680:	4b91      	ldr	r3, [pc, #580]	@ (80068c8 <HAL_RCC_ClockConfig+0x260>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 030f 	and.w	r3, r3, #15
 8006688:	683a      	ldr	r2, [r7, #0]
 800668a:	429a      	cmp	r2, r3
 800668c:	d910      	bls.n	80066b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800668e:	4b8e      	ldr	r3, [pc, #568]	@ (80068c8 <HAL_RCC_ClockConfig+0x260>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f023 020f 	bic.w	r2, r3, #15
 8006696:	498c      	ldr	r1, [pc, #560]	@ (80068c8 <HAL_RCC_ClockConfig+0x260>)
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	4313      	orrs	r3, r2
 800669c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800669e:	4b8a      	ldr	r3, [pc, #552]	@ (80068c8 <HAL_RCC_ClockConfig+0x260>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 030f 	and.w	r3, r3, #15
 80066a6:	683a      	ldr	r2, [r7, #0]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d001      	beq.n	80066b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e106      	b.n	80068be <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0301 	and.w	r3, r3, #1
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d073      	beq.n	80067a4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	2b03      	cmp	r3, #3
 80066c2:	d129      	bne.n	8006718 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066c4:	4b81      	ldr	r3, [pc, #516]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d101      	bne.n	80066d4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e0f4      	b.n	80068be <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80066d4:	f000 f99e 	bl	8006a14 <RCC_GetSysClockFreqFromPLLSource>
 80066d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	4a7c      	ldr	r2, [pc, #496]	@ (80068d0 <HAL_RCC_ClockConfig+0x268>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d93f      	bls.n	8006762 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80066e2:	4b7a      	ldr	r3, [pc, #488]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d009      	beq.n	8006702 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d033      	beq.n	8006762 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d12f      	bne.n	8006762 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006702:	4b72      	ldr	r3, [pc, #456]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800670a:	4a70      	ldr	r2, [pc, #448]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 800670c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006710:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006712:	2380      	movs	r3, #128	@ 0x80
 8006714:	617b      	str	r3, [r7, #20]
 8006716:	e024      	b.n	8006762 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	2b02      	cmp	r3, #2
 800671e:	d107      	bne.n	8006730 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006720:	4b6a      	ldr	r3, [pc, #424]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d109      	bne.n	8006740 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e0c6      	b.n	80068be <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006730:	4b66      	ldr	r3, [pc, #408]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006738:	2b00      	cmp	r3, #0
 800673a:	d101      	bne.n	8006740 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e0be      	b.n	80068be <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006740:	f000 f8ce 	bl	80068e0 <HAL_RCC_GetSysClockFreq>
 8006744:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	4a61      	ldr	r2, [pc, #388]	@ (80068d0 <HAL_RCC_ClockConfig+0x268>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d909      	bls.n	8006762 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800674e:	4b5f      	ldr	r3, [pc, #380]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006756:	4a5d      	ldr	r2, [pc, #372]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006758:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800675c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800675e:	2380      	movs	r3, #128	@ 0x80
 8006760:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006762:	4b5a      	ldr	r3, [pc, #360]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	f023 0203 	bic.w	r2, r3, #3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	4957      	ldr	r1, [pc, #348]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006770:	4313      	orrs	r3, r2
 8006772:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006774:	f7fb fd9c 	bl	80022b0 <HAL_GetTick>
 8006778:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800677a:	e00a      	b.n	8006792 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800677c:	f7fb fd98 	bl	80022b0 <HAL_GetTick>
 8006780:	4602      	mov	r2, r0
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800678a:	4293      	cmp	r3, r2
 800678c:	d901      	bls.n	8006792 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e095      	b.n	80068be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006792:	4b4e      	ldr	r3, [pc, #312]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	f003 020c 	and.w	r2, r3, #12
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d1eb      	bne.n	800677c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0302 	and.w	r3, r3, #2
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d023      	beq.n	80067f8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 0304 	and.w	r3, r3, #4
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d005      	beq.n	80067c8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80067bc:	4b43      	ldr	r3, [pc, #268]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	4a42      	ldr	r2, [pc, #264]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 80067c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80067c6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f003 0308 	and.w	r3, r3, #8
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d007      	beq.n	80067e4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80067d4:	4b3d      	ldr	r3, [pc, #244]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80067dc:	4a3b      	ldr	r2, [pc, #236]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 80067de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80067e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067e4:	4b39      	ldr	r3, [pc, #228]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	4936      	ldr	r1, [pc, #216]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 80067f2:	4313      	orrs	r3, r2
 80067f4:	608b      	str	r3, [r1, #8]
 80067f6:	e008      	b.n	800680a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	2b80      	cmp	r3, #128	@ 0x80
 80067fc:	d105      	bne.n	800680a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80067fe:	4b33      	ldr	r3, [pc, #204]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	4a32      	ldr	r2, [pc, #200]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006804:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006808:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800680a:	4b2f      	ldr	r3, [pc, #188]	@ (80068c8 <HAL_RCC_ClockConfig+0x260>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f003 030f 	and.w	r3, r3, #15
 8006812:	683a      	ldr	r2, [r7, #0]
 8006814:	429a      	cmp	r2, r3
 8006816:	d21d      	bcs.n	8006854 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006818:	4b2b      	ldr	r3, [pc, #172]	@ (80068c8 <HAL_RCC_ClockConfig+0x260>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f023 020f 	bic.w	r2, r3, #15
 8006820:	4929      	ldr	r1, [pc, #164]	@ (80068c8 <HAL_RCC_ClockConfig+0x260>)
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	4313      	orrs	r3, r2
 8006826:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006828:	f7fb fd42 	bl	80022b0 <HAL_GetTick>
 800682c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800682e:	e00a      	b.n	8006846 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006830:	f7fb fd3e 	bl	80022b0 <HAL_GetTick>
 8006834:	4602      	mov	r2, r0
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	1ad3      	subs	r3, r2, r3
 800683a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800683e:	4293      	cmp	r3, r2
 8006840:	d901      	bls.n	8006846 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	e03b      	b.n	80068be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006846:	4b20      	ldr	r3, [pc, #128]	@ (80068c8 <HAL_RCC_ClockConfig+0x260>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 030f 	and.w	r3, r3, #15
 800684e:	683a      	ldr	r2, [r7, #0]
 8006850:	429a      	cmp	r2, r3
 8006852:	d1ed      	bne.n	8006830 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 0304 	and.w	r3, r3, #4
 800685c:	2b00      	cmp	r3, #0
 800685e:	d008      	beq.n	8006872 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006860:	4b1a      	ldr	r3, [pc, #104]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	4917      	ldr	r1, [pc, #92]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 800686e:	4313      	orrs	r3, r2
 8006870:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0308 	and.w	r3, r3, #8
 800687a:	2b00      	cmp	r3, #0
 800687c:	d009      	beq.n	8006892 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800687e:	4b13      	ldr	r3, [pc, #76]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	00db      	lsls	r3, r3, #3
 800688c:	490f      	ldr	r1, [pc, #60]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 800688e:	4313      	orrs	r3, r2
 8006890:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006892:	f000 f825 	bl	80068e0 <HAL_RCC_GetSysClockFreq>
 8006896:	4602      	mov	r2, r0
 8006898:	4b0c      	ldr	r3, [pc, #48]	@ (80068cc <HAL_RCC_ClockConfig+0x264>)
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	091b      	lsrs	r3, r3, #4
 800689e:	f003 030f 	and.w	r3, r3, #15
 80068a2:	490c      	ldr	r1, [pc, #48]	@ (80068d4 <HAL_RCC_ClockConfig+0x26c>)
 80068a4:	5ccb      	ldrb	r3, [r1, r3]
 80068a6:	f003 031f 	and.w	r3, r3, #31
 80068aa:	fa22 f303 	lsr.w	r3, r2, r3
 80068ae:	4a0a      	ldr	r2, [pc, #40]	@ (80068d8 <HAL_RCC_ClockConfig+0x270>)
 80068b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80068b2:	4b0a      	ldr	r3, [pc, #40]	@ (80068dc <HAL_RCC_ClockConfig+0x274>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4618      	mov	r0, r3
 80068b8:	f7fb fcae 	bl	8002218 <HAL_InitTick>
 80068bc:	4603      	mov	r3, r0
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3718      	adds	r7, #24
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
 80068c6:	bf00      	nop
 80068c8:	40022000 	.word	0x40022000
 80068cc:	40021000 	.word	0x40021000
 80068d0:	04c4b400 	.word	0x04c4b400
 80068d4:	08010764 	.word	0x08010764
 80068d8:	20000000 	.word	0x20000000
 80068dc:	20000004 	.word	0x20000004

080068e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b087      	sub	sp, #28
 80068e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80068e6:	4b2c      	ldr	r3, [pc, #176]	@ (8006998 <HAL_RCC_GetSysClockFreq+0xb8>)
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	f003 030c 	and.w	r3, r3, #12
 80068ee:	2b04      	cmp	r3, #4
 80068f0:	d102      	bne.n	80068f8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80068f2:	4b2a      	ldr	r3, [pc, #168]	@ (800699c <HAL_RCC_GetSysClockFreq+0xbc>)
 80068f4:	613b      	str	r3, [r7, #16]
 80068f6:	e047      	b.n	8006988 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80068f8:	4b27      	ldr	r3, [pc, #156]	@ (8006998 <HAL_RCC_GetSysClockFreq+0xb8>)
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	f003 030c 	and.w	r3, r3, #12
 8006900:	2b08      	cmp	r3, #8
 8006902:	d102      	bne.n	800690a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006904:	4b26      	ldr	r3, [pc, #152]	@ (80069a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006906:	613b      	str	r3, [r7, #16]
 8006908:	e03e      	b.n	8006988 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800690a:	4b23      	ldr	r3, [pc, #140]	@ (8006998 <HAL_RCC_GetSysClockFreq+0xb8>)
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	f003 030c 	and.w	r3, r3, #12
 8006912:	2b0c      	cmp	r3, #12
 8006914:	d136      	bne.n	8006984 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006916:	4b20      	ldr	r3, [pc, #128]	@ (8006998 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	f003 0303 	and.w	r3, r3, #3
 800691e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006920:	4b1d      	ldr	r3, [pc, #116]	@ (8006998 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	091b      	lsrs	r3, r3, #4
 8006926:	f003 030f 	and.w	r3, r3, #15
 800692a:	3301      	adds	r3, #1
 800692c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2b03      	cmp	r3, #3
 8006932:	d10c      	bne.n	800694e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006934:	4a1a      	ldr	r2, [pc, #104]	@ (80069a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	fbb2 f3f3 	udiv	r3, r2, r3
 800693c:	4a16      	ldr	r2, [pc, #88]	@ (8006998 <HAL_RCC_GetSysClockFreq+0xb8>)
 800693e:	68d2      	ldr	r2, [r2, #12]
 8006940:	0a12      	lsrs	r2, r2, #8
 8006942:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006946:	fb02 f303 	mul.w	r3, r2, r3
 800694a:	617b      	str	r3, [r7, #20]
      break;
 800694c:	e00c      	b.n	8006968 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800694e:	4a13      	ldr	r2, [pc, #76]	@ (800699c <HAL_RCC_GetSysClockFreq+0xbc>)
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	fbb2 f3f3 	udiv	r3, r2, r3
 8006956:	4a10      	ldr	r2, [pc, #64]	@ (8006998 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006958:	68d2      	ldr	r2, [r2, #12]
 800695a:	0a12      	lsrs	r2, r2, #8
 800695c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006960:	fb02 f303 	mul.w	r3, r2, r3
 8006964:	617b      	str	r3, [r7, #20]
      break;
 8006966:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006968:	4b0b      	ldr	r3, [pc, #44]	@ (8006998 <HAL_RCC_GetSysClockFreq+0xb8>)
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	0e5b      	lsrs	r3, r3, #25
 800696e:	f003 0303 	and.w	r3, r3, #3
 8006972:	3301      	adds	r3, #1
 8006974:	005b      	lsls	r3, r3, #1
 8006976:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006978:	697a      	ldr	r2, [r7, #20]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006980:	613b      	str	r3, [r7, #16]
 8006982:	e001      	b.n	8006988 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006984:	2300      	movs	r3, #0
 8006986:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006988:	693b      	ldr	r3, [r7, #16]
}
 800698a:	4618      	mov	r0, r3
 800698c:	371c      	adds	r7, #28
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
 8006996:	bf00      	nop
 8006998:	40021000 	.word	0x40021000
 800699c:	00f42400 	.word	0x00f42400
 80069a0:	016e3600 	.word	0x016e3600

080069a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069a4:	b480      	push	{r7}
 80069a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069a8:	4b03      	ldr	r3, [pc, #12]	@ (80069b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80069aa:	681b      	ldr	r3, [r3, #0]
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	20000000 	.word	0x20000000

080069bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80069c0:	f7ff fff0 	bl	80069a4 <HAL_RCC_GetHCLKFreq>
 80069c4:	4602      	mov	r2, r0
 80069c6:	4b06      	ldr	r3, [pc, #24]	@ (80069e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	0a1b      	lsrs	r3, r3, #8
 80069cc:	f003 0307 	and.w	r3, r3, #7
 80069d0:	4904      	ldr	r1, [pc, #16]	@ (80069e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80069d2:	5ccb      	ldrb	r3, [r1, r3]
 80069d4:	f003 031f 	and.w	r3, r3, #31
 80069d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069dc:	4618      	mov	r0, r3
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	40021000 	.word	0x40021000
 80069e4:	08010774 	.word	0x08010774

080069e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80069ec:	f7ff ffda 	bl	80069a4 <HAL_RCC_GetHCLKFreq>
 80069f0:	4602      	mov	r2, r0
 80069f2:	4b06      	ldr	r3, [pc, #24]	@ (8006a0c <HAL_RCC_GetPCLK2Freq+0x24>)
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	0adb      	lsrs	r3, r3, #11
 80069f8:	f003 0307 	and.w	r3, r3, #7
 80069fc:	4904      	ldr	r1, [pc, #16]	@ (8006a10 <HAL_RCC_GetPCLK2Freq+0x28>)
 80069fe:	5ccb      	ldrb	r3, [r1, r3]
 8006a00:	f003 031f 	and.w	r3, r3, #31
 8006a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	40021000 	.word	0x40021000
 8006a10:	08010774 	.word	0x08010774

08006a14 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b087      	sub	sp, #28
 8006a18:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8006a94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	f003 0303 	and.w	r3, r3, #3
 8006a22:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006a24:	4b1b      	ldr	r3, [pc, #108]	@ (8006a94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	091b      	lsrs	r3, r3, #4
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	3301      	adds	r3, #1
 8006a30:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	2b03      	cmp	r3, #3
 8006a36:	d10c      	bne.n	8006a52 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006a38:	4a17      	ldr	r2, [pc, #92]	@ (8006a98 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a40:	4a14      	ldr	r2, [pc, #80]	@ (8006a94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a42:	68d2      	ldr	r2, [r2, #12]
 8006a44:	0a12      	lsrs	r2, r2, #8
 8006a46:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006a4a:	fb02 f303 	mul.w	r3, r2, r3
 8006a4e:	617b      	str	r3, [r7, #20]
    break;
 8006a50:	e00c      	b.n	8006a6c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006a52:	4a12      	ldr	r2, [pc, #72]	@ (8006a9c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a5a:	4a0e      	ldr	r2, [pc, #56]	@ (8006a94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a5c:	68d2      	ldr	r2, [r2, #12]
 8006a5e:	0a12      	lsrs	r2, r2, #8
 8006a60:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006a64:	fb02 f303 	mul.w	r3, r2, r3
 8006a68:	617b      	str	r3, [r7, #20]
    break;
 8006a6a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006a6c:	4b09      	ldr	r3, [pc, #36]	@ (8006a94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	0e5b      	lsrs	r3, r3, #25
 8006a72:	f003 0303 	and.w	r3, r3, #3
 8006a76:	3301      	adds	r3, #1
 8006a78:	005b      	lsls	r3, r3, #1
 8006a7a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006a7c:	697a      	ldr	r2, [r7, #20]
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a84:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006a86:	687b      	ldr	r3, [r7, #4]
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	371c      	adds	r7, #28
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr
 8006a94:	40021000 	.word	0x40021000
 8006a98:	016e3600 	.word	0x016e3600
 8006a9c:	00f42400 	.word	0x00f42400

08006aa0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b086      	sub	sp, #24
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006aac:	2300      	movs	r3, #0
 8006aae:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f000 8098 	beq.w	8006bee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ac2:	4b43      	ldr	r3, [pc, #268]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d10d      	bne.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ace:	4b40      	ldr	r3, [pc, #256]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ad2:	4a3f      	ldr	r2, [pc, #252]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ad4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ad8:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ada:	4b3d      	ldr	r3, [pc, #244]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ade:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ae2:	60bb      	str	r3, [r7, #8]
 8006ae4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006aea:	4b3a      	ldr	r3, [pc, #232]	@ (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a39      	ldr	r2, [pc, #228]	@ (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006af0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006af4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006af6:	f7fb fbdb 	bl	80022b0 <HAL_GetTick>
 8006afa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006afc:	e009      	b.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006afe:	f7fb fbd7 	bl	80022b0 <HAL_GetTick>
 8006b02:	4602      	mov	r2, r0
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	1ad3      	subs	r3, r2, r3
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d902      	bls.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	74fb      	strb	r3, [r7, #19]
        break;
 8006b10:	e005      	b.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b12:	4b30      	ldr	r3, [pc, #192]	@ (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d0ef      	beq.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006b1e:	7cfb      	ldrb	r3, [r7, #19]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d159      	bne.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b24:	4b2a      	ldr	r3, [pc, #168]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b2e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d01e      	beq.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b3a:	697a      	ldr	r2, [r7, #20]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d019      	beq.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b40:	4b23      	ldr	r3, [pc, #140]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b4c:	4b20      	ldr	r3, [pc, #128]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b52:	4a1f      	ldr	r2, [pc, #124]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b5c:	4b1c      	ldr	r3, [pc, #112]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b62:	4a1b      	ldr	r2, [pc, #108]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006b6c:	4a18      	ldr	r2, [pc, #96]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	f003 0301 	and.w	r3, r3, #1
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d016      	beq.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b7e:	f7fb fb97 	bl	80022b0 <HAL_GetTick>
 8006b82:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b84:	e00b      	b.n	8006b9e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b86:	f7fb fb93 	bl	80022b0 <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d902      	bls.n	8006b9e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006b98:	2303      	movs	r3, #3
 8006b9a:	74fb      	strb	r3, [r7, #19]
            break;
 8006b9c:	e006      	b.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ba4:	f003 0302 	and.w	r3, r3, #2
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d0ec      	beq.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006bac:	7cfb      	ldrb	r3, [r7, #19]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10b      	bne.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bb2:	4b07      	ldr	r3, [pc, #28]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc0:	4903      	ldr	r1, [pc, #12]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006bc8:	e008      	b.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006bca:	7cfb      	ldrb	r3, [r7, #19]
 8006bcc:	74bb      	strb	r3, [r7, #18]
 8006bce:	e005      	b.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006bd0:	40021000 	.word	0x40021000
 8006bd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bd8:	7cfb      	ldrb	r3, [r7, #19]
 8006bda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006bdc:	7c7b      	ldrb	r3, [r7, #17]
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d105      	bne.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006be2:	4ba6      	ldr	r3, [pc, #664]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006be6:	4aa5      	ldr	r2, [pc, #660]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006be8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00a      	beq.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006bfa:	4ba0      	ldr	r3, [pc, #640]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c00:	f023 0203 	bic.w	r2, r3, #3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	499c      	ldr	r1, [pc, #624]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 0302 	and.w	r3, r3, #2
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d00a      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006c1c:	4b97      	ldr	r3, [pc, #604]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c22:	f023 020c 	bic.w	r2, r3, #12
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	4994      	ldr	r1, [pc, #592]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 0304 	and.w	r3, r3, #4
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00a      	beq.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006c3e:	4b8f      	ldr	r3, [pc, #572]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c44:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	498b      	ldr	r1, [pc, #556]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0308 	and.w	r3, r3, #8
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00a      	beq.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006c60:	4b86      	ldr	r3, [pc, #536]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	691b      	ldr	r3, [r3, #16]
 8006c6e:	4983      	ldr	r1, [pc, #524]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c70:	4313      	orrs	r3, r2
 8006c72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 0320 	and.w	r3, r3, #32
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d00a      	beq.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006c82:	4b7e      	ldr	r3, [pc, #504]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c88:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	695b      	ldr	r3, [r3, #20]
 8006c90:	497a      	ldr	r1, [pc, #488]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c92:	4313      	orrs	r3, r2
 8006c94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d00a      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006ca4:	4b75      	ldr	r3, [pc, #468]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006caa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	699b      	ldr	r3, [r3, #24]
 8006cb2:	4972      	ldr	r1, [pc, #456]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00a      	beq.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006cc6:	4b6d      	ldr	r3, [pc, #436]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ccc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	69db      	ldr	r3, [r3, #28]
 8006cd4:	4969      	ldr	r1, [pc, #420]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d00a      	beq.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006ce8:	4b64      	ldr	r3, [pc, #400]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cee:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a1b      	ldr	r3, [r3, #32]
 8006cf6:	4961      	ldr	r1, [pc, #388]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00a      	beq.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d0a:	4b5c      	ldr	r3, [pc, #368]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d10:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d18:	4958      	ldr	r1, [pc, #352]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d015      	beq.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d2c:	4b53      	ldr	r3, [pc, #332]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d32:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d3a:	4950      	ldr	r1, [pc, #320]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d4a:	d105      	bne.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d4c:	4b4b      	ldr	r3, [pc, #300]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	4a4a      	ldr	r2, [pc, #296]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d56:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d015      	beq.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006d64:	4b45      	ldr	r3, [pc, #276]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d6a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d72:	4942      	ldr	r1, [pc, #264]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d74:	4313      	orrs	r3, r2
 8006d76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d82:	d105      	bne.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d84:	4b3d      	ldr	r3, [pc, #244]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d86:	68db      	ldr	r3, [r3, #12]
 8006d88:	4a3c      	ldr	r2, [pc, #240]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d8e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d015      	beq.n	8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006d9c:	4b37      	ldr	r3, [pc, #220]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006daa:	4934      	ldr	r1, [pc, #208]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006dac:	4313      	orrs	r3, r2
 8006dae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dba:	d105      	bne.n	8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006dbc:	4b2f      	ldr	r3, [pc, #188]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	4a2e      	ldr	r2, [pc, #184]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006dc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006dc6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d015      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006dd4:	4b29      	ldr	r3, [pc, #164]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dda:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006de2:	4926      	ldr	r1, [pc, #152]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006de4:	4313      	orrs	r3, r2
 8006de6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006df2:	d105      	bne.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006df4:	4b21      	ldr	r3, [pc, #132]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	4a20      	ldr	r2, [pc, #128]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006dfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006dfe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d015      	beq.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e12:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e1a:	4918      	ldr	r1, [pc, #96]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e2a:	d105      	bne.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e2c:	4b13      	ldr	r3, [pc, #76]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e2e:	68db      	ldr	r3, [r3, #12]
 8006e30:	4a12      	ldr	r2, [pc, #72]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e36:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d015      	beq.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006e44:	4b0d      	ldr	r3, [pc, #52]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e4a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e52:	490a      	ldr	r1, [pc, #40]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e54:	4313      	orrs	r3, r2
 8006e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e62:	d105      	bne.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006e64:	4b05      	ldr	r3, [pc, #20]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	4a04      	ldr	r2, [pc, #16]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e6e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006e70:	7cbb      	ldrb	r3, [r7, #18]
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3718      	adds	r7, #24
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
 8006e7a:	bf00      	nop
 8006e7c:	40021000 	.word	0x40021000

08006e80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d101      	bne.n	8006e92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e09d      	b.n	8006fce <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d108      	bne.n	8006eac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ea2:	d009      	beq.n	8006eb8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	61da      	str	r2, [r3, #28]
 8006eaa:	e005      	b.n	8006eb8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d106      	bne.n	8006ed8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f7fa fd6c 	bl	80019b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2202      	movs	r2, #2
 8006edc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	681a      	ldr	r2, [r3, #0]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006eee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	68db      	ldr	r3, [r3, #12]
 8006ef4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ef8:	d902      	bls.n	8006f00 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006efa:	2300      	movs	r3, #0
 8006efc:	60fb      	str	r3, [r7, #12]
 8006efe:	e002      	b.n	8006f06 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006f00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006f04:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006f0e:	d007      	beq.n	8006f20 <HAL_SPI_Init+0xa0>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	68db      	ldr	r3, [r3, #12]
 8006f14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006f18:	d002      	beq.n	8006f20 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006f30:	431a      	orrs	r2, r3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	691b      	ldr	r3, [r3, #16]
 8006f36:	f003 0302 	and.w	r3, r3, #2
 8006f3a:	431a      	orrs	r2, r3
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	695b      	ldr	r3, [r3, #20]
 8006f40:	f003 0301 	and.w	r3, r3, #1
 8006f44:	431a      	orrs	r2, r3
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	699b      	ldr	r3, [r3, #24]
 8006f4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f4e:	431a      	orrs	r2, r3
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	69db      	ldr	r3, [r3, #28]
 8006f54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f58:	431a      	orrs	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a1b      	ldr	r3, [r3, #32]
 8006f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f62:	ea42 0103 	orr.w	r1, r2, r3
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f6a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	430a      	orrs	r2, r1
 8006f74:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	699b      	ldr	r3, [r3, #24]
 8006f7a:	0c1b      	lsrs	r3, r3, #16
 8006f7c:	f003 0204 	and.w	r2, r3, #4
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f84:	f003 0310 	and.w	r3, r3, #16
 8006f88:	431a      	orrs	r2, r3
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f8e:	f003 0308 	and.w	r3, r3, #8
 8006f92:	431a      	orrs	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006f9c:	ea42 0103 	orr.w	r1, r2, r3
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	430a      	orrs	r2, r1
 8006fac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	69da      	ldr	r2, [r3, #28]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006fbc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}

08006fd6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b08a      	sub	sp, #40	@ 0x28
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	60f8      	str	r0, [r7, #12]
 8006fde:	60b9      	str	r1, [r7, #8]
 8006fe0:	607a      	str	r2, [r7, #4]
 8006fe2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d101      	bne.n	8006ffc <HAL_SPI_TransmitReceive+0x26>
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	e20a      	b.n	8007412 <HAL_SPI_TransmitReceive+0x43c>
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007004:	f7fb f954 	bl	80022b0 <HAL_GetTick>
 8007008:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007010:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007018:	887b      	ldrh	r3, [r7, #2]
 800701a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800701c:	887b      	ldrh	r3, [r7, #2]
 800701e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007020:	7efb      	ldrb	r3, [r7, #27]
 8007022:	2b01      	cmp	r3, #1
 8007024:	d00e      	beq.n	8007044 <HAL_SPI_TransmitReceive+0x6e>
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800702c:	d106      	bne.n	800703c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d102      	bne.n	800703c <HAL_SPI_TransmitReceive+0x66>
 8007036:	7efb      	ldrb	r3, [r7, #27]
 8007038:	2b04      	cmp	r3, #4
 800703a:	d003      	beq.n	8007044 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800703c:	2302      	movs	r3, #2
 800703e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007042:	e1e0      	b.n	8007406 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d005      	beq.n	8007056 <HAL_SPI_TransmitReceive+0x80>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d002      	beq.n	8007056 <HAL_SPI_TransmitReceive+0x80>
 8007050:	887b      	ldrh	r3, [r7, #2]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d103      	bne.n	800705e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800705c:	e1d3      	b.n	8007406 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007064:	b2db      	uxtb	r3, r3
 8007066:	2b04      	cmp	r3, #4
 8007068:	d003      	beq.n	8007072 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2205      	movs	r2, #5
 800706e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2200      	movs	r2, #0
 8007076:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	887a      	ldrh	r2, [r7, #2]
 8007082:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	887a      	ldrh	r2, [r7, #2]
 800708a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	68ba      	ldr	r2, [r7, #8]
 8007092:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	887a      	ldrh	r2, [r7, #2]
 8007098:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	887a      	ldrh	r2, [r7, #2]
 800709e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2200      	movs	r2, #0
 80070a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2200      	movs	r2, #0
 80070aa:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80070b4:	d802      	bhi.n	80070bc <HAL_SPI_TransmitReceive+0xe6>
 80070b6:	8a3b      	ldrh	r3, [r7, #16]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d908      	bls.n	80070ce <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	685a      	ldr	r2, [r3, #4]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80070ca:	605a      	str	r2, [r3, #4]
 80070cc:	e007      	b.n	80070de <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	685a      	ldr	r2, [r3, #4]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80070dc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070e8:	2b40      	cmp	r3, #64	@ 0x40
 80070ea:	d007      	beq.n	80070fc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80070fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	68db      	ldr	r3, [r3, #12]
 8007100:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007104:	f240 8081 	bls.w	800720a <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d002      	beq.n	8007116 <HAL_SPI_TransmitReceive+0x140>
 8007110:	8a7b      	ldrh	r3, [r7, #18]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d16d      	bne.n	80071f2 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800711a:	881a      	ldrh	r2, [r3, #0]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007126:	1c9a      	adds	r2, r3, #2
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007130:	b29b      	uxth	r3, r3
 8007132:	3b01      	subs	r3, #1
 8007134:	b29a      	uxth	r2, r3
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800713a:	e05a      	b.n	80071f2 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	f003 0302 	and.w	r3, r3, #2
 8007146:	2b02      	cmp	r3, #2
 8007148:	d11b      	bne.n	8007182 <HAL_SPI_TransmitReceive+0x1ac>
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800714e:	b29b      	uxth	r3, r3
 8007150:	2b00      	cmp	r3, #0
 8007152:	d016      	beq.n	8007182 <HAL_SPI_TransmitReceive+0x1ac>
 8007154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007156:	2b01      	cmp	r3, #1
 8007158:	d113      	bne.n	8007182 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800715e:	881a      	ldrh	r2, [r3, #0]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800716a:	1c9a      	adds	r2, r3, #2
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007174:	b29b      	uxth	r3, r3
 8007176:	3b01      	subs	r3, #1
 8007178:	b29a      	uxth	r2, r3
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800717e:	2300      	movs	r3, #0
 8007180:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	f003 0301 	and.w	r3, r3, #1
 800718c:	2b01      	cmp	r3, #1
 800718e:	d11c      	bne.n	80071ca <HAL_SPI_TransmitReceive+0x1f4>
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007196:	b29b      	uxth	r3, r3
 8007198:	2b00      	cmp	r3, #0
 800719a:	d016      	beq.n	80071ca <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68da      	ldr	r2, [r3, #12]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071a6:	b292      	uxth	r2, r2
 80071a8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ae:	1c9a      	adds	r2, r3, #2
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	3b01      	subs	r3, #1
 80071be:	b29a      	uxth	r2, r3
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80071c6:	2301      	movs	r3, #1
 80071c8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80071ca:	f7fb f871 	bl	80022b0 <HAL_GetTick>
 80071ce:	4602      	mov	r2, r0
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d80b      	bhi.n	80071f2 <HAL_SPI_TransmitReceive+0x21c>
 80071da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e0:	d007      	beq.n	80071f2 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80071e2:	2303      	movs	r3, #3
 80071e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80071f0:	e109      	b.n	8007406 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d19f      	bne.n	800713c <HAL_SPI_TransmitReceive+0x166>
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007202:	b29b      	uxth	r3, r3
 8007204:	2b00      	cmp	r3, #0
 8007206:	d199      	bne.n	800713c <HAL_SPI_TransmitReceive+0x166>
 8007208:	e0e3      	b.n	80073d2 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d003      	beq.n	800721a <HAL_SPI_TransmitReceive+0x244>
 8007212:	8a7b      	ldrh	r3, [r7, #18]
 8007214:	2b01      	cmp	r3, #1
 8007216:	f040 80cf 	bne.w	80073b8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800721e:	b29b      	uxth	r3, r3
 8007220:	2b01      	cmp	r3, #1
 8007222:	d912      	bls.n	800724a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007228:	881a      	ldrh	r2, [r3, #0]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007234:	1c9a      	adds	r2, r3, #2
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800723e:	b29b      	uxth	r3, r3
 8007240:	3b02      	subs	r3, #2
 8007242:	b29a      	uxth	r2, r3
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007248:	e0b6      	b.n	80073b8 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	330c      	adds	r3, #12
 8007254:	7812      	ldrb	r2, [r2, #0]
 8007256:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007266:	b29b      	uxth	r3, r3
 8007268:	3b01      	subs	r3, #1
 800726a:	b29a      	uxth	r2, r3
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007270:	e0a2      	b.n	80073b8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f003 0302 	and.w	r3, r3, #2
 800727c:	2b02      	cmp	r3, #2
 800727e:	d134      	bne.n	80072ea <HAL_SPI_TransmitReceive+0x314>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007284:	b29b      	uxth	r3, r3
 8007286:	2b00      	cmp	r3, #0
 8007288:	d02f      	beq.n	80072ea <HAL_SPI_TransmitReceive+0x314>
 800728a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728c:	2b01      	cmp	r3, #1
 800728e:	d12c      	bne.n	80072ea <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007294:	b29b      	uxth	r3, r3
 8007296:	2b01      	cmp	r3, #1
 8007298:	d912      	bls.n	80072c0 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800729e:	881a      	ldrh	r2, [r3, #0]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072aa:	1c9a      	adds	r2, r3, #2
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	3b02      	subs	r3, #2
 80072b8:	b29a      	uxth	r2, r3
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072be:	e012      	b.n	80072e6 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	330c      	adds	r3, #12
 80072ca:	7812      	ldrb	r2, [r2, #0]
 80072cc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d2:	1c5a      	adds	r2, r3, #1
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072dc:	b29b      	uxth	r3, r3
 80072de:	3b01      	subs	r3, #1
 80072e0:	b29a      	uxth	r2, r3
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80072e6:	2300      	movs	r3, #0
 80072e8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	f003 0301 	and.w	r3, r3, #1
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	d148      	bne.n	800738a <HAL_SPI_TransmitReceive+0x3b4>
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072fe:	b29b      	uxth	r3, r3
 8007300:	2b00      	cmp	r3, #0
 8007302:	d042      	beq.n	800738a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800730a:	b29b      	uxth	r3, r3
 800730c:	2b01      	cmp	r3, #1
 800730e:	d923      	bls.n	8007358 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68da      	ldr	r2, [r3, #12]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800731a:	b292      	uxth	r2, r2
 800731c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007322:	1c9a      	adds	r2, r3, #2
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800732e:	b29b      	uxth	r3, r3
 8007330:	3b02      	subs	r3, #2
 8007332:	b29a      	uxth	r2, r3
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007340:	b29b      	uxth	r3, r3
 8007342:	2b01      	cmp	r3, #1
 8007344:	d81f      	bhi.n	8007386 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	685a      	ldr	r2, [r3, #4]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007354:	605a      	str	r2, [r3, #4]
 8007356:	e016      	b.n	8007386 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f103 020c 	add.w	r2, r3, #12
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007364:	7812      	ldrb	r2, [r2, #0]
 8007366:	b2d2      	uxtb	r2, r2
 8007368:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800736e:	1c5a      	adds	r2, r3, #1
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800737a:	b29b      	uxth	r3, r3
 800737c:	3b01      	subs	r3, #1
 800737e:	b29a      	uxth	r2, r3
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007386:	2301      	movs	r3, #1
 8007388:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800738a:	f7fa ff91 	bl	80022b0 <HAL_GetTick>
 800738e:	4602      	mov	r2, r0
 8007390:	69fb      	ldr	r3, [r7, #28]
 8007392:	1ad3      	subs	r3, r2, r3
 8007394:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007396:	429a      	cmp	r2, r3
 8007398:	d803      	bhi.n	80073a2 <HAL_SPI_TransmitReceive+0x3cc>
 800739a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073a0:	d102      	bne.n	80073a8 <HAL_SPI_TransmitReceive+0x3d2>
 80073a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d107      	bne.n	80073b8 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80073a8:	2303      	movs	r3, #3
 80073aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2201      	movs	r2, #1
 80073b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80073b6:	e026      	b.n	8007406 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073bc:	b29b      	uxth	r3, r3
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f47f af57 	bne.w	8007272 <HAL_SPI_TransmitReceive+0x29c>
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	f47f af50 	bne.w	8007272 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80073d2:	69fa      	ldr	r2, [r7, #28]
 80073d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80073d6:	68f8      	ldr	r0, [r7, #12]
 80073d8:	f000 f94c 	bl	8007674 <SPI_EndRxTxTransaction>
 80073dc:	4603      	mov	r3, r0
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d005      	beq.n	80073ee <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2220      	movs	r2, #32
 80073ec:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d003      	beq.n	80073fe <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073fc:	e003      	b.n	8007406 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2201      	movs	r2, #1
 8007402:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2200      	movs	r2, #0
 800740a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800740e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8007412:	4618      	mov	r0, r3
 8007414:	3728      	adds	r7, #40	@ 0x28
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800741a:	b480      	push	{r7}
 800741c:	b083      	sub	sp, #12
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007428:	b2db      	uxtb	r3, r3
}
 800742a:	4618      	mov	r0, r3
 800742c:	370c      	adds	r7, #12
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr
	...

08007438 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b088      	sub	sp, #32
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	603b      	str	r3, [r7, #0]
 8007444:	4613      	mov	r3, r2
 8007446:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007448:	f7fa ff32 	bl	80022b0 <HAL_GetTick>
 800744c:	4602      	mov	r2, r0
 800744e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007450:	1a9b      	subs	r3, r3, r2
 8007452:	683a      	ldr	r2, [r7, #0]
 8007454:	4413      	add	r3, r2
 8007456:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007458:	f7fa ff2a 	bl	80022b0 <HAL_GetTick>
 800745c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800745e:	4b39      	ldr	r3, [pc, #228]	@ (8007544 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	015b      	lsls	r3, r3, #5
 8007464:	0d1b      	lsrs	r3, r3, #20
 8007466:	69fa      	ldr	r2, [r7, #28]
 8007468:	fb02 f303 	mul.w	r3, r2, r3
 800746c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800746e:	e054      	b.n	800751a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007476:	d050      	beq.n	800751a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007478:	f7fa ff1a 	bl	80022b0 <HAL_GetTick>
 800747c:	4602      	mov	r2, r0
 800747e:	69bb      	ldr	r3, [r7, #24]
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	69fa      	ldr	r2, [r7, #28]
 8007484:	429a      	cmp	r2, r3
 8007486:	d902      	bls.n	800748e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007488:	69fb      	ldr	r3, [r7, #28]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d13d      	bne.n	800750a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	685a      	ldr	r2, [r3, #4]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800749c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80074a6:	d111      	bne.n	80074cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074b0:	d004      	beq.n	80074bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074ba:	d107      	bne.n	80074cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074d4:	d10f      	bne.n	80074f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80074e4:	601a      	str	r2, [r3, #0]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80074f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2201      	movs	r2, #1
 80074fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2200      	movs	r2, #0
 8007502:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007506:	2303      	movs	r3, #3
 8007508:	e017      	b.n	800753a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d101      	bne.n	8007514 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007510:	2300      	movs	r3, #0
 8007512:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	3b01      	subs	r3, #1
 8007518:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	689a      	ldr	r2, [r3, #8]
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	4013      	ands	r3, r2
 8007524:	68ba      	ldr	r2, [r7, #8]
 8007526:	429a      	cmp	r2, r3
 8007528:	bf0c      	ite	eq
 800752a:	2301      	moveq	r3, #1
 800752c:	2300      	movne	r3, #0
 800752e:	b2db      	uxtb	r3, r3
 8007530:	461a      	mov	r2, r3
 8007532:	79fb      	ldrb	r3, [r7, #7]
 8007534:	429a      	cmp	r2, r3
 8007536:	d19b      	bne.n	8007470 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007538:	2300      	movs	r3, #0
}
 800753a:	4618      	mov	r0, r3
 800753c:	3720      	adds	r7, #32
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	20000000 	.word	0x20000000

08007548 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b08a      	sub	sp, #40	@ 0x28
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	607a      	str	r2, [r7, #4]
 8007554:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007556:	2300      	movs	r3, #0
 8007558:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800755a:	f7fa fea9 	bl	80022b0 <HAL_GetTick>
 800755e:	4602      	mov	r2, r0
 8007560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007562:	1a9b      	subs	r3, r3, r2
 8007564:	683a      	ldr	r2, [r7, #0]
 8007566:	4413      	add	r3, r2
 8007568:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800756a:	f7fa fea1 	bl	80022b0 <HAL_GetTick>
 800756e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	330c      	adds	r3, #12
 8007576:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007578:	4b3d      	ldr	r3, [pc, #244]	@ (8007670 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	4613      	mov	r3, r2
 800757e:	009b      	lsls	r3, r3, #2
 8007580:	4413      	add	r3, r2
 8007582:	00da      	lsls	r2, r3, #3
 8007584:	1ad3      	subs	r3, r2, r3
 8007586:	0d1b      	lsrs	r3, r3, #20
 8007588:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800758a:	fb02 f303 	mul.w	r3, r2, r3
 800758e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007590:	e060      	b.n	8007654 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007598:	d107      	bne.n	80075aa <SPI_WaitFifoStateUntilTimeout+0x62>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d104      	bne.n	80075aa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80075a8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b0:	d050      	beq.n	8007654 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075b2:	f7fa fe7d 	bl	80022b0 <HAL_GetTick>
 80075b6:	4602      	mov	r2, r0
 80075b8:	6a3b      	ldr	r3, [r7, #32]
 80075ba:	1ad3      	subs	r3, r2, r3
 80075bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075be:	429a      	cmp	r2, r3
 80075c0:	d902      	bls.n	80075c8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80075c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d13d      	bne.n	8007644 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	685a      	ldr	r2, [r3, #4]
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80075d6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075e0:	d111      	bne.n	8007606 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075ea:	d004      	beq.n	80075f6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075f4:	d107      	bne.n	8007606 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007604:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800760a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800760e:	d10f      	bne.n	8007630 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800761e:	601a      	str	r2, [r3, #0]
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800762e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2201      	movs	r2, #1
 8007634:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2200      	movs	r2, #0
 800763c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007640:	2303      	movs	r3, #3
 8007642:	e010      	b.n	8007666 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d101      	bne.n	800764e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800764a:	2300      	movs	r3, #0
 800764c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	3b01      	subs	r3, #1
 8007652:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	689a      	ldr	r2, [r3, #8]
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	4013      	ands	r3, r2
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	429a      	cmp	r2, r3
 8007662:	d196      	bne.n	8007592 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007664:	2300      	movs	r3, #0
}
 8007666:	4618      	mov	r0, r3
 8007668:	3728      	adds	r7, #40	@ 0x28
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	20000000 	.word	0x20000000

08007674 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b086      	sub	sp, #24
 8007678:	af02      	add	r7, sp, #8
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	9300      	str	r3, [sp, #0]
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	2200      	movs	r2, #0
 8007688:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800768c:	68f8      	ldr	r0, [r7, #12]
 800768e:	f7ff ff5b 	bl	8007548 <SPI_WaitFifoStateUntilTimeout>
 8007692:	4603      	mov	r3, r0
 8007694:	2b00      	cmp	r3, #0
 8007696:	d007      	beq.n	80076a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800769c:	f043 0220 	orr.w	r2, r3, #32
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80076a4:	2303      	movs	r3, #3
 80076a6:	e027      	b.n	80076f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	9300      	str	r3, [sp, #0]
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	2200      	movs	r2, #0
 80076b0:	2180      	movs	r1, #128	@ 0x80
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f7ff fec0 	bl	8007438 <SPI_WaitFlagStateUntilTimeout>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d007      	beq.n	80076ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076c2:	f043 0220 	orr.w	r2, r3, #32
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e014      	b.n	80076f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	9300      	str	r3, [sp, #0]
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	2200      	movs	r2, #0
 80076d6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f7ff ff34 	bl	8007548 <SPI_WaitFifoStateUntilTimeout>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d007      	beq.n	80076f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076ea:	f043 0220 	orr.w	r2, r3, #32
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80076f2:	2303      	movs	r3, #3
 80076f4:	e000      	b.n	80076f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80076f6:	2300      	movs	r3, #0
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b082      	sub	sp, #8
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d101      	bne.n	8007712 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e049      	b.n	80077a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007718:	b2db      	uxtb	r3, r3
 800771a:	2b00      	cmp	r3, #0
 800771c:	d106      	bne.n	800772c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f7fa fbd2 	bl	8001ed0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2202      	movs	r2, #2
 8007730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	3304      	adds	r3, #4
 800773c:	4619      	mov	r1, r3
 800773e:	4610      	mov	r0, r2
 8007740:	f000 fc9e 	bl	8008080 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2201      	movs	r2, #1
 8007768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2201      	movs	r2, #1
 8007770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2201      	movs	r2, #1
 8007778:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2201      	movs	r2, #1
 8007780:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2201      	movs	r2, #1
 8007798:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2201      	movs	r2, #1
 80077a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3708      	adds	r7, #8
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
	...

080077b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d001      	beq.n	80077c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	e042      	b.n	800784e <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2202      	movs	r2, #2
 80077cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a21      	ldr	r2, [pc, #132]	@ (800785c <HAL_TIM_Base_Start+0xac>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d018      	beq.n	800780c <HAL_TIM_Base_Start+0x5c>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077e2:	d013      	beq.n	800780c <HAL_TIM_Base_Start+0x5c>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007860 <HAL_TIM_Base_Start+0xb0>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d00e      	beq.n	800780c <HAL_TIM_Base_Start+0x5c>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a1c      	ldr	r2, [pc, #112]	@ (8007864 <HAL_TIM_Base_Start+0xb4>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d009      	beq.n	800780c <HAL_TIM_Base_Start+0x5c>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4a1a      	ldr	r2, [pc, #104]	@ (8007868 <HAL_TIM_Base_Start+0xb8>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d004      	beq.n	800780c <HAL_TIM_Base_Start+0x5c>
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a19      	ldr	r2, [pc, #100]	@ (800786c <HAL_TIM_Base_Start+0xbc>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d115      	bne.n	8007838 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	689a      	ldr	r2, [r3, #8]
 8007812:	4b17      	ldr	r3, [pc, #92]	@ (8007870 <HAL_TIM_Base_Start+0xc0>)
 8007814:	4013      	ands	r3, r2
 8007816:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2b06      	cmp	r3, #6
 800781c:	d015      	beq.n	800784a <HAL_TIM_Base_Start+0x9a>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007824:	d011      	beq.n	800784a <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	681a      	ldr	r2, [r3, #0]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f042 0201 	orr.w	r2, r2, #1
 8007834:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007836:	e008      	b.n	800784a <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f042 0201 	orr.w	r2, r2, #1
 8007846:	601a      	str	r2, [r3, #0]
 8007848:	e000      	b.n	800784c <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800784a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	4618      	mov	r0, r3
 8007850:	3714      	adds	r7, #20
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	40012c00 	.word	0x40012c00
 8007860:	40000400 	.word	0x40000400
 8007864:	40000800 	.word	0x40000800
 8007868:	40013400 	.word	0x40013400
 800786c:	40014000 	.word	0x40014000
 8007870:	00010007 	.word	0x00010007

08007874 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b082      	sub	sp, #8
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d101      	bne.n	8007886 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007882:	2301      	movs	r3, #1
 8007884:	e049      	b.n	800791a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800788c:	b2db      	uxtb	r3, r3
 800788e:	2b00      	cmp	r3, #0
 8007890:	d106      	bne.n	80078a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 f841 	bl	8007922 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2202      	movs	r2, #2
 80078a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	3304      	adds	r3, #4
 80078b0:	4619      	mov	r1, r3
 80078b2:	4610      	mov	r0, r2
 80078b4:	f000 fbe4 	bl	8008080 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2201      	movs	r2, #1
 80078bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2201      	movs	r2, #1
 80078cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2201      	movs	r2, #1
 80078f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2201      	movs	r2, #1
 8007904:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2201      	movs	r2, #1
 800790c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007918:	2300      	movs	r3, #0
}
 800791a:	4618      	mov	r0, r3
 800791c:	3708      	adds	r7, #8
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}

08007922 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007922:	b480      	push	{r7}
 8007924:	b083      	sub	sp, #12
 8007926:	af00      	add	r7, sp, #0
 8007928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800792a:	bf00      	nop
 800792c:	370c      	adds	r7, #12
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
	...

08007938 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b084      	sub	sp, #16
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d109      	bne.n	800795c <HAL_TIM_PWM_Start+0x24>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800794e:	b2db      	uxtb	r3, r3
 8007950:	2b01      	cmp	r3, #1
 8007952:	bf14      	ite	ne
 8007954:	2301      	movne	r3, #1
 8007956:	2300      	moveq	r3, #0
 8007958:	b2db      	uxtb	r3, r3
 800795a:	e03c      	b.n	80079d6 <HAL_TIM_PWM_Start+0x9e>
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	2b04      	cmp	r3, #4
 8007960:	d109      	bne.n	8007976 <HAL_TIM_PWM_Start+0x3e>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007968:	b2db      	uxtb	r3, r3
 800796a:	2b01      	cmp	r3, #1
 800796c:	bf14      	ite	ne
 800796e:	2301      	movne	r3, #1
 8007970:	2300      	moveq	r3, #0
 8007972:	b2db      	uxtb	r3, r3
 8007974:	e02f      	b.n	80079d6 <HAL_TIM_PWM_Start+0x9e>
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	2b08      	cmp	r3, #8
 800797a:	d109      	bne.n	8007990 <HAL_TIM_PWM_Start+0x58>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007982:	b2db      	uxtb	r3, r3
 8007984:	2b01      	cmp	r3, #1
 8007986:	bf14      	ite	ne
 8007988:	2301      	movne	r3, #1
 800798a:	2300      	moveq	r3, #0
 800798c:	b2db      	uxtb	r3, r3
 800798e:	e022      	b.n	80079d6 <HAL_TIM_PWM_Start+0x9e>
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	2b0c      	cmp	r3, #12
 8007994:	d109      	bne.n	80079aa <HAL_TIM_PWM_Start+0x72>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800799c:	b2db      	uxtb	r3, r3
 800799e:	2b01      	cmp	r3, #1
 80079a0:	bf14      	ite	ne
 80079a2:	2301      	movne	r3, #1
 80079a4:	2300      	moveq	r3, #0
 80079a6:	b2db      	uxtb	r3, r3
 80079a8:	e015      	b.n	80079d6 <HAL_TIM_PWM_Start+0x9e>
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	2b10      	cmp	r3, #16
 80079ae:	d109      	bne.n	80079c4 <HAL_TIM_PWM_Start+0x8c>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	bf14      	ite	ne
 80079bc:	2301      	movne	r3, #1
 80079be:	2300      	moveq	r3, #0
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	e008      	b.n	80079d6 <HAL_TIM_PWM_Start+0x9e>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	bf14      	ite	ne
 80079d0:	2301      	movne	r3, #1
 80079d2:	2300      	moveq	r3, #0
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d001      	beq.n	80079de <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	e097      	b.n	8007b0e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d104      	bne.n	80079ee <HAL_TIM_PWM_Start+0xb6>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2202      	movs	r2, #2
 80079e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80079ec:	e023      	b.n	8007a36 <HAL_TIM_PWM_Start+0xfe>
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	2b04      	cmp	r3, #4
 80079f2:	d104      	bne.n	80079fe <HAL_TIM_PWM_Start+0xc6>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2202      	movs	r2, #2
 80079f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079fc:	e01b      	b.n	8007a36 <HAL_TIM_PWM_Start+0xfe>
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	2b08      	cmp	r3, #8
 8007a02:	d104      	bne.n	8007a0e <HAL_TIM_PWM_Start+0xd6>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2202      	movs	r2, #2
 8007a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a0c:	e013      	b.n	8007a36 <HAL_TIM_PWM_Start+0xfe>
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	2b0c      	cmp	r3, #12
 8007a12:	d104      	bne.n	8007a1e <HAL_TIM_PWM_Start+0xe6>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2202      	movs	r2, #2
 8007a18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a1c:	e00b      	b.n	8007a36 <HAL_TIM_PWM_Start+0xfe>
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	2b10      	cmp	r3, #16
 8007a22:	d104      	bne.n	8007a2e <HAL_TIM_PWM_Start+0xf6>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2202      	movs	r2, #2
 8007a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a2c:	e003      	b.n	8007a36 <HAL_TIM_PWM_Start+0xfe>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2202      	movs	r2, #2
 8007a32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	6839      	ldr	r1, [r7, #0]
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f000 ff4c 	bl	80088dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a33      	ldr	r2, [pc, #204]	@ (8007b18 <HAL_TIM_PWM_Start+0x1e0>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d013      	beq.n	8007a76 <HAL_TIM_PWM_Start+0x13e>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a32      	ldr	r2, [pc, #200]	@ (8007b1c <HAL_TIM_PWM_Start+0x1e4>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d00e      	beq.n	8007a76 <HAL_TIM_PWM_Start+0x13e>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a30      	ldr	r2, [pc, #192]	@ (8007b20 <HAL_TIM_PWM_Start+0x1e8>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d009      	beq.n	8007a76 <HAL_TIM_PWM_Start+0x13e>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a2f      	ldr	r2, [pc, #188]	@ (8007b24 <HAL_TIM_PWM_Start+0x1ec>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d004      	beq.n	8007a76 <HAL_TIM_PWM_Start+0x13e>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a2d      	ldr	r2, [pc, #180]	@ (8007b28 <HAL_TIM_PWM_Start+0x1f0>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d101      	bne.n	8007a7a <HAL_TIM_PWM_Start+0x142>
 8007a76:	2301      	movs	r3, #1
 8007a78:	e000      	b.n	8007a7c <HAL_TIM_PWM_Start+0x144>
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d007      	beq.n	8007a90 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007a8e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a20      	ldr	r2, [pc, #128]	@ (8007b18 <HAL_TIM_PWM_Start+0x1e0>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d018      	beq.n	8007acc <HAL_TIM_PWM_Start+0x194>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007aa2:	d013      	beq.n	8007acc <HAL_TIM_PWM_Start+0x194>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a20      	ldr	r2, [pc, #128]	@ (8007b2c <HAL_TIM_PWM_Start+0x1f4>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d00e      	beq.n	8007acc <HAL_TIM_PWM_Start+0x194>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a1f      	ldr	r2, [pc, #124]	@ (8007b30 <HAL_TIM_PWM_Start+0x1f8>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d009      	beq.n	8007acc <HAL_TIM_PWM_Start+0x194>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a17      	ldr	r2, [pc, #92]	@ (8007b1c <HAL_TIM_PWM_Start+0x1e4>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d004      	beq.n	8007acc <HAL_TIM_PWM_Start+0x194>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a16      	ldr	r2, [pc, #88]	@ (8007b20 <HAL_TIM_PWM_Start+0x1e8>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d115      	bne.n	8007af8 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	689a      	ldr	r2, [r3, #8]
 8007ad2:	4b18      	ldr	r3, [pc, #96]	@ (8007b34 <HAL_TIM_PWM_Start+0x1fc>)
 8007ad4:	4013      	ands	r3, r2
 8007ad6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2b06      	cmp	r3, #6
 8007adc:	d015      	beq.n	8007b0a <HAL_TIM_PWM_Start+0x1d2>
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ae4:	d011      	beq.n	8007b0a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	681a      	ldr	r2, [r3, #0]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f042 0201 	orr.w	r2, r2, #1
 8007af4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007af6:	e008      	b.n	8007b0a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f042 0201 	orr.w	r2, r2, #1
 8007b06:	601a      	str	r2, [r3, #0]
 8007b08:	e000      	b.n	8007b0c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b0a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007b0c:	2300      	movs	r3, #0
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3710      	adds	r7, #16
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}
 8007b16:	bf00      	nop
 8007b18:	40012c00 	.word	0x40012c00
 8007b1c:	40013400 	.word	0x40013400
 8007b20:	40014000 	.word	0x40014000
 8007b24:	40014400 	.word	0x40014400
 8007b28:	40014800 	.word	0x40014800
 8007b2c:	40000400 	.word	0x40000400
 8007b30:	40000800 	.word	0x40000800
 8007b34:	00010007 	.word	0x00010007

08007b38 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b082      	sub	sp, #8
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2200      	movs	r2, #0
 8007b48:	6839      	ldr	r1, [r7, #0]
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f000 fec6 	bl	80088dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a3e      	ldr	r2, [pc, #248]	@ (8007c50 <HAL_TIM_PWM_Stop+0x118>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d013      	beq.n	8007b82 <HAL_TIM_PWM_Stop+0x4a>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a3d      	ldr	r2, [pc, #244]	@ (8007c54 <HAL_TIM_PWM_Stop+0x11c>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d00e      	beq.n	8007b82 <HAL_TIM_PWM_Stop+0x4a>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a3b      	ldr	r2, [pc, #236]	@ (8007c58 <HAL_TIM_PWM_Stop+0x120>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d009      	beq.n	8007b82 <HAL_TIM_PWM_Stop+0x4a>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a3a      	ldr	r2, [pc, #232]	@ (8007c5c <HAL_TIM_PWM_Stop+0x124>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d004      	beq.n	8007b82 <HAL_TIM_PWM_Stop+0x4a>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a38      	ldr	r2, [pc, #224]	@ (8007c60 <HAL_TIM_PWM_Stop+0x128>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d101      	bne.n	8007b86 <HAL_TIM_PWM_Stop+0x4e>
 8007b82:	2301      	movs	r3, #1
 8007b84:	e000      	b.n	8007b88 <HAL_TIM_PWM_Stop+0x50>
 8007b86:	2300      	movs	r3, #0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d017      	beq.n	8007bbc <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	6a1a      	ldr	r2, [r3, #32]
 8007b92:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007b96:	4013      	ands	r3, r2
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d10f      	bne.n	8007bbc <HAL_TIM_PWM_Stop+0x84>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	6a1a      	ldr	r2, [r3, #32]
 8007ba2:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007ba6:	4013      	ands	r3, r2
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d107      	bne.n	8007bbc <HAL_TIM_PWM_Stop+0x84>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007bba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	6a1a      	ldr	r2, [r3, #32]
 8007bc2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007bc6:	4013      	ands	r3, r2
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d10f      	bne.n	8007bec <HAL_TIM_PWM_Stop+0xb4>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	6a1a      	ldr	r2, [r3, #32]
 8007bd2:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007bd6:	4013      	ands	r3, r2
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d107      	bne.n	8007bec <HAL_TIM_PWM_Stop+0xb4>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f022 0201 	bic.w	r2, r2, #1
 8007bea:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d104      	bne.n	8007bfc <HAL_TIM_PWM_Stop+0xc4>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007bfa:	e023      	b.n	8007c44 <HAL_TIM_PWM_Stop+0x10c>
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	2b04      	cmp	r3, #4
 8007c00:	d104      	bne.n	8007c0c <HAL_TIM_PWM_Stop+0xd4>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2201      	movs	r2, #1
 8007c06:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c0a:	e01b      	b.n	8007c44 <HAL_TIM_PWM_Stop+0x10c>
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	2b08      	cmp	r3, #8
 8007c10:	d104      	bne.n	8007c1c <HAL_TIM_PWM_Stop+0xe4>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2201      	movs	r2, #1
 8007c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c1a:	e013      	b.n	8007c44 <HAL_TIM_PWM_Stop+0x10c>
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	2b0c      	cmp	r3, #12
 8007c20:	d104      	bne.n	8007c2c <HAL_TIM_PWM_Stop+0xf4>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2201      	movs	r2, #1
 8007c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c2a:	e00b      	b.n	8007c44 <HAL_TIM_PWM_Stop+0x10c>
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	2b10      	cmp	r3, #16
 8007c30:	d104      	bne.n	8007c3c <HAL_TIM_PWM_Stop+0x104>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2201      	movs	r2, #1
 8007c36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c3a:	e003      	b.n	8007c44 <HAL_TIM_PWM_Stop+0x10c>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8007c44:	2300      	movs	r3, #0
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3708      	adds	r7, #8
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	bf00      	nop
 8007c50:	40012c00 	.word	0x40012c00
 8007c54:	40013400 	.word	0x40013400
 8007c58:	40014000 	.word	0x40014000
 8007c5c:	40014400 	.word	0x40014400
 8007c60:	40014800 	.word	0x40014800

08007c64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b086      	sub	sp, #24
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	60b9      	str	r1, [r7, #8]
 8007c6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c70:	2300      	movs	r3, #0
 8007c72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d101      	bne.n	8007c82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007c7e:	2302      	movs	r3, #2
 8007c80:	e0ff      	b.n	8007e82 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2201      	movs	r2, #1
 8007c86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2b14      	cmp	r3, #20
 8007c8e:	f200 80f0 	bhi.w	8007e72 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007c92:	a201      	add	r2, pc, #4	@ (adr r2, 8007c98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c98:	08007ced 	.word	0x08007ced
 8007c9c:	08007e73 	.word	0x08007e73
 8007ca0:	08007e73 	.word	0x08007e73
 8007ca4:	08007e73 	.word	0x08007e73
 8007ca8:	08007d2d 	.word	0x08007d2d
 8007cac:	08007e73 	.word	0x08007e73
 8007cb0:	08007e73 	.word	0x08007e73
 8007cb4:	08007e73 	.word	0x08007e73
 8007cb8:	08007d6f 	.word	0x08007d6f
 8007cbc:	08007e73 	.word	0x08007e73
 8007cc0:	08007e73 	.word	0x08007e73
 8007cc4:	08007e73 	.word	0x08007e73
 8007cc8:	08007daf 	.word	0x08007daf
 8007ccc:	08007e73 	.word	0x08007e73
 8007cd0:	08007e73 	.word	0x08007e73
 8007cd4:	08007e73 	.word	0x08007e73
 8007cd8:	08007df1 	.word	0x08007df1
 8007cdc:	08007e73 	.word	0x08007e73
 8007ce0:	08007e73 	.word	0x08007e73
 8007ce4:	08007e73 	.word	0x08007e73
 8007ce8:	08007e31 	.word	0x08007e31
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	68b9      	ldr	r1, [r7, #8]
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f000 fa60 	bl	80081b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	699a      	ldr	r2, [r3, #24]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f042 0208 	orr.w	r2, r2, #8
 8007d06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	699a      	ldr	r2, [r3, #24]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f022 0204 	bic.w	r2, r2, #4
 8007d16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	6999      	ldr	r1, [r3, #24]
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	691a      	ldr	r2, [r3, #16]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	430a      	orrs	r2, r1
 8007d28:	619a      	str	r2, [r3, #24]
      break;
 8007d2a:	e0a5      	b.n	8007e78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68b9      	ldr	r1, [r7, #8]
 8007d32:	4618      	mov	r0, r3
 8007d34:	f000 fad0 	bl	80082d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	699a      	ldr	r2, [r3, #24]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	699a      	ldr	r2, [r3, #24]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	6999      	ldr	r1, [r3, #24]
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	021a      	lsls	r2, r3, #8
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	430a      	orrs	r2, r1
 8007d6a:	619a      	str	r2, [r3, #24]
      break;
 8007d6c:	e084      	b.n	8007e78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	68b9      	ldr	r1, [r7, #8]
 8007d74:	4618      	mov	r0, r3
 8007d76:	f000 fb39 	bl	80083ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	69da      	ldr	r2, [r3, #28]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f042 0208 	orr.w	r2, r2, #8
 8007d88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	69da      	ldr	r2, [r3, #28]
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f022 0204 	bic.w	r2, r2, #4
 8007d98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	69d9      	ldr	r1, [r3, #28]
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	691a      	ldr	r2, [r3, #16]
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	430a      	orrs	r2, r1
 8007daa:	61da      	str	r2, [r3, #28]
      break;
 8007dac:	e064      	b.n	8007e78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	68b9      	ldr	r1, [r7, #8]
 8007db4:	4618      	mov	r0, r3
 8007db6:	f000 fba1 	bl	80084fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	69da      	ldr	r2, [r3, #28]
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007dc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	69da      	ldr	r2, [r3, #28]
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007dd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	69d9      	ldr	r1, [r3, #28]
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	691b      	ldr	r3, [r3, #16]
 8007de4:	021a      	lsls	r2, r3, #8
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	430a      	orrs	r2, r1
 8007dec:	61da      	str	r2, [r3, #28]
      break;
 8007dee:	e043      	b.n	8007e78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	68b9      	ldr	r1, [r7, #8]
 8007df6:	4618      	mov	r0, r3
 8007df8:	f000 fc0a 	bl	8008610 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f042 0208 	orr.w	r2, r2, #8
 8007e0a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f022 0204 	bic.w	r2, r2, #4
 8007e1a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	691a      	ldr	r2, [r3, #16]
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	430a      	orrs	r2, r1
 8007e2c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007e2e:	e023      	b.n	8007e78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	68b9      	ldr	r1, [r7, #8]
 8007e36:	4618      	mov	r0, r3
 8007e38:	f000 fc4e 	bl	80086d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e4a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e5a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	691b      	ldr	r3, [r3, #16]
 8007e66:	021a      	lsls	r2, r3, #8
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	430a      	orrs	r2, r1
 8007e6e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007e70:	e002      	b.n	8007e78 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	75fb      	strb	r3, [r7, #23]
      break;
 8007e76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e80:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3718      	adds	r7, #24
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop

08007e8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b084      	sub	sp, #16
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e96:	2300      	movs	r3, #0
 8007e98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d101      	bne.n	8007ea8 <HAL_TIM_ConfigClockSource+0x1c>
 8007ea4:	2302      	movs	r3, #2
 8007ea6:	e0de      	b.n	8008066 <HAL_TIM_ConfigClockSource+0x1da>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2202      	movs	r2, #2
 8007eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8007ec6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007eca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007ed2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	68ba      	ldr	r2, [r7, #8]
 8007eda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a63      	ldr	r2, [pc, #396]	@ (8008070 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	f000 80a9 	beq.w	800803a <HAL_TIM_ConfigClockSource+0x1ae>
 8007ee8:	4a61      	ldr	r2, [pc, #388]	@ (8008070 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	f200 80ae 	bhi.w	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007ef0:	4a60      	ldr	r2, [pc, #384]	@ (8008074 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	f000 80a1 	beq.w	800803a <HAL_TIM_ConfigClockSource+0x1ae>
 8007ef8:	4a5e      	ldr	r2, [pc, #376]	@ (8008074 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	f200 80a6 	bhi.w	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f00:	4a5d      	ldr	r2, [pc, #372]	@ (8008078 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	f000 8099 	beq.w	800803a <HAL_TIM_ConfigClockSource+0x1ae>
 8007f08:	4a5b      	ldr	r2, [pc, #364]	@ (8008078 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	f200 809e 	bhi.w	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f10:	4a5a      	ldr	r2, [pc, #360]	@ (800807c <HAL_TIM_ConfigClockSource+0x1f0>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	f000 8091 	beq.w	800803a <HAL_TIM_ConfigClockSource+0x1ae>
 8007f18:	4a58      	ldr	r2, [pc, #352]	@ (800807c <HAL_TIM_ConfigClockSource+0x1f0>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	f200 8096 	bhi.w	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f20:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007f24:	f000 8089 	beq.w	800803a <HAL_TIM_ConfigClockSource+0x1ae>
 8007f28:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007f2c:	f200 808e 	bhi.w	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f34:	d03e      	beq.n	8007fb4 <HAL_TIM_ConfigClockSource+0x128>
 8007f36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f3a:	f200 8087 	bhi.w	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f42:	f000 8086 	beq.w	8008052 <HAL_TIM_ConfigClockSource+0x1c6>
 8007f46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f4a:	d87f      	bhi.n	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f4c:	2b70      	cmp	r3, #112	@ 0x70
 8007f4e:	d01a      	beq.n	8007f86 <HAL_TIM_ConfigClockSource+0xfa>
 8007f50:	2b70      	cmp	r3, #112	@ 0x70
 8007f52:	d87b      	bhi.n	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f54:	2b60      	cmp	r3, #96	@ 0x60
 8007f56:	d050      	beq.n	8007ffa <HAL_TIM_ConfigClockSource+0x16e>
 8007f58:	2b60      	cmp	r3, #96	@ 0x60
 8007f5a:	d877      	bhi.n	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f5c:	2b50      	cmp	r3, #80	@ 0x50
 8007f5e:	d03c      	beq.n	8007fda <HAL_TIM_ConfigClockSource+0x14e>
 8007f60:	2b50      	cmp	r3, #80	@ 0x50
 8007f62:	d873      	bhi.n	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f64:	2b40      	cmp	r3, #64	@ 0x40
 8007f66:	d058      	beq.n	800801a <HAL_TIM_ConfigClockSource+0x18e>
 8007f68:	2b40      	cmp	r3, #64	@ 0x40
 8007f6a:	d86f      	bhi.n	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f6c:	2b30      	cmp	r3, #48	@ 0x30
 8007f6e:	d064      	beq.n	800803a <HAL_TIM_ConfigClockSource+0x1ae>
 8007f70:	2b30      	cmp	r3, #48	@ 0x30
 8007f72:	d86b      	bhi.n	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f74:	2b20      	cmp	r3, #32
 8007f76:	d060      	beq.n	800803a <HAL_TIM_ConfigClockSource+0x1ae>
 8007f78:	2b20      	cmp	r3, #32
 8007f7a:	d867      	bhi.n	800804c <HAL_TIM_ConfigClockSource+0x1c0>
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d05c      	beq.n	800803a <HAL_TIM_ConfigClockSource+0x1ae>
 8007f80:	2b10      	cmp	r3, #16
 8007f82:	d05a      	beq.n	800803a <HAL_TIM_ConfigClockSource+0x1ae>
 8007f84:	e062      	b.n	800804c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007f96:	f000 fc81 	bl	800889c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007fa8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	68ba      	ldr	r2, [r7, #8]
 8007fb0:	609a      	str	r2, [r3, #8]
      break;
 8007fb2:	e04f      	b.n	8008054 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007fc4:	f000 fc6a 	bl	800889c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	689a      	ldr	r2, [r3, #8]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007fd6:	609a      	str	r2, [r3, #8]
      break;
 8007fd8:	e03c      	b.n	8008054 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	f000 fbdc 	bl	80087a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	2150      	movs	r1, #80	@ 0x50
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f000 fc35 	bl	8008862 <TIM_ITRx_SetConfig>
      break;
 8007ff8:	e02c      	b.n	8008054 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008006:	461a      	mov	r2, r3
 8008008:	f000 fbfb 	bl	8008802 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2160      	movs	r1, #96	@ 0x60
 8008012:	4618      	mov	r0, r3
 8008014:	f000 fc25 	bl	8008862 <TIM_ITRx_SetConfig>
      break;
 8008018:	e01c      	b.n	8008054 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008026:	461a      	mov	r2, r3
 8008028:	f000 fbbc 	bl	80087a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	2140      	movs	r1, #64	@ 0x40
 8008032:	4618      	mov	r0, r3
 8008034:	f000 fc15 	bl	8008862 <TIM_ITRx_SetConfig>
      break;
 8008038:	e00c      	b.n	8008054 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4619      	mov	r1, r3
 8008044:	4610      	mov	r0, r2
 8008046:	f000 fc0c 	bl	8008862 <TIM_ITRx_SetConfig>
      break;
 800804a:	e003      	b.n	8008054 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800804c:	2301      	movs	r3, #1
 800804e:	73fb      	strb	r3, [r7, #15]
      break;
 8008050:	e000      	b.n	8008054 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8008052:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2201      	movs	r2, #1
 8008058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008064:	7bfb      	ldrb	r3, [r7, #15]
}
 8008066:	4618      	mov	r0, r3
 8008068:	3710      	adds	r7, #16
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}
 800806e:	bf00      	nop
 8008070:	00100070 	.word	0x00100070
 8008074:	00100040 	.word	0x00100040
 8008078:	00100030 	.word	0x00100030
 800807c:	00100020 	.word	0x00100020

08008080 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008080:	b480      	push	{r7}
 8008082:	b085      	sub	sp, #20
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	4a42      	ldr	r2, [pc, #264]	@ (800819c <TIM_Base_SetConfig+0x11c>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d00f      	beq.n	80080b8 <TIM_Base_SetConfig+0x38>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800809e:	d00b      	beq.n	80080b8 <TIM_Base_SetConfig+0x38>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	4a3f      	ldr	r2, [pc, #252]	@ (80081a0 <TIM_Base_SetConfig+0x120>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d007      	beq.n	80080b8 <TIM_Base_SetConfig+0x38>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	4a3e      	ldr	r2, [pc, #248]	@ (80081a4 <TIM_Base_SetConfig+0x124>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d003      	beq.n	80080b8 <TIM_Base_SetConfig+0x38>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	4a3d      	ldr	r2, [pc, #244]	@ (80081a8 <TIM_Base_SetConfig+0x128>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d108      	bne.n	80080ca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	68fa      	ldr	r2, [r7, #12]
 80080c6:	4313      	orrs	r3, r2
 80080c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	4a33      	ldr	r2, [pc, #204]	@ (800819c <TIM_Base_SetConfig+0x11c>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d01b      	beq.n	800810a <TIM_Base_SetConfig+0x8a>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080d8:	d017      	beq.n	800810a <TIM_Base_SetConfig+0x8a>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	4a30      	ldr	r2, [pc, #192]	@ (80081a0 <TIM_Base_SetConfig+0x120>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d013      	beq.n	800810a <TIM_Base_SetConfig+0x8a>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	4a2f      	ldr	r2, [pc, #188]	@ (80081a4 <TIM_Base_SetConfig+0x124>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d00f      	beq.n	800810a <TIM_Base_SetConfig+0x8a>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	4a2e      	ldr	r2, [pc, #184]	@ (80081a8 <TIM_Base_SetConfig+0x128>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d00b      	beq.n	800810a <TIM_Base_SetConfig+0x8a>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	4a2d      	ldr	r2, [pc, #180]	@ (80081ac <TIM_Base_SetConfig+0x12c>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d007      	beq.n	800810a <TIM_Base_SetConfig+0x8a>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	4a2c      	ldr	r2, [pc, #176]	@ (80081b0 <TIM_Base_SetConfig+0x130>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d003      	beq.n	800810a <TIM_Base_SetConfig+0x8a>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	4a2b      	ldr	r2, [pc, #172]	@ (80081b4 <TIM_Base_SetConfig+0x134>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d108      	bne.n	800811c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008110:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	68db      	ldr	r3, [r3, #12]
 8008116:	68fa      	ldr	r2, [r7, #12]
 8008118:	4313      	orrs	r3, r2
 800811a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	695b      	ldr	r3, [r3, #20]
 8008126:	4313      	orrs	r3, r2
 8008128:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	68fa      	ldr	r2, [r7, #12]
 800812e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	689a      	ldr	r2, [r3, #8]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	681a      	ldr	r2, [r3, #0]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	4a16      	ldr	r2, [pc, #88]	@ (800819c <TIM_Base_SetConfig+0x11c>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d00f      	beq.n	8008168 <TIM_Base_SetConfig+0xe8>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	4a17      	ldr	r2, [pc, #92]	@ (80081a8 <TIM_Base_SetConfig+0x128>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d00b      	beq.n	8008168 <TIM_Base_SetConfig+0xe8>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	4a16      	ldr	r2, [pc, #88]	@ (80081ac <TIM_Base_SetConfig+0x12c>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d007      	beq.n	8008168 <TIM_Base_SetConfig+0xe8>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	4a15      	ldr	r2, [pc, #84]	@ (80081b0 <TIM_Base_SetConfig+0x130>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d003      	beq.n	8008168 <TIM_Base_SetConfig+0xe8>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	4a14      	ldr	r2, [pc, #80]	@ (80081b4 <TIM_Base_SetConfig+0x134>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d103      	bne.n	8008170 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	691a      	ldr	r2, [r3, #16]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2201      	movs	r2, #1
 8008174:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	691b      	ldr	r3, [r3, #16]
 800817a:	f003 0301 	and.w	r3, r3, #1
 800817e:	2b01      	cmp	r3, #1
 8008180:	d105      	bne.n	800818e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	691b      	ldr	r3, [r3, #16]
 8008186:	f023 0201 	bic.w	r2, r3, #1
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	611a      	str	r2, [r3, #16]
  }
}
 800818e:	bf00      	nop
 8008190:	3714      	adds	r7, #20
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr
 800819a:	bf00      	nop
 800819c:	40012c00 	.word	0x40012c00
 80081a0:	40000400 	.word	0x40000400
 80081a4:	40000800 	.word	0x40000800
 80081a8:	40013400 	.word	0x40013400
 80081ac:	40014000 	.word	0x40014000
 80081b0:	40014400 	.word	0x40014400
 80081b4:	40014800 	.word	0x40014800

080081b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b087      	sub	sp, #28
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a1b      	ldr	r3, [r3, #32]
 80081c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6a1b      	ldr	r3, [r3, #32]
 80081cc:	f023 0201 	bic.w	r2, r3, #1
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	699b      	ldr	r3, [r3, #24]
 80081de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80081e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f023 0303 	bic.w	r3, r3, #3
 80081f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	68fa      	ldr	r2, [r7, #12]
 80081fa:	4313      	orrs	r3, r2
 80081fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	f023 0302 	bic.w	r3, r3, #2
 8008204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	697a      	ldr	r2, [r7, #20]
 800820c:	4313      	orrs	r3, r2
 800820e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	4a2c      	ldr	r2, [pc, #176]	@ (80082c4 <TIM_OC1_SetConfig+0x10c>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d00f      	beq.n	8008238 <TIM_OC1_SetConfig+0x80>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	4a2b      	ldr	r2, [pc, #172]	@ (80082c8 <TIM_OC1_SetConfig+0x110>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d00b      	beq.n	8008238 <TIM_OC1_SetConfig+0x80>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	4a2a      	ldr	r2, [pc, #168]	@ (80082cc <TIM_OC1_SetConfig+0x114>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d007      	beq.n	8008238 <TIM_OC1_SetConfig+0x80>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	4a29      	ldr	r2, [pc, #164]	@ (80082d0 <TIM_OC1_SetConfig+0x118>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d003      	beq.n	8008238 <TIM_OC1_SetConfig+0x80>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	4a28      	ldr	r2, [pc, #160]	@ (80082d4 <TIM_OC1_SetConfig+0x11c>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d10c      	bne.n	8008252 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	f023 0308 	bic.w	r3, r3, #8
 800823e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	697a      	ldr	r2, [r7, #20]
 8008246:	4313      	orrs	r3, r2
 8008248:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	f023 0304 	bic.w	r3, r3, #4
 8008250:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a1b      	ldr	r2, [pc, #108]	@ (80082c4 <TIM_OC1_SetConfig+0x10c>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d00f      	beq.n	800827a <TIM_OC1_SetConfig+0xc2>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	4a1a      	ldr	r2, [pc, #104]	@ (80082c8 <TIM_OC1_SetConfig+0x110>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d00b      	beq.n	800827a <TIM_OC1_SetConfig+0xc2>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4a19      	ldr	r2, [pc, #100]	@ (80082cc <TIM_OC1_SetConfig+0x114>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d007      	beq.n	800827a <TIM_OC1_SetConfig+0xc2>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4a18      	ldr	r2, [pc, #96]	@ (80082d0 <TIM_OC1_SetConfig+0x118>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d003      	beq.n	800827a <TIM_OC1_SetConfig+0xc2>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	4a17      	ldr	r2, [pc, #92]	@ (80082d4 <TIM_OC1_SetConfig+0x11c>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d111      	bne.n	800829e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008280:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008288:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	695b      	ldr	r3, [r3, #20]
 800828e:	693a      	ldr	r2, [r7, #16]
 8008290:	4313      	orrs	r3, r2
 8008292:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	699b      	ldr	r3, [r3, #24]
 8008298:	693a      	ldr	r2, [r7, #16]
 800829a:	4313      	orrs	r3, r2
 800829c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	693a      	ldr	r2, [r7, #16]
 80082a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	68fa      	ldr	r2, [r7, #12]
 80082a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	685a      	ldr	r2, [r3, #4]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	697a      	ldr	r2, [r7, #20]
 80082b6:	621a      	str	r2, [r3, #32]
}
 80082b8:	bf00      	nop
 80082ba:	371c      	adds	r7, #28
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr
 80082c4:	40012c00 	.word	0x40012c00
 80082c8:	40013400 	.word	0x40013400
 80082cc:	40014000 	.word	0x40014000
 80082d0:	40014400 	.word	0x40014400
 80082d4:	40014800 	.word	0x40014800

080082d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082d8:	b480      	push	{r7}
 80082da:	b087      	sub	sp, #28
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
 80082e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6a1b      	ldr	r3, [r3, #32]
 80082e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6a1b      	ldr	r3, [r3, #32]
 80082ec:	f023 0210 	bic.w	r2, r3, #16
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800830a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008312:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	021b      	lsls	r3, r3, #8
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	4313      	orrs	r3, r2
 800831e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	f023 0320 	bic.w	r3, r3, #32
 8008326:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	011b      	lsls	r3, r3, #4
 800832e:	697a      	ldr	r2, [r7, #20]
 8008330:	4313      	orrs	r3, r2
 8008332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	4a28      	ldr	r2, [pc, #160]	@ (80083d8 <TIM_OC2_SetConfig+0x100>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d003      	beq.n	8008344 <TIM_OC2_SetConfig+0x6c>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	4a27      	ldr	r2, [pc, #156]	@ (80083dc <TIM_OC2_SetConfig+0x104>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d10d      	bne.n	8008360 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800834a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	68db      	ldr	r3, [r3, #12]
 8008350:	011b      	lsls	r3, r3, #4
 8008352:	697a      	ldr	r2, [r7, #20]
 8008354:	4313      	orrs	r3, r2
 8008356:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800835e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	4a1d      	ldr	r2, [pc, #116]	@ (80083d8 <TIM_OC2_SetConfig+0x100>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d00f      	beq.n	8008388 <TIM_OC2_SetConfig+0xb0>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	4a1c      	ldr	r2, [pc, #112]	@ (80083dc <TIM_OC2_SetConfig+0x104>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d00b      	beq.n	8008388 <TIM_OC2_SetConfig+0xb0>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a1b      	ldr	r2, [pc, #108]	@ (80083e0 <TIM_OC2_SetConfig+0x108>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d007      	beq.n	8008388 <TIM_OC2_SetConfig+0xb0>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4a1a      	ldr	r2, [pc, #104]	@ (80083e4 <TIM_OC2_SetConfig+0x10c>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d003      	beq.n	8008388 <TIM_OC2_SetConfig+0xb0>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	4a19      	ldr	r2, [pc, #100]	@ (80083e8 <TIM_OC2_SetConfig+0x110>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d113      	bne.n	80083b0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800838e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008396:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	695b      	ldr	r3, [r3, #20]
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	693a      	ldr	r2, [r7, #16]
 80083a0:	4313      	orrs	r3, r2
 80083a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	699b      	ldr	r3, [r3, #24]
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	693a      	ldr	r2, [r7, #16]
 80083ac:	4313      	orrs	r3, r2
 80083ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	693a      	ldr	r2, [r7, #16]
 80083b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	68fa      	ldr	r2, [r7, #12]
 80083ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	685a      	ldr	r2, [r3, #4]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	697a      	ldr	r2, [r7, #20]
 80083c8:	621a      	str	r2, [r3, #32]
}
 80083ca:	bf00      	nop
 80083cc:	371c      	adds	r7, #28
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr
 80083d6:	bf00      	nop
 80083d8:	40012c00 	.word	0x40012c00
 80083dc:	40013400 	.word	0x40013400
 80083e0:	40014000 	.word	0x40014000
 80083e4:	40014400 	.word	0x40014400
 80083e8:	40014800 	.word	0x40014800

080083ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b087      	sub	sp, #28
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6a1b      	ldr	r3, [r3, #32]
 80083fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6a1b      	ldr	r3, [r3, #32]
 8008400:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	69db      	ldr	r3, [r3, #28]
 8008412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800841a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800841e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f023 0303 	bic.w	r3, r3, #3
 8008426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	68fa      	ldr	r2, [r7, #12]
 800842e:	4313      	orrs	r3, r2
 8008430:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008438:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	689b      	ldr	r3, [r3, #8]
 800843e:	021b      	lsls	r3, r3, #8
 8008440:	697a      	ldr	r2, [r7, #20]
 8008442:	4313      	orrs	r3, r2
 8008444:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a27      	ldr	r2, [pc, #156]	@ (80084e8 <TIM_OC3_SetConfig+0xfc>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d003      	beq.n	8008456 <TIM_OC3_SetConfig+0x6a>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	4a26      	ldr	r2, [pc, #152]	@ (80084ec <TIM_OC3_SetConfig+0x100>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d10d      	bne.n	8008472 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800845c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	021b      	lsls	r3, r3, #8
 8008464:	697a      	ldr	r2, [r7, #20]
 8008466:	4313      	orrs	r3, r2
 8008468:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008470:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	4a1c      	ldr	r2, [pc, #112]	@ (80084e8 <TIM_OC3_SetConfig+0xfc>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d00f      	beq.n	800849a <TIM_OC3_SetConfig+0xae>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a1b      	ldr	r2, [pc, #108]	@ (80084ec <TIM_OC3_SetConfig+0x100>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d00b      	beq.n	800849a <TIM_OC3_SetConfig+0xae>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	4a1a      	ldr	r2, [pc, #104]	@ (80084f0 <TIM_OC3_SetConfig+0x104>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d007      	beq.n	800849a <TIM_OC3_SetConfig+0xae>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	4a19      	ldr	r2, [pc, #100]	@ (80084f4 <TIM_OC3_SetConfig+0x108>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d003      	beq.n	800849a <TIM_OC3_SetConfig+0xae>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	4a18      	ldr	r2, [pc, #96]	@ (80084f8 <TIM_OC3_SetConfig+0x10c>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d113      	bne.n	80084c2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80084a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	695b      	ldr	r3, [r3, #20]
 80084ae:	011b      	lsls	r3, r3, #4
 80084b0:	693a      	ldr	r2, [r7, #16]
 80084b2:	4313      	orrs	r3, r2
 80084b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	699b      	ldr	r3, [r3, #24]
 80084ba:	011b      	lsls	r3, r3, #4
 80084bc:	693a      	ldr	r2, [r7, #16]
 80084be:	4313      	orrs	r3, r2
 80084c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	693a      	ldr	r2, [r7, #16]
 80084c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	68fa      	ldr	r2, [r7, #12]
 80084cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	685a      	ldr	r2, [r3, #4]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	697a      	ldr	r2, [r7, #20]
 80084da:	621a      	str	r2, [r3, #32]
}
 80084dc:	bf00      	nop
 80084de:	371c      	adds	r7, #28
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr
 80084e8:	40012c00 	.word	0x40012c00
 80084ec:	40013400 	.word	0x40013400
 80084f0:	40014000 	.word	0x40014000
 80084f4:	40014400 	.word	0x40014400
 80084f8:	40014800 	.word	0x40014800

080084fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b087      	sub	sp, #28
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6a1b      	ldr	r3, [r3, #32]
 800850a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6a1b      	ldr	r3, [r3, #32]
 8008510:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	69db      	ldr	r3, [r3, #28]
 8008522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800852a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800852e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008536:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	021b      	lsls	r3, r3, #8
 800853e:	68fa      	ldr	r2, [r7, #12]
 8008540:	4313      	orrs	r3, r2
 8008542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800854a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	031b      	lsls	r3, r3, #12
 8008552:	697a      	ldr	r2, [r7, #20]
 8008554:	4313      	orrs	r3, r2
 8008556:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	4a28      	ldr	r2, [pc, #160]	@ (80085fc <TIM_OC4_SetConfig+0x100>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d003      	beq.n	8008568 <TIM_OC4_SetConfig+0x6c>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	4a27      	ldr	r2, [pc, #156]	@ (8008600 <TIM_OC4_SetConfig+0x104>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d10d      	bne.n	8008584 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800856e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	031b      	lsls	r3, r3, #12
 8008576:	697a      	ldr	r2, [r7, #20]
 8008578:	4313      	orrs	r3, r2
 800857a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008582:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	4a1d      	ldr	r2, [pc, #116]	@ (80085fc <TIM_OC4_SetConfig+0x100>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d00f      	beq.n	80085ac <TIM_OC4_SetConfig+0xb0>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	4a1c      	ldr	r2, [pc, #112]	@ (8008600 <TIM_OC4_SetConfig+0x104>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d00b      	beq.n	80085ac <TIM_OC4_SetConfig+0xb0>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	4a1b      	ldr	r2, [pc, #108]	@ (8008604 <TIM_OC4_SetConfig+0x108>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d007      	beq.n	80085ac <TIM_OC4_SetConfig+0xb0>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	4a1a      	ldr	r2, [pc, #104]	@ (8008608 <TIM_OC4_SetConfig+0x10c>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d003      	beq.n	80085ac <TIM_OC4_SetConfig+0xb0>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4a19      	ldr	r2, [pc, #100]	@ (800860c <TIM_OC4_SetConfig+0x110>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d113      	bne.n	80085d4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80085b2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80085b4:	693b      	ldr	r3, [r7, #16]
 80085b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80085ba:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	695b      	ldr	r3, [r3, #20]
 80085c0:	019b      	lsls	r3, r3, #6
 80085c2:	693a      	ldr	r2, [r7, #16]
 80085c4:	4313      	orrs	r3, r2
 80085c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	699b      	ldr	r3, [r3, #24]
 80085cc:	019b      	lsls	r3, r3, #6
 80085ce:	693a      	ldr	r2, [r7, #16]
 80085d0:	4313      	orrs	r3, r2
 80085d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	68fa      	ldr	r2, [r7, #12]
 80085de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	685a      	ldr	r2, [r3, #4]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	697a      	ldr	r2, [r7, #20]
 80085ec:	621a      	str	r2, [r3, #32]
}
 80085ee:	bf00      	nop
 80085f0:	371c      	adds	r7, #28
 80085f2:	46bd      	mov	sp, r7
 80085f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f8:	4770      	bx	lr
 80085fa:	bf00      	nop
 80085fc:	40012c00 	.word	0x40012c00
 8008600:	40013400 	.word	0x40013400
 8008604:	40014000 	.word	0x40014000
 8008608:	40014400 	.word	0x40014400
 800860c:	40014800 	.word	0x40014800

08008610 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008610:	b480      	push	{r7}
 8008612:	b087      	sub	sp, #28
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6a1b      	ldr	r3, [r3, #32]
 800861e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6a1b      	ldr	r3, [r3, #32]
 8008624:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800863e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	68fa      	ldr	r2, [r7, #12]
 800864a:	4313      	orrs	r3, r2
 800864c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800864e:	693b      	ldr	r3, [r7, #16]
 8008650:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008654:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	689b      	ldr	r3, [r3, #8]
 800865a:	041b      	lsls	r3, r3, #16
 800865c:	693a      	ldr	r2, [r7, #16]
 800865e:	4313      	orrs	r3, r2
 8008660:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a17      	ldr	r2, [pc, #92]	@ (80086c4 <TIM_OC5_SetConfig+0xb4>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d00f      	beq.n	800868a <TIM_OC5_SetConfig+0x7a>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4a16      	ldr	r2, [pc, #88]	@ (80086c8 <TIM_OC5_SetConfig+0xb8>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d00b      	beq.n	800868a <TIM_OC5_SetConfig+0x7a>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a15      	ldr	r2, [pc, #84]	@ (80086cc <TIM_OC5_SetConfig+0xbc>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d007      	beq.n	800868a <TIM_OC5_SetConfig+0x7a>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a14      	ldr	r2, [pc, #80]	@ (80086d0 <TIM_OC5_SetConfig+0xc0>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d003      	beq.n	800868a <TIM_OC5_SetConfig+0x7a>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a13      	ldr	r2, [pc, #76]	@ (80086d4 <TIM_OC5_SetConfig+0xc4>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d109      	bne.n	800869e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008690:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	695b      	ldr	r3, [r3, #20]
 8008696:	021b      	lsls	r3, r3, #8
 8008698:	697a      	ldr	r2, [r7, #20]
 800869a:	4313      	orrs	r3, r2
 800869c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	697a      	ldr	r2, [r7, #20]
 80086a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	68fa      	ldr	r2, [r7, #12]
 80086a8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	685a      	ldr	r2, [r3, #4]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	693a      	ldr	r2, [r7, #16]
 80086b6:	621a      	str	r2, [r3, #32]
}
 80086b8:	bf00      	nop
 80086ba:	371c      	adds	r7, #28
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr
 80086c4:	40012c00 	.word	0x40012c00
 80086c8:	40013400 	.word	0x40013400
 80086cc:	40014000 	.word	0x40014000
 80086d0:	40014400 	.word	0x40014400
 80086d4:	40014800 	.word	0x40014800

080086d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80086d8:	b480      	push	{r7}
 80086da:	b087      	sub	sp, #28
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a1b      	ldr	r3, [r3, #32]
 80086e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6a1b      	ldr	r3, [r3, #32]
 80086ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008706:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800870a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	021b      	lsls	r3, r3, #8
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	4313      	orrs	r3, r2
 8008716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800871e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	051b      	lsls	r3, r3, #20
 8008726:	693a      	ldr	r2, [r7, #16]
 8008728:	4313      	orrs	r3, r2
 800872a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	4a18      	ldr	r2, [pc, #96]	@ (8008790 <TIM_OC6_SetConfig+0xb8>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d00f      	beq.n	8008754 <TIM_OC6_SetConfig+0x7c>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	4a17      	ldr	r2, [pc, #92]	@ (8008794 <TIM_OC6_SetConfig+0xbc>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d00b      	beq.n	8008754 <TIM_OC6_SetConfig+0x7c>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	4a16      	ldr	r2, [pc, #88]	@ (8008798 <TIM_OC6_SetConfig+0xc0>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d007      	beq.n	8008754 <TIM_OC6_SetConfig+0x7c>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	4a15      	ldr	r2, [pc, #84]	@ (800879c <TIM_OC6_SetConfig+0xc4>)
 8008748:	4293      	cmp	r3, r2
 800874a:	d003      	beq.n	8008754 <TIM_OC6_SetConfig+0x7c>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	4a14      	ldr	r2, [pc, #80]	@ (80087a0 <TIM_OC6_SetConfig+0xc8>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d109      	bne.n	8008768 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008754:	697b      	ldr	r3, [r7, #20]
 8008756:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800875a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	695b      	ldr	r3, [r3, #20]
 8008760:	029b      	lsls	r3, r3, #10
 8008762:	697a      	ldr	r2, [r7, #20]
 8008764:	4313      	orrs	r3, r2
 8008766:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	697a      	ldr	r2, [r7, #20]
 800876c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	68fa      	ldr	r2, [r7, #12]
 8008772:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	685a      	ldr	r2, [r3, #4]
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	693a      	ldr	r2, [r7, #16]
 8008780:	621a      	str	r2, [r3, #32]
}
 8008782:	bf00      	nop
 8008784:	371c      	adds	r7, #28
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	40012c00 	.word	0x40012c00
 8008794:	40013400 	.word	0x40013400
 8008798:	40014000 	.word	0x40014000
 800879c:	40014400 	.word	0x40014400
 80087a0:	40014800 	.word	0x40014800

080087a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b087      	sub	sp, #28
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	60b9      	str	r1, [r7, #8]
 80087ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	6a1b      	ldr	r3, [r3, #32]
 80087b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	6a1b      	ldr	r3, [r3, #32]
 80087ba:	f023 0201 	bic.w	r2, r3, #1
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	699b      	ldr	r3, [r3, #24]
 80087c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80087ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	011b      	lsls	r3, r3, #4
 80087d4:	693a      	ldr	r2, [r7, #16]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	f023 030a 	bic.w	r3, r3, #10
 80087e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80087e2:	697a      	ldr	r2, [r7, #20]
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	693a      	ldr	r2, [r7, #16]
 80087ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	697a      	ldr	r2, [r7, #20]
 80087f4:	621a      	str	r2, [r3, #32]
}
 80087f6:	bf00      	nop
 80087f8:	371c      	adds	r7, #28
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr

08008802 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008802:	b480      	push	{r7}
 8008804:	b087      	sub	sp, #28
 8008806:	af00      	add	r7, sp, #0
 8008808:	60f8      	str	r0, [r7, #12]
 800880a:	60b9      	str	r1, [r7, #8]
 800880c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	6a1b      	ldr	r3, [r3, #32]
 8008812:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	6a1b      	ldr	r3, [r3, #32]
 8008818:	f023 0210 	bic.w	r2, r3, #16
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	699b      	ldr	r3, [r3, #24]
 8008824:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800882c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	031b      	lsls	r3, r3, #12
 8008832:	693a      	ldr	r2, [r7, #16]
 8008834:	4313      	orrs	r3, r2
 8008836:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800883e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	011b      	lsls	r3, r3, #4
 8008844:	697a      	ldr	r2, [r7, #20]
 8008846:	4313      	orrs	r3, r2
 8008848:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	693a      	ldr	r2, [r7, #16]
 800884e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	697a      	ldr	r2, [r7, #20]
 8008854:	621a      	str	r2, [r3, #32]
}
 8008856:	bf00      	nop
 8008858:	371c      	adds	r7, #28
 800885a:	46bd      	mov	sp, r7
 800885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008860:	4770      	bx	lr

08008862 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008862:	b480      	push	{r7}
 8008864:	b085      	sub	sp, #20
 8008866:	af00      	add	r7, sp, #0
 8008868:	6078      	str	r0, [r7, #4]
 800886a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008878:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800887c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800887e:	683a      	ldr	r2, [r7, #0]
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	4313      	orrs	r3, r2
 8008884:	f043 0307 	orr.w	r3, r3, #7
 8008888:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	609a      	str	r2, [r3, #8]
}
 8008890:	bf00      	nop
 8008892:	3714      	adds	r7, #20
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800889c:	b480      	push	{r7}
 800889e:	b087      	sub	sp, #28
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	60f8      	str	r0, [r7, #12]
 80088a4:	60b9      	str	r1, [r7, #8]
 80088a6:	607a      	str	r2, [r7, #4]
 80088a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80088b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	021a      	lsls	r2, r3, #8
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	431a      	orrs	r2, r3
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	4313      	orrs	r3, r2
 80088c4:	697a      	ldr	r2, [r7, #20]
 80088c6:	4313      	orrs	r3, r2
 80088c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	697a      	ldr	r2, [r7, #20]
 80088ce:	609a      	str	r2, [r3, #8]
}
 80088d0:	bf00      	nop
 80088d2:	371c      	adds	r7, #28
 80088d4:	46bd      	mov	sp, r7
 80088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088da:	4770      	bx	lr

080088dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80088dc:	b480      	push	{r7}
 80088de:	b087      	sub	sp, #28
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	60f8      	str	r0, [r7, #12]
 80088e4:	60b9      	str	r1, [r7, #8]
 80088e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	f003 031f 	and.w	r3, r3, #31
 80088ee:	2201      	movs	r2, #1
 80088f0:	fa02 f303 	lsl.w	r3, r2, r3
 80088f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	6a1a      	ldr	r2, [r3, #32]
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	43db      	mvns	r3, r3
 80088fe:	401a      	ands	r2, r3
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6a1a      	ldr	r2, [r3, #32]
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	f003 031f 	and.w	r3, r3, #31
 800890e:	6879      	ldr	r1, [r7, #4]
 8008910:	fa01 f303 	lsl.w	r3, r1, r3
 8008914:	431a      	orrs	r2, r3
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	621a      	str	r2, [r3, #32]
}
 800891a:	bf00      	nop
 800891c:	371c      	adds	r7, #28
 800891e:	46bd      	mov	sp, r7
 8008920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008924:	4770      	bx	lr
	...

08008928 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b084      	sub	sp, #16
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d109      	bne.n	800894c <HAL_TIMEx_PWMN_Start+0x24>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800893e:	b2db      	uxtb	r3, r3
 8008940:	2b01      	cmp	r3, #1
 8008942:	bf14      	ite	ne
 8008944:	2301      	movne	r3, #1
 8008946:	2300      	moveq	r3, #0
 8008948:	b2db      	uxtb	r3, r3
 800894a:	e022      	b.n	8008992 <HAL_TIMEx_PWMN_Start+0x6a>
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	2b04      	cmp	r3, #4
 8008950:	d109      	bne.n	8008966 <HAL_TIMEx_PWMN_Start+0x3e>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008958:	b2db      	uxtb	r3, r3
 800895a:	2b01      	cmp	r3, #1
 800895c:	bf14      	ite	ne
 800895e:	2301      	movne	r3, #1
 8008960:	2300      	moveq	r3, #0
 8008962:	b2db      	uxtb	r3, r3
 8008964:	e015      	b.n	8008992 <HAL_TIMEx_PWMN_Start+0x6a>
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	2b08      	cmp	r3, #8
 800896a:	d109      	bne.n	8008980 <HAL_TIMEx_PWMN_Start+0x58>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008972:	b2db      	uxtb	r3, r3
 8008974:	2b01      	cmp	r3, #1
 8008976:	bf14      	ite	ne
 8008978:	2301      	movne	r3, #1
 800897a:	2300      	moveq	r3, #0
 800897c:	b2db      	uxtb	r3, r3
 800897e:	e008      	b.n	8008992 <HAL_TIMEx_PWMN_Start+0x6a>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008986:	b2db      	uxtb	r3, r3
 8008988:	2b01      	cmp	r3, #1
 800898a:	bf14      	ite	ne
 800898c:	2301      	movne	r3, #1
 800898e:	2300      	moveq	r3, #0
 8008990:	b2db      	uxtb	r3, r3
 8008992:	2b00      	cmp	r3, #0
 8008994:	d001      	beq.n	800899a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e069      	b.n	8008a6e <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d104      	bne.n	80089aa <HAL_TIMEx_PWMN_Start+0x82>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2202      	movs	r2, #2
 80089a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089a8:	e013      	b.n	80089d2 <HAL_TIMEx_PWMN_Start+0xaa>
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	2b04      	cmp	r3, #4
 80089ae:	d104      	bne.n	80089ba <HAL_TIMEx_PWMN_Start+0x92>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2202      	movs	r2, #2
 80089b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089b8:	e00b      	b.n	80089d2 <HAL_TIMEx_PWMN_Start+0xaa>
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	2b08      	cmp	r3, #8
 80089be:	d104      	bne.n	80089ca <HAL_TIMEx_PWMN_Start+0xa2>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2202      	movs	r2, #2
 80089c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80089c8:	e003      	b.n	80089d2 <HAL_TIMEx_PWMN_Start+0xaa>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2202      	movs	r2, #2
 80089ce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	2204      	movs	r2, #4
 80089d8:	6839      	ldr	r1, [r7, #0]
 80089da:	4618      	mov	r0, r3
 80089dc:	f000 fa9c 	bl	8008f18 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80089ee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a20      	ldr	r2, [pc, #128]	@ (8008a78 <HAL_TIMEx_PWMN_Start+0x150>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d018      	beq.n	8008a2c <HAL_TIMEx_PWMN_Start+0x104>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a02:	d013      	beq.n	8008a2c <HAL_TIMEx_PWMN_Start+0x104>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a1c      	ldr	r2, [pc, #112]	@ (8008a7c <HAL_TIMEx_PWMN_Start+0x154>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d00e      	beq.n	8008a2c <HAL_TIMEx_PWMN_Start+0x104>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a1b      	ldr	r2, [pc, #108]	@ (8008a80 <HAL_TIMEx_PWMN_Start+0x158>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d009      	beq.n	8008a2c <HAL_TIMEx_PWMN_Start+0x104>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a19      	ldr	r2, [pc, #100]	@ (8008a84 <HAL_TIMEx_PWMN_Start+0x15c>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d004      	beq.n	8008a2c <HAL_TIMEx_PWMN_Start+0x104>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a18      	ldr	r2, [pc, #96]	@ (8008a88 <HAL_TIMEx_PWMN_Start+0x160>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d115      	bne.n	8008a58 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	689a      	ldr	r2, [r3, #8]
 8008a32:	4b16      	ldr	r3, [pc, #88]	@ (8008a8c <HAL_TIMEx_PWMN_Start+0x164>)
 8008a34:	4013      	ands	r3, r2
 8008a36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	2b06      	cmp	r3, #6
 8008a3c:	d015      	beq.n	8008a6a <HAL_TIMEx_PWMN_Start+0x142>
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a44:	d011      	beq.n	8008a6a <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f042 0201 	orr.w	r2, r2, #1
 8008a54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a56:	e008      	b.n	8008a6a <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f042 0201 	orr.w	r2, r2, #1
 8008a66:	601a      	str	r2, [r3, #0]
 8008a68:	e000      	b.n	8008a6c <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a6a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008a6c:	2300      	movs	r3, #0
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3710      	adds	r7, #16
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
 8008a76:	bf00      	nop
 8008a78:	40012c00 	.word	0x40012c00
 8008a7c:	40000400 	.word	0x40000400
 8008a80:	40000800 	.word	0x40000800
 8008a84:	40013400 	.word	0x40013400
 8008a88:	40014000 	.word	0x40014000
 8008a8c:	00010007 	.word	0x00010007

08008a90 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b082      	sub	sp, #8
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	6839      	ldr	r1, [r7, #0]
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f000 fa38 	bl	8008f18 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	6a1a      	ldr	r2, [r3, #32]
 8008aae:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d10f      	bne.n	8008ad8 <HAL_TIMEx_PWMN_Stop+0x48>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	6a1a      	ldr	r2, [r3, #32]
 8008abe:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008ac2:	4013      	ands	r3, r2
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d107      	bne.n	8008ad8 <HAL_TIMEx_PWMN_Stop+0x48>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008ad6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	6a1a      	ldr	r2, [r3, #32]
 8008ade:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d10f      	bne.n	8008b08 <HAL_TIMEx_PWMN_Stop+0x78>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	6a1a      	ldr	r2, [r3, #32]
 8008aee:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008af2:	4013      	ands	r3, r2
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d107      	bne.n	8008b08 <HAL_TIMEx_PWMN_Stop+0x78>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f022 0201 	bic.w	r2, r2, #1
 8008b06:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d104      	bne.n	8008b18 <HAL_TIMEx_PWMN_Stop+0x88>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2201      	movs	r2, #1
 8008b12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b16:	e013      	b.n	8008b40 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	2b04      	cmp	r3, #4
 8008b1c:	d104      	bne.n	8008b28 <HAL_TIMEx_PWMN_Stop+0x98>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2201      	movs	r2, #1
 8008b22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b26:	e00b      	b.n	8008b40 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	2b08      	cmp	r3, #8
 8008b2c:	d104      	bne.n	8008b38 <HAL_TIMEx_PWMN_Stop+0xa8>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2201      	movs	r2, #1
 8008b32:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008b36:	e003      	b.n	8008b40 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8008b40:	2300      	movs	r3, #0
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3708      	adds	r7, #8
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
	...

08008b4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b085      	sub	sp, #20
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d101      	bne.n	8008b64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008b60:	2302      	movs	r3, #2
 8008b62:	e065      	b.n	8008c30 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2202      	movs	r2, #2
 8008b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	685b      	ldr	r3, [r3, #4]
 8008b7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	689b      	ldr	r3, [r3, #8]
 8008b82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a2c      	ldr	r2, [pc, #176]	@ (8008c3c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d004      	beq.n	8008b98 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a2b      	ldr	r2, [pc, #172]	@ (8008c40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d108      	bne.n	8008baa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008b9e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	68fa      	ldr	r2, [r7, #12]
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008bb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bb4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	68fa      	ldr	r2, [r7, #12]
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	68fa      	ldr	r2, [r7, #12]
 8008bc6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a1b      	ldr	r2, [pc, #108]	@ (8008c3c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d018      	beq.n	8008c04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bda:	d013      	beq.n	8008c04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a18      	ldr	r2, [pc, #96]	@ (8008c44 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d00e      	beq.n	8008c04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a17      	ldr	r2, [pc, #92]	@ (8008c48 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d009      	beq.n	8008c04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a12      	ldr	r2, [pc, #72]	@ (8008c40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d004      	beq.n	8008c04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a13      	ldr	r2, [pc, #76]	@ (8008c4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d10c      	bne.n	8008c1e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c0a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	68ba      	ldr	r2, [r7, #8]
 8008c12:	4313      	orrs	r3, r2
 8008c14:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	68ba      	ldr	r2, [r7, #8]
 8008c1c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2201      	movs	r2, #1
 8008c22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008c2e:	2300      	movs	r3, #0
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3714      	adds	r7, #20
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr
 8008c3c:	40012c00 	.word	0x40012c00
 8008c40:	40013400 	.word	0x40013400
 8008c44:	40000400 	.word	0x40000400
 8008c48:	40000800 	.word	0x40000800
 8008c4c:	40014000 	.word	0x40014000

08008c50 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b085      	sub	sp, #20
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d101      	bne.n	8008c6c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008c68:	2302      	movs	r3, #2
 8008c6a:	e073      	b.n	8008d54 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	68db      	ldr	r3, [r3, #12]
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	689b      	ldr	r3, [r3, #8]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4313      	orrs	r3, r2
 8008caa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	691b      	ldr	r3, [r3, #16]
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	695b      	ldr	r3, [r3, #20]
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	699b      	ldr	r3, [r3, #24]
 8008ce0:	041b      	lsls	r3, r3, #16
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	69db      	ldr	r3, [r3, #28]
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a19      	ldr	r2, [pc, #100]	@ (8008d60 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d004      	beq.n	8008d08 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a18      	ldr	r2, [pc, #96]	@ (8008d64 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d11c      	bne.n	8008d42 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d12:	051b      	lsls	r3, r3, #20
 8008d14:	4313      	orrs	r3, r2
 8008d16:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	6a1b      	ldr	r3, [r3, #32]
 8008d22:	4313      	orrs	r3, r2
 8008d24:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d30:	4313      	orrs	r3, r2
 8008d32:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	68fa      	ldr	r2, [r7, #12]
 8008d48:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008d52:	2300      	movs	r3, #0
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3714      	adds	r7, #20
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr
 8008d60:	40012c00 	.word	0x40012c00
 8008d64:	40013400 	.word	0x40013400

08008d68 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b08b      	sub	sp, #44	@ 0x2c
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	60b9      	str	r1, [r7, #8]
 8008d72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d74:	2300      	movs	r3, #0
 8008d76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d101      	bne.n	8008d88 <HAL_TIMEx_ConfigBreakInput+0x20>
 8008d84:	2302      	movs	r3, #2
 8008d86:	e0c1      	b.n	8008f0c <HAL_TIMEx_ConfigBreakInput+0x1a4>
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	3b01      	subs	r3, #1
 8008d96:	2b0f      	cmp	r3, #15
 8008d98:	d854      	bhi.n	8008e44 <HAL_TIMEx_ConfigBreakInput+0xdc>
 8008d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8008da0 <HAL_TIMEx_ConfigBreakInput+0x38>)
 8008d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008da0:	08008de1 	.word	0x08008de1
 8008da4:	08008df5 	.word	0x08008df5
 8008da8:	08008e45 	.word	0x08008e45
 8008dac:	08008e09 	.word	0x08008e09
 8008db0:	08008e45 	.word	0x08008e45
 8008db4:	08008e45 	.word	0x08008e45
 8008db8:	08008e45 	.word	0x08008e45
 8008dbc:	08008e1d 	.word	0x08008e1d
 8008dc0:	08008e45 	.word	0x08008e45
 8008dc4:	08008e45 	.word	0x08008e45
 8008dc8:	08008e45 	.word	0x08008e45
 8008dcc:	08008e45 	.word	0x08008e45
 8008dd0:	08008e45 	.word	0x08008e45
 8008dd4:	08008e45 	.word	0x08008e45
 8008dd8:	08008e45 	.word	0x08008e45
 8008ddc:	08008e31 	.word	0x08008e31
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 8008de0:	2301      	movs	r3, #1
 8008de2:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 8008de4:	2300      	movs	r3, #0
 8008de6:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 8008de8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008dec:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 8008dee:	2309      	movs	r3, #9
 8008df0:	617b      	str	r3, [r7, #20]
      break;
 8008df2:	e030      	b.n	8008e56 <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 8008df4:	2302      	movs	r3, #2
 8008df6:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 8008df8:	2301      	movs	r3, #1
 8008dfa:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 8008dfc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e00:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 8008e02:	230a      	movs	r3, #10
 8008e04:	617b      	str	r3, [r7, #20]
      break;
 8008e06:	e026      	b.n	8008e56 <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 8008e08:	2304      	movs	r3, #4
 8008e0a:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 8008e0c:	2302      	movs	r3, #2
 8008e0e:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 8008e10:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008e14:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 8008e16:	230b      	movs	r3, #11
 8008e18:	617b      	str	r3, [r7, #20]
      break;
 8008e1a:	e01c      	b.n	8008e56 <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP3:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP3E;
 8008e1c:	2308      	movs	r3, #8
 8008e1e:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 8008e20:	2303      	movs	r3, #3
 8008e22:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 8008e24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008e28:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 8008e2a:	230c      	movs	r3, #12
 8008e2c:	617b      	str	r3, [r7, #20]
      break;
 8008e2e:	e012      	b.n	8008e56 <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP4:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP4E;
 8008e30:	2310      	movs	r3, #16
 8008e32:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 8008e34:	2304      	movs	r3, #4
 8008e36:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 8008e38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008e3c:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 8008e3e:	230d      	movs	r3, #13
 8008e40:	617b      	str	r3, [r7, #20]
      break;
 8008e42:	e008      	b.n	8008e56 <HAL_TIMEx_ConfigBreakInput+0xee>
    }
#endif /* COMP7 */

    default:
    {
      bkin_enable_mask = 0U;
 8008e44:	2300      	movs	r3, #0
 8008e46:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 8008e50:	2300      	movs	r3, #0
 8008e52:	617b      	str	r3, [r7, #20]
      break;
 8008e54:	bf00      	nop
    }
  }

  switch (BreakInput)
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	2b01      	cmp	r3, #1
 8008e5a:	d003      	beq.n	8008e64 <HAL_TIMEx_ConfigBreakInput+0xfc>
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	2b02      	cmp	r3, #2
 8008e60:	d025      	beq.n	8008eae <HAL_TIMEx_ConfigBreakInput+0x146>
 8008e62:	e049      	b.n	8008ef8 <HAL_TIMEx_ConfigBreakInput+0x190>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e6a:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8008e6c:	6a3b      	ldr	r3, [r7, #32]
 8008e6e:	43db      	mvns	r3, r3
 8008e70:	693a      	ldr	r2, [r7, #16]
 8008e72:	4013      	ands	r3, r2
 8008e74:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	685a      	ldr	r2, [r3, #4]
 8008e7a:	69bb      	ldr	r3, [r7, #24]
 8008e7c:	409a      	lsls	r2, r3
 8008e7e:	6a3b      	ldr	r3, [r7, #32]
 8008e80:	4013      	ands	r3, r2
 8008e82:	693a      	ldr	r2, [r7, #16]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8008e88:	69fb      	ldr	r3, [r7, #28]
 8008e8a:	43db      	mvns	r3, r3
 8008e8c:	693a      	ldr	r2, [r7, #16]
 8008e8e:	4013      	ands	r3, r2
 8008e90:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	689a      	ldr	r2, [r3, #8]
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	409a      	lsls	r2, r3
 8008e9a:	69fb      	ldr	r3, [r7, #28]
 8008e9c:	4013      	ands	r3, r2
 8008e9e:	693a      	ldr	r2, [r7, #16]
 8008ea0:	4313      	orrs	r3, r2
 8008ea2:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	693a      	ldr	r2, [r7, #16]
 8008eaa:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8008eac:	e028      	b.n	8008f00 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008eb4:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8008eb6:	6a3b      	ldr	r3, [r7, #32]
 8008eb8:	43db      	mvns	r3, r3
 8008eba:	693a      	ldr	r2, [r7, #16]
 8008ebc:	4013      	ands	r3, r2
 8008ebe:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	685a      	ldr	r2, [r3, #4]
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	409a      	lsls	r2, r3
 8008ec8:	6a3b      	ldr	r3, [r7, #32]
 8008eca:	4013      	ands	r3, r2
 8008ecc:	693a      	ldr	r2, [r7, #16]
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8008ed2:	69fb      	ldr	r3, [r7, #28]
 8008ed4:	43db      	mvns	r3, r3
 8008ed6:	693a      	ldr	r2, [r7, #16]
 8008ed8:	4013      	ands	r3, r2
 8008eda:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	689a      	ldr	r2, [r3, #8]
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	409a      	lsls	r2, r3
 8008ee4:	69fb      	ldr	r3, [r7, #28]
 8008ee6:	4013      	ands	r3, r2
 8008ee8:	693a      	ldr	r2, [r7, #16]
 8008eea:	4313      	orrs	r3, r2
 8008eec:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	693a      	ldr	r2, [r7, #16]
 8008ef4:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 8008ef6:	e003      	b.n	8008f00 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    default:
      status = HAL_ERROR;
 8008ef8:	2301      	movs	r3, #1
 8008efa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8008efe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2200      	movs	r2, #0
 8008f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	372c      	adds	r7, #44	@ 0x2c
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b087      	sub	sp, #28
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	f003 030f 	and.w	r3, r3, #15
 8008f2a:	2204      	movs	r2, #4
 8008f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	6a1a      	ldr	r2, [r3, #32]
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	43db      	mvns	r3, r3
 8008f3a:	401a      	ands	r2, r3
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6a1a      	ldr	r2, [r3, #32]
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	f003 030f 	and.w	r3, r3, #15
 8008f4a:	6879      	ldr	r1, [r7, #4]
 8008f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8008f50:	431a      	orrs	r2, r3
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	621a      	str	r2, [r3, #32]
}
 8008f56:	bf00      	nop
 8008f58:	371c      	adds	r7, #28
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f60:	4770      	bx	lr

08008f62 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f62:	b580      	push	{r7, lr}
 8008f64:	b082      	sub	sp, #8
 8008f66:	af00      	add	r7, sp, #0
 8008f68:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d101      	bne.n	8008f74 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f70:	2301      	movs	r3, #1
 8008f72:	e042      	b.n	8008ffa <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d106      	bne.n	8008f8c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f7f9 f846 	bl	8002018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2224      	movs	r2, #36	@ 0x24
 8008f90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	681a      	ldr	r2, [r3, #0]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f022 0201 	bic.w	r2, r2, #1
 8008fa2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d002      	beq.n	8008fb2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f000 fecb 	bl	8009d48 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 fbfc 	bl	80097b0 <UART_SetConfig>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d101      	bne.n	8008fc2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	e01b      	b.n	8008ffa <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	685a      	ldr	r2, [r3, #4]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008fd0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	689a      	ldr	r2, [r3, #8]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008fe0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	681a      	ldr	r2, [r3, #0]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f042 0201 	orr.w	r2, r2, #1
 8008ff0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 ff4a 	bl	8009e8c <UART_CheckIdleState>
 8008ff8:	4603      	mov	r3, r0
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3708      	adds	r7, #8
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
	...

08009004 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b08a      	sub	sp, #40	@ 0x28
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	4613      	mov	r3, r2
 8009010:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009018:	2b20      	cmp	r3, #32
 800901a:	d167      	bne.n	80090ec <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d002      	beq.n	8009028 <HAL_UART_Transmit_DMA+0x24>
 8009022:	88fb      	ldrh	r3, [r7, #6]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d101      	bne.n	800902c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8009028:	2301      	movs	r3, #1
 800902a:	e060      	b.n	80090ee <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	68ba      	ldr	r2, [r7, #8]
 8009030:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	88fa      	ldrh	r2, [r7, #6]
 8009036:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	88fa      	ldrh	r2, [r7, #6]
 800903e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2200      	movs	r2, #0
 8009046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2221      	movs	r2, #33	@ 0x21
 800904e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009056:	2b00      	cmp	r3, #0
 8009058:	d028      	beq.n	80090ac <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800905e:	4a26      	ldr	r2, [pc, #152]	@ (80090f8 <HAL_UART_Transmit_DMA+0xf4>)
 8009060:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009066:	4a25      	ldr	r2, [pc, #148]	@ (80090fc <HAL_UART_Transmit_DMA+0xf8>)
 8009068:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800906e:	4a24      	ldr	r2, [pc, #144]	@ (8009100 <HAL_UART_Transmit_DMA+0xfc>)
 8009070:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009076:	2200      	movs	r2, #0
 8009078:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009082:	4619      	mov	r1, r3
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	3328      	adds	r3, #40	@ 0x28
 800908a:	461a      	mov	r2, r3
 800908c:	88fb      	ldrh	r3, [r7, #6]
 800908e:	f7fc f9b7 	bl	8005400 <HAL_DMA_Start_IT>
 8009092:	4603      	mov	r3, r0
 8009094:	2b00      	cmp	r3, #0
 8009096:	d009      	beq.n	80090ac <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2210      	movs	r2, #16
 800909c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2220      	movs	r2, #32
 80090a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80090a8:	2301      	movs	r3, #1
 80090aa:	e020      	b.n	80090ee <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2240      	movs	r2, #64	@ 0x40
 80090b2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	3308      	adds	r3, #8
 80090ba:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	e853 3f00 	ldrex	r3, [r3]
 80090c2:	613b      	str	r3, [r7, #16]
   return(result);
 80090c4:	693b      	ldr	r3, [r7, #16]
 80090c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	3308      	adds	r3, #8
 80090d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090d4:	623a      	str	r2, [r7, #32]
 80090d6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d8:	69f9      	ldr	r1, [r7, #28]
 80090da:	6a3a      	ldr	r2, [r7, #32]
 80090dc:	e841 2300 	strex	r3, r2, [r1]
 80090e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80090e2:	69bb      	ldr	r3, [r7, #24]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d1e5      	bne.n	80090b4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80090e8:	2300      	movs	r3, #0
 80090ea:	e000      	b.n	80090ee <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80090ec:	2302      	movs	r3, #2
  }
}
 80090ee:	4618      	mov	r0, r3
 80090f0:	3728      	adds	r7, #40	@ 0x28
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bd80      	pop	{r7, pc}
 80090f6:	bf00      	nop
 80090f8:	0800a357 	.word	0x0800a357
 80090fc:	0800a3f1 	.word	0x0800a3f1
 8009100:	0800a577 	.word	0x0800a577

08009104 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b0ba      	sub	sp, #232	@ 0xe8
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	69db      	ldr	r3, [r3, #28]
 8009112:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	689b      	ldr	r3, [r3, #8]
 8009126:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800912a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800912e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009132:	4013      	ands	r3, r2
 8009134:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009138:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800913c:	2b00      	cmp	r3, #0
 800913e:	d11b      	bne.n	8009178 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009144:	f003 0320 	and.w	r3, r3, #32
 8009148:	2b00      	cmp	r3, #0
 800914a:	d015      	beq.n	8009178 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800914c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009150:	f003 0320 	and.w	r3, r3, #32
 8009154:	2b00      	cmp	r3, #0
 8009156:	d105      	bne.n	8009164 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009158:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800915c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009160:	2b00      	cmp	r3, #0
 8009162:	d009      	beq.n	8009178 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009168:	2b00      	cmp	r3, #0
 800916a:	f000 82e3 	beq.w	8009734 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	4798      	blx	r3
      }
      return;
 8009176:	e2dd      	b.n	8009734 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009178:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800917c:	2b00      	cmp	r3, #0
 800917e:	f000 8123 	beq.w	80093c8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009182:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009186:	4b8d      	ldr	r3, [pc, #564]	@ (80093bc <HAL_UART_IRQHandler+0x2b8>)
 8009188:	4013      	ands	r3, r2
 800918a:	2b00      	cmp	r3, #0
 800918c:	d106      	bne.n	800919c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800918e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009192:	4b8b      	ldr	r3, [pc, #556]	@ (80093c0 <HAL_UART_IRQHandler+0x2bc>)
 8009194:	4013      	ands	r3, r2
 8009196:	2b00      	cmp	r3, #0
 8009198:	f000 8116 	beq.w	80093c8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800919c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091a0:	f003 0301 	and.w	r3, r3, #1
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d011      	beq.n	80091cc <HAL_UART_IRQHandler+0xc8>
 80091a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d00b      	beq.n	80091cc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	2201      	movs	r2, #1
 80091ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091c2:	f043 0201 	orr.w	r2, r3, #1
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091d0:	f003 0302 	and.w	r3, r3, #2
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d011      	beq.n	80091fc <HAL_UART_IRQHandler+0xf8>
 80091d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091dc:	f003 0301 	and.w	r3, r3, #1
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d00b      	beq.n	80091fc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	2202      	movs	r2, #2
 80091ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091f2:	f043 0204 	orr.w	r2, r3, #4
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009200:	f003 0304 	and.w	r3, r3, #4
 8009204:	2b00      	cmp	r3, #0
 8009206:	d011      	beq.n	800922c <HAL_UART_IRQHandler+0x128>
 8009208:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800920c:	f003 0301 	and.w	r3, r3, #1
 8009210:	2b00      	cmp	r3, #0
 8009212:	d00b      	beq.n	800922c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	2204      	movs	r2, #4
 800921a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009222:	f043 0202 	orr.w	r2, r3, #2
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800922c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009230:	f003 0308 	and.w	r3, r3, #8
 8009234:	2b00      	cmp	r3, #0
 8009236:	d017      	beq.n	8009268 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009238:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800923c:	f003 0320 	and.w	r3, r3, #32
 8009240:	2b00      	cmp	r3, #0
 8009242:	d105      	bne.n	8009250 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009244:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009248:	4b5c      	ldr	r3, [pc, #368]	@ (80093bc <HAL_UART_IRQHandler+0x2b8>)
 800924a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00b      	beq.n	8009268 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	2208      	movs	r2, #8
 8009256:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800925e:	f043 0208 	orr.w	r2, r3, #8
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800926c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009270:	2b00      	cmp	r3, #0
 8009272:	d012      	beq.n	800929a <HAL_UART_IRQHandler+0x196>
 8009274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009278:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800927c:	2b00      	cmp	r3, #0
 800927e:	d00c      	beq.n	800929a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009288:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009290:	f043 0220 	orr.w	r2, r3, #32
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	f000 8249 	beq.w	8009738 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80092a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092aa:	f003 0320 	and.w	r3, r3, #32
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d013      	beq.n	80092da <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80092b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092b6:	f003 0320 	and.w	r3, r3, #32
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d105      	bne.n	80092ca <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80092be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80092c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d007      	beq.n	80092da <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d003      	beq.n	80092da <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092e0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092ee:	2b40      	cmp	r3, #64	@ 0x40
 80092f0:	d005      	beq.n	80092fe <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80092f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80092f6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d054      	beq.n	80093a8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f000 ffc3 	bl	800a28a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	689b      	ldr	r3, [r3, #8]
 800930a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800930e:	2b40      	cmp	r3, #64	@ 0x40
 8009310:	d146      	bne.n	80093a0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	3308      	adds	r3, #8
 8009318:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800931c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009320:	e853 3f00 	ldrex	r3, [r3]
 8009324:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009328:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800932c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009330:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	3308      	adds	r3, #8
 800933a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800933e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009342:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009346:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800934a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800934e:	e841 2300 	strex	r3, r2, [r1]
 8009352:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009356:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800935a:	2b00      	cmp	r3, #0
 800935c:	d1d9      	bne.n	8009312 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009364:	2b00      	cmp	r3, #0
 8009366:	d017      	beq.n	8009398 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800936e:	4a15      	ldr	r2, [pc, #84]	@ (80093c4 <HAL_UART_IRQHandler+0x2c0>)
 8009370:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009378:	4618      	mov	r0, r3
 800937a:	f7fc f915 	bl	80055a8 <HAL_DMA_Abort_IT>
 800937e:	4603      	mov	r3, r0
 8009380:	2b00      	cmp	r3, #0
 8009382:	d019      	beq.n	80093b8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800938a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800938c:	687a      	ldr	r2, [r7, #4]
 800938e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009392:	4610      	mov	r0, r2
 8009394:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009396:	e00f      	b.n	80093b8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f000 f9ff 	bl	800979c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800939e:	e00b      	b.n	80093b8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f000 f9fb 	bl	800979c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093a6:	e007      	b.n	80093b8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f000 f9f7 	bl	800979c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2200      	movs	r2, #0
 80093b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80093b6:	e1bf      	b.n	8009738 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093b8:	bf00      	nop
    return;
 80093ba:	e1bd      	b.n	8009738 <HAL_UART_IRQHandler+0x634>
 80093bc:	10000001 	.word	0x10000001
 80093c0:	04000120 	.word	0x04000120
 80093c4:	0800a5f7 	.word	0x0800a5f7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093cc:	2b01      	cmp	r3, #1
 80093ce:	f040 8153 	bne.w	8009678 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80093d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093d6:	f003 0310 	and.w	r3, r3, #16
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f000 814c 	beq.w	8009678 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80093e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093e4:	f003 0310 	and.w	r3, r3, #16
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	f000 8145 	beq.w	8009678 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	2210      	movs	r2, #16
 80093f4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	689b      	ldr	r3, [r3, #8]
 80093fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009400:	2b40      	cmp	r3, #64	@ 0x40
 8009402:	f040 80bb 	bne.w	800957c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009414:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009418:	2b00      	cmp	r3, #0
 800941a:	f000 818f 	beq.w	800973c <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009424:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009428:	429a      	cmp	r2, r3
 800942a:	f080 8187 	bcs.w	800973c <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009434:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f003 0320 	and.w	r3, r3, #32
 8009446:	2b00      	cmp	r3, #0
 8009448:	f040 8087 	bne.w	800955a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009454:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009458:	e853 3f00 	ldrex	r3, [r3]
 800945c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009460:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009464:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009468:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	461a      	mov	r2, r3
 8009472:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009476:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800947a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800947e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009482:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009486:	e841 2300 	strex	r3, r2, [r1]
 800948a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800948e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009492:	2b00      	cmp	r3, #0
 8009494:	d1da      	bne.n	800944c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	3308      	adds	r3, #8
 800949c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80094a0:	e853 3f00 	ldrex	r3, [r3]
 80094a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80094a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094a8:	f023 0301 	bic.w	r3, r3, #1
 80094ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	3308      	adds	r3, #8
 80094b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80094ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80094be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80094c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80094c6:	e841 2300 	strex	r3, r2, [r1]
 80094ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80094cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d1e1      	bne.n	8009496 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	3308      	adds	r3, #8
 80094d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094dc:	e853 3f00 	ldrex	r3, [r3]
 80094e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80094e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	3308      	adds	r3, #8
 80094f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80094f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80094f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80094fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80094fe:	e841 2300 	strex	r3, r2, [r1]
 8009502:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1e3      	bne.n	80094d2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2220      	movs	r2, #32
 800950e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800951e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009520:	e853 3f00 	ldrex	r3, [r3]
 8009524:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009526:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009528:	f023 0310 	bic.w	r3, r3, #16
 800952c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	461a      	mov	r2, r3
 8009536:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800953a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800953c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800953e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009540:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009542:	e841 2300 	strex	r3, r2, [r1]
 8009546:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009548:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800954a:	2b00      	cmp	r3, #0
 800954c:	d1e4      	bne.n	8009518 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009554:	4618      	mov	r0, r3
 8009556:	f7fb ffce 	bl	80054f6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2202      	movs	r2, #2
 800955e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800956c:	b29b      	uxth	r3, r3
 800956e:	1ad3      	subs	r3, r2, r3
 8009570:	b29b      	uxth	r3, r3
 8009572:	4619      	mov	r1, r3
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f001 fd63 	bl	800b040 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800957a:	e0df      	b.n	800973c <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009588:	b29b      	uxth	r3, r3
 800958a:	1ad3      	subs	r3, r2, r3
 800958c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009596:	b29b      	uxth	r3, r3
 8009598:	2b00      	cmp	r3, #0
 800959a:	f000 80d1 	beq.w	8009740 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800959e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	f000 80cc 	beq.w	8009740 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095b0:	e853 3f00 	ldrex	r3, [r3]
 80095b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	461a      	mov	r2, r3
 80095c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80095ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80095cc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095d2:	e841 2300 	strex	r3, r2, [r1]
 80095d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d1e4      	bne.n	80095a8 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	3308      	adds	r3, #8
 80095e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e8:	e853 3f00 	ldrex	r3, [r3]
 80095ec:	623b      	str	r3, [r7, #32]
   return(result);
 80095ee:	6a3b      	ldr	r3, [r7, #32]
 80095f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80095f4:	f023 0301 	bic.w	r3, r3, #1
 80095f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	3308      	adds	r3, #8
 8009602:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009606:	633a      	str	r2, [r7, #48]	@ 0x30
 8009608:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800960a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800960c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800960e:	e841 2300 	strex	r3, r2, [r1]
 8009612:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009616:	2b00      	cmp	r3, #0
 8009618:	d1e1      	bne.n	80095de <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	2220      	movs	r2, #32
 800961e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2200      	movs	r2, #0
 8009626:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2200      	movs	r2, #0
 800962c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	e853 3f00 	ldrex	r3, [r3]
 800963a:	60fb      	str	r3, [r7, #12]
   return(result);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	f023 0310 	bic.w	r3, r3, #16
 8009642:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	461a      	mov	r2, r3
 800964c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009650:	61fb      	str	r3, [r7, #28]
 8009652:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009654:	69b9      	ldr	r1, [r7, #24]
 8009656:	69fa      	ldr	r2, [r7, #28]
 8009658:	e841 2300 	strex	r3, r2, [r1]
 800965c:	617b      	str	r3, [r7, #20]
   return(result);
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d1e4      	bne.n	800962e <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2202      	movs	r2, #2
 8009668:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800966a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800966e:	4619      	mov	r1, r3
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f001 fce5 	bl	800b040 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009676:	e063      	b.n	8009740 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800967c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009680:	2b00      	cmp	r3, #0
 8009682:	d00e      	beq.n	80096a2 <HAL_UART_IRQHandler+0x59e>
 8009684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009688:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800968c:	2b00      	cmp	r3, #0
 800968e:	d008      	beq.n	80096a2 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009698:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f000 ffec 	bl	800a678 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80096a0:	e051      	b.n	8009746 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80096a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d014      	beq.n	80096d8 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80096ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d105      	bne.n	80096c6 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80096ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80096be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d008      	beq.n	80096d8 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d03a      	beq.n	8009744 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	4798      	blx	r3
    }
    return;
 80096d6:	e035      	b.n	8009744 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80096d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d009      	beq.n	80096f8 <HAL_UART_IRQHandler+0x5f4>
 80096e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d003      	beq.n	80096f8 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f000 ff96 	bl	800a622 <UART_EndTransmit_IT>
    return;
 80096f6:	e026      	b.n	8009746 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80096f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009700:	2b00      	cmp	r3, #0
 8009702:	d009      	beq.n	8009718 <HAL_UART_IRQHandler+0x614>
 8009704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009708:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800970c:	2b00      	cmp	r3, #0
 800970e:	d003      	beq.n	8009718 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 ffc5 	bl	800a6a0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009716:	e016      	b.n	8009746 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009718:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800971c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009720:	2b00      	cmp	r3, #0
 8009722:	d010      	beq.n	8009746 <HAL_UART_IRQHandler+0x642>
 8009724:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009728:	2b00      	cmp	r3, #0
 800972a:	da0c      	bge.n	8009746 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f000 ffad 	bl	800a68c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009732:	e008      	b.n	8009746 <HAL_UART_IRQHandler+0x642>
      return;
 8009734:	bf00      	nop
 8009736:	e006      	b.n	8009746 <HAL_UART_IRQHandler+0x642>
    return;
 8009738:	bf00      	nop
 800973a:	e004      	b.n	8009746 <HAL_UART_IRQHandler+0x642>
      return;
 800973c:	bf00      	nop
 800973e:	e002      	b.n	8009746 <HAL_UART_IRQHandler+0x642>
      return;
 8009740:	bf00      	nop
 8009742:	e000      	b.n	8009746 <HAL_UART_IRQHandler+0x642>
    return;
 8009744:	bf00      	nop
  }
}
 8009746:	37e8      	adds	r7, #232	@ 0xe8
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800974c:	b480      	push	{r7}
 800974e:	b083      	sub	sp, #12
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009754:	bf00      	nop
 8009756:	370c      	adds	r7, #12
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr

08009760 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009760:	b480      	push	{r7}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009768:	bf00      	nop
 800976a:	370c      	adds	r7, #12
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr

08009774 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009774:	b480      	push	{r7}
 8009776:	b083      	sub	sp, #12
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800977c:	bf00      	nop
 800977e:	370c      	adds	r7, #12
 8009780:	46bd      	mov	sp, r7
 8009782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009786:	4770      	bx	lr

08009788 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009788:	b480      	push	{r7}
 800978a:	b083      	sub	sp, #12
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009790:	bf00      	nop
 8009792:	370c      	adds	r7, #12
 8009794:	46bd      	mov	sp, r7
 8009796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979a:	4770      	bx	lr

0800979c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800979c:	b480      	push	{r7}
 800979e:	b083      	sub	sp, #12
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80097a4:	bf00      	nop
 80097a6:	370c      	adds	r7, #12
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr

080097b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80097b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80097b4:	b08c      	sub	sp, #48	@ 0x30
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80097ba:	2300      	movs	r3, #0
 80097bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	689a      	ldr	r2, [r3, #8]
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	691b      	ldr	r3, [r3, #16]
 80097c8:	431a      	orrs	r2, r3
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	695b      	ldr	r3, [r3, #20]
 80097ce:	431a      	orrs	r2, r3
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	69db      	ldr	r3, [r3, #28]
 80097d4:	4313      	orrs	r3, r2
 80097d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	681a      	ldr	r2, [r3, #0]
 80097de:	4bab      	ldr	r3, [pc, #684]	@ (8009a8c <UART_SetConfig+0x2dc>)
 80097e0:	4013      	ands	r3, r2
 80097e2:	697a      	ldr	r2, [r7, #20]
 80097e4:	6812      	ldr	r2, [r2, #0]
 80097e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097e8:	430b      	orrs	r3, r1
 80097ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	685b      	ldr	r3, [r3, #4]
 80097f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	68da      	ldr	r2, [r3, #12]
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	430a      	orrs	r2, r1
 8009800:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	699b      	ldr	r3, [r3, #24]
 8009806:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	4aa0      	ldr	r2, [pc, #640]	@ (8009a90 <UART_SetConfig+0x2e0>)
 800980e:	4293      	cmp	r3, r2
 8009810:	d004      	beq.n	800981c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	6a1b      	ldr	r3, [r3, #32]
 8009816:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009818:	4313      	orrs	r3, r2
 800981a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	689b      	ldr	r3, [r3, #8]
 8009822:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009826:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800982a:	697a      	ldr	r2, [r7, #20]
 800982c:	6812      	ldr	r2, [r2, #0]
 800982e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009830:	430b      	orrs	r3, r1
 8009832:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800983a:	f023 010f 	bic.w	r1, r3, #15
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	430a      	orrs	r2, r1
 8009848:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	4a91      	ldr	r2, [pc, #580]	@ (8009a94 <UART_SetConfig+0x2e4>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d125      	bne.n	80098a0 <UART_SetConfig+0xf0>
 8009854:	4b90      	ldr	r3, [pc, #576]	@ (8009a98 <UART_SetConfig+0x2e8>)
 8009856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800985a:	f003 0303 	and.w	r3, r3, #3
 800985e:	2b03      	cmp	r3, #3
 8009860:	d81a      	bhi.n	8009898 <UART_SetConfig+0xe8>
 8009862:	a201      	add	r2, pc, #4	@ (adr r2, 8009868 <UART_SetConfig+0xb8>)
 8009864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009868:	08009879 	.word	0x08009879
 800986c:	08009889 	.word	0x08009889
 8009870:	08009881 	.word	0x08009881
 8009874:	08009891 	.word	0x08009891
 8009878:	2301      	movs	r3, #1
 800987a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800987e:	e0d6      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009880:	2302      	movs	r3, #2
 8009882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009886:	e0d2      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009888:	2304      	movs	r3, #4
 800988a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800988e:	e0ce      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009890:	2308      	movs	r3, #8
 8009892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009896:	e0ca      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009898:	2310      	movs	r3, #16
 800989a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800989e:	e0c6      	b.n	8009a2e <UART_SetConfig+0x27e>
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	4a7d      	ldr	r2, [pc, #500]	@ (8009a9c <UART_SetConfig+0x2ec>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d138      	bne.n	800991c <UART_SetConfig+0x16c>
 80098aa:	4b7b      	ldr	r3, [pc, #492]	@ (8009a98 <UART_SetConfig+0x2e8>)
 80098ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098b0:	f003 030c 	and.w	r3, r3, #12
 80098b4:	2b0c      	cmp	r3, #12
 80098b6:	d82d      	bhi.n	8009914 <UART_SetConfig+0x164>
 80098b8:	a201      	add	r2, pc, #4	@ (adr r2, 80098c0 <UART_SetConfig+0x110>)
 80098ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098be:	bf00      	nop
 80098c0:	080098f5 	.word	0x080098f5
 80098c4:	08009915 	.word	0x08009915
 80098c8:	08009915 	.word	0x08009915
 80098cc:	08009915 	.word	0x08009915
 80098d0:	08009905 	.word	0x08009905
 80098d4:	08009915 	.word	0x08009915
 80098d8:	08009915 	.word	0x08009915
 80098dc:	08009915 	.word	0x08009915
 80098e0:	080098fd 	.word	0x080098fd
 80098e4:	08009915 	.word	0x08009915
 80098e8:	08009915 	.word	0x08009915
 80098ec:	08009915 	.word	0x08009915
 80098f0:	0800990d 	.word	0x0800990d
 80098f4:	2300      	movs	r3, #0
 80098f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098fa:	e098      	b.n	8009a2e <UART_SetConfig+0x27e>
 80098fc:	2302      	movs	r3, #2
 80098fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009902:	e094      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009904:	2304      	movs	r3, #4
 8009906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800990a:	e090      	b.n	8009a2e <UART_SetConfig+0x27e>
 800990c:	2308      	movs	r3, #8
 800990e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009912:	e08c      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009914:	2310      	movs	r3, #16
 8009916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800991a:	e088      	b.n	8009a2e <UART_SetConfig+0x27e>
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4a5f      	ldr	r2, [pc, #380]	@ (8009aa0 <UART_SetConfig+0x2f0>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d125      	bne.n	8009972 <UART_SetConfig+0x1c2>
 8009926:	4b5c      	ldr	r3, [pc, #368]	@ (8009a98 <UART_SetConfig+0x2e8>)
 8009928:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800992c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009930:	2b30      	cmp	r3, #48	@ 0x30
 8009932:	d016      	beq.n	8009962 <UART_SetConfig+0x1b2>
 8009934:	2b30      	cmp	r3, #48	@ 0x30
 8009936:	d818      	bhi.n	800996a <UART_SetConfig+0x1ba>
 8009938:	2b20      	cmp	r3, #32
 800993a:	d00a      	beq.n	8009952 <UART_SetConfig+0x1a2>
 800993c:	2b20      	cmp	r3, #32
 800993e:	d814      	bhi.n	800996a <UART_SetConfig+0x1ba>
 8009940:	2b00      	cmp	r3, #0
 8009942:	d002      	beq.n	800994a <UART_SetConfig+0x19a>
 8009944:	2b10      	cmp	r3, #16
 8009946:	d008      	beq.n	800995a <UART_SetConfig+0x1aa>
 8009948:	e00f      	b.n	800996a <UART_SetConfig+0x1ba>
 800994a:	2300      	movs	r3, #0
 800994c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009950:	e06d      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009952:	2302      	movs	r3, #2
 8009954:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009958:	e069      	b.n	8009a2e <UART_SetConfig+0x27e>
 800995a:	2304      	movs	r3, #4
 800995c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009960:	e065      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009962:	2308      	movs	r3, #8
 8009964:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009968:	e061      	b.n	8009a2e <UART_SetConfig+0x27e>
 800996a:	2310      	movs	r3, #16
 800996c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009970:	e05d      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a4b      	ldr	r2, [pc, #300]	@ (8009aa4 <UART_SetConfig+0x2f4>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d125      	bne.n	80099c8 <UART_SetConfig+0x218>
 800997c:	4b46      	ldr	r3, [pc, #280]	@ (8009a98 <UART_SetConfig+0x2e8>)
 800997e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009982:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009986:	2bc0      	cmp	r3, #192	@ 0xc0
 8009988:	d016      	beq.n	80099b8 <UART_SetConfig+0x208>
 800998a:	2bc0      	cmp	r3, #192	@ 0xc0
 800998c:	d818      	bhi.n	80099c0 <UART_SetConfig+0x210>
 800998e:	2b80      	cmp	r3, #128	@ 0x80
 8009990:	d00a      	beq.n	80099a8 <UART_SetConfig+0x1f8>
 8009992:	2b80      	cmp	r3, #128	@ 0x80
 8009994:	d814      	bhi.n	80099c0 <UART_SetConfig+0x210>
 8009996:	2b00      	cmp	r3, #0
 8009998:	d002      	beq.n	80099a0 <UART_SetConfig+0x1f0>
 800999a:	2b40      	cmp	r3, #64	@ 0x40
 800999c:	d008      	beq.n	80099b0 <UART_SetConfig+0x200>
 800999e:	e00f      	b.n	80099c0 <UART_SetConfig+0x210>
 80099a0:	2300      	movs	r3, #0
 80099a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099a6:	e042      	b.n	8009a2e <UART_SetConfig+0x27e>
 80099a8:	2302      	movs	r3, #2
 80099aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099ae:	e03e      	b.n	8009a2e <UART_SetConfig+0x27e>
 80099b0:	2304      	movs	r3, #4
 80099b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099b6:	e03a      	b.n	8009a2e <UART_SetConfig+0x27e>
 80099b8:	2308      	movs	r3, #8
 80099ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099be:	e036      	b.n	8009a2e <UART_SetConfig+0x27e>
 80099c0:	2310      	movs	r3, #16
 80099c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099c6:	e032      	b.n	8009a2e <UART_SetConfig+0x27e>
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a30      	ldr	r2, [pc, #192]	@ (8009a90 <UART_SetConfig+0x2e0>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d12a      	bne.n	8009a28 <UART_SetConfig+0x278>
 80099d2:	4b31      	ldr	r3, [pc, #196]	@ (8009a98 <UART_SetConfig+0x2e8>)
 80099d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099d8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80099dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099e0:	d01a      	beq.n	8009a18 <UART_SetConfig+0x268>
 80099e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099e6:	d81b      	bhi.n	8009a20 <UART_SetConfig+0x270>
 80099e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099ec:	d00c      	beq.n	8009a08 <UART_SetConfig+0x258>
 80099ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099f2:	d815      	bhi.n	8009a20 <UART_SetConfig+0x270>
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d003      	beq.n	8009a00 <UART_SetConfig+0x250>
 80099f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099fc:	d008      	beq.n	8009a10 <UART_SetConfig+0x260>
 80099fe:	e00f      	b.n	8009a20 <UART_SetConfig+0x270>
 8009a00:	2300      	movs	r3, #0
 8009a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a06:	e012      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009a08:	2302      	movs	r3, #2
 8009a0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a0e:	e00e      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009a10:	2304      	movs	r3, #4
 8009a12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a16:	e00a      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009a18:	2308      	movs	r3, #8
 8009a1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a1e:	e006      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009a20:	2310      	movs	r3, #16
 8009a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a26:	e002      	b.n	8009a2e <UART_SetConfig+0x27e>
 8009a28:	2310      	movs	r3, #16
 8009a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4a17      	ldr	r2, [pc, #92]	@ (8009a90 <UART_SetConfig+0x2e0>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	f040 80a8 	bne.w	8009b8a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009a3a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009a3e:	2b08      	cmp	r3, #8
 8009a40:	d834      	bhi.n	8009aac <UART_SetConfig+0x2fc>
 8009a42:	a201      	add	r2, pc, #4	@ (adr r2, 8009a48 <UART_SetConfig+0x298>)
 8009a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a48:	08009a6d 	.word	0x08009a6d
 8009a4c:	08009aad 	.word	0x08009aad
 8009a50:	08009a75 	.word	0x08009a75
 8009a54:	08009aad 	.word	0x08009aad
 8009a58:	08009a7b 	.word	0x08009a7b
 8009a5c:	08009aad 	.word	0x08009aad
 8009a60:	08009aad 	.word	0x08009aad
 8009a64:	08009aad 	.word	0x08009aad
 8009a68:	08009a83 	.word	0x08009a83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a6c:	f7fc ffa6 	bl	80069bc <HAL_RCC_GetPCLK1Freq>
 8009a70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a72:	e021      	b.n	8009ab8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a74:	4b0c      	ldr	r3, [pc, #48]	@ (8009aa8 <UART_SetConfig+0x2f8>)
 8009a76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a78:	e01e      	b.n	8009ab8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a7a:	f7fc ff31 	bl	80068e0 <HAL_RCC_GetSysClockFreq>
 8009a7e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a80:	e01a      	b.n	8009ab8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a88:	e016      	b.n	8009ab8 <UART_SetConfig+0x308>
 8009a8a:	bf00      	nop
 8009a8c:	cfff69f3 	.word	0xcfff69f3
 8009a90:	40008000 	.word	0x40008000
 8009a94:	40013800 	.word	0x40013800
 8009a98:	40021000 	.word	0x40021000
 8009a9c:	40004400 	.word	0x40004400
 8009aa0:	40004800 	.word	0x40004800
 8009aa4:	40004c00 	.word	0x40004c00
 8009aa8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009aac:	2300      	movs	r3, #0
 8009aae:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009ab6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	f000 812a 	beq.w	8009d14 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ac4:	4a9e      	ldr	r2, [pc, #632]	@ (8009d40 <UART_SetConfig+0x590>)
 8009ac6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009aca:	461a      	mov	r2, r3
 8009acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ace:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ad2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	685a      	ldr	r2, [r3, #4]
 8009ad8:	4613      	mov	r3, r2
 8009ada:	005b      	lsls	r3, r3, #1
 8009adc:	4413      	add	r3, r2
 8009ade:	69ba      	ldr	r2, [r7, #24]
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d305      	bcc.n	8009af0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	685b      	ldr	r3, [r3, #4]
 8009ae8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009aea:	69ba      	ldr	r2, [r7, #24]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d903      	bls.n	8009af8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8009af0:	2301      	movs	r3, #1
 8009af2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009af6:	e10d      	b.n	8009d14 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009afa:	2200      	movs	r2, #0
 8009afc:	60bb      	str	r3, [r7, #8]
 8009afe:	60fa      	str	r2, [r7, #12]
 8009b00:	697b      	ldr	r3, [r7, #20]
 8009b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b04:	4a8e      	ldr	r2, [pc, #568]	@ (8009d40 <UART_SetConfig+0x590>)
 8009b06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b0a:	b29b      	uxth	r3, r3
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	603b      	str	r3, [r7, #0]
 8009b10:	607a      	str	r2, [r7, #4]
 8009b12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009b1a:	f7f7 f8dd 	bl	8000cd8 <__aeabi_uldivmod>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	460b      	mov	r3, r1
 8009b22:	4610      	mov	r0, r2
 8009b24:	4619      	mov	r1, r3
 8009b26:	f04f 0200 	mov.w	r2, #0
 8009b2a:	f04f 0300 	mov.w	r3, #0
 8009b2e:	020b      	lsls	r3, r1, #8
 8009b30:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009b34:	0202      	lsls	r2, r0, #8
 8009b36:	6979      	ldr	r1, [r7, #20]
 8009b38:	6849      	ldr	r1, [r1, #4]
 8009b3a:	0849      	lsrs	r1, r1, #1
 8009b3c:	2000      	movs	r0, #0
 8009b3e:	460c      	mov	r4, r1
 8009b40:	4605      	mov	r5, r0
 8009b42:	eb12 0804 	adds.w	r8, r2, r4
 8009b46:	eb43 0905 	adc.w	r9, r3, r5
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	685b      	ldr	r3, [r3, #4]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	469a      	mov	sl, r3
 8009b52:	4693      	mov	fp, r2
 8009b54:	4652      	mov	r2, sl
 8009b56:	465b      	mov	r3, fp
 8009b58:	4640      	mov	r0, r8
 8009b5a:	4649      	mov	r1, r9
 8009b5c:	f7f7 f8bc 	bl	8000cd8 <__aeabi_uldivmod>
 8009b60:	4602      	mov	r2, r0
 8009b62:	460b      	mov	r3, r1
 8009b64:	4613      	mov	r3, r2
 8009b66:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009b68:	6a3b      	ldr	r3, [r7, #32]
 8009b6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b6e:	d308      	bcc.n	8009b82 <UART_SetConfig+0x3d2>
 8009b70:	6a3b      	ldr	r3, [r7, #32]
 8009b72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b76:	d204      	bcs.n	8009b82 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	6a3a      	ldr	r2, [r7, #32]
 8009b7e:	60da      	str	r2, [r3, #12]
 8009b80:	e0c8      	b.n	8009d14 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8009b82:	2301      	movs	r3, #1
 8009b84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009b88:	e0c4      	b.n	8009d14 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b8a:	697b      	ldr	r3, [r7, #20]
 8009b8c:	69db      	ldr	r3, [r3, #28]
 8009b8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b92:	d167      	bne.n	8009c64 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009b94:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b98:	2b08      	cmp	r3, #8
 8009b9a:	d828      	bhi.n	8009bee <UART_SetConfig+0x43e>
 8009b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8009ba4 <UART_SetConfig+0x3f4>)
 8009b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ba2:	bf00      	nop
 8009ba4:	08009bc9 	.word	0x08009bc9
 8009ba8:	08009bd1 	.word	0x08009bd1
 8009bac:	08009bd9 	.word	0x08009bd9
 8009bb0:	08009bef 	.word	0x08009bef
 8009bb4:	08009bdf 	.word	0x08009bdf
 8009bb8:	08009bef 	.word	0x08009bef
 8009bbc:	08009bef 	.word	0x08009bef
 8009bc0:	08009bef 	.word	0x08009bef
 8009bc4:	08009be7 	.word	0x08009be7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bc8:	f7fc fef8 	bl	80069bc <HAL_RCC_GetPCLK1Freq>
 8009bcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bce:	e014      	b.n	8009bfa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009bd0:	f7fc ff0a 	bl	80069e8 <HAL_RCC_GetPCLK2Freq>
 8009bd4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bd6:	e010      	b.n	8009bfa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009bd8:	4b5a      	ldr	r3, [pc, #360]	@ (8009d44 <UART_SetConfig+0x594>)
 8009bda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009bdc:	e00d      	b.n	8009bfa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bde:	f7fc fe7f 	bl	80068e0 <HAL_RCC_GetSysClockFreq>
 8009be2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009be4:	e009      	b.n	8009bfa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009be6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009bec:	e005      	b.n	8009bfa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009bf8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	f000 8089 	beq.w	8009d14 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c06:	4a4e      	ldr	r2, [pc, #312]	@ (8009d40 <UART_SetConfig+0x590>)
 8009c08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c0c:	461a      	mov	r2, r3
 8009c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c10:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c14:	005a      	lsls	r2, r3, #1
 8009c16:	697b      	ldr	r3, [r7, #20]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	085b      	lsrs	r3, r3, #1
 8009c1c:	441a      	add	r2, r3
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c26:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c28:	6a3b      	ldr	r3, [r7, #32]
 8009c2a:	2b0f      	cmp	r3, #15
 8009c2c:	d916      	bls.n	8009c5c <UART_SetConfig+0x4ac>
 8009c2e:	6a3b      	ldr	r3, [r7, #32]
 8009c30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c34:	d212      	bcs.n	8009c5c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009c36:	6a3b      	ldr	r3, [r7, #32]
 8009c38:	b29b      	uxth	r3, r3
 8009c3a:	f023 030f 	bic.w	r3, r3, #15
 8009c3e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c40:	6a3b      	ldr	r3, [r7, #32]
 8009c42:	085b      	lsrs	r3, r3, #1
 8009c44:	b29b      	uxth	r3, r3
 8009c46:	f003 0307 	and.w	r3, r3, #7
 8009c4a:	b29a      	uxth	r2, r3
 8009c4c:	8bfb      	ldrh	r3, [r7, #30]
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	8bfa      	ldrh	r2, [r7, #30]
 8009c58:	60da      	str	r2, [r3, #12]
 8009c5a:	e05b      	b.n	8009d14 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009c62:	e057      	b.n	8009d14 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009c64:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009c68:	2b08      	cmp	r3, #8
 8009c6a:	d828      	bhi.n	8009cbe <UART_SetConfig+0x50e>
 8009c6c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c74 <UART_SetConfig+0x4c4>)
 8009c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c72:	bf00      	nop
 8009c74:	08009c99 	.word	0x08009c99
 8009c78:	08009ca1 	.word	0x08009ca1
 8009c7c:	08009ca9 	.word	0x08009ca9
 8009c80:	08009cbf 	.word	0x08009cbf
 8009c84:	08009caf 	.word	0x08009caf
 8009c88:	08009cbf 	.word	0x08009cbf
 8009c8c:	08009cbf 	.word	0x08009cbf
 8009c90:	08009cbf 	.word	0x08009cbf
 8009c94:	08009cb7 	.word	0x08009cb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c98:	f7fc fe90 	bl	80069bc <HAL_RCC_GetPCLK1Freq>
 8009c9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009c9e:	e014      	b.n	8009cca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ca0:	f7fc fea2 	bl	80069e8 <HAL_RCC_GetPCLK2Freq>
 8009ca4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ca6:	e010      	b.n	8009cca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ca8:	4b26      	ldr	r3, [pc, #152]	@ (8009d44 <UART_SetConfig+0x594>)
 8009caa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009cac:	e00d      	b.n	8009cca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009cae:	f7fc fe17 	bl	80068e0 <HAL_RCC_GetSysClockFreq>
 8009cb2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009cb4:	e009      	b.n	8009cca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009cb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009cba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009cbc:	e005      	b.n	8009cca <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009cc8:	bf00      	nop
    }

    if (pclk != 0U)
 8009cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d021      	beq.n	8009d14 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cd4:	4a1a      	ldr	r2, [pc, #104]	@ (8009d40 <UART_SetConfig+0x590>)
 8009cd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009cda:	461a      	mov	r2, r3
 8009cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cde:	fbb3 f2f2 	udiv	r2, r3, r2
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	685b      	ldr	r3, [r3, #4]
 8009ce6:	085b      	lsrs	r3, r3, #1
 8009ce8:	441a      	add	r2, r3
 8009cea:	697b      	ldr	r3, [r7, #20]
 8009cec:	685b      	ldr	r3, [r3, #4]
 8009cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cf2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009cf4:	6a3b      	ldr	r3, [r7, #32]
 8009cf6:	2b0f      	cmp	r3, #15
 8009cf8:	d909      	bls.n	8009d0e <UART_SetConfig+0x55e>
 8009cfa:	6a3b      	ldr	r3, [r7, #32]
 8009cfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d00:	d205      	bcs.n	8009d0e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009d02:	6a3b      	ldr	r3, [r7, #32]
 8009d04:	b29a      	uxth	r2, r3
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	60da      	str	r2, [r3, #12]
 8009d0c:	e002      	b.n	8009d14 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009d0e:	2301      	movs	r3, #1
 8009d10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	2201      	movs	r2, #1
 8009d18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	2201      	movs	r2, #1
 8009d20:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	2200      	movs	r2, #0
 8009d28:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009d30:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3730      	adds	r7, #48	@ 0x30
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009d3e:	bf00      	nop
 8009d40:	0801077c 	.word	0x0801077c
 8009d44:	00f42400 	.word	0x00f42400

08009d48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b083      	sub	sp, #12
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d54:	f003 0308 	and.w	r3, r3, #8
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d00a      	beq.n	8009d72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	430a      	orrs	r2, r1
 8009d70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d76:	f003 0301 	and.w	r3, r3, #1
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d00a      	beq.n	8009d94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	685b      	ldr	r3, [r3, #4]
 8009d84:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	430a      	orrs	r2, r1
 8009d92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d98:	f003 0302 	and.w	r3, r3, #2
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d00a      	beq.n	8009db6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	685b      	ldr	r3, [r3, #4]
 8009da6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	430a      	orrs	r2, r1
 8009db4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dba:	f003 0304 	and.w	r3, r3, #4
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d00a      	beq.n	8009dd8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	685b      	ldr	r3, [r3, #4]
 8009dc8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	430a      	orrs	r2, r1
 8009dd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ddc:	f003 0310 	and.w	r3, r3, #16
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d00a      	beq.n	8009dfa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	689b      	ldr	r3, [r3, #8]
 8009dea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	430a      	orrs	r2, r1
 8009df8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dfe:	f003 0320 	and.w	r3, r3, #32
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d00a      	beq.n	8009e1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	689b      	ldr	r3, [r3, #8]
 8009e0c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	430a      	orrs	r2, r1
 8009e1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d01a      	beq.n	8009e5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	685b      	ldr	r3, [r3, #4]
 8009e2e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	430a      	orrs	r2, r1
 8009e3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e46:	d10a      	bne.n	8009e5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	430a      	orrs	r2, r1
 8009e5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d00a      	beq.n	8009e80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	430a      	orrs	r2, r1
 8009e7e:	605a      	str	r2, [r3, #4]
  }
}
 8009e80:	bf00      	nop
 8009e82:	370c      	adds	r7, #12
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr

08009e8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b098      	sub	sp, #96	@ 0x60
 8009e90:	af02      	add	r7, sp, #8
 8009e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e9c:	f7f8 fa08 	bl	80022b0 <HAL_GetTick>
 8009ea0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	f003 0308 	and.w	r3, r3, #8
 8009eac:	2b08      	cmp	r3, #8
 8009eae:	d12f      	bne.n	8009f10 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009eb0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009eb4:	9300      	str	r3, [sp, #0]
 8009eb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f000 f88e 	bl	8009fe0 <UART_WaitOnFlagUntilTimeout>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d022      	beq.n	8009f10 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ed2:	e853 3f00 	ldrex	r3, [r3]
 8009ed6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ede:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	461a      	mov	r2, r3
 8009ee6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ee8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009eea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009eee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ef0:	e841 2300 	strex	r3, r2, [r1]
 8009ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009ef6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d1e6      	bne.n	8009eca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2220      	movs	r2, #32
 8009f00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f0c:	2303      	movs	r3, #3
 8009f0e:	e063      	b.n	8009fd8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f003 0304 	and.w	r3, r3, #4
 8009f1a:	2b04      	cmp	r3, #4
 8009f1c:	d149      	bne.n	8009fb2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f1e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f22:	9300      	str	r3, [sp, #0]
 8009f24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f26:	2200      	movs	r2, #0
 8009f28:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	f000 f857 	bl	8009fe0 <UART_WaitOnFlagUntilTimeout>
 8009f32:	4603      	mov	r3, r0
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d03c      	beq.n	8009fb2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f40:	e853 3f00 	ldrex	r3, [r3]
 8009f44:	623b      	str	r3, [r7, #32]
   return(result);
 8009f46:	6a3b      	ldr	r3, [r7, #32]
 8009f48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	461a      	mov	r2, r3
 8009f54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f56:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f58:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f5e:	e841 2300 	strex	r3, r2, [r1]
 8009f62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d1e6      	bne.n	8009f38 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	3308      	adds	r3, #8
 8009f70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f72:	693b      	ldr	r3, [r7, #16]
 8009f74:	e853 3f00 	ldrex	r3, [r3]
 8009f78:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	f023 0301 	bic.w	r3, r3, #1
 8009f80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	3308      	adds	r3, #8
 8009f88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f8a:	61fa      	str	r2, [r7, #28]
 8009f8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f8e:	69b9      	ldr	r1, [r7, #24]
 8009f90:	69fa      	ldr	r2, [r7, #28]
 8009f92:	e841 2300 	strex	r3, r2, [r1]
 8009f96:	617b      	str	r3, [r7, #20]
   return(result);
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d1e5      	bne.n	8009f6a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2220      	movs	r2, #32
 8009fa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009fae:	2303      	movs	r3, #3
 8009fb0:	e012      	b.n	8009fd8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2220      	movs	r2, #32
 8009fb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2220      	movs	r2, #32
 8009fbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009fd6:	2300      	movs	r3, #0
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	3758      	adds	r7, #88	@ 0x58
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}

08009fe0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b084      	sub	sp, #16
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	60f8      	str	r0, [r7, #12]
 8009fe8:	60b9      	str	r1, [r7, #8]
 8009fea:	603b      	str	r3, [r7, #0]
 8009fec:	4613      	mov	r3, r2
 8009fee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ff0:	e04f      	b.n	800a092 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ff2:	69bb      	ldr	r3, [r7, #24]
 8009ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ff8:	d04b      	beq.n	800a092 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ffa:	f7f8 f959 	bl	80022b0 <HAL_GetTick>
 8009ffe:	4602      	mov	r2, r0
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	1ad3      	subs	r3, r2, r3
 800a004:	69ba      	ldr	r2, [r7, #24]
 800a006:	429a      	cmp	r2, r3
 800a008:	d302      	bcc.n	800a010 <UART_WaitOnFlagUntilTimeout+0x30>
 800a00a:	69bb      	ldr	r3, [r7, #24]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d101      	bne.n	800a014 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a010:	2303      	movs	r3, #3
 800a012:	e04e      	b.n	800a0b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f003 0304 	and.w	r3, r3, #4
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d037      	beq.n	800a092 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	2b80      	cmp	r3, #128	@ 0x80
 800a026:	d034      	beq.n	800a092 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	2b40      	cmp	r3, #64	@ 0x40
 800a02c:	d031      	beq.n	800a092 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	69db      	ldr	r3, [r3, #28]
 800a034:	f003 0308 	and.w	r3, r3, #8
 800a038:	2b08      	cmp	r3, #8
 800a03a:	d110      	bne.n	800a05e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	2208      	movs	r2, #8
 800a042:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a044:	68f8      	ldr	r0, [r7, #12]
 800a046:	f000 f920 	bl	800a28a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2208      	movs	r2, #8
 800a04e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2200      	movs	r2, #0
 800a056:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a05a:	2301      	movs	r3, #1
 800a05c:	e029      	b.n	800a0b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	69db      	ldr	r3, [r3, #28]
 800a064:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a068:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a06c:	d111      	bne.n	800a092 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a076:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a078:	68f8      	ldr	r0, [r7, #12]
 800a07a:	f000 f906 	bl	800a28a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2220      	movs	r2, #32
 800a082:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2200      	movs	r2, #0
 800a08a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a08e:	2303      	movs	r3, #3
 800a090:	e00f      	b.n	800a0b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	69da      	ldr	r2, [r3, #28]
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	4013      	ands	r3, r2
 800a09c:	68ba      	ldr	r2, [r7, #8]
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	bf0c      	ite	eq
 800a0a2:	2301      	moveq	r3, #1
 800a0a4:	2300      	movne	r3, #0
 800a0a6:	b2db      	uxtb	r3, r3
 800a0a8:	461a      	mov	r2, r3
 800a0aa:	79fb      	ldrb	r3, [r7, #7]
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d0a0      	beq.n	8009ff2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a0b0:	2300      	movs	r3, #0
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
	...

0800a0bc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b096      	sub	sp, #88	@ 0x58
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	60f8      	str	r0, [r7, #12]
 800a0c4:	60b9      	str	r1, [r7, #8]
 800a0c6:	4613      	mov	r3, r2
 800a0c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	68ba      	ldr	r2, [r7, #8]
 800a0ce:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	88fa      	ldrh	r2, [r7, #6]
 800a0d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	2222      	movs	r2, #34	@ 0x22
 800a0e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d02d      	beq.n	800a14e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0f8:	4a40      	ldr	r2, [pc, #256]	@ (800a1fc <UART_Start_Receive_DMA+0x140>)
 800a0fa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a102:	4a3f      	ldr	r2, [pc, #252]	@ (800a200 <UART_Start_Receive_DMA+0x144>)
 800a104:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a10c:	4a3d      	ldr	r2, [pc, #244]	@ (800a204 <UART_Start_Receive_DMA+0x148>)
 800a10e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a116:	2200      	movs	r2, #0
 800a118:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	3324      	adds	r3, #36	@ 0x24
 800a126:	4619      	mov	r1, r3
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a12c:	461a      	mov	r2, r3
 800a12e:	88fb      	ldrh	r3, [r7, #6]
 800a130:	f7fb f966 	bl	8005400 <HAL_DMA_Start_IT>
 800a134:	4603      	mov	r3, r0
 800a136:	2b00      	cmp	r3, #0
 800a138:	d009      	beq.n	800a14e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2210      	movs	r2, #16
 800a13e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	2220      	movs	r2, #32
 800a146:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	e051      	b.n	800a1f2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	691b      	ldr	r3, [r3, #16]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d018      	beq.n	800a188 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a15c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a15e:	e853 3f00 	ldrex	r3, [r3]
 800a162:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a166:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a16a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	461a      	mov	r2, r3
 800a172:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a174:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a176:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a178:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a17a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a17c:	e841 2300 	strex	r3, r2, [r1]
 800a180:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a182:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a184:	2b00      	cmp	r3, #0
 800a186:	d1e6      	bne.n	800a156 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	3308      	adds	r3, #8
 800a18e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a192:	e853 3f00 	ldrex	r3, [r3]
 800a196:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19a:	f043 0301 	orr.w	r3, r3, #1
 800a19e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	3308      	adds	r3, #8
 800a1a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a1a8:	637a      	str	r2, [r7, #52]	@ 0x34
 800a1aa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a1ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a1b0:	e841 2300 	strex	r3, r2, [r1]
 800a1b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a1b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d1e5      	bne.n	800a188 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	3308      	adds	r3, #8
 800a1c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1c4:	697b      	ldr	r3, [r7, #20]
 800a1c6:	e853 3f00 	ldrex	r3, [r3]
 800a1ca:	613b      	str	r3, [r7, #16]
   return(result);
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	3308      	adds	r3, #8
 800a1da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a1dc:	623a      	str	r2, [r7, #32]
 800a1de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1e0:	69f9      	ldr	r1, [r7, #28]
 800a1e2:	6a3a      	ldr	r2, [r7, #32]
 800a1e4:	e841 2300 	strex	r3, r2, [r1]
 800a1e8:	61bb      	str	r3, [r7, #24]
   return(result);
 800a1ea:	69bb      	ldr	r3, [r7, #24]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d1e5      	bne.n	800a1bc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800a1f0:	2300      	movs	r3, #0
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3758      	adds	r7, #88	@ 0x58
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}
 800a1fa:	bf00      	nop
 800a1fc:	0800a40d 	.word	0x0800a40d
 800a200:	0800a539 	.word	0x0800a539
 800a204:	0800a577 	.word	0x0800a577

0800a208 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a208:	b480      	push	{r7}
 800a20a:	b08f      	sub	sp, #60	@ 0x3c
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a216:	6a3b      	ldr	r3, [r7, #32]
 800a218:	e853 3f00 	ldrex	r3, [r3]
 800a21c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a21e:	69fb      	ldr	r3, [r7, #28]
 800a220:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a224:	637b      	str	r3, [r7, #52]	@ 0x34
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	461a      	mov	r2, r3
 800a22c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a22e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a230:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a232:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a234:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a236:	e841 2300 	strex	r3, r2, [r1]
 800a23a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a23c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d1e6      	bne.n	800a210 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	3308      	adds	r3, #8
 800a248:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	e853 3f00 	ldrex	r3, [r3]
 800a250:	60bb      	str	r3, [r7, #8]
   return(result);
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a258:	633b      	str	r3, [r7, #48]	@ 0x30
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	3308      	adds	r3, #8
 800a260:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a262:	61ba      	str	r2, [r7, #24]
 800a264:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a266:	6979      	ldr	r1, [r7, #20]
 800a268:	69ba      	ldr	r2, [r7, #24]
 800a26a:	e841 2300 	strex	r3, r2, [r1]
 800a26e:	613b      	str	r3, [r7, #16]
   return(result);
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d1e5      	bne.n	800a242 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2220      	movs	r2, #32
 800a27a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800a27e:	bf00      	nop
 800a280:	373c      	adds	r7, #60	@ 0x3c
 800a282:	46bd      	mov	sp, r7
 800a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a288:	4770      	bx	lr

0800a28a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a28a:	b480      	push	{r7}
 800a28c:	b095      	sub	sp, #84	@ 0x54
 800a28e:	af00      	add	r7, sp, #0
 800a290:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a29a:	e853 3f00 	ldrex	r3, [r3]
 800a29e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a2a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a2a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	461a      	mov	r2, r3
 800a2ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2b0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a2b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a2b8:	e841 2300 	strex	r3, r2, [r1]
 800a2bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a2be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d1e6      	bne.n	800a292 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	3308      	adds	r3, #8
 800a2ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2cc:	6a3b      	ldr	r3, [r7, #32]
 800a2ce:	e853 3f00 	ldrex	r3, [r3]
 800a2d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a2d4:	69fb      	ldr	r3, [r7, #28]
 800a2d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a2da:	f023 0301 	bic.w	r3, r3, #1
 800a2de:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	3308      	adds	r3, #8
 800a2e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a2e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a2ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a2f0:	e841 2300 	strex	r3, r2, [r1]
 800a2f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a2f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d1e3      	bne.n	800a2c4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a300:	2b01      	cmp	r3, #1
 800a302:	d118      	bne.n	800a336 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	e853 3f00 	ldrex	r3, [r3]
 800a310:	60bb      	str	r3, [r7, #8]
   return(result);
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	f023 0310 	bic.w	r3, r3, #16
 800a318:	647b      	str	r3, [r7, #68]	@ 0x44
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	461a      	mov	r2, r3
 800a320:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a322:	61bb      	str	r3, [r7, #24]
 800a324:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a326:	6979      	ldr	r1, [r7, #20]
 800a328:	69ba      	ldr	r2, [r7, #24]
 800a32a:	e841 2300 	strex	r3, r2, [r1]
 800a32e:	613b      	str	r3, [r7, #16]
   return(result);
 800a330:	693b      	ldr	r3, [r7, #16]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d1e6      	bne.n	800a304 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2220      	movs	r2, #32
 800a33a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2200      	movs	r2, #0
 800a342:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2200      	movs	r2, #0
 800a348:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a34a:	bf00      	nop
 800a34c:	3754      	adds	r7, #84	@ 0x54
 800a34e:	46bd      	mov	sp, r7
 800a350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a354:	4770      	bx	lr

0800a356 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a356:	b580      	push	{r7, lr}
 800a358:	b090      	sub	sp, #64	@ 0x40
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a362:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f003 0320 	and.w	r3, r3, #32
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d137      	bne.n	800a3e2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800a372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a374:	2200      	movs	r2, #0
 800a376:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a37a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	3308      	adds	r3, #8
 800a380:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a384:	e853 3f00 	ldrex	r3, [r3]
 800a388:	623b      	str	r3, [r7, #32]
   return(result);
 800a38a:	6a3b      	ldr	r3, [r7, #32]
 800a38c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a390:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a392:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	3308      	adds	r3, #8
 800a398:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a39a:	633a      	str	r2, [r7, #48]	@ 0x30
 800a39c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a39e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a3a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3a2:	e841 2300 	strex	r3, r2, [r1]
 800a3a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a3a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d1e5      	bne.n	800a37a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a3ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	e853 3f00 	ldrex	r3, [r3]
 800a3ba:	60fb      	str	r3, [r7, #12]
   return(result);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3c2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3cc:	61fb      	str	r3, [r7, #28]
 800a3ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d0:	69b9      	ldr	r1, [r7, #24]
 800a3d2:	69fa      	ldr	r2, [r7, #28]
 800a3d4:	e841 2300 	strex	r3, r2, [r1]
 800a3d8:	617b      	str	r3, [r7, #20]
   return(result);
 800a3da:	697b      	ldr	r3, [r7, #20]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d1e6      	bne.n	800a3ae <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a3e0:	e002      	b.n	800a3e8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a3e2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a3e4:	f7ff f9b2 	bl	800974c <HAL_UART_TxCpltCallback>
}
 800a3e8:	bf00      	nop
 800a3ea:	3740      	adds	r7, #64	@ 0x40
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b084      	sub	sp, #16
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3fc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a3fe:	68f8      	ldr	r0, [r7, #12]
 800a400:	f7ff f9ae 	bl	8009760 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a404:	bf00      	nop
 800a406:	3710      	adds	r7, #16
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b09c      	sub	sp, #112	@ 0x70
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a418:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f003 0320 	and.w	r3, r3, #32
 800a424:	2b00      	cmp	r3, #0
 800a426:	d171      	bne.n	800a50c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800a428:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a42a:	2200      	movs	r2, #0
 800a42c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a430:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a436:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a438:	e853 3f00 	ldrex	r3, [r3]
 800a43c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a43e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a440:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a444:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a446:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	461a      	mov	r2, r3
 800a44c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a44e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a450:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a452:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a454:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a456:	e841 2300 	strex	r3, r2, [r1]
 800a45a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a45c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d1e6      	bne.n	800a430 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a462:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	3308      	adds	r3, #8
 800a468:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a46a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a46c:	e853 3f00 	ldrex	r3, [r3]
 800a470:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a472:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a474:	f023 0301 	bic.w	r3, r3, #1
 800a478:	667b      	str	r3, [r7, #100]	@ 0x64
 800a47a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	3308      	adds	r3, #8
 800a480:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a482:	647a      	str	r2, [r7, #68]	@ 0x44
 800a484:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a486:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a488:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a48a:	e841 2300 	strex	r3, r2, [r1]
 800a48e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a490:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a492:	2b00      	cmp	r3, #0
 800a494:	d1e5      	bne.n	800a462 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a496:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	3308      	adds	r3, #8
 800a49c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a0:	e853 3f00 	ldrex	r3, [r3]
 800a4a4:	623b      	str	r3, [r7, #32]
   return(result);
 800a4a6:	6a3b      	ldr	r3, [r7, #32]
 800a4a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a4ac:	663b      	str	r3, [r7, #96]	@ 0x60
 800a4ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	3308      	adds	r3, #8
 800a4b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a4b6:	633a      	str	r2, [r7, #48]	@ 0x30
 800a4b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4be:	e841 2300 	strex	r3, r2, [r1]
 800a4c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a4c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d1e5      	bne.n	800a496 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a4ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4cc:	2220      	movs	r2, #32
 800a4ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4d6:	2b01      	cmp	r3, #1
 800a4d8:	d118      	bne.n	800a50c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	e853 3f00 	ldrex	r3, [r3]
 800a4e6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	f023 0310 	bic.w	r3, r3, #16
 800a4ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a4f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	461a      	mov	r2, r3
 800a4f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a4f8:	61fb      	str	r3, [r7, #28]
 800a4fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4fc:	69b9      	ldr	r1, [r7, #24]
 800a4fe:	69fa      	ldr	r2, [r7, #28]
 800a500:	e841 2300 	strex	r3, r2, [r1]
 800a504:	617b      	str	r3, [r7, #20]
   return(result);
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d1e6      	bne.n	800a4da <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a50c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a50e:	2200      	movs	r2, #0
 800a510:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a512:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a514:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a516:	2b01      	cmp	r3, #1
 800a518:	d107      	bne.n	800a52a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a51a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a51c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a520:	4619      	mov	r1, r3
 800a522:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a524:	f000 fd8c 	bl	800b040 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a528:	e002      	b.n	800a530 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a52a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a52c:	f7ff f922 	bl	8009774 <HAL_UART_RxCpltCallback>
}
 800a530:	bf00      	nop
 800a532:	3770      	adds	r7, #112	@ 0x70
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}

0800a538 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b084      	sub	sp, #16
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a544:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	2201      	movs	r2, #1
 800a54a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a550:	2b01      	cmp	r3, #1
 800a552:	d109      	bne.n	800a568 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a55a:	085b      	lsrs	r3, r3, #1
 800a55c:	b29b      	uxth	r3, r3
 800a55e:	4619      	mov	r1, r3
 800a560:	68f8      	ldr	r0, [r7, #12]
 800a562:	f000 fd6d 	bl	800b040 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a566:	e002      	b.n	800a56e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800a568:	68f8      	ldr	r0, [r7, #12]
 800a56a:	f7ff f90d 	bl	8009788 <HAL_UART_RxHalfCpltCallback>
}
 800a56e:	bf00      	nop
 800a570:	3710      	adds	r7, #16
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}

0800a576 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a576:	b580      	push	{r7, lr}
 800a578:	b086      	sub	sp, #24
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a582:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a58a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a58c:	697b      	ldr	r3, [r7, #20]
 800a58e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a592:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a59e:	2b80      	cmp	r3, #128	@ 0x80
 800a5a0:	d109      	bne.n	800a5b6 <UART_DMAError+0x40>
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	2b21      	cmp	r3, #33	@ 0x21
 800a5a6:	d106      	bne.n	800a5b6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800a5b0:	6978      	ldr	r0, [r7, #20]
 800a5b2:	f7ff fe29 	bl	800a208 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	689b      	ldr	r3, [r3, #8]
 800a5bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5c0:	2b40      	cmp	r3, #64	@ 0x40
 800a5c2:	d109      	bne.n	800a5d8 <UART_DMAError+0x62>
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	2b22      	cmp	r3, #34	@ 0x22
 800a5c8:	d106      	bne.n	800a5d8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800a5d2:	6978      	ldr	r0, [r7, #20]
 800a5d4:	f7ff fe59 	bl	800a28a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a5d8:	697b      	ldr	r3, [r7, #20]
 800a5da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5de:	f043 0210 	orr.w	r2, r3, #16
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a5e8:	6978      	ldr	r0, [r7, #20]
 800a5ea:	f7ff f8d7 	bl	800979c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a5ee:	bf00      	nop
 800a5f0:	3718      	adds	r7, #24
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}

0800a5f6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a5f6:	b580      	push	{r7, lr}
 800a5f8:	b084      	sub	sp, #16
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a602:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	2200      	movs	r2, #0
 800a608:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	2200      	movs	r2, #0
 800a610:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a614:	68f8      	ldr	r0, [r7, #12]
 800a616:	f7ff f8c1 	bl	800979c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a61a:	bf00      	nop
 800a61c:	3710      	adds	r7, #16
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}

0800a622 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a622:	b580      	push	{r7, lr}
 800a624:	b088      	sub	sp, #32
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	e853 3f00 	ldrex	r3, [r3]
 800a636:	60bb      	str	r3, [r7, #8]
   return(result);
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a63e:	61fb      	str	r3, [r7, #28]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	461a      	mov	r2, r3
 800a646:	69fb      	ldr	r3, [r7, #28]
 800a648:	61bb      	str	r3, [r7, #24]
 800a64a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a64c:	6979      	ldr	r1, [r7, #20]
 800a64e:	69ba      	ldr	r2, [r7, #24]
 800a650:	e841 2300 	strex	r3, r2, [r1]
 800a654:	613b      	str	r3, [r7, #16]
   return(result);
 800a656:	693b      	ldr	r3, [r7, #16]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d1e6      	bne.n	800a62a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2220      	movs	r2, #32
 800a660:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2200      	movs	r2, #0
 800a668:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f7ff f86e 	bl	800974c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a670:	bf00      	nop
 800a672:	3720      	adds	r7, #32
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a678:	b480      	push	{r7}
 800a67a:	b083      	sub	sp, #12
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a680:	bf00      	nop
 800a682:	370c      	adds	r7, #12
 800a684:	46bd      	mov	sp, r7
 800a686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68a:	4770      	bx	lr

0800a68c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a68c:	b480      	push	{r7}
 800a68e:	b083      	sub	sp, #12
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a694:	bf00      	nop
 800a696:	370c      	adds	r7, #12
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr

0800a6a0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b083      	sub	sp, #12
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a6a8:	bf00      	nop
 800a6aa:	370c      	adds	r7, #12
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b2:	4770      	bx	lr

0800a6b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b085      	sub	sp, #20
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a6c2:	2b01      	cmp	r3, #1
 800a6c4:	d101      	bne.n	800a6ca <HAL_UARTEx_DisableFifoMode+0x16>
 800a6c6:	2302      	movs	r3, #2
 800a6c8:	e027      	b.n	800a71a <HAL_UARTEx_DisableFifoMode+0x66>
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2201      	movs	r2, #1
 800a6ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2224      	movs	r2, #36	@ 0x24
 800a6d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	681a      	ldr	r2, [r3, #0]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f022 0201 	bic.w	r2, r2, #1
 800a6f0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a6f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	68fa      	ldr	r2, [r7, #12]
 800a706:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2220      	movs	r2, #32
 800a70c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2200      	movs	r2, #0
 800a714:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a718:	2300      	movs	r3, #0
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3714      	adds	r7, #20
 800a71e:	46bd      	mov	sp, r7
 800a720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a724:	4770      	bx	lr

0800a726 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a726:	b580      	push	{r7, lr}
 800a728:	b084      	sub	sp, #16
 800a72a:	af00      	add	r7, sp, #0
 800a72c:	6078      	str	r0, [r7, #4]
 800a72e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a736:	2b01      	cmp	r3, #1
 800a738:	d101      	bne.n	800a73e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a73a:	2302      	movs	r3, #2
 800a73c:	e02d      	b.n	800a79a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2201      	movs	r2, #1
 800a742:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2224      	movs	r2, #36	@ 0x24
 800a74a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	681a      	ldr	r2, [r3, #0]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f022 0201 	bic.w	r2, r2, #1
 800a764:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	689b      	ldr	r3, [r3, #8]
 800a76c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	683a      	ldr	r2, [r7, #0]
 800a776:	430a      	orrs	r2, r1
 800a778:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	f000 f8a4 	bl	800a8c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	68fa      	ldr	r2, [r7, #12]
 800a786:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2220      	movs	r2, #32
 800a78c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2200      	movs	r2, #0
 800a794:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a798:	2300      	movs	r3, #0
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	3710      	adds	r7, #16
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}

0800a7a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a7a2:	b580      	push	{r7, lr}
 800a7a4:	b084      	sub	sp, #16
 800a7a6:	af00      	add	r7, sp, #0
 800a7a8:	6078      	str	r0, [r7, #4]
 800a7aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a7b2:	2b01      	cmp	r3, #1
 800a7b4:	d101      	bne.n	800a7ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a7b6:	2302      	movs	r3, #2
 800a7b8:	e02d      	b.n	800a816 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2201      	movs	r2, #1
 800a7be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2224      	movs	r2, #36	@ 0x24
 800a7c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	681a      	ldr	r2, [r3, #0]
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f022 0201 	bic.w	r2, r2, #1
 800a7e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	689b      	ldr	r3, [r3, #8]
 800a7e8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	683a      	ldr	r2, [r7, #0]
 800a7f2:	430a      	orrs	r2, r1
 800a7f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f000 f866 	bl	800a8c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	68fa      	ldr	r2, [r7, #12]
 800a802:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2220      	movs	r2, #32
 800a808:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2200      	movs	r2, #0
 800a810:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a814:	2300      	movs	r3, #0
}
 800a816:	4618      	mov	r0, r3
 800a818:	3710      	adds	r7, #16
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}

0800a81e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a81e:	b580      	push	{r7, lr}
 800a820:	b08c      	sub	sp, #48	@ 0x30
 800a822:	af00      	add	r7, sp, #0
 800a824:	60f8      	str	r0, [r7, #12]
 800a826:	60b9      	str	r1, [r7, #8]
 800a828:	4613      	mov	r3, r2
 800a82a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a832:	2b20      	cmp	r3, #32
 800a834:	d142      	bne.n	800a8bc <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d002      	beq.n	800a842 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800a83c:	88fb      	ldrh	r3, [r7, #6]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d101      	bne.n	800a846 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800a842:	2301      	movs	r3, #1
 800a844:	e03b      	b.n	800a8be <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2201      	movs	r2, #1
 800a84a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	2200      	movs	r2, #0
 800a850:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800a852:	88fb      	ldrh	r3, [r7, #6]
 800a854:	461a      	mov	r2, r3
 800a856:	68b9      	ldr	r1, [r7, #8]
 800a858:	68f8      	ldr	r0, [r7, #12]
 800a85a:	f7ff fc2f 	bl	800a0bc <UART_Start_Receive_DMA>
 800a85e:	4603      	mov	r3, r0
 800a860:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a864:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d124      	bne.n	800a8b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a870:	2b01      	cmp	r3, #1
 800a872:	d11d      	bne.n	800a8b0 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	2210      	movs	r2, #16
 800a87a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a882:	69bb      	ldr	r3, [r7, #24]
 800a884:	e853 3f00 	ldrex	r3, [r3]
 800a888:	617b      	str	r3, [r7, #20]
   return(result);
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	f043 0310 	orr.w	r3, r3, #16
 800a890:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	461a      	mov	r2, r3
 800a898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a89a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a89c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a89e:	6a39      	ldr	r1, [r7, #32]
 800a8a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8a2:	e841 2300 	strex	r3, r2, [r1]
 800a8a6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a8a8:	69fb      	ldr	r3, [r7, #28]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d1e6      	bne.n	800a87c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800a8ae:	e002      	b.n	800a8b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800a8b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a8ba:	e000      	b.n	800a8be <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a8bc:	2302      	movs	r3, #2
  }
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3730      	adds	r7, #48	@ 0x30
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
	...

0800a8c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b085      	sub	sp, #20
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d108      	bne.n	800a8ea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	2201      	movs	r2, #1
 800a8dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a8e8:	e031      	b.n	800a94e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a8ea:	2308      	movs	r3, #8
 800a8ec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a8ee:	2308      	movs	r3, #8
 800a8f0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	689b      	ldr	r3, [r3, #8]
 800a8f8:	0e5b      	lsrs	r3, r3, #25
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	f003 0307 	and.w	r3, r3, #7
 800a900:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	0f5b      	lsrs	r3, r3, #29
 800a90a:	b2db      	uxtb	r3, r3
 800a90c:	f003 0307 	and.w	r3, r3, #7
 800a910:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a912:	7bbb      	ldrb	r3, [r7, #14]
 800a914:	7b3a      	ldrb	r2, [r7, #12]
 800a916:	4911      	ldr	r1, [pc, #68]	@ (800a95c <UARTEx_SetNbDataToProcess+0x94>)
 800a918:	5c8a      	ldrb	r2, [r1, r2]
 800a91a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a91e:	7b3a      	ldrb	r2, [r7, #12]
 800a920:	490f      	ldr	r1, [pc, #60]	@ (800a960 <UARTEx_SetNbDataToProcess+0x98>)
 800a922:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a924:	fb93 f3f2 	sdiv	r3, r3, r2
 800a928:	b29a      	uxth	r2, r3
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a930:	7bfb      	ldrb	r3, [r7, #15]
 800a932:	7b7a      	ldrb	r2, [r7, #13]
 800a934:	4909      	ldr	r1, [pc, #36]	@ (800a95c <UARTEx_SetNbDataToProcess+0x94>)
 800a936:	5c8a      	ldrb	r2, [r1, r2]
 800a938:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a93c:	7b7a      	ldrb	r2, [r7, #13]
 800a93e:	4908      	ldr	r1, [pc, #32]	@ (800a960 <UARTEx_SetNbDataToProcess+0x98>)
 800a940:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a942:	fb93 f3f2 	sdiv	r3, r3, r2
 800a946:	b29a      	uxth	r2, r3
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a94e:	bf00      	nop
 800a950:	3714      	adds	r7, #20
 800a952:	46bd      	mov	sp, r7
 800a954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a958:	4770      	bx	lr
 800a95a:	bf00      	nop
 800a95c:	08010794 	.word	0x08010794
 800a960:	0801079c 	.word	0x0801079c

0800a964 <startPwm1>:

static void standingBy();
static void working(void);
static void updatePwm1(unsigned short int a, unsigned short int b, unsigned short int c);
static void startPwm1()
{
 800a964:	b580      	push	{r7, lr}
 800a966:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800a968:	2100      	movs	r1, #0
 800a96a:	480c      	ldr	r0, [pc, #48]	@ (800a99c <startPwm1+0x38>)
 800a96c:	f7fc ffe4 	bl	8007938 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800a970:	2104      	movs	r1, #4
 800a972:	480a      	ldr	r0, [pc, #40]	@ (800a99c <startPwm1+0x38>)
 800a974:	f7fc ffe0 	bl	8007938 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800a978:	2108      	movs	r1, #8
 800a97a:	4808      	ldr	r0, [pc, #32]	@ (800a99c <startPwm1+0x38>)
 800a97c:	f7fc ffdc 	bl	8007938 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800a980:	2100      	movs	r1, #0
 800a982:	4806      	ldr	r0, [pc, #24]	@ (800a99c <startPwm1+0x38>)
 800a984:	f7fd ffd0 	bl	8008928 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800a988:	2104      	movs	r1, #4
 800a98a:	4804      	ldr	r0, [pc, #16]	@ (800a99c <startPwm1+0x38>)
 800a98c:	f7fd ffcc 	bl	8008928 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800a990:	2108      	movs	r1, #8
 800a992:	4802      	ldr	r0, [pc, #8]	@ (800a99c <startPwm1+0x38>)
 800a994:	f7fd ffc8 	bl	8008928 <HAL_TIMEx_PWMN_Start>
}
 800a998:	bf00      	nop
 800a99a:	bd80      	pop	{r7, pc}
 800a99c:	20000420 	.word	0x20000420

0800a9a0 <stopPwm1>:
static void stopPwm1()
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800a9a4:	2100      	movs	r1, #0
 800a9a6:	480c      	ldr	r0, [pc, #48]	@ (800a9d8 <stopPwm1+0x38>)
 800a9a8:	f7fd f8c6 	bl	8007b38 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800a9ac:	2104      	movs	r1, #4
 800a9ae:	480a      	ldr	r0, [pc, #40]	@ (800a9d8 <stopPwm1+0x38>)
 800a9b0:	f7fd f8c2 	bl	8007b38 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 800a9b4:	2108      	movs	r1, #8
 800a9b6:	4808      	ldr	r0, [pc, #32]	@ (800a9d8 <stopPwm1+0x38>)
 800a9b8:	f7fd f8be 	bl	8007b38 <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 800a9bc:	2100      	movs	r1, #0
 800a9be:	4806      	ldr	r0, [pc, #24]	@ (800a9d8 <stopPwm1+0x38>)
 800a9c0:	f7fe f866 	bl	8008a90 <HAL_TIMEx_PWMN_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 800a9c4:	2104      	movs	r1, #4
 800a9c6:	4804      	ldr	r0, [pc, #16]	@ (800a9d8 <stopPwm1+0x38>)
 800a9c8:	f7fe f862 	bl	8008a90 <HAL_TIMEx_PWMN_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 800a9cc:	2108      	movs	r1, #8
 800a9ce:	4802      	ldr	r0, [pc, #8]	@ (800a9d8 <stopPwm1+0x38>)
 800a9d0:	f7fe f85e 	bl	8008a90 <HAL_TIMEx_PWMN_Stop>
}
 800a9d4:	bf00      	nop
 800a9d6:	bd80      	pop	{r7, pc}
 800a9d8:	20000420 	.word	0x20000420

0800a9dc <updatePwm1>:
static void updatePwm1(unsigned short int a, unsigned short int b, unsigned short int c)
{
 800a9dc:	b480      	push	{r7}
 800a9de:	b083      	sub	sp, #12
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	80fb      	strh	r3, [r7, #6]
 800a9e6:	460b      	mov	r3, r1
 800a9e8:	80bb      	strh	r3, [r7, #4]
 800a9ea:	4613      	mov	r3, r2
 800a9ec:	807b      	strh	r3, [r7, #2]
    TIM1->CCR1 = a;
 800a9ee:	4a07      	ldr	r2, [pc, #28]	@ (800aa0c <updatePwm1+0x30>)
 800a9f0:	88fb      	ldrh	r3, [r7, #6]
 800a9f2:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->CCR2 = b;
 800a9f4:	4a05      	ldr	r2, [pc, #20]	@ (800aa0c <updatePwm1+0x30>)
 800a9f6:	88bb      	ldrh	r3, [r7, #4]
 800a9f8:	6393      	str	r3, [r2, #56]	@ 0x38
    TIM1->CCR3 = c;
 800a9fa:	4a04      	ldr	r2, [pc, #16]	@ (800aa0c <updatePwm1+0x30>)
 800a9fc:	887b      	ldrh	r3, [r7, #2]
 800a9fe:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800aa00:	bf00      	nop
 800aa02:	370c      	adds	r7, #12
 800aa04:	46bd      	mov	sp, r7
 800aa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0a:	4770      	bx	lr
 800aa0c:	40012c00 	.word	0x40012c00

0800aa10 <motorInit>:
// should be called before interruption enabled
static void motorInit()
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b086      	sub	sp, #24
 800aa14:	af00      	add	r7, sp, #0
    motor1.pole_pairs = 7;
 800aa16:	4ba1      	ldr	r3, [pc, #644]	@ (800ac9c <motorInit+0x28c>)
 800aa18:	2207      	movs	r2, #7
 800aa1a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    motor1.updatePwm = updatePwm1;
 800aa1e:	4b9f      	ldr	r3, [pc, #636]	@ (800ac9c <motorInit+0x28c>)
 800aa20:	4a9f      	ldr	r2, [pc, #636]	@ (800aca0 <motorInit+0x290>)
 800aa22:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    motor1.startPwm = startPwm1;
 800aa26:	4b9d      	ldr	r3, [pc, #628]	@ (800ac9c <motorInit+0x28c>)
 800aa28:	4a9e      	ldr	r2, [pc, #632]	@ (800aca4 <motorInit+0x294>)
 800aa2a:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    motor1.stopPwm = stopPwm1;
 800aa2e:	4b9b      	ldr	r3, [pc, #620]	@ (800ac9c <motorInit+0x28c>)
 800aa30:	4a9d      	ldr	r2, [pc, #628]	@ (800aca8 <motorInit+0x298>)
 800aa32:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    motor1.zeroElectricAngleOffSet = 0;
 800aa36:	4b99      	ldr	r3, [pc, #612]	@ (800ac9c <motorInit+0x28c>)
 800aa38:	f04f 0200 	mov.w	r2, #0
 800aa3c:	635a      	str	r2, [r3, #52]	@ 0x34
    motor1.Ts = 100 * 1e-6f;
 800aa3e:	4b97      	ldr	r3, [pc, #604]	@ (800ac9c <motorInit+0x28c>)
 800aa40:	4a9a      	ldr	r2, [pc, #616]	@ (800acac <motorInit+0x29c>)
 800aa42:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor1.torqueType = VOLTAGE;
 800aa44:	4b95      	ldr	r3, [pc, #596]	@ (800ac9c <motorInit+0x28c>)
 800aa46:	2200      	movs	r2, #0
 800aa48:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    motor1.controlType = ANGLE;
 800aa4c:	4b93      	ldr	r3, [pc, #588]	@ (800ac9c <motorInit+0x28c>)
 800aa4e:	2203      	movs	r2, #3
 800aa50:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    motor1.state = MOTOR_CALIBRATE;
 800aa54:	4b91      	ldr	r3, [pc, #580]	@ (800ac9c <motorInit+0x28c>)
 800aa56:	2200      	movs	r2, #0
 800aa58:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    encoderInit(&motor1.magEncoder, motor1.Ts, MT6701_GetRawAngle);
 800aa5c:	4b8f      	ldr	r3, [pc, #572]	@ (800ac9c <motorInit+0x28c>)
 800aa5e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800aa62:	4993      	ldr	r1, [pc, #588]	@ (800acb0 <motorInit+0x2a0>)
 800aa64:	eeb0 0a67 	vmov.f32	s0, s15
 800aa68:	488c      	ldr	r0, [pc, #560]	@ (800ac9c <motorInit+0x28c>)
 800aa6a:	f000 fb61 	bl	800b130 <encoderInit>

    if (motor1.controlType == TORQUE && motor1.torqueType == CURRENT)
 800aa6e:	4b8b      	ldr	r3, [pc, #556]	@ (800ac9c <motorInit+0x28c>)
 800aa70:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d12d      	bne.n	800aad4 <motorInit+0xc4>
 800aa78:	4b88      	ldr	r3, [pc, #544]	@ (800ac9c <motorInit+0x28c>)
 800aa7a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800aa7e:	2b01      	cmp	r3, #1
 800aa80:	d128      	bne.n	800aad4 <motorInit+0xc4>
    {
        float kp, ki;
        kp = -200;
 800aa82:	4b8c      	ldr	r3, [pc, #560]	@ (800acb4 <motorInit+0x2a4>)
 800aa84:	617b      	str	r3, [r7, #20]
        ki = -20;
 800aa86:	4b8c      	ldr	r3, [pc, #560]	@ (800acb8 <motorInit+0x2a8>)
 800aa88:	613b      	str	r3, [r7, #16]
        pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800aa8a:	4b84      	ldr	r3, [pc, #528]	@ (800ac9c <motorInit+0x28c>)
 800aa8c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800aa90:	eef0 2a67 	vmov.f32	s5, s15
 800aa94:	ed9f 2a89 	vldr	s4, [pc, #548]	@ 800acbc <motorInit+0x2ac>
 800aa98:	eddf 1a89 	vldr	s3, [pc, #548]	@ 800acc0 <motorInit+0x2b0>
 800aa9c:	ed9f 1a88 	vldr	s2, [pc, #544]	@ 800acc0 <motorInit+0x2b0>
 800aaa0:	edd7 0a04 	vldr	s1, [r7, #16]
 800aaa4:	ed97 0a05 	vldr	s0, [r7, #20]
 800aaa8:	4886      	ldr	r0, [pc, #536]	@ (800acc4 <motorInit+0x2b4>)
 800aaaa:	f000 ff1d 	bl	800b8e8 <pidInit>
        pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800aaae:	4b7b      	ldr	r3, [pc, #492]	@ (800ac9c <motorInit+0x28c>)
 800aab0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800aab4:	eef0 2a67 	vmov.f32	s5, s15
 800aab8:	ed9f 2a80 	vldr	s4, [pc, #512]	@ 800acbc <motorInit+0x2ac>
 800aabc:	eddf 1a80 	vldr	s3, [pc, #512]	@ 800acc0 <motorInit+0x2b0>
 800aac0:	ed9f 1a7f 	vldr	s2, [pc, #508]	@ 800acc0 <motorInit+0x2b0>
 800aac4:	edd7 0a04 	vldr	s1, [r7, #16]
 800aac8:	ed97 0a05 	vldr	s0, [r7, #20]
 800aacc:	487e      	ldr	r0, [pc, #504]	@ (800acc8 <motorInit+0x2b8>)
 800aace:	f000 ff0b 	bl	800b8e8 <pidInit>
    {
 800aad2:	e0c0      	b.n	800ac56 <motorInit+0x246>
    }
    else if (motor1.controlType == VELOCITY)
 800aad4:	4b71      	ldr	r3, [pc, #452]	@ (800ac9c <motorInit+0x28c>)
 800aad6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800aada:	2b02      	cmp	r3, #2
 800aadc:	d152      	bne.n	800ab84 <motorInit+0x174>
    {
        if (motor1.torqueType == CURRENT)
 800aade:	4b6f      	ldr	r3, [pc, #444]	@ (800ac9c <motorInit+0x28c>)
 800aae0:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800aae4:	2b01      	cmp	r3, #1
 800aae6:	d13a      	bne.n	800ab5e <motorInit+0x14e>
        {
            pidInit(&motor1.velocityPID, -0.02, -0.01, 0, 0, CURRENT_MAX, motor1.Ts);
 800aae8:	4b6c      	ldr	r3, [pc, #432]	@ (800ac9c <motorInit+0x28c>)
 800aaea:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800aaee:	eef0 2a67 	vmov.f32	s5, s15
 800aaf2:	ed9f 2a76 	vldr	s4, [pc, #472]	@ 800accc <motorInit+0x2bc>
 800aaf6:	eddf 1a72 	vldr	s3, [pc, #456]	@ 800acc0 <motorInit+0x2b0>
 800aafa:	ed9f 1a71 	vldr	s2, [pc, #452]	@ 800acc0 <motorInit+0x2b0>
 800aafe:	eddf 0a74 	vldr	s1, [pc, #464]	@ 800acd0 <motorInit+0x2c0>
 800ab02:	ed9f 0a74 	vldr	s0, [pc, #464]	@ 800acd4 <motorInit+0x2c4>
 800ab06:	4874      	ldr	r0, [pc, #464]	@ (800acd8 <motorInit+0x2c8>)
 800ab08:	f000 feee 	bl	800b8e8 <pidInit>

            float kp, ki;
            kp = -200;
 800ab0c:	4b69      	ldr	r3, [pc, #420]	@ (800acb4 <motorInit+0x2a4>)
 800ab0e:	607b      	str	r3, [r7, #4]
            ki = -20;
 800ab10:	4b69      	ldr	r3, [pc, #420]	@ (800acb8 <motorInit+0x2a8>)
 800ab12:	603b      	str	r3, [r7, #0]
            pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800ab14:	4b61      	ldr	r3, [pc, #388]	@ (800ac9c <motorInit+0x28c>)
 800ab16:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ab1a:	eef0 2a67 	vmov.f32	s5, s15
 800ab1e:	ed9f 2a67 	vldr	s4, [pc, #412]	@ 800acbc <motorInit+0x2ac>
 800ab22:	eddf 1a67 	vldr	s3, [pc, #412]	@ 800acc0 <motorInit+0x2b0>
 800ab26:	ed9f 1a66 	vldr	s2, [pc, #408]	@ 800acc0 <motorInit+0x2b0>
 800ab2a:	edd7 0a00 	vldr	s1, [r7]
 800ab2e:	ed97 0a01 	vldr	s0, [r7, #4]
 800ab32:	4864      	ldr	r0, [pc, #400]	@ (800acc4 <motorInit+0x2b4>)
 800ab34:	f000 fed8 	bl	800b8e8 <pidInit>
            pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800ab38:	4b58      	ldr	r3, [pc, #352]	@ (800ac9c <motorInit+0x28c>)
 800ab3a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ab3e:	eef0 2a67 	vmov.f32	s5, s15
 800ab42:	ed9f 2a5e 	vldr	s4, [pc, #376]	@ 800acbc <motorInit+0x2ac>
 800ab46:	eddf 1a5e 	vldr	s3, [pc, #376]	@ 800acc0 <motorInit+0x2b0>
 800ab4a:	ed9f 1a5d 	vldr	s2, [pc, #372]	@ 800acc0 <motorInit+0x2b0>
 800ab4e:	edd7 0a00 	vldr	s1, [r7]
 800ab52:	ed97 0a01 	vldr	s0, [r7, #4]
 800ab56:	485c      	ldr	r0, [pc, #368]	@ (800acc8 <motorInit+0x2b8>)
 800ab58:	f000 fec6 	bl	800b8e8 <pidInit>
 800ab5c:	e07b      	b.n	800ac56 <motorInit+0x246>
        }
        else
        {
            pidInit(&motor1.velocityPID, 0.15, 0.05, 0, 0, UqMAX, motor1.Ts);
 800ab5e:	4b4f      	ldr	r3, [pc, #316]	@ (800ac9c <motorInit+0x28c>)
 800ab60:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ab64:	eef0 2a67 	vmov.f32	s5, s15
 800ab68:	ed9f 2a54 	vldr	s4, [pc, #336]	@ 800acbc <motorInit+0x2ac>
 800ab6c:	eddf 1a54 	vldr	s3, [pc, #336]	@ 800acc0 <motorInit+0x2b0>
 800ab70:	ed9f 1a53 	vldr	s2, [pc, #332]	@ 800acc0 <motorInit+0x2b0>
 800ab74:	eddf 0a59 	vldr	s1, [pc, #356]	@ 800acdc <motorInit+0x2cc>
 800ab78:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 800ace0 <motorInit+0x2d0>
 800ab7c:	4856      	ldr	r0, [pc, #344]	@ (800acd8 <motorInit+0x2c8>)
 800ab7e:	f000 feb3 	bl	800b8e8 <pidInit>
 800ab82:	e068      	b.n	800ac56 <motorInit+0x246>
        }
    }
    else if (motor1.controlType == ANGLE)
 800ab84:	4b45      	ldr	r3, [pc, #276]	@ (800ac9c <motorInit+0x28c>)
 800ab86:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800ab8a:	2b03      	cmp	r3, #3
 800ab8c:	d163      	bne.n	800ac56 <motorInit+0x246>
    {
        if (motor1.torqueType == CURRENT)
 800ab8e:	4b43      	ldr	r3, [pc, #268]	@ (800ac9c <motorInit+0x28c>)
 800ab90:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800ab94:	2b01      	cmp	r3, #1
 800ab96:	d14c      	bne.n	800ac32 <motorInit+0x222>
        {
            pidInit(&motor1.anglePID, 2, 0, 0, 0, MAX_VELOCITY, motor1.Ts);
 800ab98:	4b40      	ldr	r3, [pc, #256]	@ (800ac9c <motorInit+0x28c>)
 800ab9a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ab9e:	eef0 2a67 	vmov.f32	s5, s15
 800aba2:	ed9f 2a50 	vldr	s4, [pc, #320]	@ 800ace4 <motorInit+0x2d4>
 800aba6:	eddf 1a46 	vldr	s3, [pc, #280]	@ 800acc0 <motorInit+0x2b0>
 800abaa:	ed9f 1a45 	vldr	s2, [pc, #276]	@ 800acc0 <motorInit+0x2b0>
 800abae:	eddf 0a44 	vldr	s1, [pc, #272]	@ 800acc0 <motorInit+0x2b0>
 800abb2:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800abb6:	484c      	ldr	r0, [pc, #304]	@ (800ace8 <motorInit+0x2d8>)
 800abb8:	f000 fe96 	bl	800b8e8 <pidInit>

            pidInit(&motor1.velocityPID, -0.02, -0.01, 0, 0, CURRENT_MAX, motor1.Ts);
 800abbc:	4b37      	ldr	r3, [pc, #220]	@ (800ac9c <motorInit+0x28c>)
 800abbe:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800abc2:	eef0 2a67 	vmov.f32	s5, s15
 800abc6:	ed9f 2a41 	vldr	s4, [pc, #260]	@ 800accc <motorInit+0x2bc>
 800abca:	eddf 1a3d 	vldr	s3, [pc, #244]	@ 800acc0 <motorInit+0x2b0>
 800abce:	ed9f 1a3c 	vldr	s2, [pc, #240]	@ 800acc0 <motorInit+0x2b0>
 800abd2:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 800acd0 <motorInit+0x2c0>
 800abd6:	ed9f 0a3f 	vldr	s0, [pc, #252]	@ 800acd4 <motorInit+0x2c4>
 800abda:	483f      	ldr	r0, [pc, #252]	@ (800acd8 <motorInit+0x2c8>)
 800abdc:	f000 fe84 	bl	800b8e8 <pidInit>

            // pidInit(&motor1.anglePID, -0.001, -0.0001, 0, 0, CURRENT_MAX / 2, motor1.Ts);

            float kp, ki;
            kp = -200;
 800abe0:	4b34      	ldr	r3, [pc, #208]	@ (800acb4 <motorInit+0x2a4>)
 800abe2:	60fb      	str	r3, [r7, #12]
            ki = -20;
 800abe4:	4b34      	ldr	r3, [pc, #208]	@ (800acb8 <motorInit+0x2a8>)
 800abe6:	60bb      	str	r3, [r7, #8]
            pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800abe8:	4b2c      	ldr	r3, [pc, #176]	@ (800ac9c <motorInit+0x28c>)
 800abea:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800abee:	eef0 2a67 	vmov.f32	s5, s15
 800abf2:	ed9f 2a32 	vldr	s4, [pc, #200]	@ 800acbc <motorInit+0x2ac>
 800abf6:	eddf 1a32 	vldr	s3, [pc, #200]	@ 800acc0 <motorInit+0x2b0>
 800abfa:	ed9f 1a31 	vldr	s2, [pc, #196]	@ 800acc0 <motorInit+0x2b0>
 800abfe:	edd7 0a02 	vldr	s1, [r7, #8]
 800ac02:	ed97 0a03 	vldr	s0, [r7, #12]
 800ac06:	482f      	ldr	r0, [pc, #188]	@ (800acc4 <motorInit+0x2b4>)
 800ac08:	f000 fe6e 	bl	800b8e8 <pidInit>
            pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800ac0c:	4b23      	ldr	r3, [pc, #140]	@ (800ac9c <motorInit+0x28c>)
 800ac0e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ac12:	eef0 2a67 	vmov.f32	s5, s15
 800ac16:	ed9f 2a29 	vldr	s4, [pc, #164]	@ 800acbc <motorInit+0x2ac>
 800ac1a:	eddf 1a29 	vldr	s3, [pc, #164]	@ 800acc0 <motorInit+0x2b0>
 800ac1e:	ed9f 1a28 	vldr	s2, [pc, #160]	@ 800acc0 <motorInit+0x2b0>
 800ac22:	edd7 0a02 	vldr	s1, [r7, #8]
 800ac26:	ed97 0a03 	vldr	s0, [r7, #12]
 800ac2a:	4827      	ldr	r0, [pc, #156]	@ (800acc8 <motorInit+0x2b8>)
 800ac2c:	f000 fe5c 	bl	800b8e8 <pidInit>
 800ac30:	e011      	b.n	800ac56 <motorInit+0x246>
        }
        else
        {
            pidInit(&motor1.anglePID, 0.3, 0.001, 0, 0, UqMAX / 2, motor1.Ts);
 800ac32:	4b1a      	ldr	r3, [pc, #104]	@ (800ac9c <motorInit+0x28c>)
 800ac34:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ac38:	eef0 2a67 	vmov.f32	s5, s15
 800ac3c:	ed9f 2a2b 	vldr	s4, [pc, #172]	@ 800acec <motorInit+0x2dc>
 800ac40:	eddf 1a1f 	vldr	s3, [pc, #124]	@ 800acc0 <motorInit+0x2b0>
 800ac44:	ed9f 1a1e 	vldr	s2, [pc, #120]	@ 800acc0 <motorInit+0x2b0>
 800ac48:	eddf 0a29 	vldr	s1, [pc, #164]	@ 800acf0 <motorInit+0x2e0>
 800ac4c:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 800acf4 <motorInit+0x2e4>
 800ac50:	4825      	ldr	r0, [pc, #148]	@ (800ace8 <motorInit+0x2d8>)
 800ac52:	f000 fe49 	bl	800b8e8 <pidInit>
        }
    }

    lpfInit(&motor1.IqFilter, 0.05, motor1.Ts);
 800ac56:	4b11      	ldr	r3, [pc, #68]	@ (800ac9c <motorInit+0x28c>)
 800ac58:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ac5c:	eef0 0a67 	vmov.f32	s1, s15
 800ac60:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 800acdc <motorInit+0x2cc>
 800ac64:	4824      	ldr	r0, [pc, #144]	@ (800acf8 <motorInit+0x2e8>)
 800ac66:	f000 fcff 	bl	800b668 <lpfInit>
    lpfInit(&motor1.IdFilter, 0.05, motor1.Ts);
 800ac6a:	4b0c      	ldr	r3, [pc, #48]	@ (800ac9c <motorInit+0x28c>)
 800ac6c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ac70:	eef0 0a67 	vmov.f32	s1, s15
 800ac74:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 800acdc <motorInit+0x2cc>
 800ac78:	4820      	ldr	r0, [pc, #128]	@ (800acfc <motorInit+0x2ec>)
 800ac7a:	f000 fcf5 	bl	800b668 <lpfInit>
    lpfInit(&motor1.velocityFilter, 0.01, motor1.Ts);
 800ac7e:	4b07      	ldr	r3, [pc, #28]	@ (800ac9c <motorInit+0x28c>)
 800ac80:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800ac84:	eef0 0a67 	vmov.f32	s1, s15
 800ac88:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 800ad00 <motorInit+0x2f0>
 800ac8c:	481d      	ldr	r0, [pc, #116]	@ (800ad04 <motorInit+0x2f4>)
 800ac8e:	f000 fceb 	bl	800b668 <lpfInit>
}
 800ac92:	bf00      	nop
 800ac94:	3718      	adds	r7, #24
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}
 800ac9a:	bf00      	nop
 800ac9c:	200005c8 	.word	0x200005c8
 800aca0:	0800a9dd 	.word	0x0800a9dd
 800aca4:	0800a965 	.word	0x0800a965
 800aca8:	0800a9a1 	.word	0x0800a9a1
 800acac:	38d1b717 	.word	0x38d1b717
 800acb0:	0800b8ad 	.word	0x0800b8ad
 800acb4:	c3480000 	.word	0xc3480000
 800acb8:	c1a00000 	.word	0xc1a00000
 800acbc:	40ddb3d7 	.word	0x40ddb3d7
 800acc0:	00000000 	.word	0x00000000
 800acc4:	20000628 	.word	0x20000628
 800acc8:	2000064c 	.word	0x2000064c
 800accc:	3f4ccccd 	.word	0x3f4ccccd
 800acd0:	bc23d70a 	.word	0xbc23d70a
 800acd4:	bca3d70a 	.word	0xbca3d70a
 800acd8:	20000670 	.word	0x20000670
 800acdc:	3d4ccccd 	.word	0x3d4ccccd
 800ace0:	3e19999a 	.word	0x3e19999a
 800ace4:	43960000 	.word	0x43960000
 800ace8:	20000694 	.word	0x20000694
 800acec:	405db3d7 	.word	0x405db3d7
 800acf0:	3a83126f 	.word	0x3a83126f
 800acf4:	3e99999a 	.word	0x3e99999a
 800acf8:	200006b8 	.word	0x200006b8
 800acfc:	200006c4 	.word	0x200006c4
 800ad00:	3c23d70a 	.word	0x3c23d70a
 800ad04:	200006d0 	.word	0x200006d0

0800ad08 <appInit>:
void appInit()
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	af00      	add	r7, sp, #0
   motorInit();
 800ad0c:	f7ff fe80 	bl	800aa10 <motorInit>
}
 800ad10:	bf00      	nop
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <appRunning>:
static bool zeroReset;
void appRunning()
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b086      	sub	sp, #24
 800ad18:	af00      	add	r7, sp, #0

    getKeyState(&keyState);
 800ad1a:	4856      	ldr	r0, [pc, #344]	@ (800ae74 <appRunning+0x160>)
 800ad1c:	f000 fc66 	bl	800b5ec <getKeyState>
    commander_run(&motor1);
 800ad20:	4855      	ldr	r0, [pc, #340]	@ (800ae78 <appRunning+0x164>)
 800ad22:	f000 f9b9 	bl	800b098 <commander_run>
    if (++flashCnt >= 10)
 800ad26:	4b55      	ldr	r3, [pc, #340]	@ (800ae7c <appRunning+0x168>)
 800ad28:	781b      	ldrb	r3, [r3, #0]
 800ad2a:	3301      	adds	r3, #1
 800ad2c:	b2da      	uxtb	r2, r3
 800ad2e:	4b53      	ldr	r3, [pc, #332]	@ (800ae7c <appRunning+0x168>)
 800ad30:	701a      	strb	r2, [r3, #0]
 800ad32:	4b52      	ldr	r3, [pc, #328]	@ (800ae7c <appRunning+0x168>)
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	2b09      	cmp	r3, #9
 800ad38:	d902      	bls.n	800ad40 <appRunning+0x2c>
        flashCnt = 0;
 800ad3a:	4b50      	ldr	r3, [pc, #320]	@ (800ae7c <appRunning+0x168>)
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	701a      	strb	r2, [r3, #0]


    uint32_t Vpoten, adc_vbus;
    float Vbus, goalVelocity;
    HAL_ADC_Start(&hadc1);
 800ad40:	484f      	ldr	r0, [pc, #316]	@ (800ae80 <appRunning+0x16c>)
 800ad42:	f7f7 feab 	bl	8002a9c <HAL_ADC_Start>
    HAL_ADC_Start(&hadc2);
 800ad46:	484f      	ldr	r0, [pc, #316]	@ (800ae84 <appRunning+0x170>)
 800ad48:	f7f7 fea8 	bl	8002a9c <HAL_ADC_Start>
    Vpoten = HAL_ADC_GetValue(&hadc1);
 800ad4c:	484c      	ldr	r0, [pc, #304]	@ (800ae80 <appRunning+0x16c>)
 800ad4e:	f7f7 ff61 	bl	8002c14 <HAL_ADC_GetValue>
 800ad52:	6178      	str	r0, [r7, #20]

    goalVelocity = map(Vpoten, 0, 4095, -MAX_VELOCITY, MAX_VELOCITY);
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	ee07 3a90 	vmov	s15, r3
 800ad5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad5e:	ed9f 2a4a 	vldr	s4, [pc, #296]	@ 800ae88 <appRunning+0x174>
 800ad62:	eddf 1a4a 	vldr	s3, [pc, #296]	@ 800ae8c <appRunning+0x178>
 800ad66:	ed9f 1a4a 	vldr	s2, [pc, #296]	@ 800ae90 <appRunning+0x17c>
 800ad6a:	eddf 0a4a 	vldr	s1, [pc, #296]	@ 800ae94 <appRunning+0x180>
 800ad6e:	eeb0 0a67 	vmov.f32	s0, s15
 800ad72:	f000 fe90 	bl	800ba96 <map>
 800ad76:	ed87 0a04 	vstr	s0, [r7, #16]

    // goalVelocity = Vpoten / 4095.0f * MAX_VELOCITY;
    float goalTorqueV = map(Vpoten, 0, 4095, -UqMAX, UqMAX);
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	ee07 3a90 	vmov	s15, r3
 800ad80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad84:	ed9f 2a44 	vldr	s4, [pc, #272]	@ 800ae98 <appRunning+0x184>
 800ad88:	eddf 1a44 	vldr	s3, [pc, #272]	@ 800ae9c <appRunning+0x188>
 800ad8c:	ed9f 1a40 	vldr	s2, [pc, #256]	@ 800ae90 <appRunning+0x17c>
 800ad90:	eddf 0a40 	vldr	s1, [pc, #256]	@ 800ae94 <appRunning+0x180>
 800ad94:	eeb0 0a67 	vmov.f32	s0, s15
 800ad98:	f000 fe7d 	bl	800ba96 <map>
 800ad9c:	ed87 0a03 	vstr	s0, [r7, #12]
    float goalTorqueC = map(Vpoten, 0, 4095, -CURRENT_MAX, CURRENT_MAX);
 800ada0:	697b      	ldr	r3, [r7, #20]
 800ada2:	ee07 3a90 	vmov	s15, r3
 800ada6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adaa:	ed9f 2a3d 	vldr	s4, [pc, #244]	@ 800aea0 <appRunning+0x18c>
 800adae:	eddf 1a3d 	vldr	s3, [pc, #244]	@ 800aea4 <appRunning+0x190>
 800adb2:	ed9f 1a37 	vldr	s2, [pc, #220]	@ 800ae90 <appRunning+0x17c>
 800adb6:	eddf 0a37 	vldr	s1, [pc, #220]	@ 800ae94 <appRunning+0x180>
 800adba:	eeb0 0a67 	vmov.f32	s0, s15
 800adbe:	f000 fe6a 	bl	800ba96 <map>
 800adc2:	ed87 0a02 	vstr	s0, [r7, #8]

    adc_vbus = HAL_ADC_GetValue(&hadc2);
 800adc6:	482f      	ldr	r0, [pc, #188]	@ (800ae84 <appRunning+0x170>)
 800adc8:	f7f7 ff24 	bl	8002c14 <HAL_ADC_GetValue>
 800adcc:	6078      	str	r0, [r7, #4]

    Vbus = adc_vbus * 3.3f / 4096 * 26;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	ee07 3a90 	vmov	s15, r3
 800add4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800add8:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800aea8 <appRunning+0x194>
 800addc:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ade0:	eddf 6a32 	vldr	s13, [pc, #200]	@ 800aeac <appRunning+0x198>
 800ade4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ade8:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800adec:	ee67 7a87 	vmul.f32	s15, s15, s14
 800adf0:	edc7 7a00 	vstr	s15, [r7]

    if (motor1.controlType == VELOCITY || motor1.controlType == VELOCITY_OPEN_LOOP)
 800adf4:	4b20      	ldr	r3, [pc, #128]	@ (800ae78 <appRunning+0x164>)
 800adf6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800adfa:	2b02      	cmp	r3, #2
 800adfc:	d004      	beq.n	800ae08 <appRunning+0xf4>
 800adfe:	4b1e      	ldr	r3, [pc, #120]	@ (800ae78 <appRunning+0x164>)
 800ae00:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	d103      	bne.n	800ae10 <appRunning+0xfc>
    {
        motor1.target = goalVelocity;
 800ae08:	4a1b      	ldr	r2, [pc, #108]	@ (800ae78 <appRunning+0x164>)
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae0e:	e01f      	b.n	800ae50 <appRunning+0x13c>
    }

    else if (motor1.controlType == ANGLE)
 800ae10:	4b19      	ldr	r3, [pc, #100]	@ (800ae78 <appRunning+0x164>)
 800ae12:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800ae16:	2b03      	cmp	r3, #3
 800ae18:	d109      	bne.n	800ae2e <appRunning+0x11a>
    {
        motor1.target = goalVelocity / 3;
 800ae1a:	ed97 7a04 	vldr	s14, [r7, #16]
 800ae1e:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 800ae22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ae26:	4b14      	ldr	r3, [pc, #80]	@ (800ae78 <appRunning+0x164>)
 800ae28:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 800ae2c:	e010      	b.n	800ae50 <appRunning+0x13c>
    }
    else if (motor1.controlType == TORQUE)
 800ae2e:	4b12      	ldr	r3, [pc, #72]	@ (800ae78 <appRunning+0x164>)
 800ae30:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d10b      	bne.n	800ae50 <appRunning+0x13c>
    {
        if (motor1.torqueType == VOLTAGE)
 800ae38:	4b0f      	ldr	r3, [pc, #60]	@ (800ae78 <appRunning+0x164>)
 800ae3a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d103      	bne.n	800ae4a <appRunning+0x136>
            motor1.target = goalTorqueV;
 800ae42:	4a0d      	ldr	r2, [pc, #52]	@ (800ae78 <appRunning+0x164>)
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae48:	e002      	b.n	800ae50 <appRunning+0x13c>
        else
            motor1.target = goalTorqueC;
 800ae4a:	4a0b      	ldr	r2, [pc, #44]	@ (800ae78 <appRunning+0x164>)
 800ae4c:	68bb      	ldr	r3, [r7, #8]
 800ae4e:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    switch (devState)
 800ae50:	4b17      	ldr	r3, [pc, #92]	@ (800aeb0 <appRunning+0x19c>)
 800ae52:	781b      	ldrb	r3, [r3, #0]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d002      	beq.n	800ae5e <appRunning+0x14a>
 800ae58:	2b01      	cmp	r3, #1
 800ae5a:	d003      	beq.n	800ae64 <appRunning+0x150>
        working();
        break;
    }

//    LED_drive();
}
 800ae5c:	e005      	b.n	800ae6a <appRunning+0x156>
        standingBy();
 800ae5e:	f000 f829 	bl	800aeb4 <standingBy>
        break;
 800ae62:	e002      	b.n	800ae6a <appRunning+0x156>
        working();
 800ae64:	f000 f856 	bl	800af14 <working>
        break;
 800ae68:	bf00      	nop
}
 800ae6a:	bf00      	nop
 800ae6c:	3718      	adds	r7, #24
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bd80      	pop	{r7, pc}
 800ae72:	bf00      	nop
 800ae74:	200005c5 	.word	0x200005c5
 800ae78:	200005c8 	.word	0x200005c8
 800ae7c:	200005c6 	.word	0x200005c6
 800ae80:	20000274 	.word	0x20000274
 800ae84:	200002e0 	.word	0x200002e0
 800ae88:	43960000 	.word	0x43960000
 800ae8c:	c3960000 	.word	0xc3960000
 800ae90:	457ff000 	.word	0x457ff000
 800ae94:	00000000 	.word	0x00000000
 800ae98:	40ddb3d7 	.word	0x40ddb3d7
 800ae9c:	c0ddb3d7 	.word	0xc0ddb3d7
 800aea0:	3f4ccccd 	.word	0x3f4ccccd
 800aea4:	bf4ccccd 	.word	0xbf4ccccd
 800aea8:	40533333 	.word	0x40533333
 800aeac:	45800000 	.word	0x45800000
 800aeb0:	200005c4 	.word	0x200005c4

0800aeb4 <standingBy>:
static void standingBy()
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	af00      	add	r7, sp, #0
//    led1On = 1;
    // setTorque(&motor1, 0, OPEN_LOOP_TORQUE, 0);
    if (zeroReset == 0)
 800aeb8:	4b11      	ldr	r3, [pc, #68]	@ (800af00 <standingBy+0x4c>)
 800aeba:	781b      	ldrb	r3, [r3, #0]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d106      	bne.n	800aece <standingBy+0x1a>
    {
        goToZeroElecAngle(&motor1);
 800aec0:	4810      	ldr	r0, [pc, #64]	@ (800af04 <standingBy+0x50>)
 800aec2:	f000 f967 	bl	800b194 <goToZeroElecAngle>
        zeroReset = 1;
 800aec6:	4b0e      	ldr	r3, [pc, #56]	@ (800af00 <standingBy+0x4c>)
 800aec8:	2201      	movs	r2, #1
 800aeca:	701a      	strb	r2, [r3, #0]
 800aecc:	e003      	b.n	800aed6 <standingBy+0x22>
    }
    else
        motor1.stopPwm();
 800aece:	4b0d      	ldr	r3, [pc, #52]	@ (800af04 <standingBy+0x50>)
 800aed0:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800aed4:	4798      	blx	r3

    if (keyState == USER3_SHORT)
 800aed6:	4b0c      	ldr	r3, [pc, #48]	@ (800af08 <standingBy+0x54>)
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	2b03      	cmp	r3, #3
 800aedc:	d10d      	bne.n	800aefa <standingBy+0x46>
    {
        WORK_INIT;
 800aede:	4b0b      	ldr	r3, [pc, #44]	@ (800af0c <standingBy+0x58>)
 800aee0:	2201      	movs	r2, #1
 800aee2:	701a      	strb	r2, [r3, #0]
 800aee4:	4b0a      	ldr	r3, [pc, #40]	@ (800af10 <standingBy+0x5c>)
 800aee6:	2200      	movs	r2, #0
 800aee8:	701a      	strb	r2, [r3, #0]
 800aeea:	4b06      	ldr	r3, [pc, #24]	@ (800af04 <standingBy+0x50>)
 800aeec:	2202      	movs	r2, #2
 800aeee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800aef2:	4b04      	ldr	r3, [pc, #16]	@ (800af04 <standingBy+0x50>)
 800aef4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800aef8:	4798      	blx	r3
    }
}
 800aefa:	bf00      	nop
 800aefc:	bd80      	pop	{r7, pc}
 800aefe:	bf00      	nop
 800af00:	20000704 	.word	0x20000704
 800af04:	200005c8 	.word	0x200005c8
 800af08:	200005c5 	.word	0x200005c5
 800af0c:	200005c4 	.word	0x200005c4
 800af10:	200005c6 	.word	0x200005c6

0800af14 <working>:

static void working(void)
{
 800af14:	b480      	push	{r7}
 800af16:	af00      	add	r7, sp, #0
    zeroReset = 0;
 800af18:	4b0a      	ldr	r3, [pc, #40]	@ (800af44 <working+0x30>)
 800af1a:	2200      	movs	r2, #0
 800af1c:	701a      	strb	r2, [r3, #0]
//    if (flashCnt < 5)
//        led2On = 1;

    if (keyState == USER3_SHORT)
 800af1e:	4b0a      	ldr	r3, [pc, #40]	@ (800af48 <working+0x34>)
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	2b03      	cmp	r3, #3
 800af24:	d109      	bne.n	800af3a <working+0x26>
    {
        STANDBY_INIT;
 800af26:	4b09      	ldr	r3, [pc, #36]	@ (800af4c <working+0x38>)
 800af28:	2200      	movs	r2, #0
 800af2a:	701a      	strb	r2, [r3, #0]
 800af2c:	4b08      	ldr	r3, [pc, #32]	@ (800af50 <working+0x3c>)
 800af2e:	2200      	movs	r2, #0
 800af30:	701a      	strb	r2, [r3, #0]
 800af32:	4b08      	ldr	r3, [pc, #32]	@ (800af54 <working+0x40>)
 800af34:	2201      	movs	r2, #1
 800af36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        //     {
        //         bldcMotor.focTarget = 23;
        //     }
        // }
    }
}
 800af3a:	bf00      	nop
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr
 800af44:	20000704 	.word	0x20000704
 800af48:	200005c5 	.word	0x200005c5
 800af4c:	200005c4 	.word	0x200005c4
 800af50:	200005c6 	.word	0x200005c6
 800af54:	200005c8 	.word	0x200005c8

0800af58 <txDataProcess>:

void txDataProcess()
{
 800af58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800af5c:	b096      	sub	sp, #88	@ 0x58
 800af5e:	af0e      	add	r7, sp, #56	@ 0x38

    sprintf(txBuffer, "target:%.2f fullAngle:%.2f velocity:%.2f Uq:%.2f Ud:%.2f Iq:%.2f Id:%.2f elec_angle:%.2f\n", motor1.target, motor1.magEncoder.fullAngle, motor1.magEncoder.velocity, motor1.Uq, motor1.Ud, motor1.Iq, motor1.Id, motor1.angle_el);
 800af60:	4b2c      	ldr	r3, [pc, #176]	@ (800b014 <txDataProcess+0xbc>)
 800af62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af64:	4618      	mov	r0, r3
 800af66:	f7f5 fb17 	bl	8000598 <__aeabi_f2d>
 800af6a:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800af6e:	4b29      	ldr	r3, [pc, #164]	@ (800b014 <txDataProcess+0xbc>)
 800af70:	695b      	ldr	r3, [r3, #20]
 800af72:	4618      	mov	r0, r3
 800af74:	f7f5 fb10 	bl	8000598 <__aeabi_f2d>
 800af78:	4682      	mov	sl, r0
 800af7a:	468b      	mov	fp, r1
 800af7c:	4b25      	ldr	r3, [pc, #148]	@ (800b014 <txDataProcess+0xbc>)
 800af7e:	699b      	ldr	r3, [r3, #24]
 800af80:	4618      	mov	r0, r3
 800af82:	f7f5 fb09 	bl	8000598 <__aeabi_f2d>
 800af86:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800af8a:	4b22      	ldr	r3, [pc, #136]	@ (800b014 <txDataProcess+0xbc>)
 800af8c:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800af90:	4618      	mov	r0, r3
 800af92:	f7f5 fb01 	bl	8000598 <__aeabi_f2d>
 800af96:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800af9a:	4b1e      	ldr	r3, [pc, #120]	@ (800b014 <txDataProcess+0xbc>)
 800af9c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800afa0:	4618      	mov	r0, r3
 800afa2:	f7f5 faf9 	bl	8000598 <__aeabi_f2d>
 800afa6:	e9c7 0100 	strd	r0, r1, [r7]
 800afaa:	4b1a      	ldr	r3, [pc, #104]	@ (800b014 <txDataProcess+0xbc>)
 800afac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800afae:	4618      	mov	r0, r3
 800afb0:	f7f5 faf2 	bl	8000598 <__aeabi_f2d>
 800afb4:	4680      	mov	r8, r0
 800afb6:	4689      	mov	r9, r1
 800afb8:	4b16      	ldr	r3, [pc, #88]	@ (800b014 <txDataProcess+0xbc>)
 800afba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afbc:	4618      	mov	r0, r3
 800afbe:	f7f5 faeb 	bl	8000598 <__aeabi_f2d>
 800afc2:	4604      	mov	r4, r0
 800afc4:	460d      	mov	r5, r1
 800afc6:	4b13      	ldr	r3, [pc, #76]	@ (800b014 <txDataProcess+0xbc>)
 800afc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afca:	4618      	mov	r0, r3
 800afcc:	f7f5 fae4 	bl	8000598 <__aeabi_f2d>
 800afd0:	4602      	mov	r2, r0
 800afd2:	460b      	mov	r3, r1
 800afd4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800afd8:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 800afdc:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800afe0:	ed97 7b00 	vldr	d7, [r7]
 800afe4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800afe8:	ed97 7b02 	vldr	d7, [r7, #8]
 800afec:	ed8d 7b04 	vstr	d7, [sp, #16]
 800aff0:	ed97 7b04 	vldr	d7, [r7, #16]
 800aff4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aff8:	e9cd ab00 	strd	sl, fp, [sp]
 800affc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b000:	4905      	ldr	r1, [pc, #20]	@ (800b018 <txDataProcess+0xc0>)
 800b002:	4806      	ldr	r0, [pc, #24]	@ (800b01c <txDataProcess+0xc4>)
 800b004:	f002 fd30 	bl	800da68 <siprintf>
    // sprintf(txBuffer, "target:%f Uq:%f\n", motor1.target, motor1.Uq);
    // sprintf(txBuffer, "offset_ia:%f offset_ib:%f, Ia:%f, Ib:%f\n", motor1.offset_ia, motor1.offset_ib, motor1.Ia, motor1.Ib);
}
 800b008:	bf00      	nop
 800b00a:	3720      	adds	r7, #32
 800b00c:	46bd      	mov	sp, r7
 800b00e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b012:	bf00      	nop
 800b014:	200005c8 	.word	0x200005c8
 800b018:	080106e8 	.word	0x080106e8
 800b01c:	20000708 	.word	0x20000708

0800b020 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b082      	sub	sp, #8
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
//    HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_SET);
    if (hadc == &hadc1)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4a04      	ldr	r2, [pc, #16]	@ (800b03c <HAL_ADCEx_InjectedConvCpltCallback+0x1c>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d101      	bne.n	800b034 <HAL_ADCEx_InjectedConvCpltCallback+0x14>
    {

        //foc(&motor1, hadc1.Instance->JDR1, hadc2.Instance->JDR1);
        // svpwm_test(&motor1, 4.0f, 0.07f);
        dealPer100us();
 800b030:	f000 fd60 	bl	800baf4 <dealPer100us>
        memcpy(tempData, (uint8_t *)&load_data, sizeof(load_data));
        HAL_UART_Transmit_DMA(&huart3, (uint8_t *)tempData, sizeof(tempData));
#endif
    }
//    HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_RESET);
}
 800b034:	bf00      	nop
 800b036:	3708      	adds	r7, #8
 800b038:	46bd      	mov	sp, r7
 800b03a:	bd80      	pop	{r7, pc}
 800b03c:	20000274 	.word	0x20000274

0800b040 <HAL_UARTEx_RxEventCallback>:
bool toProcessData;
uint8_t aRxBuffer;
float comm1, comm2, comm3, comm4, comm5, comm6, comm7, comm8, comm9, comm10, comm11;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b082      	sub	sp, #8
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	460b      	mov	r3, r1
 800b04a:	807b      	strh	r3, [r7, #2]
  if (huart == &huart3)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	4a07      	ldr	r2, [pc, #28]	@ (800b06c <HAL_UARTEx_RxEventCallback+0x2c>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d107      	bne.n	800b064 <HAL_UARTEx_RxEventCallback+0x24>
  {
    // HAL_UART_Transmit_DMA(&huart3, rxBuffer, Size);
    HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 800b054:	2264      	movs	r2, #100	@ 0x64
 800b056:	4906      	ldr	r1, [pc, #24]	@ (800b070 <HAL_UARTEx_RxEventCallback+0x30>)
 800b058:	4804      	ldr	r0, [pc, #16]	@ (800b06c <HAL_UARTEx_RxEventCallback+0x2c>)
 800b05a:	f7ff fbe0 	bl	800a81e <HAL_UARTEx_ReceiveToIdle_DMA>
    toProcessData = 1;
 800b05e:	4b05      	ldr	r3, [pc, #20]	@ (800b074 <HAL_UARTEx_RxEventCallback+0x34>)
 800b060:	2201      	movs	r2, #1
 800b062:	701a      	strb	r2, [r3, #0]
  }
}
 800b064:	bf00      	nop
 800b066:	3708      	adds	r7, #8
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	2000046c 	.word	0x2000046c
 800b070:	2000076c 	.word	0x2000076c
 800b074:	200007d0 	.word	0x200007d0

0800b078 <printLog>:
//   va_end(args);
//   HAL_UART_Transmit_DMA(&huart3, (const char *)txBuffer, length);
// }

void printLog()
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	af00      	add	r7, sp, #0

#if SHOW_WAVE == 0
  txDataProcess();
 800b07c:	f7ff ff6c 	bl	800af58 <txDataProcess>
  HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800b080:	2264      	movs	r2, #100	@ 0x64
 800b082:	4903      	ldr	r1, [pc, #12]	@ (800b090 <printLog+0x18>)
 800b084:	4803      	ldr	r0, [pc, #12]	@ (800b094 <printLog+0x1c>)
 800b086:	f7fd ffbd 	bl	8009004 <HAL_UART_Transmit_DMA>
#endif
}
 800b08a:	bf00      	nop
 800b08c:	bd80      	pop	{r7, pc}
 800b08e:	bf00      	nop
 800b090:	20000708 	.word	0x20000708
 800b094:	2000046c 	.word	0x2000046c

0800b098 <commander_run>:

void commander_run(FocMotor *motor)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b082      	sub	sp, #8
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  if (toProcessData == 1)
 800b0a0:	4b1c      	ldr	r3, [pc, #112]	@ (800b114 <commander_run+0x7c>)
 800b0a2:	781b      	ldrb	r3, [r3, #0]
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d131      	bne.n	800b10c <commander_run+0x74>
  {
    // memset(txBuffer, '\0', sizeof(txBuffer));

    switch (rxBuffer[0])
 800b0a8:	4b1b      	ldr	r3, [pc, #108]	@ (800b118 <commander_run+0x80>)
 800b0aa:	781b      	ldrb	r3, [r3, #0]
 800b0ac:	2b48      	cmp	r3, #72	@ 0x48
 800b0ae:	d002      	beq.n	800b0b6 <commander_run+0x1e>
 800b0b0:	2b54      	cmp	r3, #84	@ 0x54
 800b0b2:	d00a      	beq.n	800b0ca <commander_run+0x32>
 800b0b4:	e027      	b.n	800b106 <commander_run+0x6e>
    {
    case 'H':
      // sprintf(sndBuff, "Hello World!\r\n");
      // HAL_UART_Transmit_DMA(&huart3, (uint8_t *)sndBuff, sizeof(sndBuff));
      sprintf(txBuffer, "Hello World!\r\n");
 800b0b6:	4919      	ldr	r1, [pc, #100]	@ (800b11c <commander_run+0x84>)
 800b0b8:	4819      	ldr	r0, [pc, #100]	@ (800b120 <commander_run+0x88>)
 800b0ba:	f002 fcd5 	bl	800da68 <siprintf>
      HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800b0be:	2264      	movs	r2, #100	@ 0x64
 800b0c0:	4917      	ldr	r1, [pc, #92]	@ (800b120 <commander_run+0x88>)
 800b0c2:	4818      	ldr	r0, [pc, #96]	@ (800b124 <commander_run+0x8c>)
 800b0c4:	f7fd ff9e 	bl	8009004 <HAL_UART_Transmit_DMA>
      break;
 800b0c8:	e01d      	b.n	800b106 <commander_run+0x6e>
    case 'T': // T6.28

      motor->target = atof((const char *)(rxBuffer + 1));
 800b0ca:	4b17      	ldr	r3, [pc, #92]	@ (800b128 <commander_run+0x90>)
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f000 ff85 	bl	800bfdc <atof>
 800b0d2:	ec53 2b10 	vmov	r2, r3, d0
 800b0d6:	4610      	mov	r0, r2
 800b0d8:	4619      	mov	r1, r3
 800b0da:	f7f5 fdad 	bl	8000c38 <__aeabi_d2f>
 800b0de:	4602      	mov	r2, r0
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	631a      	str	r2, [r3, #48]	@ 0x30
      sprintf(txBuffer, "Target=%.2f\r\n", motor->target);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	f7f5 fa55 	bl	8000598 <__aeabi_f2d>
 800b0ee:	4602      	mov	r2, r0
 800b0f0:	460b      	mov	r3, r1
 800b0f2:	490e      	ldr	r1, [pc, #56]	@ (800b12c <commander_run+0x94>)
 800b0f4:	480a      	ldr	r0, [pc, #40]	@ (800b120 <commander_run+0x88>)
 800b0f6:	f002 fcb7 	bl	800da68 <siprintf>
      HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800b0fa:	2264      	movs	r2, #100	@ 0x64
 800b0fc:	4908      	ldr	r1, [pc, #32]	@ (800b120 <commander_run+0x88>)
 800b0fe:	4809      	ldr	r0, [pc, #36]	@ (800b124 <commander_run+0x8c>)
 800b100:	f7fd ff80 	bl	8009004 <HAL_UART_Transmit_DMA>
      // printf("%s", sndBuff);
      // HAL_UART_Transmit_DMA(&huart3, (uint8_t *)sndBuff, sizeof(sndBuff));
      break;
 800b104:	bf00      	nop
      // case 'A': // A
      //   sprintf(sndBuff, "Ang=%.2f\r\n", shaftAngle);
      //   printf("%s", sndBuff);
      //   break;
    }
    toProcessData = 0;
 800b106:	4b03      	ldr	r3, [pc, #12]	@ (800b114 <commander_run+0x7c>)
 800b108:	2200      	movs	r2, #0
 800b10a:	701a      	strb	r2, [r3, #0]
  }
}
 800b10c:	bf00      	nop
 800b10e:	3708      	adds	r7, #8
 800b110:	46bd      	mov	sp, r7
 800b112:	bd80      	pop	{r7, pc}
 800b114:	200007d0 	.word	0x200007d0
 800b118:	2000076c 	.word	0x2000076c
 800b11c:	08010744 	.word	0x08010744
 800b120:	20000708 	.word	0x20000708
 800b124:	2000046c 	.word	0x2000046c
 800b128:	2000076d 	.word	0x2000076d
 800b12c:	08010754 	.word	0x08010754

0800b130 <encoderInit>:

#include "encoder.h"
#include "math_utils.h"
void encoderInit(MagEncoder *encoder, float _Ts, float (*_getRawAngle)(void))
{
 800b130:	b480      	push	{r7}
 800b132:	b085      	sub	sp, #20
 800b134:	af00      	add	r7, sp, #0
 800b136:	60f8      	str	r0, [r7, #12]
 800b138:	ed87 0a02 	vstr	s0, [r7, #8]
 800b13c:	6079      	str	r1, [r7, #4]
    encoder->angle_prev = 0;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	f04f 0200 	mov.w	r2, #0
 800b144:	601a      	str	r2, [r3, #0]
    encoder->vel_angle_prev = 0;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	f04f 0200 	mov.w	r2, #0
 800b14c:	605a      	str	r2, [r3, #4]
    encoder->full_rotations = 0;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2200      	movs	r2, #0
 800b152:	609a      	str	r2, [r3, #8]
    encoder->vel_full_rotations = 0;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	2200      	movs	r2, #0
 800b158:	60da      	str	r2, [r3, #12]
    encoder->shaftAngle = 0;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	f04f 0200 	mov.w	r2, #0
 800b160:	611a      	str	r2, [r3, #16]
    encoder->fullAngle = 0;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	f04f 0200 	mov.w	r2, #0
 800b168:	615a      	str	r2, [r3, #20]
    encoder->velocity = 0;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	f04f 0200 	mov.w	r2, #0
 800b170:	619a      	str	r2, [r3, #24]
    encoder->Ts = _Ts;
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	68ba      	ldr	r2, [r7, #8]
 800b176:	61da      	str	r2, [r3, #28]
    encoder->getRawAngle = _getRawAngle;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	687a      	ldr	r2, [r7, #4]
 800b17c:	625a      	str	r2, [r3, #36]	@ 0x24
    encoder->direction = UNKNOWN;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	2200      	movs	r2, #0
 800b182:	f883 2020 	strb.w	r2, [r3, #32]
}
 800b186:	bf00      	nop
 800b188:	3714      	adds	r7, #20
 800b18a:	46bd      	mov	sp, r7
 800b18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b190:	4770      	bx	lr
	...

0800b194 <goToZeroElecAngle>:
#include "pid.h"
#include "lowpass_filter.h"
#include "app.h"

void goToZeroElecAngle(FocMotor *motor)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b082      	sub	sp, #8
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
    setTorque(motor, 0, OPEN_LOOP_TORQUE, 0);
 800b19c:	ed9f 1a08 	vldr	s2, [pc, #32]	@ 800b1c0 <goToZeroElecAngle+0x2c>
 800b1a0:	eddf 0a08 	vldr	s1, [pc, #32]	@ 800b1c4 <goToZeroElecAngle+0x30>
 800b1a4:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 800b1c0 <goToZeroElecAngle+0x2c>
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f000 fda5 	bl	800bcf8 <setTorque>
    delay(700);
 800b1ae:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800b1b2:	f000 fbcd 	bl	800b950 <delay>
}
 800b1b6:	bf00      	nop
 800b1b8:	3708      	adds	r7, #8
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}
 800b1be:	bf00      	nop
 800b1c0:	00000000 	.word	0x00000000
 800b1c4:	405db3d7 	.word	0x405db3d7

0800b1c8 <getKeyFlags>:
#include "key.h"

static KeyStruct keyStruct[KEY_NUM];

uint getKeyFlags()
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	af00      	add	r7, sp, #0
    static uint keyFlagsBak; // back up keyflags for filtering
    static uchar filterCnt;
    static Byte flags;       // real time key flags with bits operation
    static uint keyFlagsBuf; // return key flags after filtering

    flags.byte = 0;
 800b1cc:	4b3b      	ldr	r3, [pc, #236]	@ (800b2bc <getKeyFlags+0xf4>)
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	701a      	strb	r2, [r3, #0]

    // when IO been multiplexed
    if (HAL_GPIO_ReadPin(SW_PORT, SW1_PIN) == 1)
 800b1d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800b1d6:	483a      	ldr	r0, [pc, #232]	@ (800b2c0 <getKeyFlags+0xf8>)
 800b1d8:	f7fa fd1e 	bl	8005c18 <HAL_GPIO_ReadPin>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	2b01      	cmp	r3, #1
 800b1e0:	d104      	bne.n	800b1ec <getKeyFlags+0x24>
    {
        flags.bits.b0 = 1; // SW1
 800b1e2:	4a36      	ldr	r2, [pc, #216]	@ (800b2bc <getKeyFlags+0xf4>)
 800b1e4:	7813      	ldrb	r3, [r2, #0]
 800b1e6:	f043 0301 	orr.w	r3, r3, #1
 800b1ea:	7013      	strb	r3, [r2, #0]
    }

    if (HAL_GPIO_ReadPin(SW_PORT, SW2_PIN) == 1)
 800b1ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b1f0:	4833      	ldr	r0, [pc, #204]	@ (800b2c0 <getKeyFlags+0xf8>)
 800b1f2:	f7fa fd11 	bl	8005c18 <HAL_GPIO_ReadPin>
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	2b01      	cmp	r3, #1
 800b1fa:	d104      	bne.n	800b206 <getKeyFlags+0x3e>
    {
        flags.bits.b1 = 1; // SW2
 800b1fc:	4a2f      	ldr	r2, [pc, #188]	@ (800b2bc <getKeyFlags+0xf4>)
 800b1fe:	7813      	ldrb	r3, [r2, #0]
 800b200:	f043 0302 	orr.w	r3, r3, #2
 800b204:	7013      	strb	r3, [r2, #0]
    }

    if (HAL_GPIO_ReadPin(SW_PORT, SW3_PIN) == 1)
 800b206:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800b20a:	482d      	ldr	r0, [pc, #180]	@ (800b2c0 <getKeyFlags+0xf8>)
 800b20c:	f7fa fd04 	bl	8005c18 <HAL_GPIO_ReadPin>
 800b210:	4603      	mov	r3, r0
 800b212:	2b01      	cmp	r3, #1
 800b214:	d104      	bne.n	800b220 <getKeyFlags+0x58>
    {
        flags.bits.b2 = 1; // SW3
 800b216:	4a29      	ldr	r2, [pc, #164]	@ (800b2bc <getKeyFlags+0xf4>)
 800b218:	7813      	ldrb	r3, [r2, #0]
 800b21a:	f043 0304 	orr.w	r3, r3, #4
 800b21e:	7013      	strb	r3, [r2, #0]
    }

    if (flags.byte == keyFlagsBak)
 800b220:	4b26      	ldr	r3, [pc, #152]	@ (800b2bc <getKeyFlags+0xf4>)
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	461a      	mov	r2, r3
 800b226:	4b27      	ldr	r3, [pc, #156]	@ (800b2c4 <getKeyFlags+0xfc>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	429a      	cmp	r2, r3
 800b22c:	d13c      	bne.n	800b2a8 <getKeyFlags+0xe0>
    {
        if (flags.bits.b0)
 800b22e:	4b23      	ldr	r3, [pc, #140]	@ (800b2bc <getKeyFlags+0xf4>)
 800b230:	781b      	ldrb	r3, [r3, #0]
 800b232:	f003 0301 	and.w	r3, r3, #1
 800b236:	b2db      	uxtb	r3, r3
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d006      	beq.n	800b24a <getKeyFlags+0x82>
            keyFlagsBuf |= 1;
 800b23c:	4b22      	ldr	r3, [pc, #136]	@ (800b2c8 <getKeyFlags+0x100>)
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	f043 0301 	orr.w	r3, r3, #1
 800b244:	4a20      	ldr	r2, [pc, #128]	@ (800b2c8 <getKeyFlags+0x100>)
 800b246:	6013      	str	r3, [r2, #0]
 800b248:	e005      	b.n	800b256 <getKeyFlags+0x8e>
        else
            keyFlagsBuf &= ~1;
 800b24a:	4b1f      	ldr	r3, [pc, #124]	@ (800b2c8 <getKeyFlags+0x100>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f023 0301 	bic.w	r3, r3, #1
 800b252:	4a1d      	ldr	r2, [pc, #116]	@ (800b2c8 <getKeyFlags+0x100>)
 800b254:	6013      	str	r3, [r2, #0]

        if (flags.bits.b1)
 800b256:	4b19      	ldr	r3, [pc, #100]	@ (800b2bc <getKeyFlags+0xf4>)
 800b258:	781b      	ldrb	r3, [r3, #0]
 800b25a:	f003 0302 	and.w	r3, r3, #2
 800b25e:	b2db      	uxtb	r3, r3
 800b260:	2b00      	cmp	r3, #0
 800b262:	d006      	beq.n	800b272 <getKeyFlags+0xaa>
            keyFlagsBuf |= 1 << 1;
 800b264:	4b18      	ldr	r3, [pc, #96]	@ (800b2c8 <getKeyFlags+0x100>)
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f043 0302 	orr.w	r3, r3, #2
 800b26c:	4a16      	ldr	r2, [pc, #88]	@ (800b2c8 <getKeyFlags+0x100>)
 800b26e:	6013      	str	r3, [r2, #0]
 800b270:	e005      	b.n	800b27e <getKeyFlags+0xb6>
        else
            keyFlagsBuf &= ~(1 << 1);
 800b272:	4b15      	ldr	r3, [pc, #84]	@ (800b2c8 <getKeyFlags+0x100>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f023 0302 	bic.w	r3, r3, #2
 800b27a:	4a13      	ldr	r2, [pc, #76]	@ (800b2c8 <getKeyFlags+0x100>)
 800b27c:	6013      	str	r3, [r2, #0]

        if (flags.bits.b2)
 800b27e:	4b0f      	ldr	r3, [pc, #60]	@ (800b2bc <getKeyFlags+0xf4>)
 800b280:	781b      	ldrb	r3, [r3, #0]
 800b282:	f003 0304 	and.w	r3, r3, #4
 800b286:	b2db      	uxtb	r3, r3
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d006      	beq.n	800b29a <getKeyFlags+0xd2>
            keyFlagsBuf |= 1 << 2;
 800b28c:	4b0e      	ldr	r3, [pc, #56]	@ (800b2c8 <getKeyFlags+0x100>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f043 0304 	orr.w	r3, r3, #4
 800b294:	4a0c      	ldr	r2, [pc, #48]	@ (800b2c8 <getKeyFlags+0x100>)
 800b296:	6013      	str	r3, [r2, #0]
 800b298:	e00b      	b.n	800b2b2 <getKeyFlags+0xea>
        else
            keyFlagsBuf &= ~(1 << 2);
 800b29a:	4b0b      	ldr	r3, [pc, #44]	@ (800b2c8 <getKeyFlags+0x100>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f023 0304 	bic.w	r3, r3, #4
 800b2a2:	4a09      	ldr	r2, [pc, #36]	@ (800b2c8 <getKeyFlags+0x100>)
 800b2a4:	6013      	str	r3, [r2, #0]
 800b2a6:	e004      	b.n	800b2b2 <getKeyFlags+0xea>
    }
    else
    {
        keyFlagsBak = flags.byte;
 800b2a8:	4b04      	ldr	r3, [pc, #16]	@ (800b2bc <getKeyFlags+0xf4>)
 800b2aa:	781b      	ldrb	r3, [r3, #0]
 800b2ac:	461a      	mov	r2, r3
 800b2ae:	4b05      	ldr	r3, [pc, #20]	@ (800b2c4 <getKeyFlags+0xfc>)
 800b2b0:	601a      	str	r2, [r3, #0]
    }
#if DEBUG_KEY
    // displayStuff = keyFlagsBuf;
#endif

    return keyFlagsBuf;
 800b2b2:	4b05      	ldr	r3, [pc, #20]	@ (800b2c8 <getKeyFlags+0x100>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
}
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	bd80      	pop	{r7, pc}
 800b2ba:	bf00      	nop
 800b2bc:	20000804 	.word	0x20000804
 800b2c0:	48000800 	.word	0x48000800
 800b2c4:	20000808 	.word	0x20000808
 800b2c8:	2000080c 	.word	0x2000080c

0800b2cc <keyScan>:

void keyScan()
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b082      	sub	sp, #8
 800b2d0:	af00      	add	r7, sp, #0

    uint keyFlags;

    keyFlags = getKeyFlags();
 800b2d2:	f7ff ff79 	bl	800b1c8 <getKeyFlags>
 800b2d6:	6038      	str	r0, [r7, #0]

    if (keyFlags == 0)
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d13b      	bne.n	800b356 <keyScan+0x8a>
    {
        uchar i;
        for (i = 0; i < KEY_NUM; i++)
 800b2de:	2300      	movs	r3, #0
 800b2e0:	71fb      	strb	r3, [r7, #7]
 800b2e2:	e035      	b.n	800b350 <keyScan+0x84>
        {
            if (keyStruct[i].keyType == LONG_WITH_SHORT && keyStruct[i].trigCnt > 0)
 800b2e4:	79fa      	ldrb	r2, [r7, #7]
 800b2e6:	4992      	ldr	r1, [pc, #584]	@ (800b530 <keyScan+0x264>)
 800b2e8:	4613      	mov	r3, r2
 800b2ea:	005b      	lsls	r3, r3, #1
 800b2ec:	4413      	add	r3, r2
 800b2ee:	009b      	lsls	r3, r3, #2
 800b2f0:	440b      	add	r3, r1
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	2b01      	cmp	r3, #1
 800b2f6:	d114      	bne.n	800b322 <keyScan+0x56>
 800b2f8:	79fa      	ldrb	r2, [r7, #7]
 800b2fa:	498d      	ldr	r1, [pc, #564]	@ (800b530 <keyScan+0x264>)
 800b2fc:	4613      	mov	r3, r2
 800b2fe:	005b      	lsls	r3, r3, #1
 800b300:	4413      	add	r3, r2
 800b302:	009b      	lsls	r3, r3, #2
 800b304:	440b      	add	r3, r1
 800b306:	3304      	adds	r3, #4
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d009      	beq.n	800b322 <keyScan+0x56>
            {
                keyStruct[i].trigType = TRIG_SHORT;
 800b30e:	79fa      	ldrb	r2, [r7, #7]
 800b310:	4987      	ldr	r1, [pc, #540]	@ (800b530 <keyScan+0x264>)
 800b312:	4613      	mov	r3, r2
 800b314:	005b      	lsls	r3, r3, #1
 800b316:	4413      	add	r3, r2
 800b318:	009b      	lsls	r3, r3, #2
 800b31a:	440b      	add	r3, r1
 800b31c:	3308      	adds	r3, #8
 800b31e:	2201      	movs	r2, #1
 800b320:	701a      	strb	r2, [r3, #0]
            }
            keyStruct[i].trigCnt = 0;
 800b322:	79fa      	ldrb	r2, [r7, #7]
 800b324:	4982      	ldr	r1, [pc, #520]	@ (800b530 <keyScan+0x264>)
 800b326:	4613      	mov	r3, r2
 800b328:	005b      	lsls	r3, r3, #1
 800b32a:	4413      	add	r3, r2
 800b32c:	009b      	lsls	r3, r3, #2
 800b32e:	440b      	add	r3, r1
 800b330:	3304      	adds	r3, #4
 800b332:	2200      	movs	r2, #0
 800b334:	601a      	str	r2, [r3, #0]
            keyStruct[i].preKeyValue = NO_TRIG;
 800b336:	79fa      	ldrb	r2, [r7, #7]
 800b338:	497d      	ldr	r1, [pc, #500]	@ (800b530 <keyScan+0x264>)
 800b33a:	4613      	mov	r3, r2
 800b33c:	005b      	lsls	r3, r3, #1
 800b33e:	4413      	add	r3, r2
 800b340:	009b      	lsls	r3, r3, #2
 800b342:	440b      	add	r3, r1
 800b344:	3309      	adds	r3, #9
 800b346:	2200      	movs	r2, #0
 800b348:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < KEY_NUM; i++)
 800b34a:	79fb      	ldrb	r3, [r7, #7]
 800b34c:	3301      	adds	r3, #1
 800b34e:	71fb      	strb	r3, [r7, #7]
 800b350:	79fb      	ldrb	r3, [r7, #7]
 800b352:	2b03      	cmp	r3, #3
 800b354:	d9c6      	bls.n	800b2e4 <keyScan+0x18>
    //                keyStruct[0].trigType = keyStruct[1].preKeyValue;
    //            }
    //        }
    //    }

    if (keyStruct[1].preKeyValue == NO_TRIG)
 800b356:	4b76      	ldr	r3, [pc, #472]	@ (800b530 <keyScan+0x264>)
 800b358:	7d5b      	ldrb	r3, [r3, #21]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d131      	bne.n	800b3c2 <keyScan+0xf6>
    {
        if (keyFlags == K(1))
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	2b01      	cmp	r3, #1
 800b362:	d15d      	bne.n	800b420 <keyScan+0x154>
        {
            if (keyStruct[1].preKeyValue == NO_TRIG)
 800b364:	4b72      	ldr	r3, [pc, #456]	@ (800b530 <keyScan+0x264>)
 800b366:	7d5b      	ldrb	r3, [r3, #21]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d159      	bne.n	800b420 <keyScan+0x154>
            {
                if (keyStruct[1].keyType == SHORT || keyStruct[1].keyType == CONTINUOUS)
 800b36c:	4b70      	ldr	r3, [pc, #448]	@ (800b530 <keyScan+0x264>)
 800b36e:	7b1b      	ldrb	r3, [r3, #12]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d003      	beq.n	800b37c <keyScan+0xb0>
 800b374:	4b6e      	ldr	r3, [pc, #440]	@ (800b530 <keyScan+0x264>)
 800b376:	7b1b      	ldrb	r3, [r3, #12]
 800b378:	2b02      	cmp	r3, #2
 800b37a:	d106      	bne.n	800b38a <keyScan+0xbe>
                {
                    keyStruct[1].trigType = TRIG_SHORT;
 800b37c:	4b6c      	ldr	r3, [pc, #432]	@ (800b530 <keyScan+0x264>)
 800b37e:	2201      	movs	r2, #1
 800b380:	751a      	strb	r2, [r3, #20]
                    keyStruct[1].preKeyValue = TRIG_SHORT;
 800b382:	4b6b      	ldr	r3, [pc, #428]	@ (800b530 <keyScan+0x264>)
 800b384:	2201      	movs	r2, #1
 800b386:	755a      	strb	r2, [r3, #21]
 800b388:	e04a      	b.n	800b420 <keyScan+0x154>
                }
                else if (keyStruct[1].keyType == LONG_WITH_SHORT || keyStruct[1].keyType == LONG)
 800b38a:	4b69      	ldr	r3, [pc, #420]	@ (800b530 <keyScan+0x264>)
 800b38c:	7b1b      	ldrb	r3, [r3, #12]
 800b38e:	2b01      	cmp	r3, #1
 800b390:	d003      	beq.n	800b39a <keyScan+0xce>
 800b392:	4b67      	ldr	r3, [pc, #412]	@ (800b530 <keyScan+0x264>)
 800b394:	7b1b      	ldrb	r3, [r3, #12]
 800b396:	2b03      	cmp	r3, #3
 800b398:	d142      	bne.n	800b420 <keyScan+0x154>
                {
                    if (++keyStruct[1].trigCnt >= KEY1_LONG_CNT)
 800b39a:	4b65      	ldr	r3, [pc, #404]	@ (800b530 <keyScan+0x264>)
 800b39c:	691b      	ldr	r3, [r3, #16]
 800b39e:	3301      	adds	r3, #1
 800b3a0:	4a63      	ldr	r2, [pc, #396]	@ (800b530 <keyScan+0x264>)
 800b3a2:	6113      	str	r3, [r2, #16]
 800b3a4:	4b62      	ldr	r3, [pc, #392]	@ (800b530 <keyScan+0x264>)
 800b3a6:	691b      	ldr	r3, [r3, #16]
 800b3a8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800b3ac:	d338      	bcc.n	800b420 <keyScan+0x154>
                    {
                        keyStruct[1].trigCnt = 0;
 800b3ae:	4b60      	ldr	r3, [pc, #384]	@ (800b530 <keyScan+0x264>)
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	611a      	str	r2, [r3, #16]
                        keyStruct[1].trigType = TRIG_LONG;
 800b3b4:	4b5e      	ldr	r3, [pc, #376]	@ (800b530 <keyScan+0x264>)
 800b3b6:	2202      	movs	r2, #2
 800b3b8:	751a      	strb	r2, [r3, #20]
                        keyStruct[1].preKeyValue = TRIG_LONG;
 800b3ba:	4b5d      	ldr	r3, [pc, #372]	@ (800b530 <keyScan+0x264>)
 800b3bc:	2202      	movs	r2, #2
 800b3be:	755a      	strb	r2, [r3, #21]
 800b3c0:	e02e      	b.n	800b420 <keyScan+0x154>
                    }
                }
            }
        }
    }
    else if (keyStruct[1].keyType == CONTINUOUS)
 800b3c2:	4b5b      	ldr	r3, [pc, #364]	@ (800b530 <keyScan+0x264>)
 800b3c4:	7b1b      	ldrb	r3, [r3, #12]
 800b3c6:	2b02      	cmp	r3, #2
 800b3c8:	d12a      	bne.n	800b420 <keyScan+0x154>
    {
        if (keyStruct[1].preKeyValue == TRIG_SHORT) // short key
 800b3ca:	4b59      	ldr	r3, [pc, #356]	@ (800b530 <keyScan+0x264>)
 800b3cc:	7d5b      	ldrb	r3, [r3, #21]
 800b3ce:	2b01      	cmp	r3, #1
 800b3d0:	d112      	bne.n	800b3f8 <keyScan+0x12c>
        {
            if (++keyStruct[1].trigCnt >= CONTINUOUS_TRIG_CNT)
 800b3d2:	4b57      	ldr	r3, [pc, #348]	@ (800b530 <keyScan+0x264>)
 800b3d4:	691b      	ldr	r3, [r3, #16]
 800b3d6:	3301      	adds	r3, #1
 800b3d8:	4a55      	ldr	r2, [pc, #340]	@ (800b530 <keyScan+0x264>)
 800b3da:	6113      	str	r3, [r2, #16]
 800b3dc:	4b54      	ldr	r3, [pc, #336]	@ (800b530 <keyScan+0x264>)
 800b3de:	691b      	ldr	r3, [r3, #16]
 800b3e0:	2b63      	cmp	r3, #99	@ 0x63
 800b3e2:	d91d      	bls.n	800b420 <keyScan+0x154>
            {
                keyStruct[1].trigCnt = 0;
 800b3e4:	4b52      	ldr	r3, [pc, #328]	@ (800b530 <keyScan+0x264>)
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	611a      	str	r2, [r3, #16]
                keyStruct[1].trigType = TRIG_LONG; // long
 800b3ea:	4b51      	ldr	r3, [pc, #324]	@ (800b530 <keyScan+0x264>)
 800b3ec:	2202      	movs	r2, #2
 800b3ee:	751a      	strb	r2, [r3, #20]
                keyStruct[1].preKeyValue = TRIG_LONG;
 800b3f0:	4b4f      	ldr	r3, [pc, #316]	@ (800b530 <keyScan+0x264>)
 800b3f2:	2202      	movs	r2, #2
 800b3f4:	755a      	strb	r2, [r3, #21]
 800b3f6:	e013      	b.n	800b420 <keyScan+0x154>
            }
        }
        else if (keyStruct[1].preKeyValue == TRIG_LONG) // long key
 800b3f8:	4b4d      	ldr	r3, [pc, #308]	@ (800b530 <keyScan+0x264>)
 800b3fa:	7d5b      	ldrb	r3, [r3, #21]
 800b3fc:	2b02      	cmp	r3, #2
 800b3fe:	d10f      	bne.n	800b420 <keyScan+0x154>
        {
            if (++keyStruct[1].trigCnt >= CONTINUOUS_INTEVAL)
 800b400:	4b4b      	ldr	r3, [pc, #300]	@ (800b530 <keyScan+0x264>)
 800b402:	691b      	ldr	r3, [r3, #16]
 800b404:	3301      	adds	r3, #1
 800b406:	4a4a      	ldr	r2, [pc, #296]	@ (800b530 <keyScan+0x264>)
 800b408:	6113      	str	r3, [r2, #16]
 800b40a:	4b49      	ldr	r3, [pc, #292]	@ (800b530 <keyScan+0x264>)
 800b40c:	691b      	ldr	r3, [r3, #16]
 800b40e:	2b27      	cmp	r3, #39	@ 0x27
 800b410:	d906      	bls.n	800b420 <keyScan+0x154>
            {
                keyStruct[1].trigCnt = 0;
 800b412:	4b47      	ldr	r3, [pc, #284]	@ (800b530 <keyScan+0x264>)
 800b414:	2200      	movs	r2, #0
 800b416:	611a      	str	r2, [r3, #16]
                keyStruct[1].trigType = keyStruct[1].preKeyValue;
 800b418:	4b45      	ldr	r3, [pc, #276]	@ (800b530 <keyScan+0x264>)
 800b41a:	7d5a      	ldrb	r2, [r3, #21]
 800b41c:	4b44      	ldr	r3, [pc, #272]	@ (800b530 <keyScan+0x264>)
 800b41e:	751a      	strb	r2, [r3, #20]
            }
        }
    }

    if (keyStruct[2].preKeyValue == NO_TRIG)
 800b420:	4b43      	ldr	r3, [pc, #268]	@ (800b530 <keyScan+0x264>)
 800b422:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b426:	2b00      	cmp	r3, #0
 800b428:	d131      	bne.n	800b48e <keyScan+0x1c2>
    {
        if (keyFlags == K(2))
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	2b02      	cmp	r3, #2
 800b42e:	d163      	bne.n	800b4f8 <keyScan+0x22c>
        {

            if (keyStruct[2].keyType == SHORT || keyStruct[2].keyType == CONTINUOUS)
 800b430:	4b3f      	ldr	r3, [pc, #252]	@ (800b530 <keyScan+0x264>)
 800b432:	7e1b      	ldrb	r3, [r3, #24]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d003      	beq.n	800b440 <keyScan+0x174>
 800b438:	4b3d      	ldr	r3, [pc, #244]	@ (800b530 <keyScan+0x264>)
 800b43a:	7e1b      	ldrb	r3, [r3, #24]
 800b43c:	2b02      	cmp	r3, #2
 800b43e:	d108      	bne.n	800b452 <keyScan+0x186>
            {
                keyStruct[2].trigType = TRIG_SHORT;
 800b440:	4b3b      	ldr	r3, [pc, #236]	@ (800b530 <keyScan+0x264>)
 800b442:	2201      	movs	r2, #1
 800b444:	f883 2020 	strb.w	r2, [r3, #32]
                keyStruct[2].preKeyValue = TRIG_SHORT;
 800b448:	4b39      	ldr	r3, [pc, #228]	@ (800b530 <keyScan+0x264>)
 800b44a:	2201      	movs	r2, #1
 800b44c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800b450:	e052      	b.n	800b4f8 <keyScan+0x22c>
            }
            else if (keyStruct[2].keyType == LONG_WITH_SHORT || keyStruct[2].keyType == LONG)
 800b452:	4b37      	ldr	r3, [pc, #220]	@ (800b530 <keyScan+0x264>)
 800b454:	7e1b      	ldrb	r3, [r3, #24]
 800b456:	2b01      	cmp	r3, #1
 800b458:	d003      	beq.n	800b462 <keyScan+0x196>
 800b45a:	4b35      	ldr	r3, [pc, #212]	@ (800b530 <keyScan+0x264>)
 800b45c:	7e1b      	ldrb	r3, [r3, #24]
 800b45e:	2b03      	cmp	r3, #3
 800b460:	d14a      	bne.n	800b4f8 <keyScan+0x22c>
            {
                if (++keyStruct[2].trigCnt >= KEY2_LONG_CNT)
 800b462:	4b33      	ldr	r3, [pc, #204]	@ (800b530 <keyScan+0x264>)
 800b464:	69db      	ldr	r3, [r3, #28]
 800b466:	3301      	adds	r3, #1
 800b468:	4a31      	ldr	r2, [pc, #196]	@ (800b530 <keyScan+0x264>)
 800b46a:	61d3      	str	r3, [r2, #28]
 800b46c:	4b30      	ldr	r3, [pc, #192]	@ (800b530 <keyScan+0x264>)
 800b46e:	69db      	ldr	r3, [r3, #28]
 800b470:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800b474:	d340      	bcc.n	800b4f8 <keyScan+0x22c>
                {
                    keyStruct[2].trigCnt = 0;
 800b476:	4b2e      	ldr	r3, [pc, #184]	@ (800b530 <keyScan+0x264>)
 800b478:	2200      	movs	r2, #0
 800b47a:	61da      	str	r2, [r3, #28]
                    keyStruct[2].trigType = TRIG_LONG;
 800b47c:	4b2c      	ldr	r3, [pc, #176]	@ (800b530 <keyScan+0x264>)
 800b47e:	2202      	movs	r2, #2
 800b480:	f883 2020 	strb.w	r2, [r3, #32]
                    keyStruct[2].preKeyValue = TRIG_LONG;
 800b484:	4b2a      	ldr	r3, [pc, #168]	@ (800b530 <keyScan+0x264>)
 800b486:	2202      	movs	r2, #2
 800b488:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800b48c:	e034      	b.n	800b4f8 <keyScan+0x22c>
                }
            }
        }
    }
    else if (keyStruct[2].keyType == CONTINUOUS)
 800b48e:	4b28      	ldr	r3, [pc, #160]	@ (800b530 <keyScan+0x264>)
 800b490:	7e1b      	ldrb	r3, [r3, #24]
 800b492:	2b02      	cmp	r3, #2
 800b494:	d130      	bne.n	800b4f8 <keyScan+0x22c>
    {
        if (keyStruct[2].preKeyValue == TRIG_SHORT) // short key
 800b496:	4b26      	ldr	r3, [pc, #152]	@ (800b530 <keyScan+0x264>)
 800b498:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	d114      	bne.n	800b4ca <keyScan+0x1fe>
        {
            if (++keyStruct[2].trigCnt >= CONTINUOUS_TRIG_CNT)
 800b4a0:	4b23      	ldr	r3, [pc, #140]	@ (800b530 <keyScan+0x264>)
 800b4a2:	69db      	ldr	r3, [r3, #28]
 800b4a4:	3301      	adds	r3, #1
 800b4a6:	4a22      	ldr	r2, [pc, #136]	@ (800b530 <keyScan+0x264>)
 800b4a8:	61d3      	str	r3, [r2, #28]
 800b4aa:	4b21      	ldr	r3, [pc, #132]	@ (800b530 <keyScan+0x264>)
 800b4ac:	69db      	ldr	r3, [r3, #28]
 800b4ae:	2b63      	cmp	r3, #99	@ 0x63
 800b4b0:	d922      	bls.n	800b4f8 <keyScan+0x22c>
            {
                keyStruct[2].trigCnt = 0;
 800b4b2:	4b1f      	ldr	r3, [pc, #124]	@ (800b530 <keyScan+0x264>)
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	61da      	str	r2, [r3, #28]
                keyStruct[2].trigType = TRIG_LONG; // long
 800b4b8:	4b1d      	ldr	r3, [pc, #116]	@ (800b530 <keyScan+0x264>)
 800b4ba:	2202      	movs	r2, #2
 800b4bc:	f883 2020 	strb.w	r2, [r3, #32]
                keyStruct[2].preKeyValue = TRIG_LONG;
 800b4c0:	4b1b      	ldr	r3, [pc, #108]	@ (800b530 <keyScan+0x264>)
 800b4c2:	2202      	movs	r2, #2
 800b4c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800b4c8:	e016      	b.n	800b4f8 <keyScan+0x22c>
            }
        }
        else if (keyStruct[2].preKeyValue == TRIG_LONG) // long key
 800b4ca:	4b19      	ldr	r3, [pc, #100]	@ (800b530 <keyScan+0x264>)
 800b4cc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b4d0:	2b02      	cmp	r3, #2
 800b4d2:	d111      	bne.n	800b4f8 <keyScan+0x22c>
        {
            if (++keyStruct[2].trigCnt >= CONTINUOUS_INTEVAL)
 800b4d4:	4b16      	ldr	r3, [pc, #88]	@ (800b530 <keyScan+0x264>)
 800b4d6:	69db      	ldr	r3, [r3, #28]
 800b4d8:	3301      	adds	r3, #1
 800b4da:	4a15      	ldr	r2, [pc, #84]	@ (800b530 <keyScan+0x264>)
 800b4dc:	61d3      	str	r3, [r2, #28]
 800b4de:	4b14      	ldr	r3, [pc, #80]	@ (800b530 <keyScan+0x264>)
 800b4e0:	69db      	ldr	r3, [r3, #28]
 800b4e2:	2b27      	cmp	r3, #39	@ 0x27
 800b4e4:	d908      	bls.n	800b4f8 <keyScan+0x22c>
            {
                keyStruct[2].trigCnt = 0;
 800b4e6:	4b12      	ldr	r3, [pc, #72]	@ (800b530 <keyScan+0x264>)
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	61da      	str	r2, [r3, #28]
                keyStruct[2].trigType = keyStruct[2].preKeyValue;
 800b4ec:	4b10      	ldr	r3, [pc, #64]	@ (800b530 <keyScan+0x264>)
 800b4ee:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800b4f2:	4b0f      	ldr	r3, [pc, #60]	@ (800b530 <keyScan+0x264>)
 800b4f4:	f883 2020 	strb.w	r2, [r3, #32]
            }
        }
    }

    if (keyStruct[3].preKeyValue == NO_TRIG)
 800b4f8:	4b0d      	ldr	r3, [pc, #52]	@ (800b530 <keyScan+0x264>)
 800b4fa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d137      	bne.n	800b572 <keyScan+0x2a6>
    {
        if (keyFlags == K(3))
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	2b04      	cmp	r3, #4
 800b506:	d16a      	bne.n	800b5de <keyScan+0x312>
        {
            if (keyStruct[3].keyType == SHORT || keyStruct[3].keyType == CONTINUOUS)
 800b508:	4b09      	ldr	r3, [pc, #36]	@ (800b530 <keyScan+0x264>)
 800b50a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d004      	beq.n	800b51c <keyScan+0x250>
 800b512:	4b07      	ldr	r3, [pc, #28]	@ (800b530 <keyScan+0x264>)
 800b514:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b518:	2b02      	cmp	r3, #2
 800b51a:	d10b      	bne.n	800b534 <keyScan+0x268>
            {
                keyStruct[3].trigType = TRIG_SHORT;
 800b51c:	4b04      	ldr	r3, [pc, #16]	@ (800b530 <keyScan+0x264>)
 800b51e:	2201      	movs	r2, #1
 800b520:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                keyStruct[3].preKeyValue = TRIG_SHORT;
 800b524:	4b02      	ldr	r3, [pc, #8]	@ (800b530 <keyScan+0x264>)
 800b526:	2201      	movs	r2, #1
 800b528:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                keyStruct[3].trigCnt = 0;
                keyStruct[3].trigType = keyStruct[3].preKeyValue;
            }
        }
    }
}
 800b52c:	e057      	b.n	800b5de <keyScan+0x312>
 800b52e:	bf00      	nop
 800b530:	200007d4 	.word	0x200007d4
            else if (keyStruct[3].keyType == LONG_WITH_SHORT || keyStruct[3].keyType == LONG)
 800b534:	4b2c      	ldr	r3, [pc, #176]	@ (800b5e8 <keyScan+0x31c>)
 800b536:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b53a:	2b01      	cmp	r3, #1
 800b53c:	d004      	beq.n	800b548 <keyScan+0x27c>
 800b53e:	4b2a      	ldr	r3, [pc, #168]	@ (800b5e8 <keyScan+0x31c>)
 800b540:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b544:	2b03      	cmp	r3, #3
 800b546:	d14a      	bne.n	800b5de <keyScan+0x312>
                if (++keyStruct[3].trigCnt >= KEY3_LONG_CNT)
 800b548:	4b27      	ldr	r3, [pc, #156]	@ (800b5e8 <keyScan+0x31c>)
 800b54a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b54c:	3301      	adds	r3, #1
 800b54e:	4a26      	ldr	r2, [pc, #152]	@ (800b5e8 <keyScan+0x31c>)
 800b550:	6293      	str	r3, [r2, #40]	@ 0x28
 800b552:	4b25      	ldr	r3, [pc, #148]	@ (800b5e8 <keyScan+0x31c>)
 800b554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b556:	2b00      	cmp	r3, #0
 800b558:	d041      	beq.n	800b5de <keyScan+0x312>
                    keyStruct[3].trigCnt = 0;
 800b55a:	4b23      	ldr	r3, [pc, #140]	@ (800b5e8 <keyScan+0x31c>)
 800b55c:	2200      	movs	r2, #0
 800b55e:	629a      	str	r2, [r3, #40]	@ 0x28
                    keyStruct[3].trigType = TRIG_LONG;
 800b560:	4b21      	ldr	r3, [pc, #132]	@ (800b5e8 <keyScan+0x31c>)
 800b562:	2202      	movs	r2, #2
 800b564:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                    keyStruct[3].preKeyValue = TRIG_LONG;
 800b568:	4b1f      	ldr	r3, [pc, #124]	@ (800b5e8 <keyScan+0x31c>)
 800b56a:	2202      	movs	r2, #2
 800b56c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800b570:	e035      	b.n	800b5de <keyScan+0x312>
    else if (keyStruct[3].keyType == CONTINUOUS)
 800b572:	4b1d      	ldr	r3, [pc, #116]	@ (800b5e8 <keyScan+0x31c>)
 800b574:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b578:	2b02      	cmp	r3, #2
 800b57a:	d130      	bne.n	800b5de <keyScan+0x312>
        if (keyStruct[3].preKeyValue == TRIG_SHORT) // short key
 800b57c:	4b1a      	ldr	r3, [pc, #104]	@ (800b5e8 <keyScan+0x31c>)
 800b57e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b582:	2b01      	cmp	r3, #1
 800b584:	d114      	bne.n	800b5b0 <keyScan+0x2e4>
            if (++keyStruct[3].trigCnt >= CONTINUOUS_TRIG_CNT)
 800b586:	4b18      	ldr	r3, [pc, #96]	@ (800b5e8 <keyScan+0x31c>)
 800b588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b58a:	3301      	adds	r3, #1
 800b58c:	4a16      	ldr	r2, [pc, #88]	@ (800b5e8 <keyScan+0x31c>)
 800b58e:	6293      	str	r3, [r2, #40]	@ 0x28
 800b590:	4b15      	ldr	r3, [pc, #84]	@ (800b5e8 <keyScan+0x31c>)
 800b592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b594:	2b63      	cmp	r3, #99	@ 0x63
 800b596:	d922      	bls.n	800b5de <keyScan+0x312>
                keyStruct[3].trigCnt = 0;
 800b598:	4b13      	ldr	r3, [pc, #76]	@ (800b5e8 <keyScan+0x31c>)
 800b59a:	2200      	movs	r2, #0
 800b59c:	629a      	str	r2, [r3, #40]	@ 0x28
                keyStruct[3].trigType = TRIG_LONG; // long
 800b59e:	4b12      	ldr	r3, [pc, #72]	@ (800b5e8 <keyScan+0x31c>)
 800b5a0:	2202      	movs	r2, #2
 800b5a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                keyStruct[3].preKeyValue = TRIG_LONG;
 800b5a6:	4b10      	ldr	r3, [pc, #64]	@ (800b5e8 <keyScan+0x31c>)
 800b5a8:	2202      	movs	r2, #2
 800b5aa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800b5ae:	e016      	b.n	800b5de <keyScan+0x312>
        else if (keyStruct[3].preKeyValue == TRIG_LONG) // long key
 800b5b0:	4b0d      	ldr	r3, [pc, #52]	@ (800b5e8 <keyScan+0x31c>)
 800b5b2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b5b6:	2b02      	cmp	r3, #2
 800b5b8:	d111      	bne.n	800b5de <keyScan+0x312>
            if (++keyStruct[3].trigCnt >= CONTINUOUS_INTEVAL)
 800b5ba:	4b0b      	ldr	r3, [pc, #44]	@ (800b5e8 <keyScan+0x31c>)
 800b5bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5be:	3301      	adds	r3, #1
 800b5c0:	4a09      	ldr	r2, [pc, #36]	@ (800b5e8 <keyScan+0x31c>)
 800b5c2:	6293      	str	r3, [r2, #40]	@ 0x28
 800b5c4:	4b08      	ldr	r3, [pc, #32]	@ (800b5e8 <keyScan+0x31c>)
 800b5c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5c8:	2b27      	cmp	r3, #39	@ 0x27
 800b5ca:	d908      	bls.n	800b5de <keyScan+0x312>
                keyStruct[3].trigCnt = 0;
 800b5cc:	4b06      	ldr	r3, [pc, #24]	@ (800b5e8 <keyScan+0x31c>)
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	629a      	str	r2, [r3, #40]	@ 0x28
                keyStruct[3].trigType = keyStruct[3].preKeyValue;
 800b5d2:	4b05      	ldr	r3, [pc, #20]	@ (800b5e8 <keyScan+0x31c>)
 800b5d4:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 800b5d8:	4b03      	ldr	r3, [pc, #12]	@ (800b5e8 <keyScan+0x31c>)
 800b5da:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
}
 800b5de:	bf00      	nop
 800b5e0:	3708      	adds	r7, #8
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}
 800b5e6:	bf00      	nop
 800b5e8:	200007d4 	.word	0x200007d4

0800b5ec <getKeyState>:

/*

 */
void getKeyState(KeyState *keyState)
{
 800b5ec:	b480      	push	{r7}
 800b5ee:	b085      	sub	sp, #20
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
    uchar i;

    if (keyStruct[1].trigType == TRIG_SHORT)
 800b5f4:	4b1b      	ldr	r3, [pc, #108]	@ (800b664 <getKeyState+0x78>)
 800b5f6:	7d1b      	ldrb	r3, [r3, #20]
 800b5f8:	2b01      	cmp	r3, #1
 800b5fa:	d103      	bne.n	800b604 <getKeyState+0x18>
        *keyState = USER1_SHORT;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2201      	movs	r2, #1
 800b600:	701a      	strb	r2, [r3, #0]
 800b602:	e014      	b.n	800b62e <getKeyState+0x42>
    else if (keyStruct[2].trigType == TRIG_SHORT)
 800b604:	4b17      	ldr	r3, [pc, #92]	@ (800b664 <getKeyState+0x78>)
 800b606:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b60a:	2b01      	cmp	r3, #1
 800b60c:	d103      	bne.n	800b616 <getKeyState+0x2a>
        *keyState = USER2_SHORT;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	2202      	movs	r2, #2
 800b612:	701a      	strb	r2, [r3, #0]
 800b614:	e00b      	b.n	800b62e <getKeyState+0x42>
    else if (keyStruct[3].trigType == TRIG_SHORT)
 800b616:	4b13      	ldr	r3, [pc, #76]	@ (800b664 <getKeyState+0x78>)
 800b618:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b61c:	2b01      	cmp	r3, #1
 800b61e:	d103      	bne.n	800b628 <getKeyState+0x3c>
        *keyState = USER3_SHORT;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2203      	movs	r2, #3
 800b624:	701a      	strb	r2, [r3, #0]
 800b626:	e002      	b.n	800b62e <getKeyState+0x42>
    else
        *keyState = NONE_KEY;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2200      	movs	r2, #0
 800b62c:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < KEY_NUM; i++)
 800b62e:	2300      	movs	r3, #0
 800b630:	73fb      	strb	r3, [r7, #15]
 800b632:	e00c      	b.n	800b64e <getKeyState+0x62>
    {
        keyStruct[i].trigType = NO_TRIG;
 800b634:	7bfa      	ldrb	r2, [r7, #15]
 800b636:	490b      	ldr	r1, [pc, #44]	@ (800b664 <getKeyState+0x78>)
 800b638:	4613      	mov	r3, r2
 800b63a:	005b      	lsls	r3, r3, #1
 800b63c:	4413      	add	r3, r2
 800b63e:	009b      	lsls	r3, r3, #2
 800b640:	440b      	add	r3, r1
 800b642:	3308      	adds	r3, #8
 800b644:	2200      	movs	r2, #0
 800b646:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < KEY_NUM; i++)
 800b648:	7bfb      	ldrb	r3, [r7, #15]
 800b64a:	3301      	adds	r3, #1
 800b64c:	73fb      	strb	r3, [r7, #15]
 800b64e:	7bfb      	ldrb	r3, [r7, #15]
 800b650:	2b03      	cmp	r3, #3
 800b652:	d9ef      	bls.n	800b634 <getKeyState+0x48>
    }
}
 800b654:	bf00      	nop
 800b656:	bf00      	nop
 800b658:	3714      	adds	r7, #20
 800b65a:	46bd      	mov	sp, r7
 800b65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b660:	4770      	bx	lr
 800b662:	bf00      	nop
 800b664:	200007d4 	.word	0x200007d4

0800b668 <lpfInit>:
#include "lowpass_filter.h"

void lpfInit(LowPassFilter *filter, const float _Tf, const float _dt)
{
 800b668:	b480      	push	{r7}
 800b66a:	b085      	sub	sp, #20
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	ed87 0a02 	vstr	s0, [r7, #8]
 800b674:	edc7 0a01 	vstr	s1, [r7, #4]
    filter->Tf = _Tf;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	68ba      	ldr	r2, [r7, #8]
 800b67c:	601a      	str	r2, [r3, #0]
    filter->dt = _dt;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	605a      	str	r2, [r3, #4]
    filter->y_prev = 0;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f04f 0200 	mov.w	r2, #0
 800b68a:	609a      	str	r2, [r3, #8]
}
 800b68c:	bf00      	nop
 800b68e:	3714      	adds	r7, #20
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr

0800b698 <_sin>:

// function approximating the sine calculation by using fixed size array
// uses a 65 element lookup table and interpolation
// thanks to @dekutree for his work on optimizing this
__attribute__((weak)) float _sin(float a)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b086      	sub	sp, #24
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	ed87 0a01 	vstr	s0, [r7, #4]
  // 16bit integer array for sine lookup. interpolation is used for better precision
  // 16 bit precision on sine value, 8 bit fractional value for interpolation, 6bit LUT size
  // resulting precision compared to stdlib sine is 0.00006480 (RMS difference in range -PI,PI for 3217 steps)
  static uint16_t sine_array[65] = {0, 804, 1608, 2411, 3212, 4011, 4808, 5602, 6393, 7180, 7962, 8740, 9512, 10279, 11039, 11793, 12540, 13279, 14010, 14733, 15447, 16151, 16846, 17531, 18205, 18868, 19520, 20160, 20788, 21403, 22006, 22595, 23170, 23732, 24279, 24812, 25330, 25833, 26320, 26791, 27246, 27684, 28106, 28511, 28899, 29269, 29622, 29957, 30274, 30572, 30853, 31114, 31357, 31581, 31786, 31972, 32138, 32286, 32413, 32522, 32610, 32679, 32729, 32758, 32768};
  unsigned int i = (unsigned int)(a * (64 * 4 * 256.0 / _2PI));
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f7f4 ff78 	bl	8000598 <__aeabi_f2d>
 800b6a8:	a339      	add	r3, pc, #228	@ (adr r3, 800b790 <_sin+0xf8>)
 800b6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ae:	f7f4 ffcb 	bl	8000648 <__aeabi_dmul>
 800b6b2:	4602      	mov	r2, r0
 800b6b4:	460b      	mov	r3, r1
 800b6b6:	4610      	mov	r0, r2
 800b6b8:	4619      	mov	r1, r3
 800b6ba:	f7f5 fa9d 	bl	8000bf8 <__aeabi_d2uiz>
 800b6be:	4603      	mov	r3, r0
 800b6c0:	60fb      	str	r3, [r7, #12]
  int t1, t2, frac = i & 0xff;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	b2db      	uxtb	r3, r3
 800b6c6:	60bb      	str	r3, [r7, #8]
  i = (i >> 8) & 0xff;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	0a1b      	lsrs	r3, r3, #8
 800b6cc:	b2db      	uxtb	r3, r3
 800b6ce:	60fb      	str	r3, [r7, #12]
  if (i < 64)
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	2b3f      	cmp	r3, #63	@ 0x3f
 800b6d4:	d80b      	bhi.n	800b6ee <_sin+0x56>
  {
    t1 = sine_array[i];
 800b6d6:	4a2c      	ldr	r2, [pc, #176]	@ (800b788 <_sin+0xf0>)
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b6de:	617b      	str	r3, [r7, #20]
    t2 = sine_array[i + 1];
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	3301      	adds	r3, #1
 800b6e4:	4a28      	ldr	r2, [pc, #160]	@ (800b788 <_sin+0xf0>)
 800b6e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b6ea:	613b      	str	r3, [r7, #16]
 800b6ec:	e033      	b.n	800b756 <_sin+0xbe>
  }
  else if (i < 128)
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2b7f      	cmp	r3, #127	@ 0x7f
 800b6f2:	d80e      	bhi.n	800b712 <_sin+0x7a>
  {
    t1 = sine_array[128 - i];
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800b6fa:	4a23      	ldr	r2, [pc, #140]	@ (800b788 <_sin+0xf0>)
 800b6fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b700:	617b      	str	r3, [r7, #20]
    t2 = sine_array[127 - i];
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800b708:	4a1f      	ldr	r2, [pc, #124]	@ (800b788 <_sin+0xf0>)
 800b70a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b70e:	613b      	str	r3, [r7, #16]
 800b710:	e021      	b.n	800b756 <_sin+0xbe>
  }
  else if (i < 192)
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	2bbf      	cmp	r3, #191	@ 0xbf
 800b716:	d80e      	bhi.n	800b736 <_sin+0x9e>
  {
    t1 = -sine_array[-128 + i];
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	3b80      	subs	r3, #128	@ 0x80
 800b71c:	4a1a      	ldr	r2, [pc, #104]	@ (800b788 <_sin+0xf0>)
 800b71e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b722:	425b      	negs	r3, r3
 800b724:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[-127 + i];
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	3b7f      	subs	r3, #127	@ 0x7f
 800b72a:	4a17      	ldr	r2, [pc, #92]	@ (800b788 <_sin+0xf0>)
 800b72c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b730:	425b      	negs	r3, r3
 800b732:	613b      	str	r3, [r7, #16]
 800b734:	e00f      	b.n	800b756 <_sin+0xbe>
  }
  else
  {
    t1 = -sine_array[256 - i];
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800b73c:	4a12      	ldr	r2, [pc, #72]	@ (800b788 <_sin+0xf0>)
 800b73e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b742:	425b      	negs	r3, r3
 800b744:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[255 - i];
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800b74c:	4a0e      	ldr	r2, [pc, #56]	@ (800b788 <_sin+0xf0>)
 800b74e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b752:	425b      	negs	r3, r3
 800b754:	613b      	str	r3, [r7, #16]
  }
  return (1.0f / 32768.0f) * (t1 + (((t2 - t1) * frac) >> 8));
 800b756:	693a      	ldr	r2, [r7, #16]
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	1ad3      	subs	r3, r2, r3
 800b75c:	68ba      	ldr	r2, [r7, #8]
 800b75e:	fb02 f303 	mul.w	r3, r2, r3
 800b762:	121a      	asrs	r2, r3, #8
 800b764:	697b      	ldr	r3, [r7, #20]
 800b766:	4413      	add	r3, r2
 800b768:	ee07 3a90 	vmov	s15, r3
 800b76c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b770:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800b78c <_sin+0xf4>
 800b774:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800b778:	eeb0 0a67 	vmov.f32	s0, s15
 800b77c:	3718      	adds	r7, #24
 800b77e:	46bd      	mov	sp, r7
 800b780:	bd80      	pop	{r7, pc}
 800b782:	bf00      	nop
 800b784:	f3af 8000 	nop.w
 800b788:	2000000c 	.word	0x2000000c
 800b78c:	38000000 	.word	0x38000000
 800b790:	6446f9b4 	.word	0x6446f9b4
 800b794:	40c45f30 	.word	0x40c45f30

0800b798 <_cos>:
// ~55us (float array)
// ~56us (int array)
// precision +-0.005
// it has to receive an angle in between 0 and 2PI
__attribute__((weak)) float _cos(float a)
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b084      	sub	sp, #16
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	ed87 0a01 	vstr	s0, [r7, #4]
  float a_sin = a + _PI_2;
 800b7a2:	edd7 7a01 	vldr	s15, [r7, #4]
 800b7a6:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800b7f0 <_cos+0x58>
 800b7aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b7ae:	edc7 7a03 	vstr	s15, [r7, #12]
  a_sin = a_sin > _2PI ? a_sin - _2PI : a_sin;
 800b7b2:	edd7 7a03 	vldr	s15, [r7, #12]
 800b7b6:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800b7f4 <_cos+0x5c>
 800b7ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b7be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7c2:	dd06      	ble.n	800b7d2 <_cos+0x3a>
 800b7c4:	edd7 7a03 	vldr	s15, [r7, #12]
 800b7c8:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800b7f4 <_cos+0x5c>
 800b7cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b7d0:	e001      	b.n	800b7d6 <_cos+0x3e>
 800b7d2:	edd7 7a03 	vldr	s15, [r7, #12]
 800b7d6:	edc7 7a03 	vstr	s15, [r7, #12]
  return _sin(a_sin);
 800b7da:	ed97 0a03 	vldr	s0, [r7, #12]
 800b7de:	f7ff ff5b 	bl	800b698 <_sin>
 800b7e2:	eef0 7a40 	vmov.f32	s15, s0
}
 800b7e6:	eeb0 0a67 	vmov.f32	s0, s15
 800b7ea:	3710      	adds	r7, #16
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}
 800b7f0:	3fc90fdb 	.word	0x3fc90fdb
 800b7f4:	40c90fdb 	.word	0x40c90fdb

0800b7f8 <_sincos>:

__attribute__((weak)) void _sincos(float a, float *s, float *c)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b084      	sub	sp, #16
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	ed87 0a03 	vstr	s0, [r7, #12]
 800b802:	60b8      	str	r0, [r7, #8]
 800b804:	6079      	str	r1, [r7, #4]
  *s = _sin(a);
 800b806:	ed97 0a03 	vldr	s0, [r7, #12]
 800b80a:	f7ff ff45 	bl	800b698 <_sin>
 800b80e:	eef0 7a40 	vmov.f32	s15, s0
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	edc3 7a00 	vstr	s15, [r3]
  *c = _cos(a);
 800b818:	ed97 0a03 	vldr	s0, [r7, #12]
 800b81c:	f7ff ffbc 	bl	800b798 <_cos>
 800b820:	eef0 7a40 	vmov.f32	s15, s0
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	edc3 7a00 	vstr	s15, [r3]
}
 800b82a:	bf00      	nop
 800b82c:	3710      	adds	r7, #16
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}
	...

0800b834 <MT6701_GetRawData>:
#include "math_utils.h"
#include "time_utils.h"
// static unsigned int rotationCount, rotationCount_Last;

uint16_t MT6701_GetRawData(void)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b084      	sub	sp, #16
 800b838:	af02      	add	r7, sp, #8
    uint16_t rawData;
    uint16_t txData = 0xFFFF;
 800b83a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b83e:	803b      	strh	r3, [r7, #0]
    uint16_t timeOut = 200;
 800b840:	23c8      	movs	r3, #200	@ 0xc8
 800b842:	80fb      	strh	r3, [r7, #6]

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800b844:	e006      	b.n	800b854 <MT6701_GetRawData+0x20>
    {
        if (timeOut-- == 0)
 800b846:	88fb      	ldrh	r3, [r7, #6]
 800b848:	1e5a      	subs	r2, r3, #1
 800b84a:	80fa      	strh	r2, [r7, #6]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d101      	bne.n	800b854 <MT6701_GetRawData+0x20>
        {
            //   FOC_log("SPI state error!\r\n");
            return 0; // 
 800b850:	2300      	movs	r3, #0
 800b852:	e025      	b.n	800b8a0 <MT6701_GetRawData+0x6c>
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800b854:	4814      	ldr	r0, [pc, #80]	@ (800b8a8 <MT6701_GetRawData+0x74>)
 800b856:	f7fb fde0 	bl	800741a <HAL_SPI_GetState>
 800b85a:	4603      	mov	r3, r0
 800b85c:	2b01      	cmp	r3, #1
 800b85e:	d1f2      	bne.n	800b846 <MT6701_GetRawData+0x12>
        }
    }

    MT6701_CS_Enable;
 800b860:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b864:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b868:	619a      	str	r2, [r3, #24]

    HAL_StatusTypeDef spiStatus = HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&txData, (uint8_t *)&rawData, 1, HAL_MAX_DELAY);
 800b86a:	1cba      	adds	r2, r7, #2
 800b86c:	4639      	mov	r1, r7
 800b86e:	f04f 33ff 	mov.w	r3, #4294967295
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	2301      	movs	r3, #1
 800b876:	480c      	ldr	r0, [pc, #48]	@ (800b8a8 <MT6701_GetRawData+0x74>)
 800b878:	f7fb fbad 	bl	8006fd6 <HAL_SPI_TransmitReceive>
 800b87c:	4603      	mov	r3, r0
 800b87e:	717b      	strb	r3, [r7, #5]
    if (spiStatus != HAL_OK)
 800b880:	797b      	ldrb	r3, [r7, #5]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d005      	beq.n	800b892 <MT6701_GetRawData+0x5e>
    {
        MT6701_CS_Disable;
 800b886:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b88a:	2210      	movs	r2, #16
 800b88c:	619a      	str	r2, [r3, #24]
        //  FOC_log("MT6701 read data error!\r\n");
        return 0; // SPI
 800b88e:	2300      	movs	r3, #0
 800b890:	e006      	b.n	800b8a0 <MT6701_GetRawData+0x6c>
    }

    MT6701_CS_Disable;
 800b892:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b896:	2210      	movs	r2, #16
 800b898:	619a      	str	r2, [r3, #24]

    return rawData >> 2; // 14
 800b89a:	887b      	ldrh	r3, [r7, #2]
 800b89c:	089b      	lsrs	r3, r3, #2
 800b89e:	b29b      	uxth	r3, r3
}
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	3708      	adds	r7, #8
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}
 800b8a8:	200003b8 	.word	0x200003b8

0800b8ac <MT6701_GetRawAngle>:

// 
float MT6701_GetRawAngle(void)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b082      	sub	sp, #8
 800b8b0:	af00      	add	r7, sp, #0
    uint16_t rawData = MT6701_GetRawData();
 800b8b2:	f7ff ffbf 	bl	800b834 <MT6701_GetRawData>
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	80fb      	strh	r3, [r7, #6]
    return (float)rawData / 16384.0f * _2PI;
 800b8ba:	88fb      	ldrh	r3, [r7, #6]
 800b8bc:	ee07 3a90 	vmov	s15, r3
 800b8c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b8c4:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800b8e0 <MT6701_GetRawAngle+0x34>
 800b8c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b8cc:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800b8e4 <MT6701_GetRawAngle+0x38>
 800b8d0:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800b8d4:	eeb0 0a67 	vmov.f32	s0, s15
 800b8d8:	3708      	adds	r7, #8
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}
 800b8de:	bf00      	nop
 800b8e0:	46800000 	.word	0x46800000
 800b8e4:	40c90fdb 	.word	0x40c90fdb

0800b8e8 <pidInit>:
#include "pid.h"
#include "math_utils.h"

void pidInit(PidController *pidController, float _P, float _I, float _D, float _ramp, float _limit, float _Ts)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b089      	sub	sp, #36	@ 0x24
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	61f8      	str	r0, [r7, #28]
 800b8f0:	ed87 0a06 	vstr	s0, [r7, #24]
 800b8f4:	edc7 0a05 	vstr	s1, [r7, #20]
 800b8f8:	ed87 1a04 	vstr	s2, [r7, #16]
 800b8fc:	edc7 1a03 	vstr	s3, [r7, #12]
 800b900:	ed87 2a02 	vstr	s4, [r7, #8]
 800b904:	edc7 2a01 	vstr	s5, [r7, #4]
    pidController->P = _P;
 800b908:	69fb      	ldr	r3, [r7, #28]
 800b90a:	69ba      	ldr	r2, [r7, #24]
 800b90c:	601a      	str	r2, [r3, #0]
    pidController->I = _I;
 800b90e:	69fb      	ldr	r3, [r7, #28]
 800b910:	697a      	ldr	r2, [r7, #20]
 800b912:	605a      	str	r2, [r3, #4]
    pidController->D = _D;
 800b914:	69fb      	ldr	r3, [r7, #28]
 800b916:	693a      	ldr	r2, [r7, #16]
 800b918:	609a      	str	r2, [r3, #8]
    pidController->output_ramp = _ramp;
 800b91a:	69fb      	ldr	r3, [r7, #28]
 800b91c:	68fa      	ldr	r2, [r7, #12]
 800b91e:	60da      	str	r2, [r3, #12]
    pidController->limit = _limit;
 800b920:	69fb      	ldr	r3, [r7, #28]
 800b922:	68ba      	ldr	r2, [r7, #8]
 800b924:	611a      	str	r2, [r3, #16]
    pidController->Ts = _Ts;
 800b926:	69fb      	ldr	r3, [r7, #28]
 800b928:	687a      	ldr	r2, [r7, #4]
 800b92a:	621a      	str	r2, [r3, #32]
    pidController->error_prev = 0;
 800b92c:	69fb      	ldr	r3, [r7, #28]
 800b92e:	f04f 0200 	mov.w	r2, #0
 800b932:	615a      	str	r2, [r3, #20]
    pidController->output_prev = 0;
 800b934:	69fb      	ldr	r3, [r7, #28]
 800b936:	f04f 0200 	mov.w	r2, #0
 800b93a:	619a      	str	r2, [r3, #24]
    pidController->integral_prev = 0;
 800b93c:	69fb      	ldr	r3, [r7, #28]
 800b93e:	f04f 0200 	mov.w	r2, #0
 800b942:	61da      	str	r2, [r3, #28]
}
 800b944:	bf00      	nop
 800b946:	3724      	adds	r7, #36	@ 0x24
 800b948:	46bd      	mov	sp, r7
 800b94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94e:	4770      	bx	lr

0800b950 <delay>:
#include "time_utils.h"

__IO uint32_t m, tms, u, t0;

void delay(uint32_t _ms)
{
 800b950:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b954:	b082      	sub	sp, #8
 800b956:	af00      	add	r7, sp, #0
 800b958:	6078      	str	r0, [r7, #4]
    t0 = micros();
 800b95a:	f000 f83b 	bl	800b9d4 <micros>
 800b95e:	4602      	mov	r2, r0
 800b960:	460b      	mov	r3, r1
 800b962:	4b11      	ldr	r3, [pc, #68]	@ (800b9a8 <delay+0x58>)
 800b964:	601a      	str	r2, [r3, #0]
    while (micros() - t0 < _ms * 1000)
 800b966:	e000      	b.n	800b96a <delay+0x1a>
        __NOP();
 800b968:	bf00      	nop
    while (micros() - t0 < _ms * 1000)
 800b96a:	f000 f833 	bl	800b9d4 <micros>
 800b96e:	4602      	mov	r2, r0
 800b970:	460b      	mov	r3, r1
 800b972:	490d      	ldr	r1, [pc, #52]	@ (800b9a8 <delay+0x58>)
 800b974:	6809      	ldr	r1, [r1, #0]
 800b976:	2000      	movs	r0, #0
 800b978:	468a      	mov	sl, r1
 800b97a:	4683      	mov	fp, r0
 800b97c:	ebb2 040a 	subs.w	r4, r2, sl
 800b980:	eb63 050b 	sbc.w	r5, r3, fp
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b98a:	fb02 f303 	mul.w	r3, r2, r3
 800b98e:	2200      	movs	r2, #0
 800b990:	4698      	mov	r8, r3
 800b992:	4691      	mov	r9, r2
 800b994:	4544      	cmp	r4, r8
 800b996:	eb75 0309 	sbcs.w	r3, r5, r9
 800b99a:	d3e5      	bcc.n	800b968 <delay+0x18>
}
 800b99c:	bf00      	nop
 800b99e:	bf00      	nop
 800b9a0:	3708      	adds	r7, #8
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b9a8:	2000081c 	.word	0x2000081c

0800b9ac <LL_SYSTICK_IsActiveCounterFlag>:
    while (_us--)
        __NOP();
}

__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag()
{
 800b9ac:	b480      	push	{r7}
 800b9ae:	af00      	add	r7, sp, #0
    return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 800b9b0:	4b07      	ldr	r3, [pc, #28]	@ (800b9d0 <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b9b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b9bc:	bf0c      	ite	eq
 800b9be:	2301      	moveq	r3, #1
 800b9c0:	2300      	movne	r3, #0
 800b9c2:	b2db      	uxtb	r3, r3
}
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9cc:	4770      	bx	lr
 800b9ce:	bf00      	nop
 800b9d0:	e000e010 	.word	0xe000e010

0800b9d4 <micros>:

uint64_t micros()
{
 800b9d4:	b5b0      	push	{r4, r5, r7, lr}
 800b9d6:	af00      	add	r7, sp, #0
    /* Ensure COUNTFLAG is reset by reading SysTick control and status register */
    LL_SYSTICK_IsActiveCounterFlag();
 800b9d8:	f7ff ffe8 	bl	800b9ac <LL_SYSTICK_IsActiveCounterFlag>
    m = HAL_GetTick();
 800b9dc:	f7f6 fc68 	bl	80022b0 <HAL_GetTick>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	4a1c      	ldr	r2, [pc, #112]	@ (800ba54 <micros+0x80>)
 800b9e4:	6013      	str	r3, [r2, #0]
    tms = SysTick->LOAD + 1;
 800b9e6:	4b1c      	ldr	r3, [pc, #112]	@ (800ba58 <micros+0x84>)
 800b9e8:	685b      	ldr	r3, [r3, #4]
 800b9ea:	3301      	adds	r3, #1
 800b9ec:	4a1b      	ldr	r2, [pc, #108]	@ (800ba5c <micros+0x88>)
 800b9ee:	6013      	str	r3, [r2, #0]
    u = tms - SysTick->VAL;
 800b9f0:	4b1a      	ldr	r3, [pc, #104]	@ (800ba5c <micros+0x88>)
 800b9f2:	681a      	ldr	r2, [r3, #0]
 800b9f4:	4b18      	ldr	r3, [pc, #96]	@ (800ba58 <micros+0x84>)
 800b9f6:	689b      	ldr	r3, [r3, #8]
 800b9f8:	1ad3      	subs	r3, r2, r3
 800b9fa:	4a19      	ldr	r2, [pc, #100]	@ (800ba60 <micros+0x8c>)
 800b9fc:	6013      	str	r3, [r2, #0]
    if (LL_SYSTICK_IsActiveCounterFlag())
 800b9fe:	f7ff ffd5 	bl	800b9ac <LL_SYSTICK_IsActiveCounterFlag>
 800ba02:	4603      	mov	r3, r0
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d00b      	beq.n	800ba20 <micros+0x4c>
    {
        m = HAL_GetTick();
 800ba08:	f7f6 fc52 	bl	80022b0 <HAL_GetTick>
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	4a11      	ldr	r2, [pc, #68]	@ (800ba54 <micros+0x80>)
 800ba10:	6013      	str	r3, [r2, #0]
        u = tms - SysTick->VAL;
 800ba12:	4b12      	ldr	r3, [pc, #72]	@ (800ba5c <micros+0x88>)
 800ba14:	681a      	ldr	r2, [r3, #0]
 800ba16:	4b10      	ldr	r3, [pc, #64]	@ (800ba58 <micros+0x84>)
 800ba18:	689b      	ldr	r3, [r3, #8]
 800ba1a:	1ad3      	subs	r3, r2, r3
 800ba1c:	4a10      	ldr	r2, [pc, #64]	@ (800ba60 <micros+0x8c>)
 800ba1e:	6013      	str	r3, [r2, #0]
    }
    return (m * 1000 + (u * 1000) / tms);
 800ba20:	4b0c      	ldr	r3, [pc, #48]	@ (800ba54 <micros+0x80>)
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ba28:	fb03 f202 	mul.w	r2, r3, r2
 800ba2c:	4b0c      	ldr	r3, [pc, #48]	@ (800ba60 <micros+0x8c>)
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ba34:	fb03 f101 	mul.w	r1, r3, r1
 800ba38:	4b08      	ldr	r3, [pc, #32]	@ (800ba5c <micros+0x88>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	fbb1 f3f3 	udiv	r3, r1, r3
 800ba40:	4413      	add	r3, r2
 800ba42:	2200      	movs	r2, #0
 800ba44:	461c      	mov	r4, r3
 800ba46:	4615      	mov	r5, r2
 800ba48:	4622      	mov	r2, r4
 800ba4a:	462b      	mov	r3, r5
}
 800ba4c:	4610      	mov	r0, r2
 800ba4e:	4619      	mov	r1, r3
 800ba50:	bdb0      	pop	{r4, r5, r7, pc}
 800ba52:	bf00      	nop
 800ba54:	20000810 	.word	0x20000810
 800ba58:	e000e010 	.word	0xe000e010
 800ba5c:	20000814 	.word	0x20000814
 800ba60:	20000818 	.word	0x20000818

0800ba64 <userMain>:
float HallTheta = 0;
float HallSpeed = 0;
uint8_t HallReadTemp = 0;
//static bool powerLost;
void userMain(void)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	af00      	add	r7, sp, #0

	if (get5MsFlag())
 800ba68:	f000 f91e 	bl	800bca8 <get5MsFlag>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d001      	beq.n	800ba76 <userMain+0x12>
	{
		keyScan();
 800ba72:	f7ff fc2b 	bl	800b2cc <keyScan>
	}

	if (get100MsFlag())
 800ba76:	f000 f92b 	bl	800bcd0 <get100MsFlag>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d001      	beq.n	800ba84 <userMain+0x20>
	{
		appRunning();
 800ba80:	f7ff f948 	bl	800ad14 <appRunning>
	}
#if SHOW_WAVE == 0 //&& COMMAMNDER == 0
	// if (get500MsFlag())
	if (getOneSecFlag())
 800ba84:	f000 f8fc 	bl	800bc80 <getOneSecFlag>
 800ba88:	4603      	mov	r3, r0
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d001      	beq.n	800ba92 <userMain+0x2e>
	{
		printLog();
 800ba8e:	f7ff faf3 	bl	800b078 <printLog>
	}
#endif
}
 800ba92:	bf00      	nop
 800ba94:	bd80      	pop	{r7, pc}

0800ba96 <map>:

float map(float x, float in_min, float in_max, float out_min, float out_max)
{
 800ba96:	b480      	push	{r7}
 800ba98:	b087      	sub	sp, #28
 800ba9a:	af00      	add	r7, sp, #0
 800ba9c:	ed87 0a05 	vstr	s0, [r7, #20]
 800baa0:	edc7 0a04 	vstr	s1, [r7, #16]
 800baa4:	ed87 1a03 	vstr	s2, [r7, #12]
 800baa8:	edc7 1a02 	vstr	s3, [r7, #8]
 800baac:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800bab0:	ed97 7a05 	vldr	s14, [r7, #20]
 800bab4:	edd7 7a04 	vldr	s15, [r7, #16]
 800bab8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800babc:	edd7 6a01 	vldr	s13, [r7, #4]
 800bac0:	edd7 7a02 	vldr	s15, [r7, #8]
 800bac4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800bac8:	ee67 6a27 	vmul.f32	s13, s14, s15
 800bacc:	ed97 7a03 	vldr	s14, [r7, #12]
 800bad0:	edd7 7a04 	vldr	s15, [r7, #16]
 800bad4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bad8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800badc:	edd7 7a02 	vldr	s15, [r7, #8]
 800bae0:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800bae4:	eeb0 0a67 	vmov.f32	s0, s15
 800bae8:	371c      	adds	r7, #28
 800baea:	46bd      	mov	sp, r7
 800baec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf0:	4770      	bx	lr
	...

0800baf4 <dealPer100us>:


static bool _5msFlag, _10msFlag, _20msFlag, _30msFlag, _100msFlag, _500msFlag, _1s;
static void dealPerMs();
void dealPer100us()
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	af00      	add	r7, sp, #0
    static unsigned char cnt;
    if (++cnt >= 10)
 800baf8:	4b08      	ldr	r3, [pc, #32]	@ (800bb1c <dealPer100us+0x28>)
 800bafa:	781b      	ldrb	r3, [r3, #0]
 800bafc:	3301      	adds	r3, #1
 800bafe:	b2da      	uxtb	r2, r3
 800bb00:	4b06      	ldr	r3, [pc, #24]	@ (800bb1c <dealPer100us+0x28>)
 800bb02:	701a      	strb	r2, [r3, #0]
 800bb04:	4b05      	ldr	r3, [pc, #20]	@ (800bb1c <dealPer100us+0x28>)
 800bb06:	781b      	ldrb	r3, [r3, #0]
 800bb08:	2b09      	cmp	r3, #9
 800bb0a:	d904      	bls.n	800bb16 <dealPer100us+0x22>
    {
        cnt = 0;
 800bb0c:	4b03      	ldr	r3, [pc, #12]	@ (800bb1c <dealPer100us+0x28>)
 800bb0e:	2200      	movs	r2, #0
 800bb10:	701a      	strb	r2, [r3, #0]
        dealPerMs();
 800bb12:	f000 f805 	bl	800bb20 <dealPerMs>
    }

}
 800bb16:	bf00      	nop
 800bb18:	bd80      	pop	{r7, pc}
 800bb1a:	bf00      	nop
 800bb1c:	2000082f 	.word	0x2000082f

0800bb20 <dealPerMs>:

static void dealPerMs()
{
 800bb20:	b480      	push	{r7}
 800bb22:	af00      	add	r7, sp, #0
    static unsigned char _5msCnt, _30msCnt, _20msCnt, _100msCnt, _10msCnt;
    static uint _500msCnt, _1000msCnt;
    if (++_5msCnt >= 5)
 800bb24:	4b45      	ldr	r3, [pc, #276]	@ (800bc3c <dealPerMs+0x11c>)
 800bb26:	781b      	ldrb	r3, [r3, #0]
 800bb28:	3301      	adds	r3, #1
 800bb2a:	b2da      	uxtb	r2, r3
 800bb2c:	4b43      	ldr	r3, [pc, #268]	@ (800bc3c <dealPerMs+0x11c>)
 800bb2e:	701a      	strb	r2, [r3, #0]
 800bb30:	4b42      	ldr	r3, [pc, #264]	@ (800bc3c <dealPerMs+0x11c>)
 800bb32:	781b      	ldrb	r3, [r3, #0]
 800bb34:	2b04      	cmp	r3, #4
 800bb36:	d905      	bls.n	800bb44 <dealPerMs+0x24>
    {
        _5msCnt = 0;
 800bb38:	4b40      	ldr	r3, [pc, #256]	@ (800bc3c <dealPerMs+0x11c>)
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	701a      	strb	r2, [r3, #0]
        _5msFlag = 1;
 800bb3e:	4b40      	ldr	r3, [pc, #256]	@ (800bc40 <dealPerMs+0x120>)
 800bb40:	2201      	movs	r2, #1
 800bb42:	701a      	strb	r2, [r3, #0]
    }

    if (++_10msCnt >= 10)
 800bb44:	4b3f      	ldr	r3, [pc, #252]	@ (800bc44 <dealPerMs+0x124>)
 800bb46:	781b      	ldrb	r3, [r3, #0]
 800bb48:	3301      	adds	r3, #1
 800bb4a:	b2da      	uxtb	r2, r3
 800bb4c:	4b3d      	ldr	r3, [pc, #244]	@ (800bc44 <dealPerMs+0x124>)
 800bb4e:	701a      	strb	r2, [r3, #0]
 800bb50:	4b3c      	ldr	r3, [pc, #240]	@ (800bc44 <dealPerMs+0x124>)
 800bb52:	781b      	ldrb	r3, [r3, #0]
 800bb54:	2b09      	cmp	r3, #9
 800bb56:	d905      	bls.n	800bb64 <dealPerMs+0x44>
    {
        _10msCnt = 0;
 800bb58:	4b3a      	ldr	r3, [pc, #232]	@ (800bc44 <dealPerMs+0x124>)
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	701a      	strb	r2, [r3, #0]
        _10msFlag = 1;
 800bb5e:	4b3a      	ldr	r3, [pc, #232]	@ (800bc48 <dealPerMs+0x128>)
 800bb60:	2201      	movs	r2, #1
 800bb62:	701a      	strb	r2, [r3, #0]
    }

    if (++_20msCnt >= 20)
 800bb64:	4b39      	ldr	r3, [pc, #228]	@ (800bc4c <dealPerMs+0x12c>)
 800bb66:	781b      	ldrb	r3, [r3, #0]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	b2da      	uxtb	r2, r3
 800bb6c:	4b37      	ldr	r3, [pc, #220]	@ (800bc4c <dealPerMs+0x12c>)
 800bb6e:	701a      	strb	r2, [r3, #0]
 800bb70:	4b36      	ldr	r3, [pc, #216]	@ (800bc4c <dealPerMs+0x12c>)
 800bb72:	781b      	ldrb	r3, [r3, #0]
 800bb74:	2b13      	cmp	r3, #19
 800bb76:	d905      	bls.n	800bb84 <dealPerMs+0x64>
    {
        _20msCnt = 0;
 800bb78:	4b34      	ldr	r3, [pc, #208]	@ (800bc4c <dealPerMs+0x12c>)
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	701a      	strb	r2, [r3, #0]
        _20msFlag = 1;
 800bb7e:	4b34      	ldr	r3, [pc, #208]	@ (800bc50 <dealPerMs+0x130>)
 800bb80:	2201      	movs	r2, #1
 800bb82:	701a      	strb	r2, [r3, #0]
    }

    if (++_30msCnt >= 30)
 800bb84:	4b33      	ldr	r3, [pc, #204]	@ (800bc54 <dealPerMs+0x134>)
 800bb86:	781b      	ldrb	r3, [r3, #0]
 800bb88:	3301      	adds	r3, #1
 800bb8a:	b2da      	uxtb	r2, r3
 800bb8c:	4b31      	ldr	r3, [pc, #196]	@ (800bc54 <dealPerMs+0x134>)
 800bb8e:	701a      	strb	r2, [r3, #0]
 800bb90:	4b30      	ldr	r3, [pc, #192]	@ (800bc54 <dealPerMs+0x134>)
 800bb92:	781b      	ldrb	r3, [r3, #0]
 800bb94:	2b1d      	cmp	r3, #29
 800bb96:	d905      	bls.n	800bba4 <dealPerMs+0x84>
    {
        _30msCnt = 0;
 800bb98:	4b2e      	ldr	r3, [pc, #184]	@ (800bc54 <dealPerMs+0x134>)
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	701a      	strb	r2, [r3, #0]
        _30msFlag = 1;
 800bb9e:	4b2e      	ldr	r3, [pc, #184]	@ (800bc58 <dealPerMs+0x138>)
 800bba0:	2201      	movs	r2, #1
 800bba2:	701a      	strb	r2, [r3, #0]
    }

    if (++_100msCnt >= 100)
 800bba4:	4b2d      	ldr	r3, [pc, #180]	@ (800bc5c <dealPerMs+0x13c>)
 800bba6:	781b      	ldrb	r3, [r3, #0]
 800bba8:	3301      	adds	r3, #1
 800bbaa:	b2da      	uxtb	r2, r3
 800bbac:	4b2b      	ldr	r3, [pc, #172]	@ (800bc5c <dealPerMs+0x13c>)
 800bbae:	701a      	strb	r2, [r3, #0]
 800bbb0:	4b2a      	ldr	r3, [pc, #168]	@ (800bc5c <dealPerMs+0x13c>)
 800bbb2:	781b      	ldrb	r3, [r3, #0]
 800bbb4:	2b63      	cmp	r3, #99	@ 0x63
 800bbb6:	d905      	bls.n	800bbc4 <dealPerMs+0xa4>
    {
        _100msCnt = 0;
 800bbb8:	4b28      	ldr	r3, [pc, #160]	@ (800bc5c <dealPerMs+0x13c>)
 800bbba:	2200      	movs	r2, #0
 800bbbc:	701a      	strb	r2, [r3, #0]
        _100msFlag = 1;
 800bbbe:	4b28      	ldr	r3, [pc, #160]	@ (800bc60 <dealPerMs+0x140>)
 800bbc0:	2201      	movs	r2, #1
 800bbc2:	701a      	strb	r2, [r3, #0]
    }

    if (++_500msCnt >= 500)
 800bbc4:	4b27      	ldr	r3, [pc, #156]	@ (800bc64 <dealPerMs+0x144>)
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	3301      	adds	r3, #1
 800bbca:	4a26      	ldr	r2, [pc, #152]	@ (800bc64 <dealPerMs+0x144>)
 800bbcc:	6013      	str	r3, [r2, #0]
 800bbce:	4b25      	ldr	r3, [pc, #148]	@ (800bc64 <dealPerMs+0x144>)
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800bbd6:	d305      	bcc.n	800bbe4 <dealPerMs+0xc4>
    {
        _500msCnt = 0;
 800bbd8:	4b22      	ldr	r3, [pc, #136]	@ (800bc64 <dealPerMs+0x144>)
 800bbda:	2200      	movs	r2, #0
 800bbdc:	601a      	str	r2, [r3, #0]
        _500msFlag = 1;
 800bbde:	4b22      	ldr	r3, [pc, #136]	@ (800bc68 <dealPerMs+0x148>)
 800bbe0:	2201      	movs	r2, #1
 800bbe2:	701a      	strb	r2, [r3, #0]
    }
    if (++_1000msCnt >= 1000)
 800bbe4:	4b21      	ldr	r3, [pc, #132]	@ (800bc6c <dealPerMs+0x14c>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	3301      	adds	r3, #1
 800bbea:	4a20      	ldr	r2, [pc, #128]	@ (800bc6c <dealPerMs+0x14c>)
 800bbec:	6013      	str	r3, [r2, #0]
 800bbee:	4b1f      	ldr	r3, [pc, #124]	@ (800bc6c <dealPerMs+0x14c>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bbf6:	d305      	bcc.n	800bc04 <dealPerMs+0xe4>
    {
        _1000msCnt = 0;
 800bbf8:	4b1c      	ldr	r3, [pc, #112]	@ (800bc6c <dealPerMs+0x14c>)
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	601a      	str	r2, [r3, #0]
        _1s = 1;
 800bbfe:	4b1c      	ldr	r3, [pc, #112]	@ (800bc70 <dealPerMs+0x150>)
 800bc00:	2201      	movs	r2, #1
 800bc02:	701a      	strb	r2, [r3, #0]

        cnt = 0;
    }

#else
    frequence = 50;
 800bc04:	4b1b      	ldr	r3, [pc, #108]	@ (800bc74 <dealPerMs+0x154>)
 800bc06:	2232      	movs	r2, #50	@ 0x32
 800bc08:	701a      	strb	r2, [r3, #0]
            _1s = 1;
        }
    }
#else

    if (++_1msCnt >= 1000)
 800bc0a:	4b1b      	ldr	r3, [pc, #108]	@ (800bc78 <dealPerMs+0x158>)
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	3301      	adds	r3, #1
 800bc10:	4a19      	ldr	r2, [pc, #100]	@ (800bc78 <dealPerMs+0x158>)
 800bc12:	6013      	str	r3, [r2, #0]
 800bc14:	4b18      	ldr	r3, [pc, #96]	@ (800bc78 <dealPerMs+0x158>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bc1c:	d305      	bcc.n	800bc2a <dealPerMs+0x10a>
    {
        _1msCnt = 0;
 800bc1e:	4b16      	ldr	r3, [pc, #88]	@ (800bc78 <dealPerMs+0x158>)
 800bc20:	2200      	movs	r2, #0
 800bc22:	601a      	str	r2, [r3, #0]
        _1s = 1;
 800bc24:	4b12      	ldr	r3, [pc, #72]	@ (800bc70 <dealPerMs+0x150>)
 800bc26:	2201      	movs	r2, #1
 800bc28:	701a      	strb	r2, [r3, #0]
    }
#endif
#if SPEED_UP
    _1s = 1;
#endif
    _1ms = 1;
 800bc2a:	4b14      	ldr	r3, [pc, #80]	@ (800bc7c <dealPerMs+0x15c>)
 800bc2c:	2201      	movs	r2, #1
 800bc2e:	701a      	strb	r2, [r3, #0]




}
 800bc30:	bf00      	nop
 800bc32:	46bd      	mov	sp, r7
 800bc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc38:	4770      	bx	lr
 800bc3a:	bf00      	nop
 800bc3c:	20000830 	.word	0x20000830
 800bc40:	20000829 	.word	0x20000829
 800bc44:	20000831 	.word	0x20000831
 800bc48:	2000082a 	.word	0x2000082a
 800bc4c:	20000832 	.word	0x20000832
 800bc50:	2000082b 	.word	0x2000082b
 800bc54:	20000833 	.word	0x20000833
 800bc58:	2000082c 	.word	0x2000082c
 800bc5c:	20000834 	.word	0x20000834
 800bc60:	2000082d 	.word	0x2000082d
 800bc64:	20000838 	.word	0x20000838
 800bc68:	2000082e 	.word	0x2000082e
 800bc6c:	2000083c 	.word	0x2000083c
 800bc70:	20000820 	.word	0x20000820
 800bc74:	20000828 	.word	0x20000828
 800bc78:	20000824 	.word	0x20000824
 800bc7c:	20000821 	.word	0x20000821

0800bc80 <getOneSecFlag>:
}



bool getOneSecFlag()
{
 800bc80:	b480      	push	{r7}
 800bc82:	af00      	add	r7, sp, #0
    if (_1s)
 800bc84:	4b07      	ldr	r3, [pc, #28]	@ (800bca4 <getOneSecFlag+0x24>)
 800bc86:	781b      	ldrb	r3, [r3, #0]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d004      	beq.n	800bc96 <getOneSecFlag+0x16>
    {
        _1s = 0;
 800bc8c:	4b05      	ldr	r3, [pc, #20]	@ (800bca4 <getOneSecFlag+0x24>)
 800bc8e:	2200      	movs	r2, #0
 800bc90:	701a      	strb	r2, [r3, #0]
        return 1;
 800bc92:	2301      	movs	r3, #1
 800bc94:	e000      	b.n	800bc98 <getOneSecFlag+0x18>
    }
    else
        return 0;
 800bc96:	2300      	movs	r3, #0
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca0:	4770      	bx	lr
 800bca2:	bf00      	nop
 800bca4:	20000820 	.word	0x20000820

0800bca8 <get5MsFlag>:
bool getCrossZero()
{
    return crossZero;
}
bool get5MsFlag()
{
 800bca8:	b480      	push	{r7}
 800bcaa:	af00      	add	r7, sp, #0
    if (_5msFlag)
 800bcac:	4b07      	ldr	r3, [pc, #28]	@ (800bccc <get5MsFlag+0x24>)
 800bcae:	781b      	ldrb	r3, [r3, #0]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d004      	beq.n	800bcbe <get5MsFlag+0x16>
    {
        _5msFlag = 0;
 800bcb4:	4b05      	ldr	r3, [pc, #20]	@ (800bccc <get5MsFlag+0x24>)
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	701a      	strb	r2, [r3, #0]
        return 1;
 800bcba:	2301      	movs	r3, #1
 800bcbc:	e000      	b.n	800bcc0 <get5MsFlag+0x18>
    }
    else
    {
        return 0;
 800bcbe:	2300      	movs	r3, #0
    }
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc8:	4770      	bx	lr
 800bcca:	bf00      	nop
 800bccc:	20000829 	.word	0x20000829

0800bcd0 <get100MsFlag>:
        return 0;
    }
}

bool get100MsFlag()
{
 800bcd0:	b480      	push	{r7}
 800bcd2:	af00      	add	r7, sp, #0
    if (_100msFlag)
 800bcd4:	4b07      	ldr	r3, [pc, #28]	@ (800bcf4 <get100MsFlag+0x24>)
 800bcd6:	781b      	ldrb	r3, [r3, #0]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d004      	beq.n	800bce6 <get100MsFlag+0x16>
    {
        _100msFlag = 0;
 800bcdc:	4b05      	ldr	r3, [pc, #20]	@ (800bcf4 <get100MsFlag+0x24>)
 800bcde:	2200      	movs	r2, #0
 800bce0:	701a      	strb	r2, [r3, #0]
        return 1;
 800bce2:	2301      	movs	r3, #1
 800bce4:	e000      	b.n	800bce8 <get100MsFlag+0x18>
    }
    else
    {
        return 0;
 800bce6:	2300      	movs	r3, #0
    }
}
 800bce8:	4618      	mov	r0, r3
 800bcea:	46bd      	mov	sp, r7
 800bcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf0:	4770      	bx	lr
 800bcf2:	bf00      	nop
 800bcf4:	2000082d 	.word	0x2000082d

0800bcf8 <setTorque>:
    motor->updatePwm(HALP_PWM_PERIOD * motor->Ta, HALP_PWM_PERIOD * motor->Tb, HALP_PWM_PERIOD * motor->Tc);
}
#elif 1

void setTorque(FocMotor *motor, float Uq, float Ud, float angle_el)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b08e      	sub	sp, #56	@ 0x38
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	60f8      	str	r0, [r7, #12]
 800bd00:	ed87 0a02 	vstr	s0, [r7, #8]
 800bd04:	edc7 0a01 	vstr	s1, [r7, #4]
 800bd08:	ed87 1a00 	vstr	s2, [r7]
    float Ualpha, Ubeta;
    float Ua, Ub, Uc;

    // Sinusoidal PWM modulation
    // Inverse Park + Clarke transformation
    _sincos(angle_el, &_sa, &_ca);
 800bd0c:	f107 0214 	add.w	r2, r7, #20
 800bd10:	f107 0310 	add.w	r3, r7, #16
 800bd14:	4611      	mov	r1, r2
 800bd16:	4618      	mov	r0, r3
 800bd18:	ed97 0a00 	vldr	s0, [r7]
 800bd1c:	f7ff fd6c 	bl	800b7f8 <_sincos>

    // Inverse park transform
    Ualpha = _ca * Ud - _sa * Uq; // -sin(angle) * Uq;
 800bd20:	ed97 7a05 	vldr	s14, [r7, #20]
 800bd24:	edd7 7a01 	vldr	s15, [r7, #4]
 800bd28:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bd2c:	edd7 6a04 	vldr	s13, [r7, #16]
 800bd30:	edd7 7a02 	vldr	s15, [r7, #8]
 800bd34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bd38:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd3c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    Ubeta = _sa * Ud + _ca * Uq;  //  cos(angle) * Uq;
 800bd40:	ed97 7a04 	vldr	s14, [r7, #16]
 800bd44:	edd7 7a01 	vldr	s15, [r7, #4]
 800bd48:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bd4c:	edd7 6a05 	vldr	s13, [r7, #20]
 800bd50:	edd7 7a02 	vldr	s15, [r7, #8]
 800bd54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bd58:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bd5c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Clarke transform
    Ua = Ualpha;
 800bd60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Ub = -0.5f * Ualpha + _SQRT3_2 * Ubeta;
 800bd64:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800bd68:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800bd6c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bd70:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800bd74:	eddf 6a95 	vldr	s13, [pc, #596]	@ 800bfcc <setTorque+0x2d4>
 800bd78:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bd7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bd80:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    Uc = -0.5f * Ualpha - _SQRT3_2 * Ubeta;
 800bd84:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800bd88:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800bd8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bd90:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800bd94:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 800bfcc <setTorque+0x2d4>
 800bd98:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bd9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bda0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    center = UqMAX / 2;
 800bda4:	4b8a      	ldr	r3, [pc, #552]	@ (800bfd0 <setTorque+0x2d8>)
 800bda6:	623b      	str	r3, [r7, #32]

    // discussed here: https://community.simplefoc.com/t/embedded-world-2023-stm32-cordic-co-processor/3107/165?u=candas1
    // a bit more info here: https://microchipdeveloper.com/mct5001:which-zsm-is-best
    // Midpoint Clamp
    float Umin = min(Ua, min(Ub, Uc));
 800bda8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800bdac:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800bdb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bdb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdb8:	d502      	bpl.n	800bdc0 <setTorque+0xc8>
 800bdba:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800bdbe:	e001      	b.n	800bdc4 <setTorque+0xcc>
 800bdc0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800bdc4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800bdc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bdcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdd0:	dd01      	ble.n	800bdd6 <setTorque+0xde>
 800bdd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdd4:	e00b      	b.n	800bdee <setTorque+0xf6>
 800bdd6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800bdda:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800bdde:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bde2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bde6:	d501      	bpl.n	800bdec <setTorque+0xf4>
 800bde8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdea:	e000      	b.n	800bdee <setTorque+0xf6>
 800bdec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdee:	61fb      	str	r3, [r7, #28]
    float Umax = max(Ua, max(Ub, Uc));
 800bdf0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800bdf4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800bdf8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bdfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be00:	dd02      	ble.n	800be08 <setTorque+0x110>
 800be02:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800be06:	e001      	b.n	800be0c <setTorque+0x114>
 800be08:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800be0c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800be10:	eef4 7ac7 	vcmpe.f32	s15, s14
 800be14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be18:	d501      	bpl.n	800be1e <setTorque+0x126>
 800be1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be1c:	e00b      	b.n	800be36 <setTorque+0x13e>
 800be1e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800be22:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800be26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800be2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be2e:	dd01      	ble.n	800be34 <setTorque+0x13c>
 800be30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be32:	e000      	b.n	800be36 <setTorque+0x13e>
 800be34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be36:	61bb      	str	r3, [r7, #24]
    center -= (Umax + Umin) / 2;
 800be38:	ed97 7a06 	vldr	s14, [r7, #24]
 800be3c:	edd7 7a07 	vldr	s15, [r7, #28]
 800be40:	ee37 7a27 	vadd.f32	s14, s14, s15
 800be44:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800be48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800be4c:	ed97 7a08 	vldr	s14, [r7, #32]
 800be50:	ee77 7a67 	vsub.f32	s15, s14, s15
 800be54:	edc7 7a08 	vstr	s15, [r7, #32]

    Ua += center;
 800be58:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800be5c:	edd7 7a08 	vldr	s15, [r7, #32]
 800be60:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be64:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    Ub += center;
 800be68:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800be6c:	edd7 7a08 	vldr	s15, [r7, #32]
 800be70:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be74:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    Uc += center;
 800be78:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800be7c:	edd7 7a08 	vldr	s15, [r7, #32]
 800be80:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be84:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    motor->Ta = _constrain(Ua / U_DC, 0.0f, 1.0f);
 800be88:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800be8c:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800be90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800be94:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800be98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be9c:	d502      	bpl.n	800bea4 <setTorque+0x1ac>
 800be9e:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800bfd4 <setTorque+0x2dc>
 800bea2:	e015      	b.n	800bed0 <setTorque+0x1d8>
 800bea4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800bea8:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800beac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800beb0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800beb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800beb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bebc:	dd02      	ble.n	800bec4 <setTorque+0x1cc>
 800bebe:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bec2:	e005      	b.n	800bed0 <setTorque+0x1d8>
 800bec4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800bec8:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800becc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
    motor->Tb = _constrain(Ub / U_DC, 0.0f, 1.0f);
 800bed6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800beda:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800bede:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bee2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800beea:	d502      	bpl.n	800bef2 <setTorque+0x1fa>
 800beec:	eddf 7a39 	vldr	s15, [pc, #228]	@ 800bfd4 <setTorque+0x2dc>
 800bef0:	e015      	b.n	800bf1e <setTorque+0x226>
 800bef2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800bef6:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800befa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800befe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bf02:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bf06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf0a:	dd02      	ble.n	800bf12 <setTorque+0x21a>
 800bf0c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bf10:	e005      	b.n	800bf1e <setTorque+0x226>
 800bf12:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800bf16:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800bf1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	edc3 7a4a 	vstr	s15, [r3, #296]	@ 0x128
    motor->Tc = _constrain(Uc / U_DC, 0.0f, 1.0f);
 800bf24:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800bf28:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800bf2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bf30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bf34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf38:	d502      	bpl.n	800bf40 <setTorque+0x248>
 800bf3a:	eddf 7a26 	vldr	s15, [pc, #152]	@ 800bfd4 <setTorque+0x2dc>
 800bf3e:	e015      	b.n	800bf6c <setTorque+0x274>
 800bf40:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800bf44:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800bf48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bf4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bf50:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bf54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf58:	dd02      	ble.n	800bf60 <setTorque+0x268>
 800bf5a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bf5e:	e005      	b.n	800bf6c <setTorque+0x274>
 800bf60:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800bf64:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800bf68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	edc3 7a4b 	vstr	s15, [r3, #300]	@ 0x12c

    motor->updatePwm(HALP_PWM_PERIOD * motor->Ta, HALP_PWM_PERIOD * motor->Tb, HALP_PWM_PERIOD * motor->Tc);
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 800bf78:	68fa      	ldr	r2, [r7, #12]
 800bf7a:	edd2 7a49 	vldr	s15, [r2, #292]	@ 0x124
 800bf7e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800bfd8 <setTorque+0x2e0>
 800bf82:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bf86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bf8a:	ee17 2a90 	vmov	r2, s15
 800bf8e:	b290      	uxth	r0, r2
 800bf90:	68fa      	ldr	r2, [r7, #12]
 800bf92:	edd2 7a4a 	vldr	s15, [r2, #296]	@ 0x128
 800bf96:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800bfd8 <setTorque+0x2e0>
 800bf9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bf9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bfa2:	ee17 2a90 	vmov	r2, s15
 800bfa6:	b291      	uxth	r1, r2
 800bfa8:	68fa      	ldr	r2, [r7, #12]
 800bfaa:	edd2 7a4b 	vldr	s15, [r2, #300]	@ 0x12c
 800bfae:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800bfd8 <setTorque+0x2e0>
 800bfb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bfb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bfba:	ee17 2a90 	vmov	r2, s15
 800bfbe:	b292      	uxth	r2, r2
 800bfc0:	4798      	blx	r3
    // set the voltages in driver
    // driver->setPwm(Ua, Ub, Uc);
}
 800bfc2:	bf00      	nop
 800bfc4:	3738      	adds	r7, #56	@ 0x38
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bd80      	pop	{r7, pc}
 800bfca:	bf00      	nop
 800bfcc:	3f5db3d7 	.word	0x3f5db3d7
 800bfd0:	405db3d7 	.word	0x405db3d7
 800bfd4:	00000000 	.word	0x00000000
 800bfd8:	45fa0000 	.word	0x45fa0000

0800bfdc <atof>:
 800bfdc:	2100      	movs	r1, #0
 800bfde:	f000 be09 	b.w	800cbf4 <strtod>

0800bfe2 <sulp>:
 800bfe2:	b570      	push	{r4, r5, r6, lr}
 800bfe4:	4604      	mov	r4, r0
 800bfe6:	460d      	mov	r5, r1
 800bfe8:	ec45 4b10 	vmov	d0, r4, r5
 800bfec:	4616      	mov	r6, r2
 800bfee:	f003 fc5b 	bl	800f8a8 <__ulp>
 800bff2:	ec51 0b10 	vmov	r0, r1, d0
 800bff6:	b17e      	cbz	r6, 800c018 <sulp+0x36>
 800bff8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bffc:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c000:	2b00      	cmp	r3, #0
 800c002:	dd09      	ble.n	800c018 <sulp+0x36>
 800c004:	051b      	lsls	r3, r3, #20
 800c006:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c00a:	2400      	movs	r4, #0
 800c00c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c010:	4622      	mov	r2, r4
 800c012:	462b      	mov	r3, r5
 800c014:	f7f4 fb18 	bl	8000648 <__aeabi_dmul>
 800c018:	ec41 0b10 	vmov	d0, r0, r1
 800c01c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c020 <_strtod_l>:
 800c020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c024:	b09f      	sub	sp, #124	@ 0x7c
 800c026:	460c      	mov	r4, r1
 800c028:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c02a:	2200      	movs	r2, #0
 800c02c:	921a      	str	r2, [sp, #104]	@ 0x68
 800c02e:	9005      	str	r0, [sp, #20]
 800c030:	f04f 0a00 	mov.w	sl, #0
 800c034:	f04f 0b00 	mov.w	fp, #0
 800c038:	460a      	mov	r2, r1
 800c03a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c03c:	7811      	ldrb	r1, [r2, #0]
 800c03e:	292b      	cmp	r1, #43	@ 0x2b
 800c040:	d04a      	beq.n	800c0d8 <_strtod_l+0xb8>
 800c042:	d838      	bhi.n	800c0b6 <_strtod_l+0x96>
 800c044:	290d      	cmp	r1, #13
 800c046:	d832      	bhi.n	800c0ae <_strtod_l+0x8e>
 800c048:	2908      	cmp	r1, #8
 800c04a:	d832      	bhi.n	800c0b2 <_strtod_l+0x92>
 800c04c:	2900      	cmp	r1, #0
 800c04e:	d03b      	beq.n	800c0c8 <_strtod_l+0xa8>
 800c050:	2200      	movs	r2, #0
 800c052:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c054:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c056:	782a      	ldrb	r2, [r5, #0]
 800c058:	2a30      	cmp	r2, #48	@ 0x30
 800c05a:	f040 80b3 	bne.w	800c1c4 <_strtod_l+0x1a4>
 800c05e:	786a      	ldrb	r2, [r5, #1]
 800c060:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c064:	2a58      	cmp	r2, #88	@ 0x58
 800c066:	d16e      	bne.n	800c146 <_strtod_l+0x126>
 800c068:	9302      	str	r3, [sp, #8]
 800c06a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c06c:	9301      	str	r3, [sp, #4]
 800c06e:	ab1a      	add	r3, sp, #104	@ 0x68
 800c070:	9300      	str	r3, [sp, #0]
 800c072:	4a8e      	ldr	r2, [pc, #568]	@ (800c2ac <_strtod_l+0x28c>)
 800c074:	9805      	ldr	r0, [sp, #20]
 800c076:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c078:	a919      	add	r1, sp, #100	@ 0x64
 800c07a:	f002 fd07 	bl	800ea8c <__gethex>
 800c07e:	f010 060f 	ands.w	r6, r0, #15
 800c082:	4604      	mov	r4, r0
 800c084:	d005      	beq.n	800c092 <_strtod_l+0x72>
 800c086:	2e06      	cmp	r6, #6
 800c088:	d128      	bne.n	800c0dc <_strtod_l+0xbc>
 800c08a:	3501      	adds	r5, #1
 800c08c:	2300      	movs	r3, #0
 800c08e:	9519      	str	r5, [sp, #100]	@ 0x64
 800c090:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c092:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c094:	2b00      	cmp	r3, #0
 800c096:	f040 858e 	bne.w	800cbb6 <_strtod_l+0xb96>
 800c09a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c09c:	b1cb      	cbz	r3, 800c0d2 <_strtod_l+0xb2>
 800c09e:	4652      	mov	r2, sl
 800c0a0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c0a4:	ec43 2b10 	vmov	d0, r2, r3
 800c0a8:	b01f      	add	sp, #124	@ 0x7c
 800c0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0ae:	2920      	cmp	r1, #32
 800c0b0:	d1ce      	bne.n	800c050 <_strtod_l+0x30>
 800c0b2:	3201      	adds	r2, #1
 800c0b4:	e7c1      	b.n	800c03a <_strtod_l+0x1a>
 800c0b6:	292d      	cmp	r1, #45	@ 0x2d
 800c0b8:	d1ca      	bne.n	800c050 <_strtod_l+0x30>
 800c0ba:	2101      	movs	r1, #1
 800c0bc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c0be:	1c51      	adds	r1, r2, #1
 800c0c0:	9119      	str	r1, [sp, #100]	@ 0x64
 800c0c2:	7852      	ldrb	r2, [r2, #1]
 800c0c4:	2a00      	cmp	r2, #0
 800c0c6:	d1c5      	bne.n	800c054 <_strtod_l+0x34>
 800c0c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c0ca:	9419      	str	r4, [sp, #100]	@ 0x64
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	f040 8570 	bne.w	800cbb2 <_strtod_l+0xb92>
 800c0d2:	4652      	mov	r2, sl
 800c0d4:	465b      	mov	r3, fp
 800c0d6:	e7e5      	b.n	800c0a4 <_strtod_l+0x84>
 800c0d8:	2100      	movs	r1, #0
 800c0da:	e7ef      	b.n	800c0bc <_strtod_l+0x9c>
 800c0dc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c0de:	b13a      	cbz	r2, 800c0f0 <_strtod_l+0xd0>
 800c0e0:	2135      	movs	r1, #53	@ 0x35
 800c0e2:	a81c      	add	r0, sp, #112	@ 0x70
 800c0e4:	f003 fcda 	bl	800fa9c <__copybits>
 800c0e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c0ea:	9805      	ldr	r0, [sp, #20]
 800c0ec:	f003 f8a8 	bl	800f240 <_Bfree>
 800c0f0:	3e01      	subs	r6, #1
 800c0f2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c0f4:	2e04      	cmp	r6, #4
 800c0f6:	d806      	bhi.n	800c106 <_strtod_l+0xe6>
 800c0f8:	e8df f006 	tbb	[pc, r6]
 800c0fc:	201d0314 	.word	0x201d0314
 800c100:	14          	.byte	0x14
 800c101:	00          	.byte	0x00
 800c102:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c106:	05e1      	lsls	r1, r4, #23
 800c108:	bf48      	it	mi
 800c10a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c10e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c112:	0d1b      	lsrs	r3, r3, #20
 800c114:	051b      	lsls	r3, r3, #20
 800c116:	2b00      	cmp	r3, #0
 800c118:	d1bb      	bne.n	800c092 <_strtod_l+0x72>
 800c11a:	f001 fd6d 	bl	800dbf8 <__errno>
 800c11e:	2322      	movs	r3, #34	@ 0x22
 800c120:	6003      	str	r3, [r0, #0]
 800c122:	e7b6      	b.n	800c092 <_strtod_l+0x72>
 800c124:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c128:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c12c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c130:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c134:	e7e7      	b.n	800c106 <_strtod_l+0xe6>
 800c136:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c2b4 <_strtod_l+0x294>
 800c13a:	e7e4      	b.n	800c106 <_strtod_l+0xe6>
 800c13c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c140:	f04f 3aff 	mov.w	sl, #4294967295
 800c144:	e7df      	b.n	800c106 <_strtod_l+0xe6>
 800c146:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c148:	1c5a      	adds	r2, r3, #1
 800c14a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c14c:	785b      	ldrb	r3, [r3, #1]
 800c14e:	2b30      	cmp	r3, #48	@ 0x30
 800c150:	d0f9      	beq.n	800c146 <_strtod_l+0x126>
 800c152:	2b00      	cmp	r3, #0
 800c154:	d09d      	beq.n	800c092 <_strtod_l+0x72>
 800c156:	2301      	movs	r3, #1
 800c158:	9309      	str	r3, [sp, #36]	@ 0x24
 800c15a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c15c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c15e:	2300      	movs	r3, #0
 800c160:	9308      	str	r3, [sp, #32]
 800c162:	930a      	str	r3, [sp, #40]	@ 0x28
 800c164:	461f      	mov	r7, r3
 800c166:	220a      	movs	r2, #10
 800c168:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c16a:	7805      	ldrb	r5, [r0, #0]
 800c16c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c170:	b2d9      	uxtb	r1, r3
 800c172:	2909      	cmp	r1, #9
 800c174:	d928      	bls.n	800c1c8 <_strtod_l+0x1a8>
 800c176:	494e      	ldr	r1, [pc, #312]	@ (800c2b0 <_strtod_l+0x290>)
 800c178:	2201      	movs	r2, #1
 800c17a:	f001 fce0 	bl	800db3e <strncmp>
 800c17e:	2800      	cmp	r0, #0
 800c180:	d032      	beq.n	800c1e8 <_strtod_l+0x1c8>
 800c182:	2000      	movs	r0, #0
 800c184:	462a      	mov	r2, r5
 800c186:	4681      	mov	r9, r0
 800c188:	463d      	mov	r5, r7
 800c18a:	4603      	mov	r3, r0
 800c18c:	2a65      	cmp	r2, #101	@ 0x65
 800c18e:	d001      	beq.n	800c194 <_strtod_l+0x174>
 800c190:	2a45      	cmp	r2, #69	@ 0x45
 800c192:	d114      	bne.n	800c1be <_strtod_l+0x19e>
 800c194:	b91d      	cbnz	r5, 800c19e <_strtod_l+0x17e>
 800c196:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c198:	4302      	orrs	r2, r0
 800c19a:	d095      	beq.n	800c0c8 <_strtod_l+0xa8>
 800c19c:	2500      	movs	r5, #0
 800c19e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c1a0:	1c62      	adds	r2, r4, #1
 800c1a2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c1a4:	7862      	ldrb	r2, [r4, #1]
 800c1a6:	2a2b      	cmp	r2, #43	@ 0x2b
 800c1a8:	d077      	beq.n	800c29a <_strtod_l+0x27a>
 800c1aa:	2a2d      	cmp	r2, #45	@ 0x2d
 800c1ac:	d07b      	beq.n	800c2a6 <_strtod_l+0x286>
 800c1ae:	f04f 0c00 	mov.w	ip, #0
 800c1b2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c1b6:	2909      	cmp	r1, #9
 800c1b8:	f240 8082 	bls.w	800c2c0 <_strtod_l+0x2a0>
 800c1bc:	9419      	str	r4, [sp, #100]	@ 0x64
 800c1be:	f04f 0800 	mov.w	r8, #0
 800c1c2:	e0a2      	b.n	800c30a <_strtod_l+0x2ea>
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	e7c7      	b.n	800c158 <_strtod_l+0x138>
 800c1c8:	2f08      	cmp	r7, #8
 800c1ca:	bfd5      	itete	le
 800c1cc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800c1ce:	9908      	ldrgt	r1, [sp, #32]
 800c1d0:	fb02 3301 	mlale	r3, r2, r1, r3
 800c1d4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c1d8:	f100 0001 	add.w	r0, r0, #1
 800c1dc:	bfd4      	ite	le
 800c1de:	930a      	strle	r3, [sp, #40]	@ 0x28
 800c1e0:	9308      	strgt	r3, [sp, #32]
 800c1e2:	3701      	adds	r7, #1
 800c1e4:	9019      	str	r0, [sp, #100]	@ 0x64
 800c1e6:	e7bf      	b.n	800c168 <_strtod_l+0x148>
 800c1e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c1ea:	1c5a      	adds	r2, r3, #1
 800c1ec:	9219      	str	r2, [sp, #100]	@ 0x64
 800c1ee:	785a      	ldrb	r2, [r3, #1]
 800c1f0:	b37f      	cbz	r7, 800c252 <_strtod_l+0x232>
 800c1f2:	4681      	mov	r9, r0
 800c1f4:	463d      	mov	r5, r7
 800c1f6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c1fa:	2b09      	cmp	r3, #9
 800c1fc:	d912      	bls.n	800c224 <_strtod_l+0x204>
 800c1fe:	2301      	movs	r3, #1
 800c200:	e7c4      	b.n	800c18c <_strtod_l+0x16c>
 800c202:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c204:	1c5a      	adds	r2, r3, #1
 800c206:	9219      	str	r2, [sp, #100]	@ 0x64
 800c208:	785a      	ldrb	r2, [r3, #1]
 800c20a:	3001      	adds	r0, #1
 800c20c:	2a30      	cmp	r2, #48	@ 0x30
 800c20e:	d0f8      	beq.n	800c202 <_strtod_l+0x1e2>
 800c210:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c214:	2b08      	cmp	r3, #8
 800c216:	f200 84d3 	bhi.w	800cbc0 <_strtod_l+0xba0>
 800c21a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c21c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c21e:	4681      	mov	r9, r0
 800c220:	2000      	movs	r0, #0
 800c222:	4605      	mov	r5, r0
 800c224:	3a30      	subs	r2, #48	@ 0x30
 800c226:	f100 0301 	add.w	r3, r0, #1
 800c22a:	d02a      	beq.n	800c282 <_strtod_l+0x262>
 800c22c:	4499      	add	r9, r3
 800c22e:	eb00 0c05 	add.w	ip, r0, r5
 800c232:	462b      	mov	r3, r5
 800c234:	210a      	movs	r1, #10
 800c236:	4563      	cmp	r3, ip
 800c238:	d10d      	bne.n	800c256 <_strtod_l+0x236>
 800c23a:	1c69      	adds	r1, r5, #1
 800c23c:	4401      	add	r1, r0
 800c23e:	4428      	add	r0, r5
 800c240:	2808      	cmp	r0, #8
 800c242:	dc16      	bgt.n	800c272 <_strtod_l+0x252>
 800c244:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c246:	230a      	movs	r3, #10
 800c248:	fb03 2300 	mla	r3, r3, r0, r2
 800c24c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c24e:	2300      	movs	r3, #0
 800c250:	e018      	b.n	800c284 <_strtod_l+0x264>
 800c252:	4638      	mov	r0, r7
 800c254:	e7da      	b.n	800c20c <_strtod_l+0x1ec>
 800c256:	2b08      	cmp	r3, #8
 800c258:	f103 0301 	add.w	r3, r3, #1
 800c25c:	dc03      	bgt.n	800c266 <_strtod_l+0x246>
 800c25e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c260:	434e      	muls	r6, r1
 800c262:	960a      	str	r6, [sp, #40]	@ 0x28
 800c264:	e7e7      	b.n	800c236 <_strtod_l+0x216>
 800c266:	2b10      	cmp	r3, #16
 800c268:	bfde      	ittt	le
 800c26a:	9e08      	ldrle	r6, [sp, #32]
 800c26c:	434e      	mulle	r6, r1
 800c26e:	9608      	strle	r6, [sp, #32]
 800c270:	e7e1      	b.n	800c236 <_strtod_l+0x216>
 800c272:	280f      	cmp	r0, #15
 800c274:	dceb      	bgt.n	800c24e <_strtod_l+0x22e>
 800c276:	9808      	ldr	r0, [sp, #32]
 800c278:	230a      	movs	r3, #10
 800c27a:	fb03 2300 	mla	r3, r3, r0, r2
 800c27e:	9308      	str	r3, [sp, #32]
 800c280:	e7e5      	b.n	800c24e <_strtod_l+0x22e>
 800c282:	4629      	mov	r1, r5
 800c284:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c286:	1c50      	adds	r0, r2, #1
 800c288:	9019      	str	r0, [sp, #100]	@ 0x64
 800c28a:	7852      	ldrb	r2, [r2, #1]
 800c28c:	4618      	mov	r0, r3
 800c28e:	460d      	mov	r5, r1
 800c290:	e7b1      	b.n	800c1f6 <_strtod_l+0x1d6>
 800c292:	f04f 0900 	mov.w	r9, #0
 800c296:	2301      	movs	r3, #1
 800c298:	e77d      	b.n	800c196 <_strtod_l+0x176>
 800c29a:	f04f 0c00 	mov.w	ip, #0
 800c29e:	1ca2      	adds	r2, r4, #2
 800c2a0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c2a2:	78a2      	ldrb	r2, [r4, #2]
 800c2a4:	e785      	b.n	800c1b2 <_strtod_l+0x192>
 800c2a6:	f04f 0c01 	mov.w	ip, #1
 800c2aa:	e7f8      	b.n	800c29e <_strtod_l+0x27e>
 800c2ac:	080107bc 	.word	0x080107bc
 800c2b0:	080107a4 	.word	0x080107a4
 800c2b4:	7ff00000 	.word	0x7ff00000
 800c2b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c2ba:	1c51      	adds	r1, r2, #1
 800c2bc:	9119      	str	r1, [sp, #100]	@ 0x64
 800c2be:	7852      	ldrb	r2, [r2, #1]
 800c2c0:	2a30      	cmp	r2, #48	@ 0x30
 800c2c2:	d0f9      	beq.n	800c2b8 <_strtod_l+0x298>
 800c2c4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c2c8:	2908      	cmp	r1, #8
 800c2ca:	f63f af78 	bhi.w	800c1be <_strtod_l+0x19e>
 800c2ce:	3a30      	subs	r2, #48	@ 0x30
 800c2d0:	920e      	str	r2, [sp, #56]	@ 0x38
 800c2d2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c2d4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c2d6:	f04f 080a 	mov.w	r8, #10
 800c2da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c2dc:	1c56      	adds	r6, r2, #1
 800c2de:	9619      	str	r6, [sp, #100]	@ 0x64
 800c2e0:	7852      	ldrb	r2, [r2, #1]
 800c2e2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c2e6:	f1be 0f09 	cmp.w	lr, #9
 800c2ea:	d939      	bls.n	800c360 <_strtod_l+0x340>
 800c2ec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c2ee:	1a76      	subs	r6, r6, r1
 800c2f0:	2e08      	cmp	r6, #8
 800c2f2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c2f6:	dc03      	bgt.n	800c300 <_strtod_l+0x2e0>
 800c2f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c2fa:	4588      	cmp	r8, r1
 800c2fc:	bfa8      	it	ge
 800c2fe:	4688      	movge	r8, r1
 800c300:	f1bc 0f00 	cmp.w	ip, #0
 800c304:	d001      	beq.n	800c30a <_strtod_l+0x2ea>
 800c306:	f1c8 0800 	rsb	r8, r8, #0
 800c30a:	2d00      	cmp	r5, #0
 800c30c:	d14e      	bne.n	800c3ac <_strtod_l+0x38c>
 800c30e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c310:	4308      	orrs	r0, r1
 800c312:	f47f aebe 	bne.w	800c092 <_strtod_l+0x72>
 800c316:	2b00      	cmp	r3, #0
 800c318:	f47f aed6 	bne.w	800c0c8 <_strtod_l+0xa8>
 800c31c:	2a69      	cmp	r2, #105	@ 0x69
 800c31e:	d028      	beq.n	800c372 <_strtod_l+0x352>
 800c320:	dc25      	bgt.n	800c36e <_strtod_l+0x34e>
 800c322:	2a49      	cmp	r2, #73	@ 0x49
 800c324:	d025      	beq.n	800c372 <_strtod_l+0x352>
 800c326:	2a4e      	cmp	r2, #78	@ 0x4e
 800c328:	f47f aece 	bne.w	800c0c8 <_strtod_l+0xa8>
 800c32c:	499b      	ldr	r1, [pc, #620]	@ (800c59c <_strtod_l+0x57c>)
 800c32e:	a819      	add	r0, sp, #100	@ 0x64
 800c330:	f002 fdce 	bl	800eed0 <__match>
 800c334:	2800      	cmp	r0, #0
 800c336:	f43f aec7 	beq.w	800c0c8 <_strtod_l+0xa8>
 800c33a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c33c:	781b      	ldrb	r3, [r3, #0]
 800c33e:	2b28      	cmp	r3, #40	@ 0x28
 800c340:	d12e      	bne.n	800c3a0 <_strtod_l+0x380>
 800c342:	4997      	ldr	r1, [pc, #604]	@ (800c5a0 <_strtod_l+0x580>)
 800c344:	aa1c      	add	r2, sp, #112	@ 0x70
 800c346:	a819      	add	r0, sp, #100	@ 0x64
 800c348:	f002 fdd6 	bl	800eef8 <__hexnan>
 800c34c:	2805      	cmp	r0, #5
 800c34e:	d127      	bne.n	800c3a0 <_strtod_l+0x380>
 800c350:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c352:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c356:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c35a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c35e:	e698      	b.n	800c092 <_strtod_l+0x72>
 800c360:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c362:	fb08 2101 	mla	r1, r8, r1, r2
 800c366:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c36a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c36c:	e7b5      	b.n	800c2da <_strtod_l+0x2ba>
 800c36e:	2a6e      	cmp	r2, #110	@ 0x6e
 800c370:	e7da      	b.n	800c328 <_strtod_l+0x308>
 800c372:	498c      	ldr	r1, [pc, #560]	@ (800c5a4 <_strtod_l+0x584>)
 800c374:	a819      	add	r0, sp, #100	@ 0x64
 800c376:	f002 fdab 	bl	800eed0 <__match>
 800c37a:	2800      	cmp	r0, #0
 800c37c:	f43f aea4 	beq.w	800c0c8 <_strtod_l+0xa8>
 800c380:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c382:	4989      	ldr	r1, [pc, #548]	@ (800c5a8 <_strtod_l+0x588>)
 800c384:	3b01      	subs	r3, #1
 800c386:	a819      	add	r0, sp, #100	@ 0x64
 800c388:	9319      	str	r3, [sp, #100]	@ 0x64
 800c38a:	f002 fda1 	bl	800eed0 <__match>
 800c38e:	b910      	cbnz	r0, 800c396 <_strtod_l+0x376>
 800c390:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c392:	3301      	adds	r3, #1
 800c394:	9319      	str	r3, [sp, #100]	@ 0x64
 800c396:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800c5b8 <_strtod_l+0x598>
 800c39a:	f04f 0a00 	mov.w	sl, #0
 800c39e:	e678      	b.n	800c092 <_strtod_l+0x72>
 800c3a0:	4882      	ldr	r0, [pc, #520]	@ (800c5ac <_strtod_l+0x58c>)
 800c3a2:	f001 fc65 	bl	800dc70 <nan>
 800c3a6:	ec5b ab10 	vmov	sl, fp, d0
 800c3aa:	e672      	b.n	800c092 <_strtod_l+0x72>
 800c3ac:	eba8 0309 	sub.w	r3, r8, r9
 800c3b0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c3b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3b4:	2f00      	cmp	r7, #0
 800c3b6:	bf08      	it	eq
 800c3b8:	462f      	moveq	r7, r5
 800c3ba:	2d10      	cmp	r5, #16
 800c3bc:	462c      	mov	r4, r5
 800c3be:	bfa8      	it	ge
 800c3c0:	2410      	movge	r4, #16
 800c3c2:	f7f4 f8c7 	bl	8000554 <__aeabi_ui2d>
 800c3c6:	2d09      	cmp	r5, #9
 800c3c8:	4682      	mov	sl, r0
 800c3ca:	468b      	mov	fp, r1
 800c3cc:	dc13      	bgt.n	800c3f6 <_strtod_l+0x3d6>
 800c3ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	f43f ae5e 	beq.w	800c092 <_strtod_l+0x72>
 800c3d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3d8:	dd78      	ble.n	800c4cc <_strtod_l+0x4ac>
 800c3da:	2b16      	cmp	r3, #22
 800c3dc:	dc5f      	bgt.n	800c49e <_strtod_l+0x47e>
 800c3de:	4974      	ldr	r1, [pc, #464]	@ (800c5b0 <_strtod_l+0x590>)
 800c3e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c3e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3e8:	4652      	mov	r2, sl
 800c3ea:	465b      	mov	r3, fp
 800c3ec:	f7f4 f92c 	bl	8000648 <__aeabi_dmul>
 800c3f0:	4682      	mov	sl, r0
 800c3f2:	468b      	mov	fp, r1
 800c3f4:	e64d      	b.n	800c092 <_strtod_l+0x72>
 800c3f6:	4b6e      	ldr	r3, [pc, #440]	@ (800c5b0 <_strtod_l+0x590>)
 800c3f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c3fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c400:	f7f4 f922 	bl	8000648 <__aeabi_dmul>
 800c404:	4682      	mov	sl, r0
 800c406:	9808      	ldr	r0, [sp, #32]
 800c408:	468b      	mov	fp, r1
 800c40a:	f7f4 f8a3 	bl	8000554 <__aeabi_ui2d>
 800c40e:	4602      	mov	r2, r0
 800c410:	460b      	mov	r3, r1
 800c412:	4650      	mov	r0, sl
 800c414:	4659      	mov	r1, fp
 800c416:	f7f3 ff61 	bl	80002dc <__adddf3>
 800c41a:	2d0f      	cmp	r5, #15
 800c41c:	4682      	mov	sl, r0
 800c41e:	468b      	mov	fp, r1
 800c420:	ddd5      	ble.n	800c3ce <_strtod_l+0x3ae>
 800c422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c424:	1b2c      	subs	r4, r5, r4
 800c426:	441c      	add	r4, r3
 800c428:	2c00      	cmp	r4, #0
 800c42a:	f340 8096 	ble.w	800c55a <_strtod_l+0x53a>
 800c42e:	f014 030f 	ands.w	r3, r4, #15
 800c432:	d00a      	beq.n	800c44a <_strtod_l+0x42a>
 800c434:	495e      	ldr	r1, [pc, #376]	@ (800c5b0 <_strtod_l+0x590>)
 800c436:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c43a:	4652      	mov	r2, sl
 800c43c:	465b      	mov	r3, fp
 800c43e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c442:	f7f4 f901 	bl	8000648 <__aeabi_dmul>
 800c446:	4682      	mov	sl, r0
 800c448:	468b      	mov	fp, r1
 800c44a:	f034 040f 	bics.w	r4, r4, #15
 800c44e:	d073      	beq.n	800c538 <_strtod_l+0x518>
 800c450:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c454:	dd48      	ble.n	800c4e8 <_strtod_l+0x4c8>
 800c456:	2400      	movs	r4, #0
 800c458:	46a0      	mov	r8, r4
 800c45a:	940a      	str	r4, [sp, #40]	@ 0x28
 800c45c:	46a1      	mov	r9, r4
 800c45e:	9a05      	ldr	r2, [sp, #20]
 800c460:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800c5b8 <_strtod_l+0x598>
 800c464:	2322      	movs	r3, #34	@ 0x22
 800c466:	6013      	str	r3, [r2, #0]
 800c468:	f04f 0a00 	mov.w	sl, #0
 800c46c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c46e:	2b00      	cmp	r3, #0
 800c470:	f43f ae0f 	beq.w	800c092 <_strtod_l+0x72>
 800c474:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c476:	9805      	ldr	r0, [sp, #20]
 800c478:	f002 fee2 	bl	800f240 <_Bfree>
 800c47c:	9805      	ldr	r0, [sp, #20]
 800c47e:	4649      	mov	r1, r9
 800c480:	f002 fede 	bl	800f240 <_Bfree>
 800c484:	9805      	ldr	r0, [sp, #20]
 800c486:	4641      	mov	r1, r8
 800c488:	f002 feda 	bl	800f240 <_Bfree>
 800c48c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c48e:	9805      	ldr	r0, [sp, #20]
 800c490:	f002 fed6 	bl	800f240 <_Bfree>
 800c494:	9805      	ldr	r0, [sp, #20]
 800c496:	4621      	mov	r1, r4
 800c498:	f002 fed2 	bl	800f240 <_Bfree>
 800c49c:	e5f9      	b.n	800c092 <_strtod_l+0x72>
 800c49e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c4a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c4a4:	4293      	cmp	r3, r2
 800c4a6:	dbbc      	blt.n	800c422 <_strtod_l+0x402>
 800c4a8:	4c41      	ldr	r4, [pc, #260]	@ (800c5b0 <_strtod_l+0x590>)
 800c4aa:	f1c5 050f 	rsb	r5, r5, #15
 800c4ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c4b2:	4652      	mov	r2, sl
 800c4b4:	465b      	mov	r3, fp
 800c4b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4ba:	f7f4 f8c5 	bl	8000648 <__aeabi_dmul>
 800c4be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4c0:	1b5d      	subs	r5, r3, r5
 800c4c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c4c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c4ca:	e78f      	b.n	800c3ec <_strtod_l+0x3cc>
 800c4cc:	3316      	adds	r3, #22
 800c4ce:	dba8      	blt.n	800c422 <_strtod_l+0x402>
 800c4d0:	4b37      	ldr	r3, [pc, #220]	@ (800c5b0 <_strtod_l+0x590>)
 800c4d2:	eba9 0808 	sub.w	r8, r9, r8
 800c4d6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c4da:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c4de:	4650      	mov	r0, sl
 800c4e0:	4659      	mov	r1, fp
 800c4e2:	f7f4 f9db 	bl	800089c <__aeabi_ddiv>
 800c4e6:	e783      	b.n	800c3f0 <_strtod_l+0x3d0>
 800c4e8:	4b32      	ldr	r3, [pc, #200]	@ (800c5b4 <_strtod_l+0x594>)
 800c4ea:	9308      	str	r3, [sp, #32]
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	1124      	asrs	r4, r4, #4
 800c4f0:	4650      	mov	r0, sl
 800c4f2:	4659      	mov	r1, fp
 800c4f4:	461e      	mov	r6, r3
 800c4f6:	2c01      	cmp	r4, #1
 800c4f8:	dc21      	bgt.n	800c53e <_strtod_l+0x51e>
 800c4fa:	b10b      	cbz	r3, 800c500 <_strtod_l+0x4e0>
 800c4fc:	4682      	mov	sl, r0
 800c4fe:	468b      	mov	fp, r1
 800c500:	492c      	ldr	r1, [pc, #176]	@ (800c5b4 <_strtod_l+0x594>)
 800c502:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c506:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c50a:	4652      	mov	r2, sl
 800c50c:	465b      	mov	r3, fp
 800c50e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c512:	f7f4 f899 	bl	8000648 <__aeabi_dmul>
 800c516:	4b28      	ldr	r3, [pc, #160]	@ (800c5b8 <_strtod_l+0x598>)
 800c518:	460a      	mov	r2, r1
 800c51a:	400b      	ands	r3, r1
 800c51c:	4927      	ldr	r1, [pc, #156]	@ (800c5bc <_strtod_l+0x59c>)
 800c51e:	428b      	cmp	r3, r1
 800c520:	4682      	mov	sl, r0
 800c522:	d898      	bhi.n	800c456 <_strtod_l+0x436>
 800c524:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c528:	428b      	cmp	r3, r1
 800c52a:	bf86      	itte	hi
 800c52c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800c5c0 <_strtod_l+0x5a0>
 800c530:	f04f 3aff 	movhi.w	sl, #4294967295
 800c534:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c538:	2300      	movs	r3, #0
 800c53a:	9308      	str	r3, [sp, #32]
 800c53c:	e07a      	b.n	800c634 <_strtod_l+0x614>
 800c53e:	07e2      	lsls	r2, r4, #31
 800c540:	d505      	bpl.n	800c54e <_strtod_l+0x52e>
 800c542:	9b08      	ldr	r3, [sp, #32]
 800c544:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c548:	f7f4 f87e 	bl	8000648 <__aeabi_dmul>
 800c54c:	2301      	movs	r3, #1
 800c54e:	9a08      	ldr	r2, [sp, #32]
 800c550:	3208      	adds	r2, #8
 800c552:	3601      	adds	r6, #1
 800c554:	1064      	asrs	r4, r4, #1
 800c556:	9208      	str	r2, [sp, #32]
 800c558:	e7cd      	b.n	800c4f6 <_strtod_l+0x4d6>
 800c55a:	d0ed      	beq.n	800c538 <_strtod_l+0x518>
 800c55c:	4264      	negs	r4, r4
 800c55e:	f014 020f 	ands.w	r2, r4, #15
 800c562:	d00a      	beq.n	800c57a <_strtod_l+0x55a>
 800c564:	4b12      	ldr	r3, [pc, #72]	@ (800c5b0 <_strtod_l+0x590>)
 800c566:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c56a:	4650      	mov	r0, sl
 800c56c:	4659      	mov	r1, fp
 800c56e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c572:	f7f4 f993 	bl	800089c <__aeabi_ddiv>
 800c576:	4682      	mov	sl, r0
 800c578:	468b      	mov	fp, r1
 800c57a:	1124      	asrs	r4, r4, #4
 800c57c:	d0dc      	beq.n	800c538 <_strtod_l+0x518>
 800c57e:	2c1f      	cmp	r4, #31
 800c580:	dd20      	ble.n	800c5c4 <_strtod_l+0x5a4>
 800c582:	2400      	movs	r4, #0
 800c584:	46a0      	mov	r8, r4
 800c586:	940a      	str	r4, [sp, #40]	@ 0x28
 800c588:	46a1      	mov	r9, r4
 800c58a:	9a05      	ldr	r2, [sp, #20]
 800c58c:	2322      	movs	r3, #34	@ 0x22
 800c58e:	f04f 0a00 	mov.w	sl, #0
 800c592:	f04f 0b00 	mov.w	fp, #0
 800c596:	6013      	str	r3, [r2, #0]
 800c598:	e768      	b.n	800c46c <_strtod_l+0x44c>
 800c59a:	bf00      	nop
 800c59c:	08010805 	.word	0x08010805
 800c5a0:	080107a8 	.word	0x080107a8
 800c5a4:	080107fd 	.word	0x080107fd
 800c5a8:	0801083c 	.word	0x0801083c
 800c5ac:	08010bcd 	.word	0x08010bcd
 800c5b0:	080109b8 	.word	0x080109b8
 800c5b4:	08010990 	.word	0x08010990
 800c5b8:	7ff00000 	.word	0x7ff00000
 800c5bc:	7ca00000 	.word	0x7ca00000
 800c5c0:	7fefffff 	.word	0x7fefffff
 800c5c4:	f014 0310 	ands.w	r3, r4, #16
 800c5c8:	bf18      	it	ne
 800c5ca:	236a      	movne	r3, #106	@ 0x6a
 800c5cc:	4ea9      	ldr	r6, [pc, #676]	@ (800c874 <_strtod_l+0x854>)
 800c5ce:	9308      	str	r3, [sp, #32]
 800c5d0:	4650      	mov	r0, sl
 800c5d2:	4659      	mov	r1, fp
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	07e2      	lsls	r2, r4, #31
 800c5d8:	d504      	bpl.n	800c5e4 <_strtod_l+0x5c4>
 800c5da:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c5de:	f7f4 f833 	bl	8000648 <__aeabi_dmul>
 800c5e2:	2301      	movs	r3, #1
 800c5e4:	1064      	asrs	r4, r4, #1
 800c5e6:	f106 0608 	add.w	r6, r6, #8
 800c5ea:	d1f4      	bne.n	800c5d6 <_strtod_l+0x5b6>
 800c5ec:	b10b      	cbz	r3, 800c5f2 <_strtod_l+0x5d2>
 800c5ee:	4682      	mov	sl, r0
 800c5f0:	468b      	mov	fp, r1
 800c5f2:	9b08      	ldr	r3, [sp, #32]
 800c5f4:	b1b3      	cbz	r3, 800c624 <_strtod_l+0x604>
 800c5f6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c5fa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	4659      	mov	r1, fp
 800c602:	dd0f      	ble.n	800c624 <_strtod_l+0x604>
 800c604:	2b1f      	cmp	r3, #31
 800c606:	dd55      	ble.n	800c6b4 <_strtod_l+0x694>
 800c608:	2b34      	cmp	r3, #52	@ 0x34
 800c60a:	bfde      	ittt	le
 800c60c:	f04f 33ff 	movle.w	r3, #4294967295
 800c610:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c614:	4093      	lslle	r3, r2
 800c616:	f04f 0a00 	mov.w	sl, #0
 800c61a:	bfcc      	ite	gt
 800c61c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c620:	ea03 0b01 	andle.w	fp, r3, r1
 800c624:	2200      	movs	r2, #0
 800c626:	2300      	movs	r3, #0
 800c628:	4650      	mov	r0, sl
 800c62a:	4659      	mov	r1, fp
 800c62c:	f7f4 fa74 	bl	8000b18 <__aeabi_dcmpeq>
 800c630:	2800      	cmp	r0, #0
 800c632:	d1a6      	bne.n	800c582 <_strtod_l+0x562>
 800c634:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c636:	9300      	str	r3, [sp, #0]
 800c638:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c63a:	9805      	ldr	r0, [sp, #20]
 800c63c:	462b      	mov	r3, r5
 800c63e:	463a      	mov	r2, r7
 800c640:	f002 fe66 	bl	800f310 <__s2b>
 800c644:	900a      	str	r0, [sp, #40]	@ 0x28
 800c646:	2800      	cmp	r0, #0
 800c648:	f43f af05 	beq.w	800c456 <_strtod_l+0x436>
 800c64c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c64e:	2a00      	cmp	r2, #0
 800c650:	eba9 0308 	sub.w	r3, r9, r8
 800c654:	bfa8      	it	ge
 800c656:	2300      	movge	r3, #0
 800c658:	9312      	str	r3, [sp, #72]	@ 0x48
 800c65a:	2400      	movs	r4, #0
 800c65c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c660:	9316      	str	r3, [sp, #88]	@ 0x58
 800c662:	46a0      	mov	r8, r4
 800c664:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c666:	9805      	ldr	r0, [sp, #20]
 800c668:	6859      	ldr	r1, [r3, #4]
 800c66a:	f002 fda9 	bl	800f1c0 <_Balloc>
 800c66e:	4681      	mov	r9, r0
 800c670:	2800      	cmp	r0, #0
 800c672:	f43f aef4 	beq.w	800c45e <_strtod_l+0x43e>
 800c676:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c678:	691a      	ldr	r2, [r3, #16]
 800c67a:	3202      	adds	r2, #2
 800c67c:	f103 010c 	add.w	r1, r3, #12
 800c680:	0092      	lsls	r2, r2, #2
 800c682:	300c      	adds	r0, #12
 800c684:	f001 fae5 	bl	800dc52 <memcpy>
 800c688:	ec4b ab10 	vmov	d0, sl, fp
 800c68c:	9805      	ldr	r0, [sp, #20]
 800c68e:	aa1c      	add	r2, sp, #112	@ 0x70
 800c690:	a91b      	add	r1, sp, #108	@ 0x6c
 800c692:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c696:	f003 f977 	bl	800f988 <__d2b>
 800c69a:	901a      	str	r0, [sp, #104]	@ 0x68
 800c69c:	2800      	cmp	r0, #0
 800c69e:	f43f aede 	beq.w	800c45e <_strtod_l+0x43e>
 800c6a2:	9805      	ldr	r0, [sp, #20]
 800c6a4:	2101      	movs	r1, #1
 800c6a6:	f002 fec9 	bl	800f43c <__i2b>
 800c6aa:	4680      	mov	r8, r0
 800c6ac:	b948      	cbnz	r0, 800c6c2 <_strtod_l+0x6a2>
 800c6ae:	f04f 0800 	mov.w	r8, #0
 800c6b2:	e6d4      	b.n	800c45e <_strtod_l+0x43e>
 800c6b4:	f04f 32ff 	mov.w	r2, #4294967295
 800c6b8:	fa02 f303 	lsl.w	r3, r2, r3
 800c6bc:	ea03 0a0a 	and.w	sl, r3, sl
 800c6c0:	e7b0      	b.n	800c624 <_strtod_l+0x604>
 800c6c2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c6c4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c6c6:	2d00      	cmp	r5, #0
 800c6c8:	bfab      	itete	ge
 800c6ca:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c6cc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c6ce:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c6d0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c6d2:	bfac      	ite	ge
 800c6d4:	18ef      	addge	r7, r5, r3
 800c6d6:	1b5e      	sublt	r6, r3, r5
 800c6d8:	9b08      	ldr	r3, [sp, #32]
 800c6da:	1aed      	subs	r5, r5, r3
 800c6dc:	4415      	add	r5, r2
 800c6de:	4b66      	ldr	r3, [pc, #408]	@ (800c878 <_strtod_l+0x858>)
 800c6e0:	3d01      	subs	r5, #1
 800c6e2:	429d      	cmp	r5, r3
 800c6e4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c6e8:	da50      	bge.n	800c78c <_strtod_l+0x76c>
 800c6ea:	1b5b      	subs	r3, r3, r5
 800c6ec:	2b1f      	cmp	r3, #31
 800c6ee:	eba2 0203 	sub.w	r2, r2, r3
 800c6f2:	f04f 0101 	mov.w	r1, #1
 800c6f6:	dc3d      	bgt.n	800c774 <_strtod_l+0x754>
 800c6f8:	fa01 f303 	lsl.w	r3, r1, r3
 800c6fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c6fe:	2300      	movs	r3, #0
 800c700:	9310      	str	r3, [sp, #64]	@ 0x40
 800c702:	18bd      	adds	r5, r7, r2
 800c704:	9b08      	ldr	r3, [sp, #32]
 800c706:	42af      	cmp	r7, r5
 800c708:	4416      	add	r6, r2
 800c70a:	441e      	add	r6, r3
 800c70c:	463b      	mov	r3, r7
 800c70e:	bfa8      	it	ge
 800c710:	462b      	movge	r3, r5
 800c712:	42b3      	cmp	r3, r6
 800c714:	bfa8      	it	ge
 800c716:	4633      	movge	r3, r6
 800c718:	2b00      	cmp	r3, #0
 800c71a:	bfc2      	ittt	gt
 800c71c:	1aed      	subgt	r5, r5, r3
 800c71e:	1af6      	subgt	r6, r6, r3
 800c720:	1aff      	subgt	r7, r7, r3
 800c722:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c724:	2b00      	cmp	r3, #0
 800c726:	dd16      	ble.n	800c756 <_strtod_l+0x736>
 800c728:	4641      	mov	r1, r8
 800c72a:	9805      	ldr	r0, [sp, #20]
 800c72c:	461a      	mov	r2, r3
 800c72e:	f002 ff45 	bl	800f5bc <__pow5mult>
 800c732:	4680      	mov	r8, r0
 800c734:	2800      	cmp	r0, #0
 800c736:	d0ba      	beq.n	800c6ae <_strtod_l+0x68e>
 800c738:	4601      	mov	r1, r0
 800c73a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c73c:	9805      	ldr	r0, [sp, #20]
 800c73e:	f002 fe93 	bl	800f468 <__multiply>
 800c742:	900e      	str	r0, [sp, #56]	@ 0x38
 800c744:	2800      	cmp	r0, #0
 800c746:	f43f ae8a 	beq.w	800c45e <_strtod_l+0x43e>
 800c74a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c74c:	9805      	ldr	r0, [sp, #20]
 800c74e:	f002 fd77 	bl	800f240 <_Bfree>
 800c752:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c754:	931a      	str	r3, [sp, #104]	@ 0x68
 800c756:	2d00      	cmp	r5, #0
 800c758:	dc1d      	bgt.n	800c796 <_strtod_l+0x776>
 800c75a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	dd23      	ble.n	800c7a8 <_strtod_l+0x788>
 800c760:	4649      	mov	r1, r9
 800c762:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c764:	9805      	ldr	r0, [sp, #20]
 800c766:	f002 ff29 	bl	800f5bc <__pow5mult>
 800c76a:	4681      	mov	r9, r0
 800c76c:	b9e0      	cbnz	r0, 800c7a8 <_strtod_l+0x788>
 800c76e:	f04f 0900 	mov.w	r9, #0
 800c772:	e674      	b.n	800c45e <_strtod_l+0x43e>
 800c774:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c778:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c77c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c780:	35e2      	adds	r5, #226	@ 0xe2
 800c782:	fa01 f305 	lsl.w	r3, r1, r5
 800c786:	9310      	str	r3, [sp, #64]	@ 0x40
 800c788:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c78a:	e7ba      	b.n	800c702 <_strtod_l+0x6e2>
 800c78c:	2300      	movs	r3, #0
 800c78e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c790:	2301      	movs	r3, #1
 800c792:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c794:	e7b5      	b.n	800c702 <_strtod_l+0x6e2>
 800c796:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c798:	9805      	ldr	r0, [sp, #20]
 800c79a:	462a      	mov	r2, r5
 800c79c:	f002 ff68 	bl	800f670 <__lshift>
 800c7a0:	901a      	str	r0, [sp, #104]	@ 0x68
 800c7a2:	2800      	cmp	r0, #0
 800c7a4:	d1d9      	bne.n	800c75a <_strtod_l+0x73a>
 800c7a6:	e65a      	b.n	800c45e <_strtod_l+0x43e>
 800c7a8:	2e00      	cmp	r6, #0
 800c7aa:	dd07      	ble.n	800c7bc <_strtod_l+0x79c>
 800c7ac:	4649      	mov	r1, r9
 800c7ae:	9805      	ldr	r0, [sp, #20]
 800c7b0:	4632      	mov	r2, r6
 800c7b2:	f002 ff5d 	bl	800f670 <__lshift>
 800c7b6:	4681      	mov	r9, r0
 800c7b8:	2800      	cmp	r0, #0
 800c7ba:	d0d8      	beq.n	800c76e <_strtod_l+0x74e>
 800c7bc:	2f00      	cmp	r7, #0
 800c7be:	dd08      	ble.n	800c7d2 <_strtod_l+0x7b2>
 800c7c0:	4641      	mov	r1, r8
 800c7c2:	9805      	ldr	r0, [sp, #20]
 800c7c4:	463a      	mov	r2, r7
 800c7c6:	f002 ff53 	bl	800f670 <__lshift>
 800c7ca:	4680      	mov	r8, r0
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	f43f ae46 	beq.w	800c45e <_strtod_l+0x43e>
 800c7d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7d4:	9805      	ldr	r0, [sp, #20]
 800c7d6:	464a      	mov	r2, r9
 800c7d8:	f002 ffd2 	bl	800f780 <__mdiff>
 800c7dc:	4604      	mov	r4, r0
 800c7de:	2800      	cmp	r0, #0
 800c7e0:	f43f ae3d 	beq.w	800c45e <_strtod_l+0x43e>
 800c7e4:	68c3      	ldr	r3, [r0, #12]
 800c7e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	60c3      	str	r3, [r0, #12]
 800c7ec:	4641      	mov	r1, r8
 800c7ee:	f002 ffab 	bl	800f748 <__mcmp>
 800c7f2:	2800      	cmp	r0, #0
 800c7f4:	da46      	bge.n	800c884 <_strtod_l+0x864>
 800c7f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7f8:	ea53 030a 	orrs.w	r3, r3, sl
 800c7fc:	d16c      	bne.n	800c8d8 <_strtod_l+0x8b8>
 800c7fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c802:	2b00      	cmp	r3, #0
 800c804:	d168      	bne.n	800c8d8 <_strtod_l+0x8b8>
 800c806:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c80a:	0d1b      	lsrs	r3, r3, #20
 800c80c:	051b      	lsls	r3, r3, #20
 800c80e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c812:	d961      	bls.n	800c8d8 <_strtod_l+0x8b8>
 800c814:	6963      	ldr	r3, [r4, #20]
 800c816:	b913      	cbnz	r3, 800c81e <_strtod_l+0x7fe>
 800c818:	6923      	ldr	r3, [r4, #16]
 800c81a:	2b01      	cmp	r3, #1
 800c81c:	dd5c      	ble.n	800c8d8 <_strtod_l+0x8b8>
 800c81e:	4621      	mov	r1, r4
 800c820:	2201      	movs	r2, #1
 800c822:	9805      	ldr	r0, [sp, #20]
 800c824:	f002 ff24 	bl	800f670 <__lshift>
 800c828:	4641      	mov	r1, r8
 800c82a:	4604      	mov	r4, r0
 800c82c:	f002 ff8c 	bl	800f748 <__mcmp>
 800c830:	2800      	cmp	r0, #0
 800c832:	dd51      	ble.n	800c8d8 <_strtod_l+0x8b8>
 800c834:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c838:	9a08      	ldr	r2, [sp, #32]
 800c83a:	0d1b      	lsrs	r3, r3, #20
 800c83c:	051b      	lsls	r3, r3, #20
 800c83e:	2a00      	cmp	r2, #0
 800c840:	d06b      	beq.n	800c91a <_strtod_l+0x8fa>
 800c842:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c846:	d868      	bhi.n	800c91a <_strtod_l+0x8fa>
 800c848:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c84c:	f67f ae9d 	bls.w	800c58a <_strtod_l+0x56a>
 800c850:	4b0a      	ldr	r3, [pc, #40]	@ (800c87c <_strtod_l+0x85c>)
 800c852:	4650      	mov	r0, sl
 800c854:	4659      	mov	r1, fp
 800c856:	2200      	movs	r2, #0
 800c858:	f7f3 fef6 	bl	8000648 <__aeabi_dmul>
 800c85c:	4b08      	ldr	r3, [pc, #32]	@ (800c880 <_strtod_l+0x860>)
 800c85e:	400b      	ands	r3, r1
 800c860:	4682      	mov	sl, r0
 800c862:	468b      	mov	fp, r1
 800c864:	2b00      	cmp	r3, #0
 800c866:	f47f ae05 	bne.w	800c474 <_strtod_l+0x454>
 800c86a:	9a05      	ldr	r2, [sp, #20]
 800c86c:	2322      	movs	r3, #34	@ 0x22
 800c86e:	6013      	str	r3, [r2, #0]
 800c870:	e600      	b.n	800c474 <_strtod_l+0x454>
 800c872:	bf00      	nop
 800c874:	080107d0 	.word	0x080107d0
 800c878:	fffffc02 	.word	0xfffffc02
 800c87c:	39500000 	.word	0x39500000
 800c880:	7ff00000 	.word	0x7ff00000
 800c884:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c888:	d165      	bne.n	800c956 <_strtod_l+0x936>
 800c88a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c88c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c890:	b35a      	cbz	r2, 800c8ea <_strtod_l+0x8ca>
 800c892:	4a9f      	ldr	r2, [pc, #636]	@ (800cb10 <_strtod_l+0xaf0>)
 800c894:	4293      	cmp	r3, r2
 800c896:	d12b      	bne.n	800c8f0 <_strtod_l+0x8d0>
 800c898:	9b08      	ldr	r3, [sp, #32]
 800c89a:	4651      	mov	r1, sl
 800c89c:	b303      	cbz	r3, 800c8e0 <_strtod_l+0x8c0>
 800c89e:	4b9d      	ldr	r3, [pc, #628]	@ (800cb14 <_strtod_l+0xaf4>)
 800c8a0:	465a      	mov	r2, fp
 800c8a2:	4013      	ands	r3, r2
 800c8a4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c8a8:	f04f 32ff 	mov.w	r2, #4294967295
 800c8ac:	d81b      	bhi.n	800c8e6 <_strtod_l+0x8c6>
 800c8ae:	0d1b      	lsrs	r3, r3, #20
 800c8b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c8b4:	fa02 f303 	lsl.w	r3, r2, r3
 800c8b8:	4299      	cmp	r1, r3
 800c8ba:	d119      	bne.n	800c8f0 <_strtod_l+0x8d0>
 800c8bc:	4b96      	ldr	r3, [pc, #600]	@ (800cb18 <_strtod_l+0xaf8>)
 800c8be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c8c0:	429a      	cmp	r2, r3
 800c8c2:	d102      	bne.n	800c8ca <_strtod_l+0x8aa>
 800c8c4:	3101      	adds	r1, #1
 800c8c6:	f43f adca 	beq.w	800c45e <_strtod_l+0x43e>
 800c8ca:	4b92      	ldr	r3, [pc, #584]	@ (800cb14 <_strtod_l+0xaf4>)
 800c8cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c8ce:	401a      	ands	r2, r3
 800c8d0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c8d4:	f04f 0a00 	mov.w	sl, #0
 800c8d8:	9b08      	ldr	r3, [sp, #32]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d1b8      	bne.n	800c850 <_strtod_l+0x830>
 800c8de:	e5c9      	b.n	800c474 <_strtod_l+0x454>
 800c8e0:	f04f 33ff 	mov.w	r3, #4294967295
 800c8e4:	e7e8      	b.n	800c8b8 <_strtod_l+0x898>
 800c8e6:	4613      	mov	r3, r2
 800c8e8:	e7e6      	b.n	800c8b8 <_strtod_l+0x898>
 800c8ea:	ea53 030a 	orrs.w	r3, r3, sl
 800c8ee:	d0a1      	beq.n	800c834 <_strtod_l+0x814>
 800c8f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c8f2:	b1db      	cbz	r3, 800c92c <_strtod_l+0x90c>
 800c8f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c8f6:	4213      	tst	r3, r2
 800c8f8:	d0ee      	beq.n	800c8d8 <_strtod_l+0x8b8>
 800c8fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8fc:	9a08      	ldr	r2, [sp, #32]
 800c8fe:	4650      	mov	r0, sl
 800c900:	4659      	mov	r1, fp
 800c902:	b1bb      	cbz	r3, 800c934 <_strtod_l+0x914>
 800c904:	f7ff fb6d 	bl	800bfe2 <sulp>
 800c908:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c90c:	ec53 2b10 	vmov	r2, r3, d0
 800c910:	f7f3 fce4 	bl	80002dc <__adddf3>
 800c914:	4682      	mov	sl, r0
 800c916:	468b      	mov	fp, r1
 800c918:	e7de      	b.n	800c8d8 <_strtod_l+0x8b8>
 800c91a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c91e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c922:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c926:	f04f 3aff 	mov.w	sl, #4294967295
 800c92a:	e7d5      	b.n	800c8d8 <_strtod_l+0x8b8>
 800c92c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c92e:	ea13 0f0a 	tst.w	r3, sl
 800c932:	e7e1      	b.n	800c8f8 <_strtod_l+0x8d8>
 800c934:	f7ff fb55 	bl	800bfe2 <sulp>
 800c938:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c93c:	ec53 2b10 	vmov	r2, r3, d0
 800c940:	f7f3 fcca 	bl	80002d8 <__aeabi_dsub>
 800c944:	2200      	movs	r2, #0
 800c946:	2300      	movs	r3, #0
 800c948:	4682      	mov	sl, r0
 800c94a:	468b      	mov	fp, r1
 800c94c:	f7f4 f8e4 	bl	8000b18 <__aeabi_dcmpeq>
 800c950:	2800      	cmp	r0, #0
 800c952:	d0c1      	beq.n	800c8d8 <_strtod_l+0x8b8>
 800c954:	e619      	b.n	800c58a <_strtod_l+0x56a>
 800c956:	4641      	mov	r1, r8
 800c958:	4620      	mov	r0, r4
 800c95a:	f003 f86d 	bl	800fa38 <__ratio>
 800c95e:	ec57 6b10 	vmov	r6, r7, d0
 800c962:	2200      	movs	r2, #0
 800c964:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c968:	4630      	mov	r0, r6
 800c96a:	4639      	mov	r1, r7
 800c96c:	f7f4 f8e8 	bl	8000b40 <__aeabi_dcmple>
 800c970:	2800      	cmp	r0, #0
 800c972:	d06f      	beq.n	800ca54 <_strtod_l+0xa34>
 800c974:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c976:	2b00      	cmp	r3, #0
 800c978:	d17a      	bne.n	800ca70 <_strtod_l+0xa50>
 800c97a:	f1ba 0f00 	cmp.w	sl, #0
 800c97e:	d158      	bne.n	800ca32 <_strtod_l+0xa12>
 800c980:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c982:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c986:	2b00      	cmp	r3, #0
 800c988:	d15a      	bne.n	800ca40 <_strtod_l+0xa20>
 800c98a:	4b64      	ldr	r3, [pc, #400]	@ (800cb1c <_strtod_l+0xafc>)
 800c98c:	2200      	movs	r2, #0
 800c98e:	4630      	mov	r0, r6
 800c990:	4639      	mov	r1, r7
 800c992:	f7f4 f8cb 	bl	8000b2c <__aeabi_dcmplt>
 800c996:	2800      	cmp	r0, #0
 800c998:	d159      	bne.n	800ca4e <_strtod_l+0xa2e>
 800c99a:	4630      	mov	r0, r6
 800c99c:	4639      	mov	r1, r7
 800c99e:	4b60      	ldr	r3, [pc, #384]	@ (800cb20 <_strtod_l+0xb00>)
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	f7f3 fe51 	bl	8000648 <__aeabi_dmul>
 800c9a6:	4606      	mov	r6, r0
 800c9a8:	460f      	mov	r7, r1
 800c9aa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c9ae:	9606      	str	r6, [sp, #24]
 800c9b0:	9307      	str	r3, [sp, #28]
 800c9b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c9b6:	4d57      	ldr	r5, [pc, #348]	@ (800cb14 <_strtod_l+0xaf4>)
 800c9b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c9bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c9be:	401d      	ands	r5, r3
 800c9c0:	4b58      	ldr	r3, [pc, #352]	@ (800cb24 <_strtod_l+0xb04>)
 800c9c2:	429d      	cmp	r5, r3
 800c9c4:	f040 80b2 	bne.w	800cb2c <_strtod_l+0xb0c>
 800c9c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c9ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c9ce:	ec4b ab10 	vmov	d0, sl, fp
 800c9d2:	f002 ff69 	bl	800f8a8 <__ulp>
 800c9d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c9da:	ec51 0b10 	vmov	r0, r1, d0
 800c9de:	f7f3 fe33 	bl	8000648 <__aeabi_dmul>
 800c9e2:	4652      	mov	r2, sl
 800c9e4:	465b      	mov	r3, fp
 800c9e6:	f7f3 fc79 	bl	80002dc <__adddf3>
 800c9ea:	460b      	mov	r3, r1
 800c9ec:	4949      	ldr	r1, [pc, #292]	@ (800cb14 <_strtod_l+0xaf4>)
 800c9ee:	4a4e      	ldr	r2, [pc, #312]	@ (800cb28 <_strtod_l+0xb08>)
 800c9f0:	4019      	ands	r1, r3
 800c9f2:	4291      	cmp	r1, r2
 800c9f4:	4682      	mov	sl, r0
 800c9f6:	d942      	bls.n	800ca7e <_strtod_l+0xa5e>
 800c9f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c9fa:	4b47      	ldr	r3, [pc, #284]	@ (800cb18 <_strtod_l+0xaf8>)
 800c9fc:	429a      	cmp	r2, r3
 800c9fe:	d103      	bne.n	800ca08 <_strtod_l+0x9e8>
 800ca00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca02:	3301      	adds	r3, #1
 800ca04:	f43f ad2b 	beq.w	800c45e <_strtod_l+0x43e>
 800ca08:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800cb18 <_strtod_l+0xaf8>
 800ca0c:	f04f 3aff 	mov.w	sl, #4294967295
 800ca10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca12:	9805      	ldr	r0, [sp, #20]
 800ca14:	f002 fc14 	bl	800f240 <_Bfree>
 800ca18:	9805      	ldr	r0, [sp, #20]
 800ca1a:	4649      	mov	r1, r9
 800ca1c:	f002 fc10 	bl	800f240 <_Bfree>
 800ca20:	9805      	ldr	r0, [sp, #20]
 800ca22:	4641      	mov	r1, r8
 800ca24:	f002 fc0c 	bl	800f240 <_Bfree>
 800ca28:	9805      	ldr	r0, [sp, #20]
 800ca2a:	4621      	mov	r1, r4
 800ca2c:	f002 fc08 	bl	800f240 <_Bfree>
 800ca30:	e618      	b.n	800c664 <_strtod_l+0x644>
 800ca32:	f1ba 0f01 	cmp.w	sl, #1
 800ca36:	d103      	bne.n	800ca40 <_strtod_l+0xa20>
 800ca38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	f43f ada5 	beq.w	800c58a <_strtod_l+0x56a>
 800ca40:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800caf0 <_strtod_l+0xad0>
 800ca44:	4f35      	ldr	r7, [pc, #212]	@ (800cb1c <_strtod_l+0xafc>)
 800ca46:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ca4a:	2600      	movs	r6, #0
 800ca4c:	e7b1      	b.n	800c9b2 <_strtod_l+0x992>
 800ca4e:	4f34      	ldr	r7, [pc, #208]	@ (800cb20 <_strtod_l+0xb00>)
 800ca50:	2600      	movs	r6, #0
 800ca52:	e7aa      	b.n	800c9aa <_strtod_l+0x98a>
 800ca54:	4b32      	ldr	r3, [pc, #200]	@ (800cb20 <_strtod_l+0xb00>)
 800ca56:	4630      	mov	r0, r6
 800ca58:	4639      	mov	r1, r7
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	f7f3 fdf4 	bl	8000648 <__aeabi_dmul>
 800ca60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca62:	4606      	mov	r6, r0
 800ca64:	460f      	mov	r7, r1
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d09f      	beq.n	800c9aa <_strtod_l+0x98a>
 800ca6a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ca6e:	e7a0      	b.n	800c9b2 <_strtod_l+0x992>
 800ca70:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800caf8 <_strtod_l+0xad8>
 800ca74:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ca78:	ec57 6b17 	vmov	r6, r7, d7
 800ca7c:	e799      	b.n	800c9b2 <_strtod_l+0x992>
 800ca7e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ca82:	9b08      	ldr	r3, [sp, #32]
 800ca84:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d1c1      	bne.n	800ca10 <_strtod_l+0x9f0>
 800ca8c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ca90:	0d1b      	lsrs	r3, r3, #20
 800ca92:	051b      	lsls	r3, r3, #20
 800ca94:	429d      	cmp	r5, r3
 800ca96:	d1bb      	bne.n	800ca10 <_strtod_l+0x9f0>
 800ca98:	4630      	mov	r0, r6
 800ca9a:	4639      	mov	r1, r7
 800ca9c:	f7f4 f934 	bl	8000d08 <__aeabi_d2lz>
 800caa0:	f7f3 fda4 	bl	80005ec <__aeabi_l2d>
 800caa4:	4602      	mov	r2, r0
 800caa6:	460b      	mov	r3, r1
 800caa8:	4630      	mov	r0, r6
 800caaa:	4639      	mov	r1, r7
 800caac:	f7f3 fc14 	bl	80002d8 <__aeabi_dsub>
 800cab0:	460b      	mov	r3, r1
 800cab2:	4602      	mov	r2, r0
 800cab4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cab8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cabc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cabe:	ea46 060a 	orr.w	r6, r6, sl
 800cac2:	431e      	orrs	r6, r3
 800cac4:	d06f      	beq.n	800cba6 <_strtod_l+0xb86>
 800cac6:	a30e      	add	r3, pc, #56	@ (adr r3, 800cb00 <_strtod_l+0xae0>)
 800cac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cacc:	f7f4 f82e 	bl	8000b2c <__aeabi_dcmplt>
 800cad0:	2800      	cmp	r0, #0
 800cad2:	f47f accf 	bne.w	800c474 <_strtod_l+0x454>
 800cad6:	a30c      	add	r3, pc, #48	@ (adr r3, 800cb08 <_strtod_l+0xae8>)
 800cad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cadc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cae0:	f7f4 f842 	bl	8000b68 <__aeabi_dcmpgt>
 800cae4:	2800      	cmp	r0, #0
 800cae6:	d093      	beq.n	800ca10 <_strtod_l+0x9f0>
 800cae8:	e4c4      	b.n	800c474 <_strtod_l+0x454>
 800caea:	bf00      	nop
 800caec:	f3af 8000 	nop.w
 800caf0:	00000000 	.word	0x00000000
 800caf4:	bff00000 	.word	0xbff00000
 800caf8:	00000000 	.word	0x00000000
 800cafc:	3ff00000 	.word	0x3ff00000
 800cb00:	94a03595 	.word	0x94a03595
 800cb04:	3fdfffff 	.word	0x3fdfffff
 800cb08:	35afe535 	.word	0x35afe535
 800cb0c:	3fe00000 	.word	0x3fe00000
 800cb10:	000fffff 	.word	0x000fffff
 800cb14:	7ff00000 	.word	0x7ff00000
 800cb18:	7fefffff 	.word	0x7fefffff
 800cb1c:	3ff00000 	.word	0x3ff00000
 800cb20:	3fe00000 	.word	0x3fe00000
 800cb24:	7fe00000 	.word	0x7fe00000
 800cb28:	7c9fffff 	.word	0x7c9fffff
 800cb2c:	9b08      	ldr	r3, [sp, #32]
 800cb2e:	b323      	cbz	r3, 800cb7a <_strtod_l+0xb5a>
 800cb30:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cb34:	d821      	bhi.n	800cb7a <_strtod_l+0xb5a>
 800cb36:	a328      	add	r3, pc, #160	@ (adr r3, 800cbd8 <_strtod_l+0xbb8>)
 800cb38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb3c:	4630      	mov	r0, r6
 800cb3e:	4639      	mov	r1, r7
 800cb40:	f7f3 fffe 	bl	8000b40 <__aeabi_dcmple>
 800cb44:	b1a0      	cbz	r0, 800cb70 <_strtod_l+0xb50>
 800cb46:	4639      	mov	r1, r7
 800cb48:	4630      	mov	r0, r6
 800cb4a:	f7f4 f855 	bl	8000bf8 <__aeabi_d2uiz>
 800cb4e:	2801      	cmp	r0, #1
 800cb50:	bf38      	it	cc
 800cb52:	2001      	movcc	r0, #1
 800cb54:	f7f3 fcfe 	bl	8000554 <__aeabi_ui2d>
 800cb58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb5a:	4606      	mov	r6, r0
 800cb5c:	460f      	mov	r7, r1
 800cb5e:	b9fb      	cbnz	r3, 800cba0 <_strtod_l+0xb80>
 800cb60:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cb64:	9014      	str	r0, [sp, #80]	@ 0x50
 800cb66:	9315      	str	r3, [sp, #84]	@ 0x54
 800cb68:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cb6c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cb70:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb72:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cb76:	1b5b      	subs	r3, r3, r5
 800cb78:	9311      	str	r3, [sp, #68]	@ 0x44
 800cb7a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cb7e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cb82:	f002 fe91 	bl	800f8a8 <__ulp>
 800cb86:	4650      	mov	r0, sl
 800cb88:	ec53 2b10 	vmov	r2, r3, d0
 800cb8c:	4659      	mov	r1, fp
 800cb8e:	f7f3 fd5b 	bl	8000648 <__aeabi_dmul>
 800cb92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cb96:	f7f3 fba1 	bl	80002dc <__adddf3>
 800cb9a:	4682      	mov	sl, r0
 800cb9c:	468b      	mov	fp, r1
 800cb9e:	e770      	b.n	800ca82 <_strtod_l+0xa62>
 800cba0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cba4:	e7e0      	b.n	800cb68 <_strtod_l+0xb48>
 800cba6:	a30e      	add	r3, pc, #56	@ (adr r3, 800cbe0 <_strtod_l+0xbc0>)
 800cba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbac:	f7f3 ffbe 	bl	8000b2c <__aeabi_dcmplt>
 800cbb0:	e798      	b.n	800cae4 <_strtod_l+0xac4>
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cbb6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800cbb8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbba:	6013      	str	r3, [r2, #0]
 800cbbc:	f7ff ba6d 	b.w	800c09a <_strtod_l+0x7a>
 800cbc0:	2a65      	cmp	r2, #101	@ 0x65
 800cbc2:	f43f ab66 	beq.w	800c292 <_strtod_l+0x272>
 800cbc6:	2a45      	cmp	r2, #69	@ 0x45
 800cbc8:	f43f ab63 	beq.w	800c292 <_strtod_l+0x272>
 800cbcc:	2301      	movs	r3, #1
 800cbce:	f7ff bb9e 	b.w	800c30e <_strtod_l+0x2ee>
 800cbd2:	bf00      	nop
 800cbd4:	f3af 8000 	nop.w
 800cbd8:	ffc00000 	.word	0xffc00000
 800cbdc:	41dfffff 	.word	0x41dfffff
 800cbe0:	94a03595 	.word	0x94a03595
 800cbe4:	3fcfffff 	.word	0x3fcfffff

0800cbe8 <_strtod_r>:
 800cbe8:	4b01      	ldr	r3, [pc, #4]	@ (800cbf0 <_strtod_r+0x8>)
 800cbea:	f7ff ba19 	b.w	800c020 <_strtod_l>
 800cbee:	bf00      	nop
 800cbf0:	2000009c 	.word	0x2000009c

0800cbf4 <strtod>:
 800cbf4:	460a      	mov	r2, r1
 800cbf6:	4601      	mov	r1, r0
 800cbf8:	4802      	ldr	r0, [pc, #8]	@ (800cc04 <strtod+0x10>)
 800cbfa:	4b03      	ldr	r3, [pc, #12]	@ (800cc08 <strtod+0x14>)
 800cbfc:	6800      	ldr	r0, [r0, #0]
 800cbfe:	f7ff ba0f 	b.w	800c020 <_strtod_l>
 800cc02:	bf00      	nop
 800cc04:	20000208 	.word	0x20000208
 800cc08:	2000009c 	.word	0x2000009c

0800cc0c <__cvt>:
 800cc0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cc10:	ec57 6b10 	vmov	r6, r7, d0
 800cc14:	2f00      	cmp	r7, #0
 800cc16:	460c      	mov	r4, r1
 800cc18:	4619      	mov	r1, r3
 800cc1a:	463b      	mov	r3, r7
 800cc1c:	bfbb      	ittet	lt
 800cc1e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cc22:	461f      	movlt	r7, r3
 800cc24:	2300      	movge	r3, #0
 800cc26:	232d      	movlt	r3, #45	@ 0x2d
 800cc28:	700b      	strb	r3, [r1, #0]
 800cc2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cc2c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cc30:	4691      	mov	r9, r2
 800cc32:	f023 0820 	bic.w	r8, r3, #32
 800cc36:	bfbc      	itt	lt
 800cc38:	4632      	movlt	r2, r6
 800cc3a:	4616      	movlt	r6, r2
 800cc3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cc40:	d005      	beq.n	800cc4e <__cvt+0x42>
 800cc42:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cc46:	d100      	bne.n	800cc4a <__cvt+0x3e>
 800cc48:	3401      	adds	r4, #1
 800cc4a:	2102      	movs	r1, #2
 800cc4c:	e000      	b.n	800cc50 <__cvt+0x44>
 800cc4e:	2103      	movs	r1, #3
 800cc50:	ab03      	add	r3, sp, #12
 800cc52:	9301      	str	r3, [sp, #4]
 800cc54:	ab02      	add	r3, sp, #8
 800cc56:	9300      	str	r3, [sp, #0]
 800cc58:	ec47 6b10 	vmov	d0, r6, r7
 800cc5c:	4653      	mov	r3, sl
 800cc5e:	4622      	mov	r2, r4
 800cc60:	f001 f89e 	bl	800dda0 <_dtoa_r>
 800cc64:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cc68:	4605      	mov	r5, r0
 800cc6a:	d119      	bne.n	800cca0 <__cvt+0x94>
 800cc6c:	f019 0f01 	tst.w	r9, #1
 800cc70:	d00e      	beq.n	800cc90 <__cvt+0x84>
 800cc72:	eb00 0904 	add.w	r9, r0, r4
 800cc76:	2200      	movs	r2, #0
 800cc78:	2300      	movs	r3, #0
 800cc7a:	4630      	mov	r0, r6
 800cc7c:	4639      	mov	r1, r7
 800cc7e:	f7f3 ff4b 	bl	8000b18 <__aeabi_dcmpeq>
 800cc82:	b108      	cbz	r0, 800cc88 <__cvt+0x7c>
 800cc84:	f8cd 900c 	str.w	r9, [sp, #12]
 800cc88:	2230      	movs	r2, #48	@ 0x30
 800cc8a:	9b03      	ldr	r3, [sp, #12]
 800cc8c:	454b      	cmp	r3, r9
 800cc8e:	d31e      	bcc.n	800ccce <__cvt+0xc2>
 800cc90:	9b03      	ldr	r3, [sp, #12]
 800cc92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc94:	1b5b      	subs	r3, r3, r5
 800cc96:	4628      	mov	r0, r5
 800cc98:	6013      	str	r3, [r2, #0]
 800cc9a:	b004      	add	sp, #16
 800cc9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cca0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cca4:	eb00 0904 	add.w	r9, r0, r4
 800cca8:	d1e5      	bne.n	800cc76 <__cvt+0x6a>
 800ccaa:	7803      	ldrb	r3, [r0, #0]
 800ccac:	2b30      	cmp	r3, #48	@ 0x30
 800ccae:	d10a      	bne.n	800ccc6 <__cvt+0xba>
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	4630      	mov	r0, r6
 800ccb6:	4639      	mov	r1, r7
 800ccb8:	f7f3 ff2e 	bl	8000b18 <__aeabi_dcmpeq>
 800ccbc:	b918      	cbnz	r0, 800ccc6 <__cvt+0xba>
 800ccbe:	f1c4 0401 	rsb	r4, r4, #1
 800ccc2:	f8ca 4000 	str.w	r4, [sl]
 800ccc6:	f8da 3000 	ldr.w	r3, [sl]
 800ccca:	4499      	add	r9, r3
 800cccc:	e7d3      	b.n	800cc76 <__cvt+0x6a>
 800ccce:	1c59      	adds	r1, r3, #1
 800ccd0:	9103      	str	r1, [sp, #12]
 800ccd2:	701a      	strb	r2, [r3, #0]
 800ccd4:	e7d9      	b.n	800cc8a <__cvt+0x7e>

0800ccd6 <__exponent>:
 800ccd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ccd8:	2900      	cmp	r1, #0
 800ccda:	bfba      	itte	lt
 800ccdc:	4249      	neglt	r1, r1
 800ccde:	232d      	movlt	r3, #45	@ 0x2d
 800cce0:	232b      	movge	r3, #43	@ 0x2b
 800cce2:	2909      	cmp	r1, #9
 800cce4:	7002      	strb	r2, [r0, #0]
 800cce6:	7043      	strb	r3, [r0, #1]
 800cce8:	dd29      	ble.n	800cd3e <__exponent+0x68>
 800ccea:	f10d 0307 	add.w	r3, sp, #7
 800ccee:	461d      	mov	r5, r3
 800ccf0:	270a      	movs	r7, #10
 800ccf2:	461a      	mov	r2, r3
 800ccf4:	fbb1 f6f7 	udiv	r6, r1, r7
 800ccf8:	fb07 1416 	mls	r4, r7, r6, r1
 800ccfc:	3430      	adds	r4, #48	@ 0x30
 800ccfe:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cd02:	460c      	mov	r4, r1
 800cd04:	2c63      	cmp	r4, #99	@ 0x63
 800cd06:	f103 33ff 	add.w	r3, r3, #4294967295
 800cd0a:	4631      	mov	r1, r6
 800cd0c:	dcf1      	bgt.n	800ccf2 <__exponent+0x1c>
 800cd0e:	3130      	adds	r1, #48	@ 0x30
 800cd10:	1e94      	subs	r4, r2, #2
 800cd12:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cd16:	1c41      	adds	r1, r0, #1
 800cd18:	4623      	mov	r3, r4
 800cd1a:	42ab      	cmp	r3, r5
 800cd1c:	d30a      	bcc.n	800cd34 <__exponent+0x5e>
 800cd1e:	f10d 0309 	add.w	r3, sp, #9
 800cd22:	1a9b      	subs	r3, r3, r2
 800cd24:	42ac      	cmp	r4, r5
 800cd26:	bf88      	it	hi
 800cd28:	2300      	movhi	r3, #0
 800cd2a:	3302      	adds	r3, #2
 800cd2c:	4403      	add	r3, r0
 800cd2e:	1a18      	subs	r0, r3, r0
 800cd30:	b003      	add	sp, #12
 800cd32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd34:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cd38:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cd3c:	e7ed      	b.n	800cd1a <__exponent+0x44>
 800cd3e:	2330      	movs	r3, #48	@ 0x30
 800cd40:	3130      	adds	r1, #48	@ 0x30
 800cd42:	7083      	strb	r3, [r0, #2]
 800cd44:	70c1      	strb	r1, [r0, #3]
 800cd46:	1d03      	adds	r3, r0, #4
 800cd48:	e7f1      	b.n	800cd2e <__exponent+0x58>
	...

0800cd4c <_printf_float>:
 800cd4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd50:	b08d      	sub	sp, #52	@ 0x34
 800cd52:	460c      	mov	r4, r1
 800cd54:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800cd58:	4616      	mov	r6, r2
 800cd5a:	461f      	mov	r7, r3
 800cd5c:	4605      	mov	r5, r0
 800cd5e:	f000 ff01 	bl	800db64 <_localeconv_r>
 800cd62:	6803      	ldr	r3, [r0, #0]
 800cd64:	9304      	str	r3, [sp, #16]
 800cd66:	4618      	mov	r0, r3
 800cd68:	f7f3 faaa 	bl	80002c0 <strlen>
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800cd70:	f8d8 3000 	ldr.w	r3, [r8]
 800cd74:	9005      	str	r0, [sp, #20]
 800cd76:	3307      	adds	r3, #7
 800cd78:	f023 0307 	bic.w	r3, r3, #7
 800cd7c:	f103 0208 	add.w	r2, r3, #8
 800cd80:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cd84:	f8d4 b000 	ldr.w	fp, [r4]
 800cd88:	f8c8 2000 	str.w	r2, [r8]
 800cd8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cd90:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cd94:	9307      	str	r3, [sp, #28]
 800cd96:	f8cd 8018 	str.w	r8, [sp, #24]
 800cd9a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cd9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cda2:	4b9c      	ldr	r3, [pc, #624]	@ (800d014 <_printf_float+0x2c8>)
 800cda4:	f04f 32ff 	mov.w	r2, #4294967295
 800cda8:	f7f3 fee8 	bl	8000b7c <__aeabi_dcmpun>
 800cdac:	bb70      	cbnz	r0, 800ce0c <_printf_float+0xc0>
 800cdae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cdb2:	4b98      	ldr	r3, [pc, #608]	@ (800d014 <_printf_float+0x2c8>)
 800cdb4:	f04f 32ff 	mov.w	r2, #4294967295
 800cdb8:	f7f3 fec2 	bl	8000b40 <__aeabi_dcmple>
 800cdbc:	bb30      	cbnz	r0, 800ce0c <_printf_float+0xc0>
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	4640      	mov	r0, r8
 800cdc4:	4649      	mov	r1, r9
 800cdc6:	f7f3 feb1 	bl	8000b2c <__aeabi_dcmplt>
 800cdca:	b110      	cbz	r0, 800cdd2 <_printf_float+0x86>
 800cdcc:	232d      	movs	r3, #45	@ 0x2d
 800cdce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cdd2:	4a91      	ldr	r2, [pc, #580]	@ (800d018 <_printf_float+0x2cc>)
 800cdd4:	4b91      	ldr	r3, [pc, #580]	@ (800d01c <_printf_float+0x2d0>)
 800cdd6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cdda:	bf94      	ite	ls
 800cddc:	4690      	movls	r8, r2
 800cdde:	4698      	movhi	r8, r3
 800cde0:	2303      	movs	r3, #3
 800cde2:	6123      	str	r3, [r4, #16]
 800cde4:	f02b 0304 	bic.w	r3, fp, #4
 800cde8:	6023      	str	r3, [r4, #0]
 800cdea:	f04f 0900 	mov.w	r9, #0
 800cdee:	9700      	str	r7, [sp, #0]
 800cdf0:	4633      	mov	r3, r6
 800cdf2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cdf4:	4621      	mov	r1, r4
 800cdf6:	4628      	mov	r0, r5
 800cdf8:	f000 f9d2 	bl	800d1a0 <_printf_common>
 800cdfc:	3001      	adds	r0, #1
 800cdfe:	f040 808d 	bne.w	800cf1c <_printf_float+0x1d0>
 800ce02:	f04f 30ff 	mov.w	r0, #4294967295
 800ce06:	b00d      	add	sp, #52	@ 0x34
 800ce08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce0c:	4642      	mov	r2, r8
 800ce0e:	464b      	mov	r3, r9
 800ce10:	4640      	mov	r0, r8
 800ce12:	4649      	mov	r1, r9
 800ce14:	f7f3 feb2 	bl	8000b7c <__aeabi_dcmpun>
 800ce18:	b140      	cbz	r0, 800ce2c <_printf_float+0xe0>
 800ce1a:	464b      	mov	r3, r9
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	bfbc      	itt	lt
 800ce20:	232d      	movlt	r3, #45	@ 0x2d
 800ce22:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ce26:	4a7e      	ldr	r2, [pc, #504]	@ (800d020 <_printf_float+0x2d4>)
 800ce28:	4b7e      	ldr	r3, [pc, #504]	@ (800d024 <_printf_float+0x2d8>)
 800ce2a:	e7d4      	b.n	800cdd6 <_printf_float+0x8a>
 800ce2c:	6863      	ldr	r3, [r4, #4]
 800ce2e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ce32:	9206      	str	r2, [sp, #24]
 800ce34:	1c5a      	adds	r2, r3, #1
 800ce36:	d13b      	bne.n	800ceb0 <_printf_float+0x164>
 800ce38:	2306      	movs	r3, #6
 800ce3a:	6063      	str	r3, [r4, #4]
 800ce3c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ce40:	2300      	movs	r3, #0
 800ce42:	6022      	str	r2, [r4, #0]
 800ce44:	9303      	str	r3, [sp, #12]
 800ce46:	ab0a      	add	r3, sp, #40	@ 0x28
 800ce48:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ce4c:	ab09      	add	r3, sp, #36	@ 0x24
 800ce4e:	9300      	str	r3, [sp, #0]
 800ce50:	6861      	ldr	r1, [r4, #4]
 800ce52:	ec49 8b10 	vmov	d0, r8, r9
 800ce56:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ce5a:	4628      	mov	r0, r5
 800ce5c:	f7ff fed6 	bl	800cc0c <__cvt>
 800ce60:	9b06      	ldr	r3, [sp, #24]
 800ce62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ce64:	2b47      	cmp	r3, #71	@ 0x47
 800ce66:	4680      	mov	r8, r0
 800ce68:	d129      	bne.n	800cebe <_printf_float+0x172>
 800ce6a:	1cc8      	adds	r0, r1, #3
 800ce6c:	db02      	blt.n	800ce74 <_printf_float+0x128>
 800ce6e:	6863      	ldr	r3, [r4, #4]
 800ce70:	4299      	cmp	r1, r3
 800ce72:	dd41      	ble.n	800cef8 <_printf_float+0x1ac>
 800ce74:	f1aa 0a02 	sub.w	sl, sl, #2
 800ce78:	fa5f fa8a 	uxtb.w	sl, sl
 800ce7c:	3901      	subs	r1, #1
 800ce7e:	4652      	mov	r2, sl
 800ce80:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ce84:	9109      	str	r1, [sp, #36]	@ 0x24
 800ce86:	f7ff ff26 	bl	800ccd6 <__exponent>
 800ce8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce8c:	1813      	adds	r3, r2, r0
 800ce8e:	2a01      	cmp	r2, #1
 800ce90:	4681      	mov	r9, r0
 800ce92:	6123      	str	r3, [r4, #16]
 800ce94:	dc02      	bgt.n	800ce9c <_printf_float+0x150>
 800ce96:	6822      	ldr	r2, [r4, #0]
 800ce98:	07d2      	lsls	r2, r2, #31
 800ce9a:	d501      	bpl.n	800cea0 <_printf_float+0x154>
 800ce9c:	3301      	adds	r3, #1
 800ce9e:	6123      	str	r3, [r4, #16]
 800cea0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d0a2      	beq.n	800cdee <_printf_float+0xa2>
 800cea8:	232d      	movs	r3, #45	@ 0x2d
 800ceaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ceae:	e79e      	b.n	800cdee <_printf_float+0xa2>
 800ceb0:	9a06      	ldr	r2, [sp, #24]
 800ceb2:	2a47      	cmp	r2, #71	@ 0x47
 800ceb4:	d1c2      	bne.n	800ce3c <_printf_float+0xf0>
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d1c0      	bne.n	800ce3c <_printf_float+0xf0>
 800ceba:	2301      	movs	r3, #1
 800cebc:	e7bd      	b.n	800ce3a <_printf_float+0xee>
 800cebe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cec2:	d9db      	bls.n	800ce7c <_printf_float+0x130>
 800cec4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cec8:	d118      	bne.n	800cefc <_printf_float+0x1b0>
 800ceca:	2900      	cmp	r1, #0
 800cecc:	6863      	ldr	r3, [r4, #4]
 800cece:	dd0b      	ble.n	800cee8 <_printf_float+0x19c>
 800ced0:	6121      	str	r1, [r4, #16]
 800ced2:	b913      	cbnz	r3, 800ceda <_printf_float+0x18e>
 800ced4:	6822      	ldr	r2, [r4, #0]
 800ced6:	07d0      	lsls	r0, r2, #31
 800ced8:	d502      	bpl.n	800cee0 <_printf_float+0x194>
 800ceda:	3301      	adds	r3, #1
 800cedc:	440b      	add	r3, r1
 800cede:	6123      	str	r3, [r4, #16]
 800cee0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cee2:	f04f 0900 	mov.w	r9, #0
 800cee6:	e7db      	b.n	800cea0 <_printf_float+0x154>
 800cee8:	b913      	cbnz	r3, 800cef0 <_printf_float+0x1a4>
 800ceea:	6822      	ldr	r2, [r4, #0]
 800ceec:	07d2      	lsls	r2, r2, #31
 800ceee:	d501      	bpl.n	800cef4 <_printf_float+0x1a8>
 800cef0:	3302      	adds	r3, #2
 800cef2:	e7f4      	b.n	800cede <_printf_float+0x192>
 800cef4:	2301      	movs	r3, #1
 800cef6:	e7f2      	b.n	800cede <_printf_float+0x192>
 800cef8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cefc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cefe:	4299      	cmp	r1, r3
 800cf00:	db05      	blt.n	800cf0e <_printf_float+0x1c2>
 800cf02:	6823      	ldr	r3, [r4, #0]
 800cf04:	6121      	str	r1, [r4, #16]
 800cf06:	07d8      	lsls	r0, r3, #31
 800cf08:	d5ea      	bpl.n	800cee0 <_printf_float+0x194>
 800cf0a:	1c4b      	adds	r3, r1, #1
 800cf0c:	e7e7      	b.n	800cede <_printf_float+0x192>
 800cf0e:	2900      	cmp	r1, #0
 800cf10:	bfd4      	ite	le
 800cf12:	f1c1 0202 	rsble	r2, r1, #2
 800cf16:	2201      	movgt	r2, #1
 800cf18:	4413      	add	r3, r2
 800cf1a:	e7e0      	b.n	800cede <_printf_float+0x192>
 800cf1c:	6823      	ldr	r3, [r4, #0]
 800cf1e:	055a      	lsls	r2, r3, #21
 800cf20:	d407      	bmi.n	800cf32 <_printf_float+0x1e6>
 800cf22:	6923      	ldr	r3, [r4, #16]
 800cf24:	4642      	mov	r2, r8
 800cf26:	4631      	mov	r1, r6
 800cf28:	4628      	mov	r0, r5
 800cf2a:	47b8      	blx	r7
 800cf2c:	3001      	adds	r0, #1
 800cf2e:	d12b      	bne.n	800cf88 <_printf_float+0x23c>
 800cf30:	e767      	b.n	800ce02 <_printf_float+0xb6>
 800cf32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cf36:	f240 80dd 	bls.w	800d0f4 <_printf_float+0x3a8>
 800cf3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cf3e:	2200      	movs	r2, #0
 800cf40:	2300      	movs	r3, #0
 800cf42:	f7f3 fde9 	bl	8000b18 <__aeabi_dcmpeq>
 800cf46:	2800      	cmp	r0, #0
 800cf48:	d033      	beq.n	800cfb2 <_printf_float+0x266>
 800cf4a:	4a37      	ldr	r2, [pc, #220]	@ (800d028 <_printf_float+0x2dc>)
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	4631      	mov	r1, r6
 800cf50:	4628      	mov	r0, r5
 800cf52:	47b8      	blx	r7
 800cf54:	3001      	adds	r0, #1
 800cf56:	f43f af54 	beq.w	800ce02 <_printf_float+0xb6>
 800cf5a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cf5e:	4543      	cmp	r3, r8
 800cf60:	db02      	blt.n	800cf68 <_printf_float+0x21c>
 800cf62:	6823      	ldr	r3, [r4, #0]
 800cf64:	07d8      	lsls	r0, r3, #31
 800cf66:	d50f      	bpl.n	800cf88 <_printf_float+0x23c>
 800cf68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf6c:	4631      	mov	r1, r6
 800cf6e:	4628      	mov	r0, r5
 800cf70:	47b8      	blx	r7
 800cf72:	3001      	adds	r0, #1
 800cf74:	f43f af45 	beq.w	800ce02 <_printf_float+0xb6>
 800cf78:	f04f 0900 	mov.w	r9, #0
 800cf7c:	f108 38ff 	add.w	r8, r8, #4294967295
 800cf80:	f104 0a1a 	add.w	sl, r4, #26
 800cf84:	45c8      	cmp	r8, r9
 800cf86:	dc09      	bgt.n	800cf9c <_printf_float+0x250>
 800cf88:	6823      	ldr	r3, [r4, #0]
 800cf8a:	079b      	lsls	r3, r3, #30
 800cf8c:	f100 8103 	bmi.w	800d196 <_printf_float+0x44a>
 800cf90:	68e0      	ldr	r0, [r4, #12]
 800cf92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf94:	4298      	cmp	r0, r3
 800cf96:	bfb8      	it	lt
 800cf98:	4618      	movlt	r0, r3
 800cf9a:	e734      	b.n	800ce06 <_printf_float+0xba>
 800cf9c:	2301      	movs	r3, #1
 800cf9e:	4652      	mov	r2, sl
 800cfa0:	4631      	mov	r1, r6
 800cfa2:	4628      	mov	r0, r5
 800cfa4:	47b8      	blx	r7
 800cfa6:	3001      	adds	r0, #1
 800cfa8:	f43f af2b 	beq.w	800ce02 <_printf_float+0xb6>
 800cfac:	f109 0901 	add.w	r9, r9, #1
 800cfb0:	e7e8      	b.n	800cf84 <_printf_float+0x238>
 800cfb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	dc39      	bgt.n	800d02c <_printf_float+0x2e0>
 800cfb8:	4a1b      	ldr	r2, [pc, #108]	@ (800d028 <_printf_float+0x2dc>)
 800cfba:	2301      	movs	r3, #1
 800cfbc:	4631      	mov	r1, r6
 800cfbe:	4628      	mov	r0, r5
 800cfc0:	47b8      	blx	r7
 800cfc2:	3001      	adds	r0, #1
 800cfc4:	f43f af1d 	beq.w	800ce02 <_printf_float+0xb6>
 800cfc8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cfcc:	ea59 0303 	orrs.w	r3, r9, r3
 800cfd0:	d102      	bne.n	800cfd8 <_printf_float+0x28c>
 800cfd2:	6823      	ldr	r3, [r4, #0]
 800cfd4:	07d9      	lsls	r1, r3, #31
 800cfd6:	d5d7      	bpl.n	800cf88 <_printf_float+0x23c>
 800cfd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cfdc:	4631      	mov	r1, r6
 800cfde:	4628      	mov	r0, r5
 800cfe0:	47b8      	blx	r7
 800cfe2:	3001      	adds	r0, #1
 800cfe4:	f43f af0d 	beq.w	800ce02 <_printf_float+0xb6>
 800cfe8:	f04f 0a00 	mov.w	sl, #0
 800cfec:	f104 0b1a 	add.w	fp, r4, #26
 800cff0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cff2:	425b      	negs	r3, r3
 800cff4:	4553      	cmp	r3, sl
 800cff6:	dc01      	bgt.n	800cffc <_printf_float+0x2b0>
 800cff8:	464b      	mov	r3, r9
 800cffa:	e793      	b.n	800cf24 <_printf_float+0x1d8>
 800cffc:	2301      	movs	r3, #1
 800cffe:	465a      	mov	r2, fp
 800d000:	4631      	mov	r1, r6
 800d002:	4628      	mov	r0, r5
 800d004:	47b8      	blx	r7
 800d006:	3001      	adds	r0, #1
 800d008:	f43f aefb 	beq.w	800ce02 <_printf_float+0xb6>
 800d00c:	f10a 0a01 	add.w	sl, sl, #1
 800d010:	e7ee      	b.n	800cff0 <_printf_float+0x2a4>
 800d012:	bf00      	nop
 800d014:	7fefffff 	.word	0x7fefffff
 800d018:	080107f8 	.word	0x080107f8
 800d01c:	080107fc 	.word	0x080107fc
 800d020:	08010800 	.word	0x08010800
 800d024:	08010804 	.word	0x08010804
 800d028:	08010808 	.word	0x08010808
 800d02c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d02e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d032:	4553      	cmp	r3, sl
 800d034:	bfa8      	it	ge
 800d036:	4653      	movge	r3, sl
 800d038:	2b00      	cmp	r3, #0
 800d03a:	4699      	mov	r9, r3
 800d03c:	dc36      	bgt.n	800d0ac <_printf_float+0x360>
 800d03e:	f04f 0b00 	mov.w	fp, #0
 800d042:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d046:	f104 021a 	add.w	r2, r4, #26
 800d04a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d04c:	9306      	str	r3, [sp, #24]
 800d04e:	eba3 0309 	sub.w	r3, r3, r9
 800d052:	455b      	cmp	r3, fp
 800d054:	dc31      	bgt.n	800d0ba <_printf_float+0x36e>
 800d056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d058:	459a      	cmp	sl, r3
 800d05a:	dc3a      	bgt.n	800d0d2 <_printf_float+0x386>
 800d05c:	6823      	ldr	r3, [r4, #0]
 800d05e:	07da      	lsls	r2, r3, #31
 800d060:	d437      	bmi.n	800d0d2 <_printf_float+0x386>
 800d062:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d064:	ebaa 0903 	sub.w	r9, sl, r3
 800d068:	9b06      	ldr	r3, [sp, #24]
 800d06a:	ebaa 0303 	sub.w	r3, sl, r3
 800d06e:	4599      	cmp	r9, r3
 800d070:	bfa8      	it	ge
 800d072:	4699      	movge	r9, r3
 800d074:	f1b9 0f00 	cmp.w	r9, #0
 800d078:	dc33      	bgt.n	800d0e2 <_printf_float+0x396>
 800d07a:	f04f 0800 	mov.w	r8, #0
 800d07e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d082:	f104 0b1a 	add.w	fp, r4, #26
 800d086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d088:	ebaa 0303 	sub.w	r3, sl, r3
 800d08c:	eba3 0309 	sub.w	r3, r3, r9
 800d090:	4543      	cmp	r3, r8
 800d092:	f77f af79 	ble.w	800cf88 <_printf_float+0x23c>
 800d096:	2301      	movs	r3, #1
 800d098:	465a      	mov	r2, fp
 800d09a:	4631      	mov	r1, r6
 800d09c:	4628      	mov	r0, r5
 800d09e:	47b8      	blx	r7
 800d0a0:	3001      	adds	r0, #1
 800d0a2:	f43f aeae 	beq.w	800ce02 <_printf_float+0xb6>
 800d0a6:	f108 0801 	add.w	r8, r8, #1
 800d0aa:	e7ec      	b.n	800d086 <_printf_float+0x33a>
 800d0ac:	4642      	mov	r2, r8
 800d0ae:	4631      	mov	r1, r6
 800d0b0:	4628      	mov	r0, r5
 800d0b2:	47b8      	blx	r7
 800d0b4:	3001      	adds	r0, #1
 800d0b6:	d1c2      	bne.n	800d03e <_printf_float+0x2f2>
 800d0b8:	e6a3      	b.n	800ce02 <_printf_float+0xb6>
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	4631      	mov	r1, r6
 800d0be:	4628      	mov	r0, r5
 800d0c0:	9206      	str	r2, [sp, #24]
 800d0c2:	47b8      	blx	r7
 800d0c4:	3001      	adds	r0, #1
 800d0c6:	f43f ae9c 	beq.w	800ce02 <_printf_float+0xb6>
 800d0ca:	9a06      	ldr	r2, [sp, #24]
 800d0cc:	f10b 0b01 	add.w	fp, fp, #1
 800d0d0:	e7bb      	b.n	800d04a <_printf_float+0x2fe>
 800d0d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d0d6:	4631      	mov	r1, r6
 800d0d8:	4628      	mov	r0, r5
 800d0da:	47b8      	blx	r7
 800d0dc:	3001      	adds	r0, #1
 800d0de:	d1c0      	bne.n	800d062 <_printf_float+0x316>
 800d0e0:	e68f      	b.n	800ce02 <_printf_float+0xb6>
 800d0e2:	9a06      	ldr	r2, [sp, #24]
 800d0e4:	464b      	mov	r3, r9
 800d0e6:	4442      	add	r2, r8
 800d0e8:	4631      	mov	r1, r6
 800d0ea:	4628      	mov	r0, r5
 800d0ec:	47b8      	blx	r7
 800d0ee:	3001      	adds	r0, #1
 800d0f0:	d1c3      	bne.n	800d07a <_printf_float+0x32e>
 800d0f2:	e686      	b.n	800ce02 <_printf_float+0xb6>
 800d0f4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d0f8:	f1ba 0f01 	cmp.w	sl, #1
 800d0fc:	dc01      	bgt.n	800d102 <_printf_float+0x3b6>
 800d0fe:	07db      	lsls	r3, r3, #31
 800d100:	d536      	bpl.n	800d170 <_printf_float+0x424>
 800d102:	2301      	movs	r3, #1
 800d104:	4642      	mov	r2, r8
 800d106:	4631      	mov	r1, r6
 800d108:	4628      	mov	r0, r5
 800d10a:	47b8      	blx	r7
 800d10c:	3001      	adds	r0, #1
 800d10e:	f43f ae78 	beq.w	800ce02 <_printf_float+0xb6>
 800d112:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d116:	4631      	mov	r1, r6
 800d118:	4628      	mov	r0, r5
 800d11a:	47b8      	blx	r7
 800d11c:	3001      	adds	r0, #1
 800d11e:	f43f ae70 	beq.w	800ce02 <_printf_float+0xb6>
 800d122:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d126:	2200      	movs	r2, #0
 800d128:	2300      	movs	r3, #0
 800d12a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d12e:	f7f3 fcf3 	bl	8000b18 <__aeabi_dcmpeq>
 800d132:	b9c0      	cbnz	r0, 800d166 <_printf_float+0x41a>
 800d134:	4653      	mov	r3, sl
 800d136:	f108 0201 	add.w	r2, r8, #1
 800d13a:	4631      	mov	r1, r6
 800d13c:	4628      	mov	r0, r5
 800d13e:	47b8      	blx	r7
 800d140:	3001      	adds	r0, #1
 800d142:	d10c      	bne.n	800d15e <_printf_float+0x412>
 800d144:	e65d      	b.n	800ce02 <_printf_float+0xb6>
 800d146:	2301      	movs	r3, #1
 800d148:	465a      	mov	r2, fp
 800d14a:	4631      	mov	r1, r6
 800d14c:	4628      	mov	r0, r5
 800d14e:	47b8      	blx	r7
 800d150:	3001      	adds	r0, #1
 800d152:	f43f ae56 	beq.w	800ce02 <_printf_float+0xb6>
 800d156:	f108 0801 	add.w	r8, r8, #1
 800d15a:	45d0      	cmp	r8, sl
 800d15c:	dbf3      	blt.n	800d146 <_printf_float+0x3fa>
 800d15e:	464b      	mov	r3, r9
 800d160:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d164:	e6df      	b.n	800cf26 <_printf_float+0x1da>
 800d166:	f04f 0800 	mov.w	r8, #0
 800d16a:	f104 0b1a 	add.w	fp, r4, #26
 800d16e:	e7f4      	b.n	800d15a <_printf_float+0x40e>
 800d170:	2301      	movs	r3, #1
 800d172:	4642      	mov	r2, r8
 800d174:	e7e1      	b.n	800d13a <_printf_float+0x3ee>
 800d176:	2301      	movs	r3, #1
 800d178:	464a      	mov	r2, r9
 800d17a:	4631      	mov	r1, r6
 800d17c:	4628      	mov	r0, r5
 800d17e:	47b8      	blx	r7
 800d180:	3001      	adds	r0, #1
 800d182:	f43f ae3e 	beq.w	800ce02 <_printf_float+0xb6>
 800d186:	f108 0801 	add.w	r8, r8, #1
 800d18a:	68e3      	ldr	r3, [r4, #12]
 800d18c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d18e:	1a5b      	subs	r3, r3, r1
 800d190:	4543      	cmp	r3, r8
 800d192:	dcf0      	bgt.n	800d176 <_printf_float+0x42a>
 800d194:	e6fc      	b.n	800cf90 <_printf_float+0x244>
 800d196:	f04f 0800 	mov.w	r8, #0
 800d19a:	f104 0919 	add.w	r9, r4, #25
 800d19e:	e7f4      	b.n	800d18a <_printf_float+0x43e>

0800d1a0 <_printf_common>:
 800d1a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1a4:	4616      	mov	r6, r2
 800d1a6:	4698      	mov	r8, r3
 800d1a8:	688a      	ldr	r2, [r1, #8]
 800d1aa:	690b      	ldr	r3, [r1, #16]
 800d1ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d1b0:	4293      	cmp	r3, r2
 800d1b2:	bfb8      	it	lt
 800d1b4:	4613      	movlt	r3, r2
 800d1b6:	6033      	str	r3, [r6, #0]
 800d1b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d1bc:	4607      	mov	r7, r0
 800d1be:	460c      	mov	r4, r1
 800d1c0:	b10a      	cbz	r2, 800d1c6 <_printf_common+0x26>
 800d1c2:	3301      	adds	r3, #1
 800d1c4:	6033      	str	r3, [r6, #0]
 800d1c6:	6823      	ldr	r3, [r4, #0]
 800d1c8:	0699      	lsls	r1, r3, #26
 800d1ca:	bf42      	ittt	mi
 800d1cc:	6833      	ldrmi	r3, [r6, #0]
 800d1ce:	3302      	addmi	r3, #2
 800d1d0:	6033      	strmi	r3, [r6, #0]
 800d1d2:	6825      	ldr	r5, [r4, #0]
 800d1d4:	f015 0506 	ands.w	r5, r5, #6
 800d1d8:	d106      	bne.n	800d1e8 <_printf_common+0x48>
 800d1da:	f104 0a19 	add.w	sl, r4, #25
 800d1de:	68e3      	ldr	r3, [r4, #12]
 800d1e0:	6832      	ldr	r2, [r6, #0]
 800d1e2:	1a9b      	subs	r3, r3, r2
 800d1e4:	42ab      	cmp	r3, r5
 800d1e6:	dc26      	bgt.n	800d236 <_printf_common+0x96>
 800d1e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d1ec:	6822      	ldr	r2, [r4, #0]
 800d1ee:	3b00      	subs	r3, #0
 800d1f0:	bf18      	it	ne
 800d1f2:	2301      	movne	r3, #1
 800d1f4:	0692      	lsls	r2, r2, #26
 800d1f6:	d42b      	bmi.n	800d250 <_printf_common+0xb0>
 800d1f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d1fc:	4641      	mov	r1, r8
 800d1fe:	4638      	mov	r0, r7
 800d200:	47c8      	blx	r9
 800d202:	3001      	adds	r0, #1
 800d204:	d01e      	beq.n	800d244 <_printf_common+0xa4>
 800d206:	6823      	ldr	r3, [r4, #0]
 800d208:	6922      	ldr	r2, [r4, #16]
 800d20a:	f003 0306 	and.w	r3, r3, #6
 800d20e:	2b04      	cmp	r3, #4
 800d210:	bf02      	ittt	eq
 800d212:	68e5      	ldreq	r5, [r4, #12]
 800d214:	6833      	ldreq	r3, [r6, #0]
 800d216:	1aed      	subeq	r5, r5, r3
 800d218:	68a3      	ldr	r3, [r4, #8]
 800d21a:	bf0c      	ite	eq
 800d21c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d220:	2500      	movne	r5, #0
 800d222:	4293      	cmp	r3, r2
 800d224:	bfc4      	itt	gt
 800d226:	1a9b      	subgt	r3, r3, r2
 800d228:	18ed      	addgt	r5, r5, r3
 800d22a:	2600      	movs	r6, #0
 800d22c:	341a      	adds	r4, #26
 800d22e:	42b5      	cmp	r5, r6
 800d230:	d11a      	bne.n	800d268 <_printf_common+0xc8>
 800d232:	2000      	movs	r0, #0
 800d234:	e008      	b.n	800d248 <_printf_common+0xa8>
 800d236:	2301      	movs	r3, #1
 800d238:	4652      	mov	r2, sl
 800d23a:	4641      	mov	r1, r8
 800d23c:	4638      	mov	r0, r7
 800d23e:	47c8      	blx	r9
 800d240:	3001      	adds	r0, #1
 800d242:	d103      	bne.n	800d24c <_printf_common+0xac>
 800d244:	f04f 30ff 	mov.w	r0, #4294967295
 800d248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d24c:	3501      	adds	r5, #1
 800d24e:	e7c6      	b.n	800d1de <_printf_common+0x3e>
 800d250:	18e1      	adds	r1, r4, r3
 800d252:	1c5a      	adds	r2, r3, #1
 800d254:	2030      	movs	r0, #48	@ 0x30
 800d256:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d25a:	4422      	add	r2, r4
 800d25c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d260:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d264:	3302      	adds	r3, #2
 800d266:	e7c7      	b.n	800d1f8 <_printf_common+0x58>
 800d268:	2301      	movs	r3, #1
 800d26a:	4622      	mov	r2, r4
 800d26c:	4641      	mov	r1, r8
 800d26e:	4638      	mov	r0, r7
 800d270:	47c8      	blx	r9
 800d272:	3001      	adds	r0, #1
 800d274:	d0e6      	beq.n	800d244 <_printf_common+0xa4>
 800d276:	3601      	adds	r6, #1
 800d278:	e7d9      	b.n	800d22e <_printf_common+0x8e>
	...

0800d27c <_printf_i>:
 800d27c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d280:	7e0f      	ldrb	r7, [r1, #24]
 800d282:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d284:	2f78      	cmp	r7, #120	@ 0x78
 800d286:	4691      	mov	r9, r2
 800d288:	4680      	mov	r8, r0
 800d28a:	460c      	mov	r4, r1
 800d28c:	469a      	mov	sl, r3
 800d28e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d292:	d807      	bhi.n	800d2a4 <_printf_i+0x28>
 800d294:	2f62      	cmp	r7, #98	@ 0x62
 800d296:	d80a      	bhi.n	800d2ae <_printf_i+0x32>
 800d298:	2f00      	cmp	r7, #0
 800d29a:	f000 80d2 	beq.w	800d442 <_printf_i+0x1c6>
 800d29e:	2f58      	cmp	r7, #88	@ 0x58
 800d2a0:	f000 80b9 	beq.w	800d416 <_printf_i+0x19a>
 800d2a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d2a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d2ac:	e03a      	b.n	800d324 <_printf_i+0xa8>
 800d2ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d2b2:	2b15      	cmp	r3, #21
 800d2b4:	d8f6      	bhi.n	800d2a4 <_printf_i+0x28>
 800d2b6:	a101      	add	r1, pc, #4	@ (adr r1, 800d2bc <_printf_i+0x40>)
 800d2b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d2bc:	0800d315 	.word	0x0800d315
 800d2c0:	0800d329 	.word	0x0800d329
 800d2c4:	0800d2a5 	.word	0x0800d2a5
 800d2c8:	0800d2a5 	.word	0x0800d2a5
 800d2cc:	0800d2a5 	.word	0x0800d2a5
 800d2d0:	0800d2a5 	.word	0x0800d2a5
 800d2d4:	0800d329 	.word	0x0800d329
 800d2d8:	0800d2a5 	.word	0x0800d2a5
 800d2dc:	0800d2a5 	.word	0x0800d2a5
 800d2e0:	0800d2a5 	.word	0x0800d2a5
 800d2e4:	0800d2a5 	.word	0x0800d2a5
 800d2e8:	0800d429 	.word	0x0800d429
 800d2ec:	0800d353 	.word	0x0800d353
 800d2f0:	0800d3e3 	.word	0x0800d3e3
 800d2f4:	0800d2a5 	.word	0x0800d2a5
 800d2f8:	0800d2a5 	.word	0x0800d2a5
 800d2fc:	0800d44b 	.word	0x0800d44b
 800d300:	0800d2a5 	.word	0x0800d2a5
 800d304:	0800d353 	.word	0x0800d353
 800d308:	0800d2a5 	.word	0x0800d2a5
 800d30c:	0800d2a5 	.word	0x0800d2a5
 800d310:	0800d3eb 	.word	0x0800d3eb
 800d314:	6833      	ldr	r3, [r6, #0]
 800d316:	1d1a      	adds	r2, r3, #4
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	6032      	str	r2, [r6, #0]
 800d31c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d320:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d324:	2301      	movs	r3, #1
 800d326:	e09d      	b.n	800d464 <_printf_i+0x1e8>
 800d328:	6833      	ldr	r3, [r6, #0]
 800d32a:	6820      	ldr	r0, [r4, #0]
 800d32c:	1d19      	adds	r1, r3, #4
 800d32e:	6031      	str	r1, [r6, #0]
 800d330:	0606      	lsls	r6, r0, #24
 800d332:	d501      	bpl.n	800d338 <_printf_i+0xbc>
 800d334:	681d      	ldr	r5, [r3, #0]
 800d336:	e003      	b.n	800d340 <_printf_i+0xc4>
 800d338:	0645      	lsls	r5, r0, #25
 800d33a:	d5fb      	bpl.n	800d334 <_printf_i+0xb8>
 800d33c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d340:	2d00      	cmp	r5, #0
 800d342:	da03      	bge.n	800d34c <_printf_i+0xd0>
 800d344:	232d      	movs	r3, #45	@ 0x2d
 800d346:	426d      	negs	r5, r5
 800d348:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d34c:	4859      	ldr	r0, [pc, #356]	@ (800d4b4 <_printf_i+0x238>)
 800d34e:	230a      	movs	r3, #10
 800d350:	e011      	b.n	800d376 <_printf_i+0xfa>
 800d352:	6821      	ldr	r1, [r4, #0]
 800d354:	6833      	ldr	r3, [r6, #0]
 800d356:	0608      	lsls	r0, r1, #24
 800d358:	f853 5b04 	ldr.w	r5, [r3], #4
 800d35c:	d402      	bmi.n	800d364 <_printf_i+0xe8>
 800d35e:	0649      	lsls	r1, r1, #25
 800d360:	bf48      	it	mi
 800d362:	b2ad      	uxthmi	r5, r5
 800d364:	2f6f      	cmp	r7, #111	@ 0x6f
 800d366:	4853      	ldr	r0, [pc, #332]	@ (800d4b4 <_printf_i+0x238>)
 800d368:	6033      	str	r3, [r6, #0]
 800d36a:	bf14      	ite	ne
 800d36c:	230a      	movne	r3, #10
 800d36e:	2308      	moveq	r3, #8
 800d370:	2100      	movs	r1, #0
 800d372:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d376:	6866      	ldr	r6, [r4, #4]
 800d378:	60a6      	str	r6, [r4, #8]
 800d37a:	2e00      	cmp	r6, #0
 800d37c:	bfa2      	ittt	ge
 800d37e:	6821      	ldrge	r1, [r4, #0]
 800d380:	f021 0104 	bicge.w	r1, r1, #4
 800d384:	6021      	strge	r1, [r4, #0]
 800d386:	b90d      	cbnz	r5, 800d38c <_printf_i+0x110>
 800d388:	2e00      	cmp	r6, #0
 800d38a:	d04b      	beq.n	800d424 <_printf_i+0x1a8>
 800d38c:	4616      	mov	r6, r2
 800d38e:	fbb5 f1f3 	udiv	r1, r5, r3
 800d392:	fb03 5711 	mls	r7, r3, r1, r5
 800d396:	5dc7      	ldrb	r7, [r0, r7]
 800d398:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d39c:	462f      	mov	r7, r5
 800d39e:	42bb      	cmp	r3, r7
 800d3a0:	460d      	mov	r5, r1
 800d3a2:	d9f4      	bls.n	800d38e <_printf_i+0x112>
 800d3a4:	2b08      	cmp	r3, #8
 800d3a6:	d10b      	bne.n	800d3c0 <_printf_i+0x144>
 800d3a8:	6823      	ldr	r3, [r4, #0]
 800d3aa:	07df      	lsls	r7, r3, #31
 800d3ac:	d508      	bpl.n	800d3c0 <_printf_i+0x144>
 800d3ae:	6923      	ldr	r3, [r4, #16]
 800d3b0:	6861      	ldr	r1, [r4, #4]
 800d3b2:	4299      	cmp	r1, r3
 800d3b4:	bfde      	ittt	le
 800d3b6:	2330      	movle	r3, #48	@ 0x30
 800d3b8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d3bc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d3c0:	1b92      	subs	r2, r2, r6
 800d3c2:	6122      	str	r2, [r4, #16]
 800d3c4:	f8cd a000 	str.w	sl, [sp]
 800d3c8:	464b      	mov	r3, r9
 800d3ca:	aa03      	add	r2, sp, #12
 800d3cc:	4621      	mov	r1, r4
 800d3ce:	4640      	mov	r0, r8
 800d3d0:	f7ff fee6 	bl	800d1a0 <_printf_common>
 800d3d4:	3001      	adds	r0, #1
 800d3d6:	d14a      	bne.n	800d46e <_printf_i+0x1f2>
 800d3d8:	f04f 30ff 	mov.w	r0, #4294967295
 800d3dc:	b004      	add	sp, #16
 800d3de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3e2:	6823      	ldr	r3, [r4, #0]
 800d3e4:	f043 0320 	orr.w	r3, r3, #32
 800d3e8:	6023      	str	r3, [r4, #0]
 800d3ea:	4833      	ldr	r0, [pc, #204]	@ (800d4b8 <_printf_i+0x23c>)
 800d3ec:	2778      	movs	r7, #120	@ 0x78
 800d3ee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d3f2:	6823      	ldr	r3, [r4, #0]
 800d3f4:	6831      	ldr	r1, [r6, #0]
 800d3f6:	061f      	lsls	r7, r3, #24
 800d3f8:	f851 5b04 	ldr.w	r5, [r1], #4
 800d3fc:	d402      	bmi.n	800d404 <_printf_i+0x188>
 800d3fe:	065f      	lsls	r7, r3, #25
 800d400:	bf48      	it	mi
 800d402:	b2ad      	uxthmi	r5, r5
 800d404:	6031      	str	r1, [r6, #0]
 800d406:	07d9      	lsls	r1, r3, #31
 800d408:	bf44      	itt	mi
 800d40a:	f043 0320 	orrmi.w	r3, r3, #32
 800d40e:	6023      	strmi	r3, [r4, #0]
 800d410:	b11d      	cbz	r5, 800d41a <_printf_i+0x19e>
 800d412:	2310      	movs	r3, #16
 800d414:	e7ac      	b.n	800d370 <_printf_i+0xf4>
 800d416:	4827      	ldr	r0, [pc, #156]	@ (800d4b4 <_printf_i+0x238>)
 800d418:	e7e9      	b.n	800d3ee <_printf_i+0x172>
 800d41a:	6823      	ldr	r3, [r4, #0]
 800d41c:	f023 0320 	bic.w	r3, r3, #32
 800d420:	6023      	str	r3, [r4, #0]
 800d422:	e7f6      	b.n	800d412 <_printf_i+0x196>
 800d424:	4616      	mov	r6, r2
 800d426:	e7bd      	b.n	800d3a4 <_printf_i+0x128>
 800d428:	6833      	ldr	r3, [r6, #0]
 800d42a:	6825      	ldr	r5, [r4, #0]
 800d42c:	6961      	ldr	r1, [r4, #20]
 800d42e:	1d18      	adds	r0, r3, #4
 800d430:	6030      	str	r0, [r6, #0]
 800d432:	062e      	lsls	r6, r5, #24
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	d501      	bpl.n	800d43c <_printf_i+0x1c0>
 800d438:	6019      	str	r1, [r3, #0]
 800d43a:	e002      	b.n	800d442 <_printf_i+0x1c6>
 800d43c:	0668      	lsls	r0, r5, #25
 800d43e:	d5fb      	bpl.n	800d438 <_printf_i+0x1bc>
 800d440:	8019      	strh	r1, [r3, #0]
 800d442:	2300      	movs	r3, #0
 800d444:	6123      	str	r3, [r4, #16]
 800d446:	4616      	mov	r6, r2
 800d448:	e7bc      	b.n	800d3c4 <_printf_i+0x148>
 800d44a:	6833      	ldr	r3, [r6, #0]
 800d44c:	1d1a      	adds	r2, r3, #4
 800d44e:	6032      	str	r2, [r6, #0]
 800d450:	681e      	ldr	r6, [r3, #0]
 800d452:	6862      	ldr	r2, [r4, #4]
 800d454:	2100      	movs	r1, #0
 800d456:	4630      	mov	r0, r6
 800d458:	f7f2 fee2 	bl	8000220 <memchr>
 800d45c:	b108      	cbz	r0, 800d462 <_printf_i+0x1e6>
 800d45e:	1b80      	subs	r0, r0, r6
 800d460:	6060      	str	r0, [r4, #4]
 800d462:	6863      	ldr	r3, [r4, #4]
 800d464:	6123      	str	r3, [r4, #16]
 800d466:	2300      	movs	r3, #0
 800d468:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d46c:	e7aa      	b.n	800d3c4 <_printf_i+0x148>
 800d46e:	6923      	ldr	r3, [r4, #16]
 800d470:	4632      	mov	r2, r6
 800d472:	4649      	mov	r1, r9
 800d474:	4640      	mov	r0, r8
 800d476:	47d0      	blx	sl
 800d478:	3001      	adds	r0, #1
 800d47a:	d0ad      	beq.n	800d3d8 <_printf_i+0x15c>
 800d47c:	6823      	ldr	r3, [r4, #0]
 800d47e:	079b      	lsls	r3, r3, #30
 800d480:	d413      	bmi.n	800d4aa <_printf_i+0x22e>
 800d482:	68e0      	ldr	r0, [r4, #12]
 800d484:	9b03      	ldr	r3, [sp, #12]
 800d486:	4298      	cmp	r0, r3
 800d488:	bfb8      	it	lt
 800d48a:	4618      	movlt	r0, r3
 800d48c:	e7a6      	b.n	800d3dc <_printf_i+0x160>
 800d48e:	2301      	movs	r3, #1
 800d490:	4632      	mov	r2, r6
 800d492:	4649      	mov	r1, r9
 800d494:	4640      	mov	r0, r8
 800d496:	47d0      	blx	sl
 800d498:	3001      	adds	r0, #1
 800d49a:	d09d      	beq.n	800d3d8 <_printf_i+0x15c>
 800d49c:	3501      	adds	r5, #1
 800d49e:	68e3      	ldr	r3, [r4, #12]
 800d4a0:	9903      	ldr	r1, [sp, #12]
 800d4a2:	1a5b      	subs	r3, r3, r1
 800d4a4:	42ab      	cmp	r3, r5
 800d4a6:	dcf2      	bgt.n	800d48e <_printf_i+0x212>
 800d4a8:	e7eb      	b.n	800d482 <_printf_i+0x206>
 800d4aa:	2500      	movs	r5, #0
 800d4ac:	f104 0619 	add.w	r6, r4, #25
 800d4b0:	e7f5      	b.n	800d49e <_printf_i+0x222>
 800d4b2:	bf00      	nop
 800d4b4:	0801080a 	.word	0x0801080a
 800d4b8:	0801081b 	.word	0x0801081b

0800d4bc <_scanf_float>:
 800d4bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4c0:	b087      	sub	sp, #28
 800d4c2:	4617      	mov	r7, r2
 800d4c4:	9303      	str	r3, [sp, #12]
 800d4c6:	688b      	ldr	r3, [r1, #8]
 800d4c8:	1e5a      	subs	r2, r3, #1
 800d4ca:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d4ce:	bf81      	itttt	hi
 800d4d0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d4d4:	eb03 0b05 	addhi.w	fp, r3, r5
 800d4d8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d4dc:	608b      	strhi	r3, [r1, #8]
 800d4de:	680b      	ldr	r3, [r1, #0]
 800d4e0:	460a      	mov	r2, r1
 800d4e2:	f04f 0500 	mov.w	r5, #0
 800d4e6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d4ea:	f842 3b1c 	str.w	r3, [r2], #28
 800d4ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d4f2:	4680      	mov	r8, r0
 800d4f4:	460c      	mov	r4, r1
 800d4f6:	bf98      	it	ls
 800d4f8:	f04f 0b00 	movls.w	fp, #0
 800d4fc:	9201      	str	r2, [sp, #4]
 800d4fe:	4616      	mov	r6, r2
 800d500:	46aa      	mov	sl, r5
 800d502:	46a9      	mov	r9, r5
 800d504:	9502      	str	r5, [sp, #8]
 800d506:	68a2      	ldr	r2, [r4, #8]
 800d508:	b152      	cbz	r2, 800d520 <_scanf_float+0x64>
 800d50a:	683b      	ldr	r3, [r7, #0]
 800d50c:	781b      	ldrb	r3, [r3, #0]
 800d50e:	2b4e      	cmp	r3, #78	@ 0x4e
 800d510:	d864      	bhi.n	800d5dc <_scanf_float+0x120>
 800d512:	2b40      	cmp	r3, #64	@ 0x40
 800d514:	d83c      	bhi.n	800d590 <_scanf_float+0xd4>
 800d516:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d51a:	b2c8      	uxtb	r0, r1
 800d51c:	280e      	cmp	r0, #14
 800d51e:	d93a      	bls.n	800d596 <_scanf_float+0xda>
 800d520:	f1b9 0f00 	cmp.w	r9, #0
 800d524:	d003      	beq.n	800d52e <_scanf_float+0x72>
 800d526:	6823      	ldr	r3, [r4, #0]
 800d528:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d52c:	6023      	str	r3, [r4, #0]
 800d52e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d532:	f1ba 0f01 	cmp.w	sl, #1
 800d536:	f200 8117 	bhi.w	800d768 <_scanf_float+0x2ac>
 800d53a:	9b01      	ldr	r3, [sp, #4]
 800d53c:	429e      	cmp	r6, r3
 800d53e:	f200 8108 	bhi.w	800d752 <_scanf_float+0x296>
 800d542:	2001      	movs	r0, #1
 800d544:	b007      	add	sp, #28
 800d546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d54a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d54e:	2a0d      	cmp	r2, #13
 800d550:	d8e6      	bhi.n	800d520 <_scanf_float+0x64>
 800d552:	a101      	add	r1, pc, #4	@ (adr r1, 800d558 <_scanf_float+0x9c>)
 800d554:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d558:	0800d69f 	.word	0x0800d69f
 800d55c:	0800d521 	.word	0x0800d521
 800d560:	0800d521 	.word	0x0800d521
 800d564:	0800d521 	.word	0x0800d521
 800d568:	0800d6ff 	.word	0x0800d6ff
 800d56c:	0800d6d7 	.word	0x0800d6d7
 800d570:	0800d521 	.word	0x0800d521
 800d574:	0800d521 	.word	0x0800d521
 800d578:	0800d6ad 	.word	0x0800d6ad
 800d57c:	0800d521 	.word	0x0800d521
 800d580:	0800d521 	.word	0x0800d521
 800d584:	0800d521 	.word	0x0800d521
 800d588:	0800d521 	.word	0x0800d521
 800d58c:	0800d665 	.word	0x0800d665
 800d590:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d594:	e7db      	b.n	800d54e <_scanf_float+0x92>
 800d596:	290e      	cmp	r1, #14
 800d598:	d8c2      	bhi.n	800d520 <_scanf_float+0x64>
 800d59a:	a001      	add	r0, pc, #4	@ (adr r0, 800d5a0 <_scanf_float+0xe4>)
 800d59c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d5a0:	0800d655 	.word	0x0800d655
 800d5a4:	0800d521 	.word	0x0800d521
 800d5a8:	0800d655 	.word	0x0800d655
 800d5ac:	0800d6eb 	.word	0x0800d6eb
 800d5b0:	0800d521 	.word	0x0800d521
 800d5b4:	0800d5fd 	.word	0x0800d5fd
 800d5b8:	0800d63b 	.word	0x0800d63b
 800d5bc:	0800d63b 	.word	0x0800d63b
 800d5c0:	0800d63b 	.word	0x0800d63b
 800d5c4:	0800d63b 	.word	0x0800d63b
 800d5c8:	0800d63b 	.word	0x0800d63b
 800d5cc:	0800d63b 	.word	0x0800d63b
 800d5d0:	0800d63b 	.word	0x0800d63b
 800d5d4:	0800d63b 	.word	0x0800d63b
 800d5d8:	0800d63b 	.word	0x0800d63b
 800d5dc:	2b6e      	cmp	r3, #110	@ 0x6e
 800d5de:	d809      	bhi.n	800d5f4 <_scanf_float+0x138>
 800d5e0:	2b60      	cmp	r3, #96	@ 0x60
 800d5e2:	d8b2      	bhi.n	800d54a <_scanf_float+0x8e>
 800d5e4:	2b54      	cmp	r3, #84	@ 0x54
 800d5e6:	d07b      	beq.n	800d6e0 <_scanf_float+0x224>
 800d5e8:	2b59      	cmp	r3, #89	@ 0x59
 800d5ea:	d199      	bne.n	800d520 <_scanf_float+0x64>
 800d5ec:	2d07      	cmp	r5, #7
 800d5ee:	d197      	bne.n	800d520 <_scanf_float+0x64>
 800d5f0:	2508      	movs	r5, #8
 800d5f2:	e02c      	b.n	800d64e <_scanf_float+0x192>
 800d5f4:	2b74      	cmp	r3, #116	@ 0x74
 800d5f6:	d073      	beq.n	800d6e0 <_scanf_float+0x224>
 800d5f8:	2b79      	cmp	r3, #121	@ 0x79
 800d5fa:	e7f6      	b.n	800d5ea <_scanf_float+0x12e>
 800d5fc:	6821      	ldr	r1, [r4, #0]
 800d5fe:	05c8      	lsls	r0, r1, #23
 800d600:	d51b      	bpl.n	800d63a <_scanf_float+0x17e>
 800d602:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d606:	6021      	str	r1, [r4, #0]
 800d608:	f109 0901 	add.w	r9, r9, #1
 800d60c:	f1bb 0f00 	cmp.w	fp, #0
 800d610:	d003      	beq.n	800d61a <_scanf_float+0x15e>
 800d612:	3201      	adds	r2, #1
 800d614:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d618:	60a2      	str	r2, [r4, #8]
 800d61a:	68a3      	ldr	r3, [r4, #8]
 800d61c:	3b01      	subs	r3, #1
 800d61e:	60a3      	str	r3, [r4, #8]
 800d620:	6923      	ldr	r3, [r4, #16]
 800d622:	3301      	adds	r3, #1
 800d624:	6123      	str	r3, [r4, #16]
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	3b01      	subs	r3, #1
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	607b      	str	r3, [r7, #4]
 800d62e:	f340 8087 	ble.w	800d740 <_scanf_float+0x284>
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	3301      	adds	r3, #1
 800d636:	603b      	str	r3, [r7, #0]
 800d638:	e765      	b.n	800d506 <_scanf_float+0x4a>
 800d63a:	eb1a 0105 	adds.w	r1, sl, r5
 800d63e:	f47f af6f 	bne.w	800d520 <_scanf_float+0x64>
 800d642:	6822      	ldr	r2, [r4, #0]
 800d644:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d648:	6022      	str	r2, [r4, #0]
 800d64a:	460d      	mov	r5, r1
 800d64c:	468a      	mov	sl, r1
 800d64e:	f806 3b01 	strb.w	r3, [r6], #1
 800d652:	e7e2      	b.n	800d61a <_scanf_float+0x15e>
 800d654:	6822      	ldr	r2, [r4, #0]
 800d656:	0610      	lsls	r0, r2, #24
 800d658:	f57f af62 	bpl.w	800d520 <_scanf_float+0x64>
 800d65c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d660:	6022      	str	r2, [r4, #0]
 800d662:	e7f4      	b.n	800d64e <_scanf_float+0x192>
 800d664:	f1ba 0f00 	cmp.w	sl, #0
 800d668:	d10e      	bne.n	800d688 <_scanf_float+0x1cc>
 800d66a:	f1b9 0f00 	cmp.w	r9, #0
 800d66e:	d10e      	bne.n	800d68e <_scanf_float+0x1d2>
 800d670:	6822      	ldr	r2, [r4, #0]
 800d672:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d676:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d67a:	d108      	bne.n	800d68e <_scanf_float+0x1d2>
 800d67c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d680:	6022      	str	r2, [r4, #0]
 800d682:	f04f 0a01 	mov.w	sl, #1
 800d686:	e7e2      	b.n	800d64e <_scanf_float+0x192>
 800d688:	f1ba 0f02 	cmp.w	sl, #2
 800d68c:	d055      	beq.n	800d73a <_scanf_float+0x27e>
 800d68e:	2d01      	cmp	r5, #1
 800d690:	d002      	beq.n	800d698 <_scanf_float+0x1dc>
 800d692:	2d04      	cmp	r5, #4
 800d694:	f47f af44 	bne.w	800d520 <_scanf_float+0x64>
 800d698:	3501      	adds	r5, #1
 800d69a:	b2ed      	uxtb	r5, r5
 800d69c:	e7d7      	b.n	800d64e <_scanf_float+0x192>
 800d69e:	f1ba 0f01 	cmp.w	sl, #1
 800d6a2:	f47f af3d 	bne.w	800d520 <_scanf_float+0x64>
 800d6a6:	f04f 0a02 	mov.w	sl, #2
 800d6aa:	e7d0      	b.n	800d64e <_scanf_float+0x192>
 800d6ac:	b97d      	cbnz	r5, 800d6ce <_scanf_float+0x212>
 800d6ae:	f1b9 0f00 	cmp.w	r9, #0
 800d6b2:	f47f af38 	bne.w	800d526 <_scanf_float+0x6a>
 800d6b6:	6822      	ldr	r2, [r4, #0]
 800d6b8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d6bc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d6c0:	f040 8108 	bne.w	800d8d4 <_scanf_float+0x418>
 800d6c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d6c8:	6022      	str	r2, [r4, #0]
 800d6ca:	2501      	movs	r5, #1
 800d6cc:	e7bf      	b.n	800d64e <_scanf_float+0x192>
 800d6ce:	2d03      	cmp	r5, #3
 800d6d0:	d0e2      	beq.n	800d698 <_scanf_float+0x1dc>
 800d6d2:	2d05      	cmp	r5, #5
 800d6d4:	e7de      	b.n	800d694 <_scanf_float+0x1d8>
 800d6d6:	2d02      	cmp	r5, #2
 800d6d8:	f47f af22 	bne.w	800d520 <_scanf_float+0x64>
 800d6dc:	2503      	movs	r5, #3
 800d6de:	e7b6      	b.n	800d64e <_scanf_float+0x192>
 800d6e0:	2d06      	cmp	r5, #6
 800d6e2:	f47f af1d 	bne.w	800d520 <_scanf_float+0x64>
 800d6e6:	2507      	movs	r5, #7
 800d6e8:	e7b1      	b.n	800d64e <_scanf_float+0x192>
 800d6ea:	6822      	ldr	r2, [r4, #0]
 800d6ec:	0591      	lsls	r1, r2, #22
 800d6ee:	f57f af17 	bpl.w	800d520 <_scanf_float+0x64>
 800d6f2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d6f6:	6022      	str	r2, [r4, #0]
 800d6f8:	f8cd 9008 	str.w	r9, [sp, #8]
 800d6fc:	e7a7      	b.n	800d64e <_scanf_float+0x192>
 800d6fe:	6822      	ldr	r2, [r4, #0]
 800d700:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d704:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d708:	d006      	beq.n	800d718 <_scanf_float+0x25c>
 800d70a:	0550      	lsls	r0, r2, #21
 800d70c:	f57f af08 	bpl.w	800d520 <_scanf_float+0x64>
 800d710:	f1b9 0f00 	cmp.w	r9, #0
 800d714:	f000 80de 	beq.w	800d8d4 <_scanf_float+0x418>
 800d718:	0591      	lsls	r1, r2, #22
 800d71a:	bf58      	it	pl
 800d71c:	9902      	ldrpl	r1, [sp, #8]
 800d71e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d722:	bf58      	it	pl
 800d724:	eba9 0101 	subpl.w	r1, r9, r1
 800d728:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d72c:	bf58      	it	pl
 800d72e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d732:	6022      	str	r2, [r4, #0]
 800d734:	f04f 0900 	mov.w	r9, #0
 800d738:	e789      	b.n	800d64e <_scanf_float+0x192>
 800d73a:	f04f 0a03 	mov.w	sl, #3
 800d73e:	e786      	b.n	800d64e <_scanf_float+0x192>
 800d740:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d744:	4639      	mov	r1, r7
 800d746:	4640      	mov	r0, r8
 800d748:	4798      	blx	r3
 800d74a:	2800      	cmp	r0, #0
 800d74c:	f43f aedb 	beq.w	800d506 <_scanf_float+0x4a>
 800d750:	e6e6      	b.n	800d520 <_scanf_float+0x64>
 800d752:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d756:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d75a:	463a      	mov	r2, r7
 800d75c:	4640      	mov	r0, r8
 800d75e:	4798      	blx	r3
 800d760:	6923      	ldr	r3, [r4, #16]
 800d762:	3b01      	subs	r3, #1
 800d764:	6123      	str	r3, [r4, #16]
 800d766:	e6e8      	b.n	800d53a <_scanf_float+0x7e>
 800d768:	1e6b      	subs	r3, r5, #1
 800d76a:	2b06      	cmp	r3, #6
 800d76c:	d824      	bhi.n	800d7b8 <_scanf_float+0x2fc>
 800d76e:	2d02      	cmp	r5, #2
 800d770:	d836      	bhi.n	800d7e0 <_scanf_float+0x324>
 800d772:	9b01      	ldr	r3, [sp, #4]
 800d774:	429e      	cmp	r6, r3
 800d776:	f67f aee4 	bls.w	800d542 <_scanf_float+0x86>
 800d77a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d77e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d782:	463a      	mov	r2, r7
 800d784:	4640      	mov	r0, r8
 800d786:	4798      	blx	r3
 800d788:	6923      	ldr	r3, [r4, #16]
 800d78a:	3b01      	subs	r3, #1
 800d78c:	6123      	str	r3, [r4, #16]
 800d78e:	e7f0      	b.n	800d772 <_scanf_float+0x2b6>
 800d790:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d794:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d798:	463a      	mov	r2, r7
 800d79a:	4640      	mov	r0, r8
 800d79c:	4798      	blx	r3
 800d79e:	6923      	ldr	r3, [r4, #16]
 800d7a0:	3b01      	subs	r3, #1
 800d7a2:	6123      	str	r3, [r4, #16]
 800d7a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d7a8:	fa5f fa8a 	uxtb.w	sl, sl
 800d7ac:	f1ba 0f02 	cmp.w	sl, #2
 800d7b0:	d1ee      	bne.n	800d790 <_scanf_float+0x2d4>
 800d7b2:	3d03      	subs	r5, #3
 800d7b4:	b2ed      	uxtb	r5, r5
 800d7b6:	1b76      	subs	r6, r6, r5
 800d7b8:	6823      	ldr	r3, [r4, #0]
 800d7ba:	05da      	lsls	r2, r3, #23
 800d7bc:	d530      	bpl.n	800d820 <_scanf_float+0x364>
 800d7be:	055b      	lsls	r3, r3, #21
 800d7c0:	d511      	bpl.n	800d7e6 <_scanf_float+0x32a>
 800d7c2:	9b01      	ldr	r3, [sp, #4]
 800d7c4:	429e      	cmp	r6, r3
 800d7c6:	f67f aebc 	bls.w	800d542 <_scanf_float+0x86>
 800d7ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d7ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d7d2:	463a      	mov	r2, r7
 800d7d4:	4640      	mov	r0, r8
 800d7d6:	4798      	blx	r3
 800d7d8:	6923      	ldr	r3, [r4, #16]
 800d7da:	3b01      	subs	r3, #1
 800d7dc:	6123      	str	r3, [r4, #16]
 800d7de:	e7f0      	b.n	800d7c2 <_scanf_float+0x306>
 800d7e0:	46aa      	mov	sl, r5
 800d7e2:	46b3      	mov	fp, r6
 800d7e4:	e7de      	b.n	800d7a4 <_scanf_float+0x2e8>
 800d7e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d7ea:	6923      	ldr	r3, [r4, #16]
 800d7ec:	2965      	cmp	r1, #101	@ 0x65
 800d7ee:	f103 33ff 	add.w	r3, r3, #4294967295
 800d7f2:	f106 35ff 	add.w	r5, r6, #4294967295
 800d7f6:	6123      	str	r3, [r4, #16]
 800d7f8:	d00c      	beq.n	800d814 <_scanf_float+0x358>
 800d7fa:	2945      	cmp	r1, #69	@ 0x45
 800d7fc:	d00a      	beq.n	800d814 <_scanf_float+0x358>
 800d7fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d802:	463a      	mov	r2, r7
 800d804:	4640      	mov	r0, r8
 800d806:	4798      	blx	r3
 800d808:	6923      	ldr	r3, [r4, #16]
 800d80a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d80e:	3b01      	subs	r3, #1
 800d810:	1eb5      	subs	r5, r6, #2
 800d812:	6123      	str	r3, [r4, #16]
 800d814:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d818:	463a      	mov	r2, r7
 800d81a:	4640      	mov	r0, r8
 800d81c:	4798      	blx	r3
 800d81e:	462e      	mov	r6, r5
 800d820:	6822      	ldr	r2, [r4, #0]
 800d822:	f012 0210 	ands.w	r2, r2, #16
 800d826:	d001      	beq.n	800d82c <_scanf_float+0x370>
 800d828:	2000      	movs	r0, #0
 800d82a:	e68b      	b.n	800d544 <_scanf_float+0x88>
 800d82c:	7032      	strb	r2, [r6, #0]
 800d82e:	6823      	ldr	r3, [r4, #0]
 800d830:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d834:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d838:	d11c      	bne.n	800d874 <_scanf_float+0x3b8>
 800d83a:	9b02      	ldr	r3, [sp, #8]
 800d83c:	454b      	cmp	r3, r9
 800d83e:	eba3 0209 	sub.w	r2, r3, r9
 800d842:	d123      	bne.n	800d88c <_scanf_float+0x3d0>
 800d844:	9901      	ldr	r1, [sp, #4]
 800d846:	2200      	movs	r2, #0
 800d848:	4640      	mov	r0, r8
 800d84a:	f7ff f9cd 	bl	800cbe8 <_strtod_r>
 800d84e:	9b03      	ldr	r3, [sp, #12]
 800d850:	6821      	ldr	r1, [r4, #0]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	f011 0f02 	tst.w	r1, #2
 800d858:	ec57 6b10 	vmov	r6, r7, d0
 800d85c:	f103 0204 	add.w	r2, r3, #4
 800d860:	d01f      	beq.n	800d8a2 <_scanf_float+0x3e6>
 800d862:	9903      	ldr	r1, [sp, #12]
 800d864:	600a      	str	r2, [r1, #0]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	e9c3 6700 	strd	r6, r7, [r3]
 800d86c:	68e3      	ldr	r3, [r4, #12]
 800d86e:	3301      	adds	r3, #1
 800d870:	60e3      	str	r3, [r4, #12]
 800d872:	e7d9      	b.n	800d828 <_scanf_float+0x36c>
 800d874:	9b04      	ldr	r3, [sp, #16]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d0e4      	beq.n	800d844 <_scanf_float+0x388>
 800d87a:	9905      	ldr	r1, [sp, #20]
 800d87c:	230a      	movs	r3, #10
 800d87e:	3101      	adds	r1, #1
 800d880:	4640      	mov	r0, r8
 800d882:	f002 f9c9 	bl	800fc18 <_strtol_r>
 800d886:	9b04      	ldr	r3, [sp, #16]
 800d888:	9e05      	ldr	r6, [sp, #20]
 800d88a:	1ac2      	subs	r2, r0, r3
 800d88c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d890:	429e      	cmp	r6, r3
 800d892:	bf28      	it	cs
 800d894:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d898:	4910      	ldr	r1, [pc, #64]	@ (800d8dc <_scanf_float+0x420>)
 800d89a:	4630      	mov	r0, r6
 800d89c:	f000 f8e4 	bl	800da68 <siprintf>
 800d8a0:	e7d0      	b.n	800d844 <_scanf_float+0x388>
 800d8a2:	f011 0f04 	tst.w	r1, #4
 800d8a6:	9903      	ldr	r1, [sp, #12]
 800d8a8:	600a      	str	r2, [r1, #0]
 800d8aa:	d1dc      	bne.n	800d866 <_scanf_float+0x3aa>
 800d8ac:	681d      	ldr	r5, [r3, #0]
 800d8ae:	4632      	mov	r2, r6
 800d8b0:	463b      	mov	r3, r7
 800d8b2:	4630      	mov	r0, r6
 800d8b4:	4639      	mov	r1, r7
 800d8b6:	f7f3 f961 	bl	8000b7c <__aeabi_dcmpun>
 800d8ba:	b128      	cbz	r0, 800d8c8 <_scanf_float+0x40c>
 800d8bc:	4808      	ldr	r0, [pc, #32]	@ (800d8e0 <_scanf_float+0x424>)
 800d8be:	f000 f9df 	bl	800dc80 <nanf>
 800d8c2:	ed85 0a00 	vstr	s0, [r5]
 800d8c6:	e7d1      	b.n	800d86c <_scanf_float+0x3b0>
 800d8c8:	4630      	mov	r0, r6
 800d8ca:	4639      	mov	r1, r7
 800d8cc:	f7f3 f9b4 	bl	8000c38 <__aeabi_d2f>
 800d8d0:	6028      	str	r0, [r5, #0]
 800d8d2:	e7cb      	b.n	800d86c <_scanf_float+0x3b0>
 800d8d4:	f04f 0900 	mov.w	r9, #0
 800d8d8:	e629      	b.n	800d52e <_scanf_float+0x72>
 800d8da:	bf00      	nop
 800d8dc:	0801082c 	.word	0x0801082c
 800d8e0:	08010bcd 	.word	0x08010bcd

0800d8e4 <std>:
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	b510      	push	{r4, lr}
 800d8e8:	4604      	mov	r4, r0
 800d8ea:	e9c0 3300 	strd	r3, r3, [r0]
 800d8ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d8f2:	6083      	str	r3, [r0, #8]
 800d8f4:	8181      	strh	r1, [r0, #12]
 800d8f6:	6643      	str	r3, [r0, #100]	@ 0x64
 800d8f8:	81c2      	strh	r2, [r0, #14]
 800d8fa:	6183      	str	r3, [r0, #24]
 800d8fc:	4619      	mov	r1, r3
 800d8fe:	2208      	movs	r2, #8
 800d900:	305c      	adds	r0, #92	@ 0x5c
 800d902:	f000 f914 	bl	800db2e <memset>
 800d906:	4b0d      	ldr	r3, [pc, #52]	@ (800d93c <std+0x58>)
 800d908:	6263      	str	r3, [r4, #36]	@ 0x24
 800d90a:	4b0d      	ldr	r3, [pc, #52]	@ (800d940 <std+0x5c>)
 800d90c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d90e:	4b0d      	ldr	r3, [pc, #52]	@ (800d944 <std+0x60>)
 800d910:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d912:	4b0d      	ldr	r3, [pc, #52]	@ (800d948 <std+0x64>)
 800d914:	6323      	str	r3, [r4, #48]	@ 0x30
 800d916:	4b0d      	ldr	r3, [pc, #52]	@ (800d94c <std+0x68>)
 800d918:	6224      	str	r4, [r4, #32]
 800d91a:	429c      	cmp	r4, r3
 800d91c:	d006      	beq.n	800d92c <std+0x48>
 800d91e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d922:	4294      	cmp	r4, r2
 800d924:	d002      	beq.n	800d92c <std+0x48>
 800d926:	33d0      	adds	r3, #208	@ 0xd0
 800d928:	429c      	cmp	r4, r3
 800d92a:	d105      	bne.n	800d938 <std+0x54>
 800d92c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d934:	f000 b98a 	b.w	800dc4c <__retarget_lock_init_recursive>
 800d938:	bd10      	pop	{r4, pc}
 800d93a:	bf00      	nop
 800d93c:	0800daa9 	.word	0x0800daa9
 800d940:	0800dacb 	.word	0x0800dacb
 800d944:	0800db03 	.word	0x0800db03
 800d948:	0800db27 	.word	0x0800db27
 800d94c:	20000840 	.word	0x20000840

0800d950 <stdio_exit_handler>:
 800d950:	4a02      	ldr	r2, [pc, #8]	@ (800d95c <stdio_exit_handler+0xc>)
 800d952:	4903      	ldr	r1, [pc, #12]	@ (800d960 <stdio_exit_handler+0x10>)
 800d954:	4803      	ldr	r0, [pc, #12]	@ (800d964 <stdio_exit_handler+0x14>)
 800d956:	f000 b869 	b.w	800da2c <_fwalk_sglue>
 800d95a:	bf00      	nop
 800d95c:	20000090 	.word	0x20000090
 800d960:	0800ffed 	.word	0x0800ffed
 800d964:	2000020c 	.word	0x2000020c

0800d968 <cleanup_stdio>:
 800d968:	6841      	ldr	r1, [r0, #4]
 800d96a:	4b0c      	ldr	r3, [pc, #48]	@ (800d99c <cleanup_stdio+0x34>)
 800d96c:	4299      	cmp	r1, r3
 800d96e:	b510      	push	{r4, lr}
 800d970:	4604      	mov	r4, r0
 800d972:	d001      	beq.n	800d978 <cleanup_stdio+0x10>
 800d974:	f002 fb3a 	bl	800ffec <_fflush_r>
 800d978:	68a1      	ldr	r1, [r4, #8]
 800d97a:	4b09      	ldr	r3, [pc, #36]	@ (800d9a0 <cleanup_stdio+0x38>)
 800d97c:	4299      	cmp	r1, r3
 800d97e:	d002      	beq.n	800d986 <cleanup_stdio+0x1e>
 800d980:	4620      	mov	r0, r4
 800d982:	f002 fb33 	bl	800ffec <_fflush_r>
 800d986:	68e1      	ldr	r1, [r4, #12]
 800d988:	4b06      	ldr	r3, [pc, #24]	@ (800d9a4 <cleanup_stdio+0x3c>)
 800d98a:	4299      	cmp	r1, r3
 800d98c:	d004      	beq.n	800d998 <cleanup_stdio+0x30>
 800d98e:	4620      	mov	r0, r4
 800d990:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d994:	f002 bb2a 	b.w	800ffec <_fflush_r>
 800d998:	bd10      	pop	{r4, pc}
 800d99a:	bf00      	nop
 800d99c:	20000840 	.word	0x20000840
 800d9a0:	200008a8 	.word	0x200008a8
 800d9a4:	20000910 	.word	0x20000910

0800d9a8 <global_stdio_init.part.0>:
 800d9a8:	b510      	push	{r4, lr}
 800d9aa:	4b0b      	ldr	r3, [pc, #44]	@ (800d9d8 <global_stdio_init.part.0+0x30>)
 800d9ac:	4c0b      	ldr	r4, [pc, #44]	@ (800d9dc <global_stdio_init.part.0+0x34>)
 800d9ae:	4a0c      	ldr	r2, [pc, #48]	@ (800d9e0 <global_stdio_init.part.0+0x38>)
 800d9b0:	601a      	str	r2, [r3, #0]
 800d9b2:	4620      	mov	r0, r4
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	2104      	movs	r1, #4
 800d9b8:	f7ff ff94 	bl	800d8e4 <std>
 800d9bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d9c0:	2201      	movs	r2, #1
 800d9c2:	2109      	movs	r1, #9
 800d9c4:	f7ff ff8e 	bl	800d8e4 <std>
 800d9c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d9cc:	2202      	movs	r2, #2
 800d9ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d9d2:	2112      	movs	r1, #18
 800d9d4:	f7ff bf86 	b.w	800d8e4 <std>
 800d9d8:	20000978 	.word	0x20000978
 800d9dc:	20000840 	.word	0x20000840
 800d9e0:	0800d951 	.word	0x0800d951

0800d9e4 <__sfp_lock_acquire>:
 800d9e4:	4801      	ldr	r0, [pc, #4]	@ (800d9ec <__sfp_lock_acquire+0x8>)
 800d9e6:	f000 b932 	b.w	800dc4e <__retarget_lock_acquire_recursive>
 800d9ea:	bf00      	nop
 800d9ec:	20000981 	.word	0x20000981

0800d9f0 <__sfp_lock_release>:
 800d9f0:	4801      	ldr	r0, [pc, #4]	@ (800d9f8 <__sfp_lock_release+0x8>)
 800d9f2:	f000 b92d 	b.w	800dc50 <__retarget_lock_release_recursive>
 800d9f6:	bf00      	nop
 800d9f8:	20000981 	.word	0x20000981

0800d9fc <__sinit>:
 800d9fc:	b510      	push	{r4, lr}
 800d9fe:	4604      	mov	r4, r0
 800da00:	f7ff fff0 	bl	800d9e4 <__sfp_lock_acquire>
 800da04:	6a23      	ldr	r3, [r4, #32]
 800da06:	b11b      	cbz	r3, 800da10 <__sinit+0x14>
 800da08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da0c:	f7ff bff0 	b.w	800d9f0 <__sfp_lock_release>
 800da10:	4b04      	ldr	r3, [pc, #16]	@ (800da24 <__sinit+0x28>)
 800da12:	6223      	str	r3, [r4, #32]
 800da14:	4b04      	ldr	r3, [pc, #16]	@ (800da28 <__sinit+0x2c>)
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d1f5      	bne.n	800da08 <__sinit+0xc>
 800da1c:	f7ff ffc4 	bl	800d9a8 <global_stdio_init.part.0>
 800da20:	e7f2      	b.n	800da08 <__sinit+0xc>
 800da22:	bf00      	nop
 800da24:	0800d969 	.word	0x0800d969
 800da28:	20000978 	.word	0x20000978

0800da2c <_fwalk_sglue>:
 800da2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da30:	4607      	mov	r7, r0
 800da32:	4688      	mov	r8, r1
 800da34:	4614      	mov	r4, r2
 800da36:	2600      	movs	r6, #0
 800da38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800da3c:	f1b9 0901 	subs.w	r9, r9, #1
 800da40:	d505      	bpl.n	800da4e <_fwalk_sglue+0x22>
 800da42:	6824      	ldr	r4, [r4, #0]
 800da44:	2c00      	cmp	r4, #0
 800da46:	d1f7      	bne.n	800da38 <_fwalk_sglue+0xc>
 800da48:	4630      	mov	r0, r6
 800da4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da4e:	89ab      	ldrh	r3, [r5, #12]
 800da50:	2b01      	cmp	r3, #1
 800da52:	d907      	bls.n	800da64 <_fwalk_sglue+0x38>
 800da54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800da58:	3301      	adds	r3, #1
 800da5a:	d003      	beq.n	800da64 <_fwalk_sglue+0x38>
 800da5c:	4629      	mov	r1, r5
 800da5e:	4638      	mov	r0, r7
 800da60:	47c0      	blx	r8
 800da62:	4306      	orrs	r6, r0
 800da64:	3568      	adds	r5, #104	@ 0x68
 800da66:	e7e9      	b.n	800da3c <_fwalk_sglue+0x10>

0800da68 <siprintf>:
 800da68:	b40e      	push	{r1, r2, r3}
 800da6a:	b500      	push	{lr}
 800da6c:	b09c      	sub	sp, #112	@ 0x70
 800da6e:	ab1d      	add	r3, sp, #116	@ 0x74
 800da70:	9002      	str	r0, [sp, #8]
 800da72:	9006      	str	r0, [sp, #24]
 800da74:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800da78:	4809      	ldr	r0, [pc, #36]	@ (800daa0 <siprintf+0x38>)
 800da7a:	9107      	str	r1, [sp, #28]
 800da7c:	9104      	str	r1, [sp, #16]
 800da7e:	4909      	ldr	r1, [pc, #36]	@ (800daa4 <siprintf+0x3c>)
 800da80:	f853 2b04 	ldr.w	r2, [r3], #4
 800da84:	9105      	str	r1, [sp, #20]
 800da86:	6800      	ldr	r0, [r0, #0]
 800da88:	9301      	str	r3, [sp, #4]
 800da8a:	a902      	add	r1, sp, #8
 800da8c:	f002 f92e 	bl	800fcec <_svfiprintf_r>
 800da90:	9b02      	ldr	r3, [sp, #8]
 800da92:	2200      	movs	r2, #0
 800da94:	701a      	strb	r2, [r3, #0]
 800da96:	b01c      	add	sp, #112	@ 0x70
 800da98:	f85d eb04 	ldr.w	lr, [sp], #4
 800da9c:	b003      	add	sp, #12
 800da9e:	4770      	bx	lr
 800daa0:	20000208 	.word	0x20000208
 800daa4:	ffff0208 	.word	0xffff0208

0800daa8 <__sread>:
 800daa8:	b510      	push	{r4, lr}
 800daaa:	460c      	mov	r4, r1
 800daac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dab0:	f000 f87e 	bl	800dbb0 <_read_r>
 800dab4:	2800      	cmp	r0, #0
 800dab6:	bfab      	itete	ge
 800dab8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800daba:	89a3      	ldrhlt	r3, [r4, #12]
 800dabc:	181b      	addge	r3, r3, r0
 800dabe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dac2:	bfac      	ite	ge
 800dac4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dac6:	81a3      	strhlt	r3, [r4, #12]
 800dac8:	bd10      	pop	{r4, pc}

0800daca <__swrite>:
 800daca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dace:	461f      	mov	r7, r3
 800dad0:	898b      	ldrh	r3, [r1, #12]
 800dad2:	05db      	lsls	r3, r3, #23
 800dad4:	4605      	mov	r5, r0
 800dad6:	460c      	mov	r4, r1
 800dad8:	4616      	mov	r6, r2
 800dada:	d505      	bpl.n	800dae8 <__swrite+0x1e>
 800dadc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dae0:	2302      	movs	r3, #2
 800dae2:	2200      	movs	r2, #0
 800dae4:	f000 f852 	bl	800db8c <_lseek_r>
 800dae8:	89a3      	ldrh	r3, [r4, #12]
 800daea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800daee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800daf2:	81a3      	strh	r3, [r4, #12]
 800daf4:	4632      	mov	r2, r6
 800daf6:	463b      	mov	r3, r7
 800daf8:	4628      	mov	r0, r5
 800dafa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dafe:	f000 b869 	b.w	800dbd4 <_write_r>

0800db02 <__sseek>:
 800db02:	b510      	push	{r4, lr}
 800db04:	460c      	mov	r4, r1
 800db06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db0a:	f000 f83f 	bl	800db8c <_lseek_r>
 800db0e:	1c43      	adds	r3, r0, #1
 800db10:	89a3      	ldrh	r3, [r4, #12]
 800db12:	bf15      	itete	ne
 800db14:	6560      	strne	r0, [r4, #84]	@ 0x54
 800db16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800db1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800db1e:	81a3      	strheq	r3, [r4, #12]
 800db20:	bf18      	it	ne
 800db22:	81a3      	strhne	r3, [r4, #12]
 800db24:	bd10      	pop	{r4, pc}

0800db26 <__sclose>:
 800db26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db2a:	f000 b81f 	b.w	800db6c <_close_r>

0800db2e <memset>:
 800db2e:	4402      	add	r2, r0
 800db30:	4603      	mov	r3, r0
 800db32:	4293      	cmp	r3, r2
 800db34:	d100      	bne.n	800db38 <memset+0xa>
 800db36:	4770      	bx	lr
 800db38:	f803 1b01 	strb.w	r1, [r3], #1
 800db3c:	e7f9      	b.n	800db32 <memset+0x4>

0800db3e <strncmp>:
 800db3e:	b510      	push	{r4, lr}
 800db40:	b16a      	cbz	r2, 800db5e <strncmp+0x20>
 800db42:	3901      	subs	r1, #1
 800db44:	1884      	adds	r4, r0, r2
 800db46:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db4a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800db4e:	429a      	cmp	r2, r3
 800db50:	d103      	bne.n	800db5a <strncmp+0x1c>
 800db52:	42a0      	cmp	r0, r4
 800db54:	d001      	beq.n	800db5a <strncmp+0x1c>
 800db56:	2a00      	cmp	r2, #0
 800db58:	d1f5      	bne.n	800db46 <strncmp+0x8>
 800db5a:	1ad0      	subs	r0, r2, r3
 800db5c:	bd10      	pop	{r4, pc}
 800db5e:	4610      	mov	r0, r2
 800db60:	e7fc      	b.n	800db5c <strncmp+0x1e>
	...

0800db64 <_localeconv_r>:
 800db64:	4800      	ldr	r0, [pc, #0]	@ (800db68 <_localeconv_r+0x4>)
 800db66:	4770      	bx	lr
 800db68:	2000018c 	.word	0x2000018c

0800db6c <_close_r>:
 800db6c:	b538      	push	{r3, r4, r5, lr}
 800db6e:	4d06      	ldr	r5, [pc, #24]	@ (800db88 <_close_r+0x1c>)
 800db70:	2300      	movs	r3, #0
 800db72:	4604      	mov	r4, r0
 800db74:	4608      	mov	r0, r1
 800db76:	602b      	str	r3, [r5, #0]
 800db78:	f7f4 f83a 	bl	8001bf0 <_close>
 800db7c:	1c43      	adds	r3, r0, #1
 800db7e:	d102      	bne.n	800db86 <_close_r+0x1a>
 800db80:	682b      	ldr	r3, [r5, #0]
 800db82:	b103      	cbz	r3, 800db86 <_close_r+0x1a>
 800db84:	6023      	str	r3, [r4, #0]
 800db86:	bd38      	pop	{r3, r4, r5, pc}
 800db88:	2000097c 	.word	0x2000097c

0800db8c <_lseek_r>:
 800db8c:	b538      	push	{r3, r4, r5, lr}
 800db8e:	4d07      	ldr	r5, [pc, #28]	@ (800dbac <_lseek_r+0x20>)
 800db90:	4604      	mov	r4, r0
 800db92:	4608      	mov	r0, r1
 800db94:	4611      	mov	r1, r2
 800db96:	2200      	movs	r2, #0
 800db98:	602a      	str	r2, [r5, #0]
 800db9a:	461a      	mov	r2, r3
 800db9c:	f7f4 f84f 	bl	8001c3e <_lseek>
 800dba0:	1c43      	adds	r3, r0, #1
 800dba2:	d102      	bne.n	800dbaa <_lseek_r+0x1e>
 800dba4:	682b      	ldr	r3, [r5, #0]
 800dba6:	b103      	cbz	r3, 800dbaa <_lseek_r+0x1e>
 800dba8:	6023      	str	r3, [r4, #0]
 800dbaa:	bd38      	pop	{r3, r4, r5, pc}
 800dbac:	2000097c 	.word	0x2000097c

0800dbb0 <_read_r>:
 800dbb0:	b538      	push	{r3, r4, r5, lr}
 800dbb2:	4d07      	ldr	r5, [pc, #28]	@ (800dbd0 <_read_r+0x20>)
 800dbb4:	4604      	mov	r4, r0
 800dbb6:	4608      	mov	r0, r1
 800dbb8:	4611      	mov	r1, r2
 800dbba:	2200      	movs	r2, #0
 800dbbc:	602a      	str	r2, [r5, #0]
 800dbbe:	461a      	mov	r2, r3
 800dbc0:	f7f3 ffdd 	bl	8001b7e <_read>
 800dbc4:	1c43      	adds	r3, r0, #1
 800dbc6:	d102      	bne.n	800dbce <_read_r+0x1e>
 800dbc8:	682b      	ldr	r3, [r5, #0]
 800dbca:	b103      	cbz	r3, 800dbce <_read_r+0x1e>
 800dbcc:	6023      	str	r3, [r4, #0]
 800dbce:	bd38      	pop	{r3, r4, r5, pc}
 800dbd0:	2000097c 	.word	0x2000097c

0800dbd4 <_write_r>:
 800dbd4:	b538      	push	{r3, r4, r5, lr}
 800dbd6:	4d07      	ldr	r5, [pc, #28]	@ (800dbf4 <_write_r+0x20>)
 800dbd8:	4604      	mov	r4, r0
 800dbda:	4608      	mov	r0, r1
 800dbdc:	4611      	mov	r1, r2
 800dbde:	2200      	movs	r2, #0
 800dbe0:	602a      	str	r2, [r5, #0]
 800dbe2:	461a      	mov	r2, r3
 800dbe4:	f7f3 ffe8 	bl	8001bb8 <_write>
 800dbe8:	1c43      	adds	r3, r0, #1
 800dbea:	d102      	bne.n	800dbf2 <_write_r+0x1e>
 800dbec:	682b      	ldr	r3, [r5, #0]
 800dbee:	b103      	cbz	r3, 800dbf2 <_write_r+0x1e>
 800dbf0:	6023      	str	r3, [r4, #0]
 800dbf2:	bd38      	pop	{r3, r4, r5, pc}
 800dbf4:	2000097c 	.word	0x2000097c

0800dbf8 <__errno>:
 800dbf8:	4b01      	ldr	r3, [pc, #4]	@ (800dc00 <__errno+0x8>)
 800dbfa:	6818      	ldr	r0, [r3, #0]
 800dbfc:	4770      	bx	lr
 800dbfe:	bf00      	nop
 800dc00:	20000208 	.word	0x20000208

0800dc04 <__libc_init_array>:
 800dc04:	b570      	push	{r4, r5, r6, lr}
 800dc06:	4d0d      	ldr	r5, [pc, #52]	@ (800dc3c <__libc_init_array+0x38>)
 800dc08:	4c0d      	ldr	r4, [pc, #52]	@ (800dc40 <__libc_init_array+0x3c>)
 800dc0a:	1b64      	subs	r4, r4, r5
 800dc0c:	10a4      	asrs	r4, r4, #2
 800dc0e:	2600      	movs	r6, #0
 800dc10:	42a6      	cmp	r6, r4
 800dc12:	d109      	bne.n	800dc28 <__libc_init_array+0x24>
 800dc14:	4d0b      	ldr	r5, [pc, #44]	@ (800dc44 <__libc_init_array+0x40>)
 800dc16:	4c0c      	ldr	r4, [pc, #48]	@ (800dc48 <__libc_init_array+0x44>)
 800dc18:	f002 fd58 	bl	80106cc <_init>
 800dc1c:	1b64      	subs	r4, r4, r5
 800dc1e:	10a4      	asrs	r4, r4, #2
 800dc20:	2600      	movs	r6, #0
 800dc22:	42a6      	cmp	r6, r4
 800dc24:	d105      	bne.n	800dc32 <__libc_init_array+0x2e>
 800dc26:	bd70      	pop	{r4, r5, r6, pc}
 800dc28:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc2c:	4798      	blx	r3
 800dc2e:	3601      	adds	r6, #1
 800dc30:	e7ee      	b.n	800dc10 <__libc_init_array+0xc>
 800dc32:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc36:	4798      	blx	r3
 800dc38:	3601      	adds	r6, #1
 800dc3a:	e7f2      	b.n	800dc22 <__libc_init_array+0x1e>
 800dc3c:	08010bd8 	.word	0x08010bd8
 800dc40:	08010bd8 	.word	0x08010bd8
 800dc44:	08010bd8 	.word	0x08010bd8
 800dc48:	08010bdc 	.word	0x08010bdc

0800dc4c <__retarget_lock_init_recursive>:
 800dc4c:	4770      	bx	lr

0800dc4e <__retarget_lock_acquire_recursive>:
 800dc4e:	4770      	bx	lr

0800dc50 <__retarget_lock_release_recursive>:
 800dc50:	4770      	bx	lr

0800dc52 <memcpy>:
 800dc52:	440a      	add	r2, r1
 800dc54:	4291      	cmp	r1, r2
 800dc56:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc5a:	d100      	bne.n	800dc5e <memcpy+0xc>
 800dc5c:	4770      	bx	lr
 800dc5e:	b510      	push	{r4, lr}
 800dc60:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc64:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc68:	4291      	cmp	r1, r2
 800dc6a:	d1f9      	bne.n	800dc60 <memcpy+0xe>
 800dc6c:	bd10      	pop	{r4, pc}
	...

0800dc70 <nan>:
 800dc70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dc78 <nan+0x8>
 800dc74:	4770      	bx	lr
 800dc76:	bf00      	nop
 800dc78:	00000000 	.word	0x00000000
 800dc7c:	7ff80000 	.word	0x7ff80000

0800dc80 <nanf>:
 800dc80:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800dc88 <nanf+0x8>
 800dc84:	4770      	bx	lr
 800dc86:	bf00      	nop
 800dc88:	7fc00000 	.word	0x7fc00000

0800dc8c <quorem>:
 800dc8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc90:	6903      	ldr	r3, [r0, #16]
 800dc92:	690c      	ldr	r4, [r1, #16]
 800dc94:	42a3      	cmp	r3, r4
 800dc96:	4607      	mov	r7, r0
 800dc98:	db7e      	blt.n	800dd98 <quorem+0x10c>
 800dc9a:	3c01      	subs	r4, #1
 800dc9c:	f101 0814 	add.w	r8, r1, #20
 800dca0:	00a3      	lsls	r3, r4, #2
 800dca2:	f100 0514 	add.w	r5, r0, #20
 800dca6:	9300      	str	r3, [sp, #0]
 800dca8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dcac:	9301      	str	r3, [sp, #4]
 800dcae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dcb2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dcb6:	3301      	adds	r3, #1
 800dcb8:	429a      	cmp	r2, r3
 800dcba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dcbe:	fbb2 f6f3 	udiv	r6, r2, r3
 800dcc2:	d32e      	bcc.n	800dd22 <quorem+0x96>
 800dcc4:	f04f 0a00 	mov.w	sl, #0
 800dcc8:	46c4      	mov	ip, r8
 800dcca:	46ae      	mov	lr, r5
 800dccc:	46d3      	mov	fp, sl
 800dcce:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dcd2:	b298      	uxth	r0, r3
 800dcd4:	fb06 a000 	mla	r0, r6, r0, sl
 800dcd8:	0c02      	lsrs	r2, r0, #16
 800dcda:	0c1b      	lsrs	r3, r3, #16
 800dcdc:	fb06 2303 	mla	r3, r6, r3, r2
 800dce0:	f8de 2000 	ldr.w	r2, [lr]
 800dce4:	b280      	uxth	r0, r0
 800dce6:	b292      	uxth	r2, r2
 800dce8:	1a12      	subs	r2, r2, r0
 800dcea:	445a      	add	r2, fp
 800dcec:	f8de 0000 	ldr.w	r0, [lr]
 800dcf0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dcf4:	b29b      	uxth	r3, r3
 800dcf6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dcfa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dcfe:	b292      	uxth	r2, r2
 800dd00:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dd04:	45e1      	cmp	r9, ip
 800dd06:	f84e 2b04 	str.w	r2, [lr], #4
 800dd0a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800dd0e:	d2de      	bcs.n	800dcce <quorem+0x42>
 800dd10:	9b00      	ldr	r3, [sp, #0]
 800dd12:	58eb      	ldr	r3, [r5, r3]
 800dd14:	b92b      	cbnz	r3, 800dd22 <quorem+0x96>
 800dd16:	9b01      	ldr	r3, [sp, #4]
 800dd18:	3b04      	subs	r3, #4
 800dd1a:	429d      	cmp	r5, r3
 800dd1c:	461a      	mov	r2, r3
 800dd1e:	d32f      	bcc.n	800dd80 <quorem+0xf4>
 800dd20:	613c      	str	r4, [r7, #16]
 800dd22:	4638      	mov	r0, r7
 800dd24:	f001 fd10 	bl	800f748 <__mcmp>
 800dd28:	2800      	cmp	r0, #0
 800dd2a:	db25      	blt.n	800dd78 <quorem+0xec>
 800dd2c:	4629      	mov	r1, r5
 800dd2e:	2000      	movs	r0, #0
 800dd30:	f858 2b04 	ldr.w	r2, [r8], #4
 800dd34:	f8d1 c000 	ldr.w	ip, [r1]
 800dd38:	fa1f fe82 	uxth.w	lr, r2
 800dd3c:	fa1f f38c 	uxth.w	r3, ip
 800dd40:	eba3 030e 	sub.w	r3, r3, lr
 800dd44:	4403      	add	r3, r0
 800dd46:	0c12      	lsrs	r2, r2, #16
 800dd48:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dd4c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dd50:	b29b      	uxth	r3, r3
 800dd52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd56:	45c1      	cmp	r9, r8
 800dd58:	f841 3b04 	str.w	r3, [r1], #4
 800dd5c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800dd60:	d2e6      	bcs.n	800dd30 <quorem+0xa4>
 800dd62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dd66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dd6a:	b922      	cbnz	r2, 800dd76 <quorem+0xea>
 800dd6c:	3b04      	subs	r3, #4
 800dd6e:	429d      	cmp	r5, r3
 800dd70:	461a      	mov	r2, r3
 800dd72:	d30b      	bcc.n	800dd8c <quorem+0x100>
 800dd74:	613c      	str	r4, [r7, #16]
 800dd76:	3601      	adds	r6, #1
 800dd78:	4630      	mov	r0, r6
 800dd7a:	b003      	add	sp, #12
 800dd7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd80:	6812      	ldr	r2, [r2, #0]
 800dd82:	3b04      	subs	r3, #4
 800dd84:	2a00      	cmp	r2, #0
 800dd86:	d1cb      	bne.n	800dd20 <quorem+0x94>
 800dd88:	3c01      	subs	r4, #1
 800dd8a:	e7c6      	b.n	800dd1a <quorem+0x8e>
 800dd8c:	6812      	ldr	r2, [r2, #0]
 800dd8e:	3b04      	subs	r3, #4
 800dd90:	2a00      	cmp	r2, #0
 800dd92:	d1ef      	bne.n	800dd74 <quorem+0xe8>
 800dd94:	3c01      	subs	r4, #1
 800dd96:	e7ea      	b.n	800dd6e <quorem+0xe2>
 800dd98:	2000      	movs	r0, #0
 800dd9a:	e7ee      	b.n	800dd7a <quorem+0xee>
 800dd9c:	0000      	movs	r0, r0
	...

0800dda0 <_dtoa_r>:
 800dda0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dda4:	69c7      	ldr	r7, [r0, #28]
 800dda6:	b099      	sub	sp, #100	@ 0x64
 800dda8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ddac:	ec55 4b10 	vmov	r4, r5, d0
 800ddb0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800ddb2:	9109      	str	r1, [sp, #36]	@ 0x24
 800ddb4:	4683      	mov	fp, r0
 800ddb6:	920e      	str	r2, [sp, #56]	@ 0x38
 800ddb8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ddba:	b97f      	cbnz	r7, 800dddc <_dtoa_r+0x3c>
 800ddbc:	2010      	movs	r0, #16
 800ddbe:	f001 f937 	bl	800f030 <malloc>
 800ddc2:	4602      	mov	r2, r0
 800ddc4:	f8cb 001c 	str.w	r0, [fp, #28]
 800ddc8:	b920      	cbnz	r0, 800ddd4 <_dtoa_r+0x34>
 800ddca:	4ba7      	ldr	r3, [pc, #668]	@ (800e068 <_dtoa_r+0x2c8>)
 800ddcc:	21ef      	movs	r1, #239	@ 0xef
 800ddce:	48a7      	ldr	r0, [pc, #668]	@ (800e06c <_dtoa_r+0x2cc>)
 800ddd0:	f002 f95e 	bl	8010090 <__assert_func>
 800ddd4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ddd8:	6007      	str	r7, [r0, #0]
 800ddda:	60c7      	str	r7, [r0, #12]
 800dddc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dde0:	6819      	ldr	r1, [r3, #0]
 800dde2:	b159      	cbz	r1, 800ddfc <_dtoa_r+0x5c>
 800dde4:	685a      	ldr	r2, [r3, #4]
 800dde6:	604a      	str	r2, [r1, #4]
 800dde8:	2301      	movs	r3, #1
 800ddea:	4093      	lsls	r3, r2
 800ddec:	608b      	str	r3, [r1, #8]
 800ddee:	4658      	mov	r0, fp
 800ddf0:	f001 fa26 	bl	800f240 <_Bfree>
 800ddf4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ddf8:	2200      	movs	r2, #0
 800ddfa:	601a      	str	r2, [r3, #0]
 800ddfc:	1e2b      	subs	r3, r5, #0
 800ddfe:	bfb9      	ittee	lt
 800de00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800de04:	9303      	strlt	r3, [sp, #12]
 800de06:	2300      	movge	r3, #0
 800de08:	6033      	strge	r3, [r6, #0]
 800de0a:	9f03      	ldr	r7, [sp, #12]
 800de0c:	4b98      	ldr	r3, [pc, #608]	@ (800e070 <_dtoa_r+0x2d0>)
 800de0e:	bfbc      	itt	lt
 800de10:	2201      	movlt	r2, #1
 800de12:	6032      	strlt	r2, [r6, #0]
 800de14:	43bb      	bics	r3, r7
 800de16:	d112      	bne.n	800de3e <_dtoa_r+0x9e>
 800de18:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800de1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800de1e:	6013      	str	r3, [r2, #0]
 800de20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800de24:	4323      	orrs	r3, r4
 800de26:	f000 854d 	beq.w	800e8c4 <_dtoa_r+0xb24>
 800de2a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800de2c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e084 <_dtoa_r+0x2e4>
 800de30:	2b00      	cmp	r3, #0
 800de32:	f000 854f 	beq.w	800e8d4 <_dtoa_r+0xb34>
 800de36:	f10a 0303 	add.w	r3, sl, #3
 800de3a:	f000 bd49 	b.w	800e8d0 <_dtoa_r+0xb30>
 800de3e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800de42:	2200      	movs	r2, #0
 800de44:	ec51 0b17 	vmov	r0, r1, d7
 800de48:	2300      	movs	r3, #0
 800de4a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800de4e:	f7f2 fe63 	bl	8000b18 <__aeabi_dcmpeq>
 800de52:	4680      	mov	r8, r0
 800de54:	b158      	cbz	r0, 800de6e <_dtoa_r+0xce>
 800de56:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800de58:	2301      	movs	r3, #1
 800de5a:	6013      	str	r3, [r2, #0]
 800de5c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800de5e:	b113      	cbz	r3, 800de66 <_dtoa_r+0xc6>
 800de60:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800de62:	4b84      	ldr	r3, [pc, #528]	@ (800e074 <_dtoa_r+0x2d4>)
 800de64:	6013      	str	r3, [r2, #0]
 800de66:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800e088 <_dtoa_r+0x2e8>
 800de6a:	f000 bd33 	b.w	800e8d4 <_dtoa_r+0xb34>
 800de6e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800de72:	aa16      	add	r2, sp, #88	@ 0x58
 800de74:	a917      	add	r1, sp, #92	@ 0x5c
 800de76:	4658      	mov	r0, fp
 800de78:	f001 fd86 	bl	800f988 <__d2b>
 800de7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800de80:	4681      	mov	r9, r0
 800de82:	2e00      	cmp	r6, #0
 800de84:	d077      	beq.n	800df76 <_dtoa_r+0x1d6>
 800de86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800de88:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800de8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800de90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800de94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800de98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800de9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800dea0:	4619      	mov	r1, r3
 800dea2:	2200      	movs	r2, #0
 800dea4:	4b74      	ldr	r3, [pc, #464]	@ (800e078 <_dtoa_r+0x2d8>)
 800dea6:	f7f2 fa17 	bl	80002d8 <__aeabi_dsub>
 800deaa:	a369      	add	r3, pc, #420	@ (adr r3, 800e050 <_dtoa_r+0x2b0>)
 800deac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb0:	f7f2 fbca 	bl	8000648 <__aeabi_dmul>
 800deb4:	a368      	add	r3, pc, #416	@ (adr r3, 800e058 <_dtoa_r+0x2b8>)
 800deb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deba:	f7f2 fa0f 	bl	80002dc <__adddf3>
 800debe:	4604      	mov	r4, r0
 800dec0:	4630      	mov	r0, r6
 800dec2:	460d      	mov	r5, r1
 800dec4:	f7f2 fb56 	bl	8000574 <__aeabi_i2d>
 800dec8:	a365      	add	r3, pc, #404	@ (adr r3, 800e060 <_dtoa_r+0x2c0>)
 800deca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dece:	f7f2 fbbb 	bl	8000648 <__aeabi_dmul>
 800ded2:	4602      	mov	r2, r0
 800ded4:	460b      	mov	r3, r1
 800ded6:	4620      	mov	r0, r4
 800ded8:	4629      	mov	r1, r5
 800deda:	f7f2 f9ff 	bl	80002dc <__adddf3>
 800dede:	4604      	mov	r4, r0
 800dee0:	460d      	mov	r5, r1
 800dee2:	f7f2 fe61 	bl	8000ba8 <__aeabi_d2iz>
 800dee6:	2200      	movs	r2, #0
 800dee8:	4607      	mov	r7, r0
 800deea:	2300      	movs	r3, #0
 800deec:	4620      	mov	r0, r4
 800deee:	4629      	mov	r1, r5
 800def0:	f7f2 fe1c 	bl	8000b2c <__aeabi_dcmplt>
 800def4:	b140      	cbz	r0, 800df08 <_dtoa_r+0x168>
 800def6:	4638      	mov	r0, r7
 800def8:	f7f2 fb3c 	bl	8000574 <__aeabi_i2d>
 800defc:	4622      	mov	r2, r4
 800defe:	462b      	mov	r3, r5
 800df00:	f7f2 fe0a 	bl	8000b18 <__aeabi_dcmpeq>
 800df04:	b900      	cbnz	r0, 800df08 <_dtoa_r+0x168>
 800df06:	3f01      	subs	r7, #1
 800df08:	2f16      	cmp	r7, #22
 800df0a:	d851      	bhi.n	800dfb0 <_dtoa_r+0x210>
 800df0c:	4b5b      	ldr	r3, [pc, #364]	@ (800e07c <_dtoa_r+0x2dc>)
 800df0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800df12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800df1a:	f7f2 fe07 	bl	8000b2c <__aeabi_dcmplt>
 800df1e:	2800      	cmp	r0, #0
 800df20:	d048      	beq.n	800dfb4 <_dtoa_r+0x214>
 800df22:	3f01      	subs	r7, #1
 800df24:	2300      	movs	r3, #0
 800df26:	9312      	str	r3, [sp, #72]	@ 0x48
 800df28:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800df2a:	1b9b      	subs	r3, r3, r6
 800df2c:	1e5a      	subs	r2, r3, #1
 800df2e:	bf44      	itt	mi
 800df30:	f1c3 0801 	rsbmi	r8, r3, #1
 800df34:	2300      	movmi	r3, #0
 800df36:	9208      	str	r2, [sp, #32]
 800df38:	bf54      	ite	pl
 800df3a:	f04f 0800 	movpl.w	r8, #0
 800df3e:	9308      	strmi	r3, [sp, #32]
 800df40:	2f00      	cmp	r7, #0
 800df42:	db39      	blt.n	800dfb8 <_dtoa_r+0x218>
 800df44:	9b08      	ldr	r3, [sp, #32]
 800df46:	970f      	str	r7, [sp, #60]	@ 0x3c
 800df48:	443b      	add	r3, r7
 800df4a:	9308      	str	r3, [sp, #32]
 800df4c:	2300      	movs	r3, #0
 800df4e:	930a      	str	r3, [sp, #40]	@ 0x28
 800df50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df52:	2b09      	cmp	r3, #9
 800df54:	d864      	bhi.n	800e020 <_dtoa_r+0x280>
 800df56:	2b05      	cmp	r3, #5
 800df58:	bfc4      	itt	gt
 800df5a:	3b04      	subgt	r3, #4
 800df5c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800df5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df60:	f1a3 0302 	sub.w	r3, r3, #2
 800df64:	bfcc      	ite	gt
 800df66:	2400      	movgt	r4, #0
 800df68:	2401      	movle	r4, #1
 800df6a:	2b03      	cmp	r3, #3
 800df6c:	d863      	bhi.n	800e036 <_dtoa_r+0x296>
 800df6e:	e8df f003 	tbb	[pc, r3]
 800df72:	372a      	.short	0x372a
 800df74:	5535      	.short	0x5535
 800df76:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800df7a:	441e      	add	r6, r3
 800df7c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800df80:	2b20      	cmp	r3, #32
 800df82:	bfc1      	itttt	gt
 800df84:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800df88:	409f      	lslgt	r7, r3
 800df8a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800df8e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800df92:	bfd6      	itet	le
 800df94:	f1c3 0320 	rsble	r3, r3, #32
 800df98:	ea47 0003 	orrgt.w	r0, r7, r3
 800df9c:	fa04 f003 	lslle.w	r0, r4, r3
 800dfa0:	f7f2 fad8 	bl	8000554 <__aeabi_ui2d>
 800dfa4:	2201      	movs	r2, #1
 800dfa6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800dfaa:	3e01      	subs	r6, #1
 800dfac:	9214      	str	r2, [sp, #80]	@ 0x50
 800dfae:	e777      	b.n	800dea0 <_dtoa_r+0x100>
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	e7b8      	b.n	800df26 <_dtoa_r+0x186>
 800dfb4:	9012      	str	r0, [sp, #72]	@ 0x48
 800dfb6:	e7b7      	b.n	800df28 <_dtoa_r+0x188>
 800dfb8:	427b      	negs	r3, r7
 800dfba:	930a      	str	r3, [sp, #40]	@ 0x28
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	eba8 0807 	sub.w	r8, r8, r7
 800dfc2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dfc4:	e7c4      	b.n	800df50 <_dtoa_r+0x1b0>
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dfca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	dc35      	bgt.n	800e03c <_dtoa_r+0x29c>
 800dfd0:	2301      	movs	r3, #1
 800dfd2:	9300      	str	r3, [sp, #0]
 800dfd4:	9307      	str	r3, [sp, #28]
 800dfd6:	461a      	mov	r2, r3
 800dfd8:	920e      	str	r2, [sp, #56]	@ 0x38
 800dfda:	e00b      	b.n	800dff4 <_dtoa_r+0x254>
 800dfdc:	2301      	movs	r3, #1
 800dfde:	e7f3      	b.n	800dfc8 <_dtoa_r+0x228>
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dfe4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfe6:	18fb      	adds	r3, r7, r3
 800dfe8:	9300      	str	r3, [sp, #0]
 800dfea:	3301      	adds	r3, #1
 800dfec:	2b01      	cmp	r3, #1
 800dfee:	9307      	str	r3, [sp, #28]
 800dff0:	bfb8      	it	lt
 800dff2:	2301      	movlt	r3, #1
 800dff4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800dff8:	2100      	movs	r1, #0
 800dffa:	2204      	movs	r2, #4
 800dffc:	f102 0514 	add.w	r5, r2, #20
 800e000:	429d      	cmp	r5, r3
 800e002:	d91f      	bls.n	800e044 <_dtoa_r+0x2a4>
 800e004:	6041      	str	r1, [r0, #4]
 800e006:	4658      	mov	r0, fp
 800e008:	f001 f8da 	bl	800f1c0 <_Balloc>
 800e00c:	4682      	mov	sl, r0
 800e00e:	2800      	cmp	r0, #0
 800e010:	d13c      	bne.n	800e08c <_dtoa_r+0x2ec>
 800e012:	4b1b      	ldr	r3, [pc, #108]	@ (800e080 <_dtoa_r+0x2e0>)
 800e014:	4602      	mov	r2, r0
 800e016:	f240 11af 	movw	r1, #431	@ 0x1af
 800e01a:	e6d8      	b.n	800ddce <_dtoa_r+0x2e>
 800e01c:	2301      	movs	r3, #1
 800e01e:	e7e0      	b.n	800dfe2 <_dtoa_r+0x242>
 800e020:	2401      	movs	r4, #1
 800e022:	2300      	movs	r3, #0
 800e024:	9309      	str	r3, [sp, #36]	@ 0x24
 800e026:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e028:	f04f 33ff 	mov.w	r3, #4294967295
 800e02c:	9300      	str	r3, [sp, #0]
 800e02e:	9307      	str	r3, [sp, #28]
 800e030:	2200      	movs	r2, #0
 800e032:	2312      	movs	r3, #18
 800e034:	e7d0      	b.n	800dfd8 <_dtoa_r+0x238>
 800e036:	2301      	movs	r3, #1
 800e038:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e03a:	e7f5      	b.n	800e028 <_dtoa_r+0x288>
 800e03c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e03e:	9300      	str	r3, [sp, #0]
 800e040:	9307      	str	r3, [sp, #28]
 800e042:	e7d7      	b.n	800dff4 <_dtoa_r+0x254>
 800e044:	3101      	adds	r1, #1
 800e046:	0052      	lsls	r2, r2, #1
 800e048:	e7d8      	b.n	800dffc <_dtoa_r+0x25c>
 800e04a:	bf00      	nop
 800e04c:	f3af 8000 	nop.w
 800e050:	636f4361 	.word	0x636f4361
 800e054:	3fd287a7 	.word	0x3fd287a7
 800e058:	8b60c8b3 	.word	0x8b60c8b3
 800e05c:	3fc68a28 	.word	0x3fc68a28
 800e060:	509f79fb 	.word	0x509f79fb
 800e064:	3fd34413 	.word	0x3fd34413
 800e068:	08010846 	.word	0x08010846
 800e06c:	0801085d 	.word	0x0801085d
 800e070:	7ff00000 	.word	0x7ff00000
 800e074:	08010809 	.word	0x08010809
 800e078:	3ff80000 	.word	0x3ff80000
 800e07c:	080109b8 	.word	0x080109b8
 800e080:	080108b5 	.word	0x080108b5
 800e084:	08010842 	.word	0x08010842
 800e088:	08010808 	.word	0x08010808
 800e08c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e090:	6018      	str	r0, [r3, #0]
 800e092:	9b07      	ldr	r3, [sp, #28]
 800e094:	2b0e      	cmp	r3, #14
 800e096:	f200 80a4 	bhi.w	800e1e2 <_dtoa_r+0x442>
 800e09a:	2c00      	cmp	r4, #0
 800e09c:	f000 80a1 	beq.w	800e1e2 <_dtoa_r+0x442>
 800e0a0:	2f00      	cmp	r7, #0
 800e0a2:	dd33      	ble.n	800e10c <_dtoa_r+0x36c>
 800e0a4:	4bad      	ldr	r3, [pc, #692]	@ (800e35c <_dtoa_r+0x5bc>)
 800e0a6:	f007 020f 	and.w	r2, r7, #15
 800e0aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e0ae:	ed93 7b00 	vldr	d7, [r3]
 800e0b2:	05f8      	lsls	r0, r7, #23
 800e0b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e0b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e0bc:	d516      	bpl.n	800e0ec <_dtoa_r+0x34c>
 800e0be:	4ba8      	ldr	r3, [pc, #672]	@ (800e360 <_dtoa_r+0x5c0>)
 800e0c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e0c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e0c8:	f7f2 fbe8 	bl	800089c <__aeabi_ddiv>
 800e0cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e0d0:	f004 040f 	and.w	r4, r4, #15
 800e0d4:	2603      	movs	r6, #3
 800e0d6:	4da2      	ldr	r5, [pc, #648]	@ (800e360 <_dtoa_r+0x5c0>)
 800e0d8:	b954      	cbnz	r4, 800e0f0 <_dtoa_r+0x350>
 800e0da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0e2:	f7f2 fbdb 	bl	800089c <__aeabi_ddiv>
 800e0e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e0ea:	e028      	b.n	800e13e <_dtoa_r+0x39e>
 800e0ec:	2602      	movs	r6, #2
 800e0ee:	e7f2      	b.n	800e0d6 <_dtoa_r+0x336>
 800e0f0:	07e1      	lsls	r1, r4, #31
 800e0f2:	d508      	bpl.n	800e106 <_dtoa_r+0x366>
 800e0f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e0fc:	f7f2 faa4 	bl	8000648 <__aeabi_dmul>
 800e100:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e104:	3601      	adds	r6, #1
 800e106:	1064      	asrs	r4, r4, #1
 800e108:	3508      	adds	r5, #8
 800e10a:	e7e5      	b.n	800e0d8 <_dtoa_r+0x338>
 800e10c:	f000 80d2 	beq.w	800e2b4 <_dtoa_r+0x514>
 800e110:	427c      	negs	r4, r7
 800e112:	4b92      	ldr	r3, [pc, #584]	@ (800e35c <_dtoa_r+0x5bc>)
 800e114:	4d92      	ldr	r5, [pc, #584]	@ (800e360 <_dtoa_r+0x5c0>)
 800e116:	f004 020f 	and.w	r2, r4, #15
 800e11a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e122:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e126:	f7f2 fa8f 	bl	8000648 <__aeabi_dmul>
 800e12a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e12e:	1124      	asrs	r4, r4, #4
 800e130:	2300      	movs	r3, #0
 800e132:	2602      	movs	r6, #2
 800e134:	2c00      	cmp	r4, #0
 800e136:	f040 80b2 	bne.w	800e29e <_dtoa_r+0x4fe>
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d1d3      	bne.n	800e0e6 <_dtoa_r+0x346>
 800e13e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e140:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e144:	2b00      	cmp	r3, #0
 800e146:	f000 80b7 	beq.w	800e2b8 <_dtoa_r+0x518>
 800e14a:	4b86      	ldr	r3, [pc, #536]	@ (800e364 <_dtoa_r+0x5c4>)
 800e14c:	2200      	movs	r2, #0
 800e14e:	4620      	mov	r0, r4
 800e150:	4629      	mov	r1, r5
 800e152:	f7f2 fceb 	bl	8000b2c <__aeabi_dcmplt>
 800e156:	2800      	cmp	r0, #0
 800e158:	f000 80ae 	beq.w	800e2b8 <_dtoa_r+0x518>
 800e15c:	9b07      	ldr	r3, [sp, #28]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	f000 80aa 	beq.w	800e2b8 <_dtoa_r+0x518>
 800e164:	9b00      	ldr	r3, [sp, #0]
 800e166:	2b00      	cmp	r3, #0
 800e168:	dd37      	ble.n	800e1da <_dtoa_r+0x43a>
 800e16a:	1e7b      	subs	r3, r7, #1
 800e16c:	9304      	str	r3, [sp, #16]
 800e16e:	4620      	mov	r0, r4
 800e170:	4b7d      	ldr	r3, [pc, #500]	@ (800e368 <_dtoa_r+0x5c8>)
 800e172:	2200      	movs	r2, #0
 800e174:	4629      	mov	r1, r5
 800e176:	f7f2 fa67 	bl	8000648 <__aeabi_dmul>
 800e17a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e17e:	9c00      	ldr	r4, [sp, #0]
 800e180:	3601      	adds	r6, #1
 800e182:	4630      	mov	r0, r6
 800e184:	f7f2 f9f6 	bl	8000574 <__aeabi_i2d>
 800e188:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e18c:	f7f2 fa5c 	bl	8000648 <__aeabi_dmul>
 800e190:	4b76      	ldr	r3, [pc, #472]	@ (800e36c <_dtoa_r+0x5cc>)
 800e192:	2200      	movs	r2, #0
 800e194:	f7f2 f8a2 	bl	80002dc <__adddf3>
 800e198:	4605      	mov	r5, r0
 800e19a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e19e:	2c00      	cmp	r4, #0
 800e1a0:	f040 808d 	bne.w	800e2be <_dtoa_r+0x51e>
 800e1a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1a8:	4b71      	ldr	r3, [pc, #452]	@ (800e370 <_dtoa_r+0x5d0>)
 800e1aa:	2200      	movs	r2, #0
 800e1ac:	f7f2 f894 	bl	80002d8 <__aeabi_dsub>
 800e1b0:	4602      	mov	r2, r0
 800e1b2:	460b      	mov	r3, r1
 800e1b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e1b8:	462a      	mov	r2, r5
 800e1ba:	4633      	mov	r3, r6
 800e1bc:	f7f2 fcd4 	bl	8000b68 <__aeabi_dcmpgt>
 800e1c0:	2800      	cmp	r0, #0
 800e1c2:	f040 828b 	bne.w	800e6dc <_dtoa_r+0x93c>
 800e1c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1ca:	462a      	mov	r2, r5
 800e1cc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e1d0:	f7f2 fcac 	bl	8000b2c <__aeabi_dcmplt>
 800e1d4:	2800      	cmp	r0, #0
 800e1d6:	f040 8128 	bne.w	800e42a <_dtoa_r+0x68a>
 800e1da:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e1de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800e1e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	f2c0 815a 	blt.w	800e49e <_dtoa_r+0x6fe>
 800e1ea:	2f0e      	cmp	r7, #14
 800e1ec:	f300 8157 	bgt.w	800e49e <_dtoa_r+0x6fe>
 800e1f0:	4b5a      	ldr	r3, [pc, #360]	@ (800e35c <_dtoa_r+0x5bc>)
 800e1f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e1f6:	ed93 7b00 	vldr	d7, [r3]
 800e1fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	ed8d 7b00 	vstr	d7, [sp]
 800e202:	da03      	bge.n	800e20c <_dtoa_r+0x46c>
 800e204:	9b07      	ldr	r3, [sp, #28]
 800e206:	2b00      	cmp	r3, #0
 800e208:	f340 8101 	ble.w	800e40e <_dtoa_r+0x66e>
 800e20c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e210:	4656      	mov	r6, sl
 800e212:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e216:	4620      	mov	r0, r4
 800e218:	4629      	mov	r1, r5
 800e21a:	f7f2 fb3f 	bl	800089c <__aeabi_ddiv>
 800e21e:	f7f2 fcc3 	bl	8000ba8 <__aeabi_d2iz>
 800e222:	4680      	mov	r8, r0
 800e224:	f7f2 f9a6 	bl	8000574 <__aeabi_i2d>
 800e228:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e22c:	f7f2 fa0c 	bl	8000648 <__aeabi_dmul>
 800e230:	4602      	mov	r2, r0
 800e232:	460b      	mov	r3, r1
 800e234:	4620      	mov	r0, r4
 800e236:	4629      	mov	r1, r5
 800e238:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e23c:	f7f2 f84c 	bl	80002d8 <__aeabi_dsub>
 800e240:	f806 4b01 	strb.w	r4, [r6], #1
 800e244:	9d07      	ldr	r5, [sp, #28]
 800e246:	eba6 040a 	sub.w	r4, r6, sl
 800e24a:	42a5      	cmp	r5, r4
 800e24c:	4602      	mov	r2, r0
 800e24e:	460b      	mov	r3, r1
 800e250:	f040 8117 	bne.w	800e482 <_dtoa_r+0x6e2>
 800e254:	f7f2 f842 	bl	80002dc <__adddf3>
 800e258:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e25c:	4604      	mov	r4, r0
 800e25e:	460d      	mov	r5, r1
 800e260:	f7f2 fc82 	bl	8000b68 <__aeabi_dcmpgt>
 800e264:	2800      	cmp	r0, #0
 800e266:	f040 80f9 	bne.w	800e45c <_dtoa_r+0x6bc>
 800e26a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e26e:	4620      	mov	r0, r4
 800e270:	4629      	mov	r1, r5
 800e272:	f7f2 fc51 	bl	8000b18 <__aeabi_dcmpeq>
 800e276:	b118      	cbz	r0, 800e280 <_dtoa_r+0x4e0>
 800e278:	f018 0f01 	tst.w	r8, #1
 800e27c:	f040 80ee 	bne.w	800e45c <_dtoa_r+0x6bc>
 800e280:	4649      	mov	r1, r9
 800e282:	4658      	mov	r0, fp
 800e284:	f000 ffdc 	bl	800f240 <_Bfree>
 800e288:	2300      	movs	r3, #0
 800e28a:	7033      	strb	r3, [r6, #0]
 800e28c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e28e:	3701      	adds	r7, #1
 800e290:	601f      	str	r7, [r3, #0]
 800e292:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e294:	2b00      	cmp	r3, #0
 800e296:	f000 831d 	beq.w	800e8d4 <_dtoa_r+0xb34>
 800e29a:	601e      	str	r6, [r3, #0]
 800e29c:	e31a      	b.n	800e8d4 <_dtoa_r+0xb34>
 800e29e:	07e2      	lsls	r2, r4, #31
 800e2a0:	d505      	bpl.n	800e2ae <_dtoa_r+0x50e>
 800e2a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e2a6:	f7f2 f9cf 	bl	8000648 <__aeabi_dmul>
 800e2aa:	3601      	adds	r6, #1
 800e2ac:	2301      	movs	r3, #1
 800e2ae:	1064      	asrs	r4, r4, #1
 800e2b0:	3508      	adds	r5, #8
 800e2b2:	e73f      	b.n	800e134 <_dtoa_r+0x394>
 800e2b4:	2602      	movs	r6, #2
 800e2b6:	e742      	b.n	800e13e <_dtoa_r+0x39e>
 800e2b8:	9c07      	ldr	r4, [sp, #28]
 800e2ba:	9704      	str	r7, [sp, #16]
 800e2bc:	e761      	b.n	800e182 <_dtoa_r+0x3e2>
 800e2be:	4b27      	ldr	r3, [pc, #156]	@ (800e35c <_dtoa_r+0x5bc>)
 800e2c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e2c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e2c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e2ca:	4454      	add	r4, sl
 800e2cc:	2900      	cmp	r1, #0
 800e2ce:	d053      	beq.n	800e378 <_dtoa_r+0x5d8>
 800e2d0:	4928      	ldr	r1, [pc, #160]	@ (800e374 <_dtoa_r+0x5d4>)
 800e2d2:	2000      	movs	r0, #0
 800e2d4:	f7f2 fae2 	bl	800089c <__aeabi_ddiv>
 800e2d8:	4633      	mov	r3, r6
 800e2da:	462a      	mov	r2, r5
 800e2dc:	f7f1 fffc 	bl	80002d8 <__aeabi_dsub>
 800e2e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e2e4:	4656      	mov	r6, sl
 800e2e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e2ea:	f7f2 fc5d 	bl	8000ba8 <__aeabi_d2iz>
 800e2ee:	4605      	mov	r5, r0
 800e2f0:	f7f2 f940 	bl	8000574 <__aeabi_i2d>
 800e2f4:	4602      	mov	r2, r0
 800e2f6:	460b      	mov	r3, r1
 800e2f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e2fc:	f7f1 ffec 	bl	80002d8 <__aeabi_dsub>
 800e300:	3530      	adds	r5, #48	@ 0x30
 800e302:	4602      	mov	r2, r0
 800e304:	460b      	mov	r3, r1
 800e306:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e30a:	f806 5b01 	strb.w	r5, [r6], #1
 800e30e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e312:	f7f2 fc0b 	bl	8000b2c <__aeabi_dcmplt>
 800e316:	2800      	cmp	r0, #0
 800e318:	d171      	bne.n	800e3fe <_dtoa_r+0x65e>
 800e31a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e31e:	4911      	ldr	r1, [pc, #68]	@ (800e364 <_dtoa_r+0x5c4>)
 800e320:	2000      	movs	r0, #0
 800e322:	f7f1 ffd9 	bl	80002d8 <__aeabi_dsub>
 800e326:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e32a:	f7f2 fbff 	bl	8000b2c <__aeabi_dcmplt>
 800e32e:	2800      	cmp	r0, #0
 800e330:	f040 8095 	bne.w	800e45e <_dtoa_r+0x6be>
 800e334:	42a6      	cmp	r6, r4
 800e336:	f43f af50 	beq.w	800e1da <_dtoa_r+0x43a>
 800e33a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e33e:	4b0a      	ldr	r3, [pc, #40]	@ (800e368 <_dtoa_r+0x5c8>)
 800e340:	2200      	movs	r2, #0
 800e342:	f7f2 f981 	bl	8000648 <__aeabi_dmul>
 800e346:	4b08      	ldr	r3, [pc, #32]	@ (800e368 <_dtoa_r+0x5c8>)
 800e348:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e34c:	2200      	movs	r2, #0
 800e34e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e352:	f7f2 f979 	bl	8000648 <__aeabi_dmul>
 800e356:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e35a:	e7c4      	b.n	800e2e6 <_dtoa_r+0x546>
 800e35c:	080109b8 	.word	0x080109b8
 800e360:	08010990 	.word	0x08010990
 800e364:	3ff00000 	.word	0x3ff00000
 800e368:	40240000 	.word	0x40240000
 800e36c:	401c0000 	.word	0x401c0000
 800e370:	40140000 	.word	0x40140000
 800e374:	3fe00000 	.word	0x3fe00000
 800e378:	4631      	mov	r1, r6
 800e37a:	4628      	mov	r0, r5
 800e37c:	f7f2 f964 	bl	8000648 <__aeabi_dmul>
 800e380:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e384:	9415      	str	r4, [sp, #84]	@ 0x54
 800e386:	4656      	mov	r6, sl
 800e388:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e38c:	f7f2 fc0c 	bl	8000ba8 <__aeabi_d2iz>
 800e390:	4605      	mov	r5, r0
 800e392:	f7f2 f8ef 	bl	8000574 <__aeabi_i2d>
 800e396:	4602      	mov	r2, r0
 800e398:	460b      	mov	r3, r1
 800e39a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e39e:	f7f1 ff9b 	bl	80002d8 <__aeabi_dsub>
 800e3a2:	3530      	adds	r5, #48	@ 0x30
 800e3a4:	f806 5b01 	strb.w	r5, [r6], #1
 800e3a8:	4602      	mov	r2, r0
 800e3aa:	460b      	mov	r3, r1
 800e3ac:	42a6      	cmp	r6, r4
 800e3ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e3b2:	f04f 0200 	mov.w	r2, #0
 800e3b6:	d124      	bne.n	800e402 <_dtoa_r+0x662>
 800e3b8:	4bac      	ldr	r3, [pc, #688]	@ (800e66c <_dtoa_r+0x8cc>)
 800e3ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e3be:	f7f1 ff8d 	bl	80002dc <__adddf3>
 800e3c2:	4602      	mov	r2, r0
 800e3c4:	460b      	mov	r3, r1
 800e3c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e3ca:	f7f2 fbcd 	bl	8000b68 <__aeabi_dcmpgt>
 800e3ce:	2800      	cmp	r0, #0
 800e3d0:	d145      	bne.n	800e45e <_dtoa_r+0x6be>
 800e3d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e3d6:	49a5      	ldr	r1, [pc, #660]	@ (800e66c <_dtoa_r+0x8cc>)
 800e3d8:	2000      	movs	r0, #0
 800e3da:	f7f1 ff7d 	bl	80002d8 <__aeabi_dsub>
 800e3de:	4602      	mov	r2, r0
 800e3e0:	460b      	mov	r3, r1
 800e3e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e3e6:	f7f2 fba1 	bl	8000b2c <__aeabi_dcmplt>
 800e3ea:	2800      	cmp	r0, #0
 800e3ec:	f43f aef5 	beq.w	800e1da <_dtoa_r+0x43a>
 800e3f0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800e3f2:	1e73      	subs	r3, r6, #1
 800e3f4:	9315      	str	r3, [sp, #84]	@ 0x54
 800e3f6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e3fa:	2b30      	cmp	r3, #48	@ 0x30
 800e3fc:	d0f8      	beq.n	800e3f0 <_dtoa_r+0x650>
 800e3fe:	9f04      	ldr	r7, [sp, #16]
 800e400:	e73e      	b.n	800e280 <_dtoa_r+0x4e0>
 800e402:	4b9b      	ldr	r3, [pc, #620]	@ (800e670 <_dtoa_r+0x8d0>)
 800e404:	f7f2 f920 	bl	8000648 <__aeabi_dmul>
 800e408:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e40c:	e7bc      	b.n	800e388 <_dtoa_r+0x5e8>
 800e40e:	d10c      	bne.n	800e42a <_dtoa_r+0x68a>
 800e410:	4b98      	ldr	r3, [pc, #608]	@ (800e674 <_dtoa_r+0x8d4>)
 800e412:	2200      	movs	r2, #0
 800e414:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e418:	f7f2 f916 	bl	8000648 <__aeabi_dmul>
 800e41c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e420:	f7f2 fb98 	bl	8000b54 <__aeabi_dcmpge>
 800e424:	2800      	cmp	r0, #0
 800e426:	f000 8157 	beq.w	800e6d8 <_dtoa_r+0x938>
 800e42a:	2400      	movs	r4, #0
 800e42c:	4625      	mov	r5, r4
 800e42e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e430:	43db      	mvns	r3, r3
 800e432:	9304      	str	r3, [sp, #16]
 800e434:	4656      	mov	r6, sl
 800e436:	2700      	movs	r7, #0
 800e438:	4621      	mov	r1, r4
 800e43a:	4658      	mov	r0, fp
 800e43c:	f000 ff00 	bl	800f240 <_Bfree>
 800e440:	2d00      	cmp	r5, #0
 800e442:	d0dc      	beq.n	800e3fe <_dtoa_r+0x65e>
 800e444:	b12f      	cbz	r7, 800e452 <_dtoa_r+0x6b2>
 800e446:	42af      	cmp	r7, r5
 800e448:	d003      	beq.n	800e452 <_dtoa_r+0x6b2>
 800e44a:	4639      	mov	r1, r7
 800e44c:	4658      	mov	r0, fp
 800e44e:	f000 fef7 	bl	800f240 <_Bfree>
 800e452:	4629      	mov	r1, r5
 800e454:	4658      	mov	r0, fp
 800e456:	f000 fef3 	bl	800f240 <_Bfree>
 800e45a:	e7d0      	b.n	800e3fe <_dtoa_r+0x65e>
 800e45c:	9704      	str	r7, [sp, #16]
 800e45e:	4633      	mov	r3, r6
 800e460:	461e      	mov	r6, r3
 800e462:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e466:	2a39      	cmp	r2, #57	@ 0x39
 800e468:	d107      	bne.n	800e47a <_dtoa_r+0x6da>
 800e46a:	459a      	cmp	sl, r3
 800e46c:	d1f8      	bne.n	800e460 <_dtoa_r+0x6c0>
 800e46e:	9a04      	ldr	r2, [sp, #16]
 800e470:	3201      	adds	r2, #1
 800e472:	9204      	str	r2, [sp, #16]
 800e474:	2230      	movs	r2, #48	@ 0x30
 800e476:	f88a 2000 	strb.w	r2, [sl]
 800e47a:	781a      	ldrb	r2, [r3, #0]
 800e47c:	3201      	adds	r2, #1
 800e47e:	701a      	strb	r2, [r3, #0]
 800e480:	e7bd      	b.n	800e3fe <_dtoa_r+0x65e>
 800e482:	4b7b      	ldr	r3, [pc, #492]	@ (800e670 <_dtoa_r+0x8d0>)
 800e484:	2200      	movs	r2, #0
 800e486:	f7f2 f8df 	bl	8000648 <__aeabi_dmul>
 800e48a:	2200      	movs	r2, #0
 800e48c:	2300      	movs	r3, #0
 800e48e:	4604      	mov	r4, r0
 800e490:	460d      	mov	r5, r1
 800e492:	f7f2 fb41 	bl	8000b18 <__aeabi_dcmpeq>
 800e496:	2800      	cmp	r0, #0
 800e498:	f43f aebb 	beq.w	800e212 <_dtoa_r+0x472>
 800e49c:	e6f0      	b.n	800e280 <_dtoa_r+0x4e0>
 800e49e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e4a0:	2a00      	cmp	r2, #0
 800e4a2:	f000 80db 	beq.w	800e65c <_dtoa_r+0x8bc>
 800e4a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4a8:	2a01      	cmp	r2, #1
 800e4aa:	f300 80bf 	bgt.w	800e62c <_dtoa_r+0x88c>
 800e4ae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e4b0:	2a00      	cmp	r2, #0
 800e4b2:	f000 80b7 	beq.w	800e624 <_dtoa_r+0x884>
 800e4b6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e4ba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e4bc:	4646      	mov	r6, r8
 800e4be:	9a08      	ldr	r2, [sp, #32]
 800e4c0:	2101      	movs	r1, #1
 800e4c2:	441a      	add	r2, r3
 800e4c4:	4658      	mov	r0, fp
 800e4c6:	4498      	add	r8, r3
 800e4c8:	9208      	str	r2, [sp, #32]
 800e4ca:	f000 ffb7 	bl	800f43c <__i2b>
 800e4ce:	4605      	mov	r5, r0
 800e4d0:	b15e      	cbz	r6, 800e4ea <_dtoa_r+0x74a>
 800e4d2:	9b08      	ldr	r3, [sp, #32]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	dd08      	ble.n	800e4ea <_dtoa_r+0x74a>
 800e4d8:	42b3      	cmp	r3, r6
 800e4da:	9a08      	ldr	r2, [sp, #32]
 800e4dc:	bfa8      	it	ge
 800e4de:	4633      	movge	r3, r6
 800e4e0:	eba8 0803 	sub.w	r8, r8, r3
 800e4e4:	1af6      	subs	r6, r6, r3
 800e4e6:	1ad3      	subs	r3, r2, r3
 800e4e8:	9308      	str	r3, [sp, #32]
 800e4ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4ec:	b1f3      	cbz	r3, 800e52c <_dtoa_r+0x78c>
 800e4ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	f000 80b7 	beq.w	800e664 <_dtoa_r+0x8c4>
 800e4f6:	b18c      	cbz	r4, 800e51c <_dtoa_r+0x77c>
 800e4f8:	4629      	mov	r1, r5
 800e4fa:	4622      	mov	r2, r4
 800e4fc:	4658      	mov	r0, fp
 800e4fe:	f001 f85d 	bl	800f5bc <__pow5mult>
 800e502:	464a      	mov	r2, r9
 800e504:	4601      	mov	r1, r0
 800e506:	4605      	mov	r5, r0
 800e508:	4658      	mov	r0, fp
 800e50a:	f000 ffad 	bl	800f468 <__multiply>
 800e50e:	4649      	mov	r1, r9
 800e510:	9004      	str	r0, [sp, #16]
 800e512:	4658      	mov	r0, fp
 800e514:	f000 fe94 	bl	800f240 <_Bfree>
 800e518:	9b04      	ldr	r3, [sp, #16]
 800e51a:	4699      	mov	r9, r3
 800e51c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e51e:	1b1a      	subs	r2, r3, r4
 800e520:	d004      	beq.n	800e52c <_dtoa_r+0x78c>
 800e522:	4649      	mov	r1, r9
 800e524:	4658      	mov	r0, fp
 800e526:	f001 f849 	bl	800f5bc <__pow5mult>
 800e52a:	4681      	mov	r9, r0
 800e52c:	2101      	movs	r1, #1
 800e52e:	4658      	mov	r0, fp
 800e530:	f000 ff84 	bl	800f43c <__i2b>
 800e534:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e536:	4604      	mov	r4, r0
 800e538:	2b00      	cmp	r3, #0
 800e53a:	f000 81cf 	beq.w	800e8dc <_dtoa_r+0xb3c>
 800e53e:	461a      	mov	r2, r3
 800e540:	4601      	mov	r1, r0
 800e542:	4658      	mov	r0, fp
 800e544:	f001 f83a 	bl	800f5bc <__pow5mult>
 800e548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e54a:	2b01      	cmp	r3, #1
 800e54c:	4604      	mov	r4, r0
 800e54e:	f300 8095 	bgt.w	800e67c <_dtoa_r+0x8dc>
 800e552:	9b02      	ldr	r3, [sp, #8]
 800e554:	2b00      	cmp	r3, #0
 800e556:	f040 8087 	bne.w	800e668 <_dtoa_r+0x8c8>
 800e55a:	9b03      	ldr	r3, [sp, #12]
 800e55c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e560:	2b00      	cmp	r3, #0
 800e562:	f040 8089 	bne.w	800e678 <_dtoa_r+0x8d8>
 800e566:	9b03      	ldr	r3, [sp, #12]
 800e568:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e56c:	0d1b      	lsrs	r3, r3, #20
 800e56e:	051b      	lsls	r3, r3, #20
 800e570:	b12b      	cbz	r3, 800e57e <_dtoa_r+0x7de>
 800e572:	9b08      	ldr	r3, [sp, #32]
 800e574:	3301      	adds	r3, #1
 800e576:	9308      	str	r3, [sp, #32]
 800e578:	f108 0801 	add.w	r8, r8, #1
 800e57c:	2301      	movs	r3, #1
 800e57e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e580:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e582:	2b00      	cmp	r3, #0
 800e584:	f000 81b0 	beq.w	800e8e8 <_dtoa_r+0xb48>
 800e588:	6923      	ldr	r3, [r4, #16]
 800e58a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e58e:	6918      	ldr	r0, [r3, #16]
 800e590:	f000 ff08 	bl	800f3a4 <__hi0bits>
 800e594:	f1c0 0020 	rsb	r0, r0, #32
 800e598:	9b08      	ldr	r3, [sp, #32]
 800e59a:	4418      	add	r0, r3
 800e59c:	f010 001f 	ands.w	r0, r0, #31
 800e5a0:	d077      	beq.n	800e692 <_dtoa_r+0x8f2>
 800e5a2:	f1c0 0320 	rsb	r3, r0, #32
 800e5a6:	2b04      	cmp	r3, #4
 800e5a8:	dd6b      	ble.n	800e682 <_dtoa_r+0x8e2>
 800e5aa:	9b08      	ldr	r3, [sp, #32]
 800e5ac:	f1c0 001c 	rsb	r0, r0, #28
 800e5b0:	4403      	add	r3, r0
 800e5b2:	4480      	add	r8, r0
 800e5b4:	4406      	add	r6, r0
 800e5b6:	9308      	str	r3, [sp, #32]
 800e5b8:	f1b8 0f00 	cmp.w	r8, #0
 800e5bc:	dd05      	ble.n	800e5ca <_dtoa_r+0x82a>
 800e5be:	4649      	mov	r1, r9
 800e5c0:	4642      	mov	r2, r8
 800e5c2:	4658      	mov	r0, fp
 800e5c4:	f001 f854 	bl	800f670 <__lshift>
 800e5c8:	4681      	mov	r9, r0
 800e5ca:	9b08      	ldr	r3, [sp, #32]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	dd05      	ble.n	800e5dc <_dtoa_r+0x83c>
 800e5d0:	4621      	mov	r1, r4
 800e5d2:	461a      	mov	r2, r3
 800e5d4:	4658      	mov	r0, fp
 800e5d6:	f001 f84b 	bl	800f670 <__lshift>
 800e5da:	4604      	mov	r4, r0
 800e5dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d059      	beq.n	800e696 <_dtoa_r+0x8f6>
 800e5e2:	4621      	mov	r1, r4
 800e5e4:	4648      	mov	r0, r9
 800e5e6:	f001 f8af 	bl	800f748 <__mcmp>
 800e5ea:	2800      	cmp	r0, #0
 800e5ec:	da53      	bge.n	800e696 <_dtoa_r+0x8f6>
 800e5ee:	1e7b      	subs	r3, r7, #1
 800e5f0:	9304      	str	r3, [sp, #16]
 800e5f2:	4649      	mov	r1, r9
 800e5f4:	2300      	movs	r3, #0
 800e5f6:	220a      	movs	r2, #10
 800e5f8:	4658      	mov	r0, fp
 800e5fa:	f000 fe43 	bl	800f284 <__multadd>
 800e5fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e600:	4681      	mov	r9, r0
 800e602:	2b00      	cmp	r3, #0
 800e604:	f000 8172 	beq.w	800e8ec <_dtoa_r+0xb4c>
 800e608:	2300      	movs	r3, #0
 800e60a:	4629      	mov	r1, r5
 800e60c:	220a      	movs	r2, #10
 800e60e:	4658      	mov	r0, fp
 800e610:	f000 fe38 	bl	800f284 <__multadd>
 800e614:	9b00      	ldr	r3, [sp, #0]
 800e616:	2b00      	cmp	r3, #0
 800e618:	4605      	mov	r5, r0
 800e61a:	dc67      	bgt.n	800e6ec <_dtoa_r+0x94c>
 800e61c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e61e:	2b02      	cmp	r3, #2
 800e620:	dc41      	bgt.n	800e6a6 <_dtoa_r+0x906>
 800e622:	e063      	b.n	800e6ec <_dtoa_r+0x94c>
 800e624:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e626:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e62a:	e746      	b.n	800e4ba <_dtoa_r+0x71a>
 800e62c:	9b07      	ldr	r3, [sp, #28]
 800e62e:	1e5c      	subs	r4, r3, #1
 800e630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e632:	42a3      	cmp	r3, r4
 800e634:	bfbf      	itttt	lt
 800e636:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800e638:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800e63a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800e63c:	1ae3      	sublt	r3, r4, r3
 800e63e:	bfb4      	ite	lt
 800e640:	18d2      	addlt	r2, r2, r3
 800e642:	1b1c      	subge	r4, r3, r4
 800e644:	9b07      	ldr	r3, [sp, #28]
 800e646:	bfbc      	itt	lt
 800e648:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800e64a:	2400      	movlt	r4, #0
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	bfb5      	itete	lt
 800e650:	eba8 0603 	sublt.w	r6, r8, r3
 800e654:	9b07      	ldrge	r3, [sp, #28]
 800e656:	2300      	movlt	r3, #0
 800e658:	4646      	movge	r6, r8
 800e65a:	e730      	b.n	800e4be <_dtoa_r+0x71e>
 800e65c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e65e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e660:	4646      	mov	r6, r8
 800e662:	e735      	b.n	800e4d0 <_dtoa_r+0x730>
 800e664:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e666:	e75c      	b.n	800e522 <_dtoa_r+0x782>
 800e668:	2300      	movs	r3, #0
 800e66a:	e788      	b.n	800e57e <_dtoa_r+0x7de>
 800e66c:	3fe00000 	.word	0x3fe00000
 800e670:	40240000 	.word	0x40240000
 800e674:	40140000 	.word	0x40140000
 800e678:	9b02      	ldr	r3, [sp, #8]
 800e67a:	e780      	b.n	800e57e <_dtoa_r+0x7de>
 800e67c:	2300      	movs	r3, #0
 800e67e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e680:	e782      	b.n	800e588 <_dtoa_r+0x7e8>
 800e682:	d099      	beq.n	800e5b8 <_dtoa_r+0x818>
 800e684:	9a08      	ldr	r2, [sp, #32]
 800e686:	331c      	adds	r3, #28
 800e688:	441a      	add	r2, r3
 800e68a:	4498      	add	r8, r3
 800e68c:	441e      	add	r6, r3
 800e68e:	9208      	str	r2, [sp, #32]
 800e690:	e792      	b.n	800e5b8 <_dtoa_r+0x818>
 800e692:	4603      	mov	r3, r0
 800e694:	e7f6      	b.n	800e684 <_dtoa_r+0x8e4>
 800e696:	9b07      	ldr	r3, [sp, #28]
 800e698:	9704      	str	r7, [sp, #16]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	dc20      	bgt.n	800e6e0 <_dtoa_r+0x940>
 800e69e:	9300      	str	r3, [sp, #0]
 800e6a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6a2:	2b02      	cmp	r3, #2
 800e6a4:	dd1e      	ble.n	800e6e4 <_dtoa_r+0x944>
 800e6a6:	9b00      	ldr	r3, [sp, #0]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	f47f aec0 	bne.w	800e42e <_dtoa_r+0x68e>
 800e6ae:	4621      	mov	r1, r4
 800e6b0:	2205      	movs	r2, #5
 800e6b2:	4658      	mov	r0, fp
 800e6b4:	f000 fde6 	bl	800f284 <__multadd>
 800e6b8:	4601      	mov	r1, r0
 800e6ba:	4604      	mov	r4, r0
 800e6bc:	4648      	mov	r0, r9
 800e6be:	f001 f843 	bl	800f748 <__mcmp>
 800e6c2:	2800      	cmp	r0, #0
 800e6c4:	f77f aeb3 	ble.w	800e42e <_dtoa_r+0x68e>
 800e6c8:	4656      	mov	r6, sl
 800e6ca:	2331      	movs	r3, #49	@ 0x31
 800e6cc:	f806 3b01 	strb.w	r3, [r6], #1
 800e6d0:	9b04      	ldr	r3, [sp, #16]
 800e6d2:	3301      	adds	r3, #1
 800e6d4:	9304      	str	r3, [sp, #16]
 800e6d6:	e6ae      	b.n	800e436 <_dtoa_r+0x696>
 800e6d8:	9c07      	ldr	r4, [sp, #28]
 800e6da:	9704      	str	r7, [sp, #16]
 800e6dc:	4625      	mov	r5, r4
 800e6de:	e7f3      	b.n	800e6c8 <_dtoa_r+0x928>
 800e6e0:	9b07      	ldr	r3, [sp, #28]
 800e6e2:	9300      	str	r3, [sp, #0]
 800e6e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	f000 8104 	beq.w	800e8f4 <_dtoa_r+0xb54>
 800e6ec:	2e00      	cmp	r6, #0
 800e6ee:	dd05      	ble.n	800e6fc <_dtoa_r+0x95c>
 800e6f0:	4629      	mov	r1, r5
 800e6f2:	4632      	mov	r2, r6
 800e6f4:	4658      	mov	r0, fp
 800e6f6:	f000 ffbb 	bl	800f670 <__lshift>
 800e6fa:	4605      	mov	r5, r0
 800e6fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d05a      	beq.n	800e7b8 <_dtoa_r+0xa18>
 800e702:	6869      	ldr	r1, [r5, #4]
 800e704:	4658      	mov	r0, fp
 800e706:	f000 fd5b 	bl	800f1c0 <_Balloc>
 800e70a:	4606      	mov	r6, r0
 800e70c:	b928      	cbnz	r0, 800e71a <_dtoa_r+0x97a>
 800e70e:	4b84      	ldr	r3, [pc, #528]	@ (800e920 <_dtoa_r+0xb80>)
 800e710:	4602      	mov	r2, r0
 800e712:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e716:	f7ff bb5a 	b.w	800ddce <_dtoa_r+0x2e>
 800e71a:	692a      	ldr	r2, [r5, #16]
 800e71c:	3202      	adds	r2, #2
 800e71e:	0092      	lsls	r2, r2, #2
 800e720:	f105 010c 	add.w	r1, r5, #12
 800e724:	300c      	adds	r0, #12
 800e726:	f7ff fa94 	bl	800dc52 <memcpy>
 800e72a:	2201      	movs	r2, #1
 800e72c:	4631      	mov	r1, r6
 800e72e:	4658      	mov	r0, fp
 800e730:	f000 ff9e 	bl	800f670 <__lshift>
 800e734:	f10a 0301 	add.w	r3, sl, #1
 800e738:	9307      	str	r3, [sp, #28]
 800e73a:	9b00      	ldr	r3, [sp, #0]
 800e73c:	4453      	add	r3, sl
 800e73e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e740:	9b02      	ldr	r3, [sp, #8]
 800e742:	f003 0301 	and.w	r3, r3, #1
 800e746:	462f      	mov	r7, r5
 800e748:	930a      	str	r3, [sp, #40]	@ 0x28
 800e74a:	4605      	mov	r5, r0
 800e74c:	9b07      	ldr	r3, [sp, #28]
 800e74e:	4621      	mov	r1, r4
 800e750:	3b01      	subs	r3, #1
 800e752:	4648      	mov	r0, r9
 800e754:	9300      	str	r3, [sp, #0]
 800e756:	f7ff fa99 	bl	800dc8c <quorem>
 800e75a:	4639      	mov	r1, r7
 800e75c:	9002      	str	r0, [sp, #8]
 800e75e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e762:	4648      	mov	r0, r9
 800e764:	f000 fff0 	bl	800f748 <__mcmp>
 800e768:	462a      	mov	r2, r5
 800e76a:	9008      	str	r0, [sp, #32]
 800e76c:	4621      	mov	r1, r4
 800e76e:	4658      	mov	r0, fp
 800e770:	f001 f806 	bl	800f780 <__mdiff>
 800e774:	68c2      	ldr	r2, [r0, #12]
 800e776:	4606      	mov	r6, r0
 800e778:	bb02      	cbnz	r2, 800e7bc <_dtoa_r+0xa1c>
 800e77a:	4601      	mov	r1, r0
 800e77c:	4648      	mov	r0, r9
 800e77e:	f000 ffe3 	bl	800f748 <__mcmp>
 800e782:	4602      	mov	r2, r0
 800e784:	4631      	mov	r1, r6
 800e786:	4658      	mov	r0, fp
 800e788:	920e      	str	r2, [sp, #56]	@ 0x38
 800e78a:	f000 fd59 	bl	800f240 <_Bfree>
 800e78e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e790:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e792:	9e07      	ldr	r6, [sp, #28]
 800e794:	ea43 0102 	orr.w	r1, r3, r2
 800e798:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e79a:	4319      	orrs	r1, r3
 800e79c:	d110      	bne.n	800e7c0 <_dtoa_r+0xa20>
 800e79e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e7a2:	d029      	beq.n	800e7f8 <_dtoa_r+0xa58>
 800e7a4:	9b08      	ldr	r3, [sp, #32]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	dd02      	ble.n	800e7b0 <_dtoa_r+0xa10>
 800e7aa:	9b02      	ldr	r3, [sp, #8]
 800e7ac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800e7b0:	9b00      	ldr	r3, [sp, #0]
 800e7b2:	f883 8000 	strb.w	r8, [r3]
 800e7b6:	e63f      	b.n	800e438 <_dtoa_r+0x698>
 800e7b8:	4628      	mov	r0, r5
 800e7ba:	e7bb      	b.n	800e734 <_dtoa_r+0x994>
 800e7bc:	2201      	movs	r2, #1
 800e7be:	e7e1      	b.n	800e784 <_dtoa_r+0x9e4>
 800e7c0:	9b08      	ldr	r3, [sp, #32]
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	db04      	blt.n	800e7d0 <_dtoa_r+0xa30>
 800e7c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e7c8:	430b      	orrs	r3, r1
 800e7ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e7cc:	430b      	orrs	r3, r1
 800e7ce:	d120      	bne.n	800e812 <_dtoa_r+0xa72>
 800e7d0:	2a00      	cmp	r2, #0
 800e7d2:	dded      	ble.n	800e7b0 <_dtoa_r+0xa10>
 800e7d4:	4649      	mov	r1, r9
 800e7d6:	2201      	movs	r2, #1
 800e7d8:	4658      	mov	r0, fp
 800e7da:	f000 ff49 	bl	800f670 <__lshift>
 800e7de:	4621      	mov	r1, r4
 800e7e0:	4681      	mov	r9, r0
 800e7e2:	f000 ffb1 	bl	800f748 <__mcmp>
 800e7e6:	2800      	cmp	r0, #0
 800e7e8:	dc03      	bgt.n	800e7f2 <_dtoa_r+0xa52>
 800e7ea:	d1e1      	bne.n	800e7b0 <_dtoa_r+0xa10>
 800e7ec:	f018 0f01 	tst.w	r8, #1
 800e7f0:	d0de      	beq.n	800e7b0 <_dtoa_r+0xa10>
 800e7f2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e7f6:	d1d8      	bne.n	800e7aa <_dtoa_r+0xa0a>
 800e7f8:	9a00      	ldr	r2, [sp, #0]
 800e7fa:	2339      	movs	r3, #57	@ 0x39
 800e7fc:	7013      	strb	r3, [r2, #0]
 800e7fe:	4633      	mov	r3, r6
 800e800:	461e      	mov	r6, r3
 800e802:	3b01      	subs	r3, #1
 800e804:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e808:	2a39      	cmp	r2, #57	@ 0x39
 800e80a:	d052      	beq.n	800e8b2 <_dtoa_r+0xb12>
 800e80c:	3201      	adds	r2, #1
 800e80e:	701a      	strb	r2, [r3, #0]
 800e810:	e612      	b.n	800e438 <_dtoa_r+0x698>
 800e812:	2a00      	cmp	r2, #0
 800e814:	dd07      	ble.n	800e826 <_dtoa_r+0xa86>
 800e816:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e81a:	d0ed      	beq.n	800e7f8 <_dtoa_r+0xa58>
 800e81c:	9a00      	ldr	r2, [sp, #0]
 800e81e:	f108 0301 	add.w	r3, r8, #1
 800e822:	7013      	strb	r3, [r2, #0]
 800e824:	e608      	b.n	800e438 <_dtoa_r+0x698>
 800e826:	9b07      	ldr	r3, [sp, #28]
 800e828:	9a07      	ldr	r2, [sp, #28]
 800e82a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800e82e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e830:	4293      	cmp	r3, r2
 800e832:	d028      	beq.n	800e886 <_dtoa_r+0xae6>
 800e834:	4649      	mov	r1, r9
 800e836:	2300      	movs	r3, #0
 800e838:	220a      	movs	r2, #10
 800e83a:	4658      	mov	r0, fp
 800e83c:	f000 fd22 	bl	800f284 <__multadd>
 800e840:	42af      	cmp	r7, r5
 800e842:	4681      	mov	r9, r0
 800e844:	f04f 0300 	mov.w	r3, #0
 800e848:	f04f 020a 	mov.w	r2, #10
 800e84c:	4639      	mov	r1, r7
 800e84e:	4658      	mov	r0, fp
 800e850:	d107      	bne.n	800e862 <_dtoa_r+0xac2>
 800e852:	f000 fd17 	bl	800f284 <__multadd>
 800e856:	4607      	mov	r7, r0
 800e858:	4605      	mov	r5, r0
 800e85a:	9b07      	ldr	r3, [sp, #28]
 800e85c:	3301      	adds	r3, #1
 800e85e:	9307      	str	r3, [sp, #28]
 800e860:	e774      	b.n	800e74c <_dtoa_r+0x9ac>
 800e862:	f000 fd0f 	bl	800f284 <__multadd>
 800e866:	4629      	mov	r1, r5
 800e868:	4607      	mov	r7, r0
 800e86a:	2300      	movs	r3, #0
 800e86c:	220a      	movs	r2, #10
 800e86e:	4658      	mov	r0, fp
 800e870:	f000 fd08 	bl	800f284 <__multadd>
 800e874:	4605      	mov	r5, r0
 800e876:	e7f0      	b.n	800e85a <_dtoa_r+0xaba>
 800e878:	9b00      	ldr	r3, [sp, #0]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	bfcc      	ite	gt
 800e87e:	461e      	movgt	r6, r3
 800e880:	2601      	movle	r6, #1
 800e882:	4456      	add	r6, sl
 800e884:	2700      	movs	r7, #0
 800e886:	4649      	mov	r1, r9
 800e888:	2201      	movs	r2, #1
 800e88a:	4658      	mov	r0, fp
 800e88c:	f000 fef0 	bl	800f670 <__lshift>
 800e890:	4621      	mov	r1, r4
 800e892:	4681      	mov	r9, r0
 800e894:	f000 ff58 	bl	800f748 <__mcmp>
 800e898:	2800      	cmp	r0, #0
 800e89a:	dcb0      	bgt.n	800e7fe <_dtoa_r+0xa5e>
 800e89c:	d102      	bne.n	800e8a4 <_dtoa_r+0xb04>
 800e89e:	f018 0f01 	tst.w	r8, #1
 800e8a2:	d1ac      	bne.n	800e7fe <_dtoa_r+0xa5e>
 800e8a4:	4633      	mov	r3, r6
 800e8a6:	461e      	mov	r6, r3
 800e8a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e8ac:	2a30      	cmp	r2, #48	@ 0x30
 800e8ae:	d0fa      	beq.n	800e8a6 <_dtoa_r+0xb06>
 800e8b0:	e5c2      	b.n	800e438 <_dtoa_r+0x698>
 800e8b2:	459a      	cmp	sl, r3
 800e8b4:	d1a4      	bne.n	800e800 <_dtoa_r+0xa60>
 800e8b6:	9b04      	ldr	r3, [sp, #16]
 800e8b8:	3301      	adds	r3, #1
 800e8ba:	9304      	str	r3, [sp, #16]
 800e8bc:	2331      	movs	r3, #49	@ 0x31
 800e8be:	f88a 3000 	strb.w	r3, [sl]
 800e8c2:	e5b9      	b.n	800e438 <_dtoa_r+0x698>
 800e8c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e8c6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e924 <_dtoa_r+0xb84>
 800e8ca:	b11b      	cbz	r3, 800e8d4 <_dtoa_r+0xb34>
 800e8cc:	f10a 0308 	add.w	r3, sl, #8
 800e8d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e8d2:	6013      	str	r3, [r2, #0]
 800e8d4:	4650      	mov	r0, sl
 800e8d6:	b019      	add	sp, #100	@ 0x64
 800e8d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8de:	2b01      	cmp	r3, #1
 800e8e0:	f77f ae37 	ble.w	800e552 <_dtoa_r+0x7b2>
 800e8e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e8e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800e8e8:	2001      	movs	r0, #1
 800e8ea:	e655      	b.n	800e598 <_dtoa_r+0x7f8>
 800e8ec:	9b00      	ldr	r3, [sp, #0]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	f77f aed6 	ble.w	800e6a0 <_dtoa_r+0x900>
 800e8f4:	4656      	mov	r6, sl
 800e8f6:	4621      	mov	r1, r4
 800e8f8:	4648      	mov	r0, r9
 800e8fa:	f7ff f9c7 	bl	800dc8c <quorem>
 800e8fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e902:	f806 8b01 	strb.w	r8, [r6], #1
 800e906:	9b00      	ldr	r3, [sp, #0]
 800e908:	eba6 020a 	sub.w	r2, r6, sl
 800e90c:	4293      	cmp	r3, r2
 800e90e:	ddb3      	ble.n	800e878 <_dtoa_r+0xad8>
 800e910:	4649      	mov	r1, r9
 800e912:	2300      	movs	r3, #0
 800e914:	220a      	movs	r2, #10
 800e916:	4658      	mov	r0, fp
 800e918:	f000 fcb4 	bl	800f284 <__multadd>
 800e91c:	4681      	mov	r9, r0
 800e91e:	e7ea      	b.n	800e8f6 <_dtoa_r+0xb56>
 800e920:	080108b5 	.word	0x080108b5
 800e924:	08010839 	.word	0x08010839

0800e928 <_free_r>:
 800e928:	b538      	push	{r3, r4, r5, lr}
 800e92a:	4605      	mov	r5, r0
 800e92c:	2900      	cmp	r1, #0
 800e92e:	d041      	beq.n	800e9b4 <_free_r+0x8c>
 800e930:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e934:	1f0c      	subs	r4, r1, #4
 800e936:	2b00      	cmp	r3, #0
 800e938:	bfb8      	it	lt
 800e93a:	18e4      	addlt	r4, r4, r3
 800e93c:	f000 fc34 	bl	800f1a8 <__malloc_lock>
 800e940:	4a1d      	ldr	r2, [pc, #116]	@ (800e9b8 <_free_r+0x90>)
 800e942:	6813      	ldr	r3, [r2, #0]
 800e944:	b933      	cbnz	r3, 800e954 <_free_r+0x2c>
 800e946:	6063      	str	r3, [r4, #4]
 800e948:	6014      	str	r4, [r2, #0]
 800e94a:	4628      	mov	r0, r5
 800e94c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e950:	f000 bc30 	b.w	800f1b4 <__malloc_unlock>
 800e954:	42a3      	cmp	r3, r4
 800e956:	d908      	bls.n	800e96a <_free_r+0x42>
 800e958:	6820      	ldr	r0, [r4, #0]
 800e95a:	1821      	adds	r1, r4, r0
 800e95c:	428b      	cmp	r3, r1
 800e95e:	bf01      	itttt	eq
 800e960:	6819      	ldreq	r1, [r3, #0]
 800e962:	685b      	ldreq	r3, [r3, #4]
 800e964:	1809      	addeq	r1, r1, r0
 800e966:	6021      	streq	r1, [r4, #0]
 800e968:	e7ed      	b.n	800e946 <_free_r+0x1e>
 800e96a:	461a      	mov	r2, r3
 800e96c:	685b      	ldr	r3, [r3, #4]
 800e96e:	b10b      	cbz	r3, 800e974 <_free_r+0x4c>
 800e970:	42a3      	cmp	r3, r4
 800e972:	d9fa      	bls.n	800e96a <_free_r+0x42>
 800e974:	6811      	ldr	r1, [r2, #0]
 800e976:	1850      	adds	r0, r2, r1
 800e978:	42a0      	cmp	r0, r4
 800e97a:	d10b      	bne.n	800e994 <_free_r+0x6c>
 800e97c:	6820      	ldr	r0, [r4, #0]
 800e97e:	4401      	add	r1, r0
 800e980:	1850      	adds	r0, r2, r1
 800e982:	4283      	cmp	r3, r0
 800e984:	6011      	str	r1, [r2, #0]
 800e986:	d1e0      	bne.n	800e94a <_free_r+0x22>
 800e988:	6818      	ldr	r0, [r3, #0]
 800e98a:	685b      	ldr	r3, [r3, #4]
 800e98c:	6053      	str	r3, [r2, #4]
 800e98e:	4408      	add	r0, r1
 800e990:	6010      	str	r0, [r2, #0]
 800e992:	e7da      	b.n	800e94a <_free_r+0x22>
 800e994:	d902      	bls.n	800e99c <_free_r+0x74>
 800e996:	230c      	movs	r3, #12
 800e998:	602b      	str	r3, [r5, #0]
 800e99a:	e7d6      	b.n	800e94a <_free_r+0x22>
 800e99c:	6820      	ldr	r0, [r4, #0]
 800e99e:	1821      	adds	r1, r4, r0
 800e9a0:	428b      	cmp	r3, r1
 800e9a2:	bf04      	itt	eq
 800e9a4:	6819      	ldreq	r1, [r3, #0]
 800e9a6:	685b      	ldreq	r3, [r3, #4]
 800e9a8:	6063      	str	r3, [r4, #4]
 800e9aa:	bf04      	itt	eq
 800e9ac:	1809      	addeq	r1, r1, r0
 800e9ae:	6021      	streq	r1, [r4, #0]
 800e9b0:	6054      	str	r4, [r2, #4]
 800e9b2:	e7ca      	b.n	800e94a <_free_r+0x22>
 800e9b4:	bd38      	pop	{r3, r4, r5, pc}
 800e9b6:	bf00      	nop
 800e9b8:	20000988 	.word	0x20000988

0800e9bc <rshift>:
 800e9bc:	6903      	ldr	r3, [r0, #16]
 800e9be:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e9c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e9c6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e9ca:	f100 0414 	add.w	r4, r0, #20
 800e9ce:	dd45      	ble.n	800ea5c <rshift+0xa0>
 800e9d0:	f011 011f 	ands.w	r1, r1, #31
 800e9d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e9d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e9dc:	d10c      	bne.n	800e9f8 <rshift+0x3c>
 800e9de:	f100 0710 	add.w	r7, r0, #16
 800e9e2:	4629      	mov	r1, r5
 800e9e4:	42b1      	cmp	r1, r6
 800e9e6:	d334      	bcc.n	800ea52 <rshift+0x96>
 800e9e8:	1a9b      	subs	r3, r3, r2
 800e9ea:	009b      	lsls	r3, r3, #2
 800e9ec:	1eea      	subs	r2, r5, #3
 800e9ee:	4296      	cmp	r6, r2
 800e9f0:	bf38      	it	cc
 800e9f2:	2300      	movcc	r3, #0
 800e9f4:	4423      	add	r3, r4
 800e9f6:	e015      	b.n	800ea24 <rshift+0x68>
 800e9f8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e9fc:	f1c1 0820 	rsb	r8, r1, #32
 800ea00:	40cf      	lsrs	r7, r1
 800ea02:	f105 0e04 	add.w	lr, r5, #4
 800ea06:	46a1      	mov	r9, r4
 800ea08:	4576      	cmp	r6, lr
 800ea0a:	46f4      	mov	ip, lr
 800ea0c:	d815      	bhi.n	800ea3a <rshift+0x7e>
 800ea0e:	1a9a      	subs	r2, r3, r2
 800ea10:	0092      	lsls	r2, r2, #2
 800ea12:	3a04      	subs	r2, #4
 800ea14:	3501      	adds	r5, #1
 800ea16:	42ae      	cmp	r6, r5
 800ea18:	bf38      	it	cc
 800ea1a:	2200      	movcc	r2, #0
 800ea1c:	18a3      	adds	r3, r4, r2
 800ea1e:	50a7      	str	r7, [r4, r2]
 800ea20:	b107      	cbz	r7, 800ea24 <rshift+0x68>
 800ea22:	3304      	adds	r3, #4
 800ea24:	1b1a      	subs	r2, r3, r4
 800ea26:	42a3      	cmp	r3, r4
 800ea28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ea2c:	bf08      	it	eq
 800ea2e:	2300      	moveq	r3, #0
 800ea30:	6102      	str	r2, [r0, #16]
 800ea32:	bf08      	it	eq
 800ea34:	6143      	streq	r3, [r0, #20]
 800ea36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea3a:	f8dc c000 	ldr.w	ip, [ip]
 800ea3e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ea42:	ea4c 0707 	orr.w	r7, ip, r7
 800ea46:	f849 7b04 	str.w	r7, [r9], #4
 800ea4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ea4e:	40cf      	lsrs	r7, r1
 800ea50:	e7da      	b.n	800ea08 <rshift+0x4c>
 800ea52:	f851 cb04 	ldr.w	ip, [r1], #4
 800ea56:	f847 cf04 	str.w	ip, [r7, #4]!
 800ea5a:	e7c3      	b.n	800e9e4 <rshift+0x28>
 800ea5c:	4623      	mov	r3, r4
 800ea5e:	e7e1      	b.n	800ea24 <rshift+0x68>

0800ea60 <__hexdig_fun>:
 800ea60:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ea64:	2b09      	cmp	r3, #9
 800ea66:	d802      	bhi.n	800ea6e <__hexdig_fun+0xe>
 800ea68:	3820      	subs	r0, #32
 800ea6a:	b2c0      	uxtb	r0, r0
 800ea6c:	4770      	bx	lr
 800ea6e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ea72:	2b05      	cmp	r3, #5
 800ea74:	d801      	bhi.n	800ea7a <__hexdig_fun+0x1a>
 800ea76:	3847      	subs	r0, #71	@ 0x47
 800ea78:	e7f7      	b.n	800ea6a <__hexdig_fun+0xa>
 800ea7a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ea7e:	2b05      	cmp	r3, #5
 800ea80:	d801      	bhi.n	800ea86 <__hexdig_fun+0x26>
 800ea82:	3827      	subs	r0, #39	@ 0x27
 800ea84:	e7f1      	b.n	800ea6a <__hexdig_fun+0xa>
 800ea86:	2000      	movs	r0, #0
 800ea88:	4770      	bx	lr
	...

0800ea8c <__gethex>:
 800ea8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea90:	b085      	sub	sp, #20
 800ea92:	468a      	mov	sl, r1
 800ea94:	9302      	str	r3, [sp, #8]
 800ea96:	680b      	ldr	r3, [r1, #0]
 800ea98:	9001      	str	r0, [sp, #4]
 800ea9a:	4690      	mov	r8, r2
 800ea9c:	1c9c      	adds	r4, r3, #2
 800ea9e:	46a1      	mov	r9, r4
 800eaa0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800eaa4:	2830      	cmp	r0, #48	@ 0x30
 800eaa6:	d0fa      	beq.n	800ea9e <__gethex+0x12>
 800eaa8:	eba9 0303 	sub.w	r3, r9, r3
 800eaac:	f1a3 0b02 	sub.w	fp, r3, #2
 800eab0:	f7ff ffd6 	bl	800ea60 <__hexdig_fun>
 800eab4:	4605      	mov	r5, r0
 800eab6:	2800      	cmp	r0, #0
 800eab8:	d168      	bne.n	800eb8c <__gethex+0x100>
 800eaba:	49a0      	ldr	r1, [pc, #640]	@ (800ed3c <__gethex+0x2b0>)
 800eabc:	2201      	movs	r2, #1
 800eabe:	4648      	mov	r0, r9
 800eac0:	f7ff f83d 	bl	800db3e <strncmp>
 800eac4:	4607      	mov	r7, r0
 800eac6:	2800      	cmp	r0, #0
 800eac8:	d167      	bne.n	800eb9a <__gethex+0x10e>
 800eaca:	f899 0001 	ldrb.w	r0, [r9, #1]
 800eace:	4626      	mov	r6, r4
 800ead0:	f7ff ffc6 	bl	800ea60 <__hexdig_fun>
 800ead4:	2800      	cmp	r0, #0
 800ead6:	d062      	beq.n	800eb9e <__gethex+0x112>
 800ead8:	4623      	mov	r3, r4
 800eada:	7818      	ldrb	r0, [r3, #0]
 800eadc:	2830      	cmp	r0, #48	@ 0x30
 800eade:	4699      	mov	r9, r3
 800eae0:	f103 0301 	add.w	r3, r3, #1
 800eae4:	d0f9      	beq.n	800eada <__gethex+0x4e>
 800eae6:	f7ff ffbb 	bl	800ea60 <__hexdig_fun>
 800eaea:	fab0 f580 	clz	r5, r0
 800eaee:	096d      	lsrs	r5, r5, #5
 800eaf0:	f04f 0b01 	mov.w	fp, #1
 800eaf4:	464a      	mov	r2, r9
 800eaf6:	4616      	mov	r6, r2
 800eaf8:	3201      	adds	r2, #1
 800eafa:	7830      	ldrb	r0, [r6, #0]
 800eafc:	f7ff ffb0 	bl	800ea60 <__hexdig_fun>
 800eb00:	2800      	cmp	r0, #0
 800eb02:	d1f8      	bne.n	800eaf6 <__gethex+0x6a>
 800eb04:	498d      	ldr	r1, [pc, #564]	@ (800ed3c <__gethex+0x2b0>)
 800eb06:	2201      	movs	r2, #1
 800eb08:	4630      	mov	r0, r6
 800eb0a:	f7ff f818 	bl	800db3e <strncmp>
 800eb0e:	2800      	cmp	r0, #0
 800eb10:	d13f      	bne.n	800eb92 <__gethex+0x106>
 800eb12:	b944      	cbnz	r4, 800eb26 <__gethex+0x9a>
 800eb14:	1c74      	adds	r4, r6, #1
 800eb16:	4622      	mov	r2, r4
 800eb18:	4616      	mov	r6, r2
 800eb1a:	3201      	adds	r2, #1
 800eb1c:	7830      	ldrb	r0, [r6, #0]
 800eb1e:	f7ff ff9f 	bl	800ea60 <__hexdig_fun>
 800eb22:	2800      	cmp	r0, #0
 800eb24:	d1f8      	bne.n	800eb18 <__gethex+0x8c>
 800eb26:	1ba4      	subs	r4, r4, r6
 800eb28:	00a7      	lsls	r7, r4, #2
 800eb2a:	7833      	ldrb	r3, [r6, #0]
 800eb2c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800eb30:	2b50      	cmp	r3, #80	@ 0x50
 800eb32:	d13e      	bne.n	800ebb2 <__gethex+0x126>
 800eb34:	7873      	ldrb	r3, [r6, #1]
 800eb36:	2b2b      	cmp	r3, #43	@ 0x2b
 800eb38:	d033      	beq.n	800eba2 <__gethex+0x116>
 800eb3a:	2b2d      	cmp	r3, #45	@ 0x2d
 800eb3c:	d034      	beq.n	800eba8 <__gethex+0x11c>
 800eb3e:	1c71      	adds	r1, r6, #1
 800eb40:	2400      	movs	r4, #0
 800eb42:	7808      	ldrb	r0, [r1, #0]
 800eb44:	f7ff ff8c 	bl	800ea60 <__hexdig_fun>
 800eb48:	1e43      	subs	r3, r0, #1
 800eb4a:	b2db      	uxtb	r3, r3
 800eb4c:	2b18      	cmp	r3, #24
 800eb4e:	d830      	bhi.n	800ebb2 <__gethex+0x126>
 800eb50:	f1a0 0210 	sub.w	r2, r0, #16
 800eb54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800eb58:	f7ff ff82 	bl	800ea60 <__hexdig_fun>
 800eb5c:	f100 3cff 	add.w	ip, r0, #4294967295
 800eb60:	fa5f fc8c 	uxtb.w	ip, ip
 800eb64:	f1bc 0f18 	cmp.w	ip, #24
 800eb68:	f04f 030a 	mov.w	r3, #10
 800eb6c:	d91e      	bls.n	800ebac <__gethex+0x120>
 800eb6e:	b104      	cbz	r4, 800eb72 <__gethex+0xe6>
 800eb70:	4252      	negs	r2, r2
 800eb72:	4417      	add	r7, r2
 800eb74:	f8ca 1000 	str.w	r1, [sl]
 800eb78:	b1ed      	cbz	r5, 800ebb6 <__gethex+0x12a>
 800eb7a:	f1bb 0f00 	cmp.w	fp, #0
 800eb7e:	bf0c      	ite	eq
 800eb80:	2506      	moveq	r5, #6
 800eb82:	2500      	movne	r5, #0
 800eb84:	4628      	mov	r0, r5
 800eb86:	b005      	add	sp, #20
 800eb88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb8c:	2500      	movs	r5, #0
 800eb8e:	462c      	mov	r4, r5
 800eb90:	e7b0      	b.n	800eaf4 <__gethex+0x68>
 800eb92:	2c00      	cmp	r4, #0
 800eb94:	d1c7      	bne.n	800eb26 <__gethex+0x9a>
 800eb96:	4627      	mov	r7, r4
 800eb98:	e7c7      	b.n	800eb2a <__gethex+0x9e>
 800eb9a:	464e      	mov	r6, r9
 800eb9c:	462f      	mov	r7, r5
 800eb9e:	2501      	movs	r5, #1
 800eba0:	e7c3      	b.n	800eb2a <__gethex+0x9e>
 800eba2:	2400      	movs	r4, #0
 800eba4:	1cb1      	adds	r1, r6, #2
 800eba6:	e7cc      	b.n	800eb42 <__gethex+0xb6>
 800eba8:	2401      	movs	r4, #1
 800ebaa:	e7fb      	b.n	800eba4 <__gethex+0x118>
 800ebac:	fb03 0002 	mla	r0, r3, r2, r0
 800ebb0:	e7ce      	b.n	800eb50 <__gethex+0xc4>
 800ebb2:	4631      	mov	r1, r6
 800ebb4:	e7de      	b.n	800eb74 <__gethex+0xe8>
 800ebb6:	eba6 0309 	sub.w	r3, r6, r9
 800ebba:	3b01      	subs	r3, #1
 800ebbc:	4629      	mov	r1, r5
 800ebbe:	2b07      	cmp	r3, #7
 800ebc0:	dc0a      	bgt.n	800ebd8 <__gethex+0x14c>
 800ebc2:	9801      	ldr	r0, [sp, #4]
 800ebc4:	f000 fafc 	bl	800f1c0 <_Balloc>
 800ebc8:	4604      	mov	r4, r0
 800ebca:	b940      	cbnz	r0, 800ebde <__gethex+0x152>
 800ebcc:	4b5c      	ldr	r3, [pc, #368]	@ (800ed40 <__gethex+0x2b4>)
 800ebce:	4602      	mov	r2, r0
 800ebd0:	21e4      	movs	r1, #228	@ 0xe4
 800ebd2:	485c      	ldr	r0, [pc, #368]	@ (800ed44 <__gethex+0x2b8>)
 800ebd4:	f001 fa5c 	bl	8010090 <__assert_func>
 800ebd8:	3101      	adds	r1, #1
 800ebda:	105b      	asrs	r3, r3, #1
 800ebdc:	e7ef      	b.n	800ebbe <__gethex+0x132>
 800ebde:	f100 0a14 	add.w	sl, r0, #20
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	4655      	mov	r5, sl
 800ebe6:	469b      	mov	fp, r3
 800ebe8:	45b1      	cmp	r9, r6
 800ebea:	d337      	bcc.n	800ec5c <__gethex+0x1d0>
 800ebec:	f845 bb04 	str.w	fp, [r5], #4
 800ebf0:	eba5 050a 	sub.w	r5, r5, sl
 800ebf4:	10ad      	asrs	r5, r5, #2
 800ebf6:	6125      	str	r5, [r4, #16]
 800ebf8:	4658      	mov	r0, fp
 800ebfa:	f000 fbd3 	bl	800f3a4 <__hi0bits>
 800ebfe:	016d      	lsls	r5, r5, #5
 800ec00:	f8d8 6000 	ldr.w	r6, [r8]
 800ec04:	1a2d      	subs	r5, r5, r0
 800ec06:	42b5      	cmp	r5, r6
 800ec08:	dd54      	ble.n	800ecb4 <__gethex+0x228>
 800ec0a:	1bad      	subs	r5, r5, r6
 800ec0c:	4629      	mov	r1, r5
 800ec0e:	4620      	mov	r0, r4
 800ec10:	f000 ff67 	bl	800fae2 <__any_on>
 800ec14:	4681      	mov	r9, r0
 800ec16:	b178      	cbz	r0, 800ec38 <__gethex+0x1ac>
 800ec18:	1e6b      	subs	r3, r5, #1
 800ec1a:	1159      	asrs	r1, r3, #5
 800ec1c:	f003 021f 	and.w	r2, r3, #31
 800ec20:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ec24:	f04f 0901 	mov.w	r9, #1
 800ec28:	fa09 f202 	lsl.w	r2, r9, r2
 800ec2c:	420a      	tst	r2, r1
 800ec2e:	d003      	beq.n	800ec38 <__gethex+0x1ac>
 800ec30:	454b      	cmp	r3, r9
 800ec32:	dc36      	bgt.n	800eca2 <__gethex+0x216>
 800ec34:	f04f 0902 	mov.w	r9, #2
 800ec38:	4629      	mov	r1, r5
 800ec3a:	4620      	mov	r0, r4
 800ec3c:	f7ff febe 	bl	800e9bc <rshift>
 800ec40:	442f      	add	r7, r5
 800ec42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ec46:	42bb      	cmp	r3, r7
 800ec48:	da42      	bge.n	800ecd0 <__gethex+0x244>
 800ec4a:	9801      	ldr	r0, [sp, #4]
 800ec4c:	4621      	mov	r1, r4
 800ec4e:	f000 faf7 	bl	800f240 <_Bfree>
 800ec52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec54:	2300      	movs	r3, #0
 800ec56:	6013      	str	r3, [r2, #0]
 800ec58:	25a3      	movs	r5, #163	@ 0xa3
 800ec5a:	e793      	b.n	800eb84 <__gethex+0xf8>
 800ec5c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ec60:	2a2e      	cmp	r2, #46	@ 0x2e
 800ec62:	d012      	beq.n	800ec8a <__gethex+0x1fe>
 800ec64:	2b20      	cmp	r3, #32
 800ec66:	d104      	bne.n	800ec72 <__gethex+0x1e6>
 800ec68:	f845 bb04 	str.w	fp, [r5], #4
 800ec6c:	f04f 0b00 	mov.w	fp, #0
 800ec70:	465b      	mov	r3, fp
 800ec72:	7830      	ldrb	r0, [r6, #0]
 800ec74:	9303      	str	r3, [sp, #12]
 800ec76:	f7ff fef3 	bl	800ea60 <__hexdig_fun>
 800ec7a:	9b03      	ldr	r3, [sp, #12]
 800ec7c:	f000 000f 	and.w	r0, r0, #15
 800ec80:	4098      	lsls	r0, r3
 800ec82:	ea4b 0b00 	orr.w	fp, fp, r0
 800ec86:	3304      	adds	r3, #4
 800ec88:	e7ae      	b.n	800ebe8 <__gethex+0x15c>
 800ec8a:	45b1      	cmp	r9, r6
 800ec8c:	d8ea      	bhi.n	800ec64 <__gethex+0x1d8>
 800ec8e:	492b      	ldr	r1, [pc, #172]	@ (800ed3c <__gethex+0x2b0>)
 800ec90:	9303      	str	r3, [sp, #12]
 800ec92:	2201      	movs	r2, #1
 800ec94:	4630      	mov	r0, r6
 800ec96:	f7fe ff52 	bl	800db3e <strncmp>
 800ec9a:	9b03      	ldr	r3, [sp, #12]
 800ec9c:	2800      	cmp	r0, #0
 800ec9e:	d1e1      	bne.n	800ec64 <__gethex+0x1d8>
 800eca0:	e7a2      	b.n	800ebe8 <__gethex+0x15c>
 800eca2:	1ea9      	subs	r1, r5, #2
 800eca4:	4620      	mov	r0, r4
 800eca6:	f000 ff1c 	bl	800fae2 <__any_on>
 800ecaa:	2800      	cmp	r0, #0
 800ecac:	d0c2      	beq.n	800ec34 <__gethex+0x1a8>
 800ecae:	f04f 0903 	mov.w	r9, #3
 800ecb2:	e7c1      	b.n	800ec38 <__gethex+0x1ac>
 800ecb4:	da09      	bge.n	800ecca <__gethex+0x23e>
 800ecb6:	1b75      	subs	r5, r6, r5
 800ecb8:	4621      	mov	r1, r4
 800ecba:	9801      	ldr	r0, [sp, #4]
 800ecbc:	462a      	mov	r2, r5
 800ecbe:	f000 fcd7 	bl	800f670 <__lshift>
 800ecc2:	1b7f      	subs	r7, r7, r5
 800ecc4:	4604      	mov	r4, r0
 800ecc6:	f100 0a14 	add.w	sl, r0, #20
 800ecca:	f04f 0900 	mov.w	r9, #0
 800ecce:	e7b8      	b.n	800ec42 <__gethex+0x1b6>
 800ecd0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ecd4:	42bd      	cmp	r5, r7
 800ecd6:	dd6f      	ble.n	800edb8 <__gethex+0x32c>
 800ecd8:	1bed      	subs	r5, r5, r7
 800ecda:	42ae      	cmp	r6, r5
 800ecdc:	dc34      	bgt.n	800ed48 <__gethex+0x2bc>
 800ecde:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ece2:	2b02      	cmp	r3, #2
 800ece4:	d022      	beq.n	800ed2c <__gethex+0x2a0>
 800ece6:	2b03      	cmp	r3, #3
 800ece8:	d024      	beq.n	800ed34 <__gethex+0x2a8>
 800ecea:	2b01      	cmp	r3, #1
 800ecec:	d115      	bne.n	800ed1a <__gethex+0x28e>
 800ecee:	42ae      	cmp	r6, r5
 800ecf0:	d113      	bne.n	800ed1a <__gethex+0x28e>
 800ecf2:	2e01      	cmp	r6, #1
 800ecf4:	d10b      	bne.n	800ed0e <__gethex+0x282>
 800ecf6:	9a02      	ldr	r2, [sp, #8]
 800ecf8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ecfc:	6013      	str	r3, [r2, #0]
 800ecfe:	2301      	movs	r3, #1
 800ed00:	6123      	str	r3, [r4, #16]
 800ed02:	f8ca 3000 	str.w	r3, [sl]
 800ed06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed08:	2562      	movs	r5, #98	@ 0x62
 800ed0a:	601c      	str	r4, [r3, #0]
 800ed0c:	e73a      	b.n	800eb84 <__gethex+0xf8>
 800ed0e:	1e71      	subs	r1, r6, #1
 800ed10:	4620      	mov	r0, r4
 800ed12:	f000 fee6 	bl	800fae2 <__any_on>
 800ed16:	2800      	cmp	r0, #0
 800ed18:	d1ed      	bne.n	800ecf6 <__gethex+0x26a>
 800ed1a:	9801      	ldr	r0, [sp, #4]
 800ed1c:	4621      	mov	r1, r4
 800ed1e:	f000 fa8f 	bl	800f240 <_Bfree>
 800ed22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ed24:	2300      	movs	r3, #0
 800ed26:	6013      	str	r3, [r2, #0]
 800ed28:	2550      	movs	r5, #80	@ 0x50
 800ed2a:	e72b      	b.n	800eb84 <__gethex+0xf8>
 800ed2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d1f3      	bne.n	800ed1a <__gethex+0x28e>
 800ed32:	e7e0      	b.n	800ecf6 <__gethex+0x26a>
 800ed34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d1dd      	bne.n	800ecf6 <__gethex+0x26a>
 800ed3a:	e7ee      	b.n	800ed1a <__gethex+0x28e>
 800ed3c:	080107a4 	.word	0x080107a4
 800ed40:	080108b5 	.word	0x080108b5
 800ed44:	080108c6 	.word	0x080108c6
 800ed48:	1e6f      	subs	r7, r5, #1
 800ed4a:	f1b9 0f00 	cmp.w	r9, #0
 800ed4e:	d130      	bne.n	800edb2 <__gethex+0x326>
 800ed50:	b127      	cbz	r7, 800ed5c <__gethex+0x2d0>
 800ed52:	4639      	mov	r1, r7
 800ed54:	4620      	mov	r0, r4
 800ed56:	f000 fec4 	bl	800fae2 <__any_on>
 800ed5a:	4681      	mov	r9, r0
 800ed5c:	117a      	asrs	r2, r7, #5
 800ed5e:	2301      	movs	r3, #1
 800ed60:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ed64:	f007 071f 	and.w	r7, r7, #31
 800ed68:	40bb      	lsls	r3, r7
 800ed6a:	4213      	tst	r3, r2
 800ed6c:	4629      	mov	r1, r5
 800ed6e:	4620      	mov	r0, r4
 800ed70:	bf18      	it	ne
 800ed72:	f049 0902 	orrne.w	r9, r9, #2
 800ed76:	f7ff fe21 	bl	800e9bc <rshift>
 800ed7a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ed7e:	1b76      	subs	r6, r6, r5
 800ed80:	2502      	movs	r5, #2
 800ed82:	f1b9 0f00 	cmp.w	r9, #0
 800ed86:	d047      	beq.n	800ee18 <__gethex+0x38c>
 800ed88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ed8c:	2b02      	cmp	r3, #2
 800ed8e:	d015      	beq.n	800edbc <__gethex+0x330>
 800ed90:	2b03      	cmp	r3, #3
 800ed92:	d017      	beq.n	800edc4 <__gethex+0x338>
 800ed94:	2b01      	cmp	r3, #1
 800ed96:	d109      	bne.n	800edac <__gethex+0x320>
 800ed98:	f019 0f02 	tst.w	r9, #2
 800ed9c:	d006      	beq.n	800edac <__gethex+0x320>
 800ed9e:	f8da 3000 	ldr.w	r3, [sl]
 800eda2:	ea49 0903 	orr.w	r9, r9, r3
 800eda6:	f019 0f01 	tst.w	r9, #1
 800edaa:	d10e      	bne.n	800edca <__gethex+0x33e>
 800edac:	f045 0510 	orr.w	r5, r5, #16
 800edb0:	e032      	b.n	800ee18 <__gethex+0x38c>
 800edb2:	f04f 0901 	mov.w	r9, #1
 800edb6:	e7d1      	b.n	800ed5c <__gethex+0x2d0>
 800edb8:	2501      	movs	r5, #1
 800edba:	e7e2      	b.n	800ed82 <__gethex+0x2f6>
 800edbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edbe:	f1c3 0301 	rsb	r3, r3, #1
 800edc2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800edc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d0f0      	beq.n	800edac <__gethex+0x320>
 800edca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800edce:	f104 0314 	add.w	r3, r4, #20
 800edd2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800edd6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800edda:	f04f 0c00 	mov.w	ip, #0
 800edde:	4618      	mov	r0, r3
 800ede0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ede4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ede8:	d01b      	beq.n	800ee22 <__gethex+0x396>
 800edea:	3201      	adds	r2, #1
 800edec:	6002      	str	r2, [r0, #0]
 800edee:	2d02      	cmp	r5, #2
 800edf0:	f104 0314 	add.w	r3, r4, #20
 800edf4:	d13c      	bne.n	800ee70 <__gethex+0x3e4>
 800edf6:	f8d8 2000 	ldr.w	r2, [r8]
 800edfa:	3a01      	subs	r2, #1
 800edfc:	42b2      	cmp	r2, r6
 800edfe:	d109      	bne.n	800ee14 <__gethex+0x388>
 800ee00:	1171      	asrs	r1, r6, #5
 800ee02:	2201      	movs	r2, #1
 800ee04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ee08:	f006 061f 	and.w	r6, r6, #31
 800ee0c:	fa02 f606 	lsl.w	r6, r2, r6
 800ee10:	421e      	tst	r6, r3
 800ee12:	d13a      	bne.n	800ee8a <__gethex+0x3fe>
 800ee14:	f045 0520 	orr.w	r5, r5, #32
 800ee18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ee1a:	601c      	str	r4, [r3, #0]
 800ee1c:	9b02      	ldr	r3, [sp, #8]
 800ee1e:	601f      	str	r7, [r3, #0]
 800ee20:	e6b0      	b.n	800eb84 <__gethex+0xf8>
 800ee22:	4299      	cmp	r1, r3
 800ee24:	f843 cc04 	str.w	ip, [r3, #-4]
 800ee28:	d8d9      	bhi.n	800edde <__gethex+0x352>
 800ee2a:	68a3      	ldr	r3, [r4, #8]
 800ee2c:	459b      	cmp	fp, r3
 800ee2e:	db17      	blt.n	800ee60 <__gethex+0x3d4>
 800ee30:	6861      	ldr	r1, [r4, #4]
 800ee32:	9801      	ldr	r0, [sp, #4]
 800ee34:	3101      	adds	r1, #1
 800ee36:	f000 f9c3 	bl	800f1c0 <_Balloc>
 800ee3a:	4681      	mov	r9, r0
 800ee3c:	b918      	cbnz	r0, 800ee46 <__gethex+0x3ba>
 800ee3e:	4b1a      	ldr	r3, [pc, #104]	@ (800eea8 <__gethex+0x41c>)
 800ee40:	4602      	mov	r2, r0
 800ee42:	2184      	movs	r1, #132	@ 0x84
 800ee44:	e6c5      	b.n	800ebd2 <__gethex+0x146>
 800ee46:	6922      	ldr	r2, [r4, #16]
 800ee48:	3202      	adds	r2, #2
 800ee4a:	f104 010c 	add.w	r1, r4, #12
 800ee4e:	0092      	lsls	r2, r2, #2
 800ee50:	300c      	adds	r0, #12
 800ee52:	f7fe fefe 	bl	800dc52 <memcpy>
 800ee56:	4621      	mov	r1, r4
 800ee58:	9801      	ldr	r0, [sp, #4]
 800ee5a:	f000 f9f1 	bl	800f240 <_Bfree>
 800ee5e:	464c      	mov	r4, r9
 800ee60:	6923      	ldr	r3, [r4, #16]
 800ee62:	1c5a      	adds	r2, r3, #1
 800ee64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ee68:	6122      	str	r2, [r4, #16]
 800ee6a:	2201      	movs	r2, #1
 800ee6c:	615a      	str	r2, [r3, #20]
 800ee6e:	e7be      	b.n	800edee <__gethex+0x362>
 800ee70:	6922      	ldr	r2, [r4, #16]
 800ee72:	455a      	cmp	r2, fp
 800ee74:	dd0b      	ble.n	800ee8e <__gethex+0x402>
 800ee76:	2101      	movs	r1, #1
 800ee78:	4620      	mov	r0, r4
 800ee7a:	f7ff fd9f 	bl	800e9bc <rshift>
 800ee7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ee82:	3701      	adds	r7, #1
 800ee84:	42bb      	cmp	r3, r7
 800ee86:	f6ff aee0 	blt.w	800ec4a <__gethex+0x1be>
 800ee8a:	2501      	movs	r5, #1
 800ee8c:	e7c2      	b.n	800ee14 <__gethex+0x388>
 800ee8e:	f016 061f 	ands.w	r6, r6, #31
 800ee92:	d0fa      	beq.n	800ee8a <__gethex+0x3fe>
 800ee94:	4453      	add	r3, sl
 800ee96:	f1c6 0620 	rsb	r6, r6, #32
 800ee9a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ee9e:	f000 fa81 	bl	800f3a4 <__hi0bits>
 800eea2:	42b0      	cmp	r0, r6
 800eea4:	dbe7      	blt.n	800ee76 <__gethex+0x3ea>
 800eea6:	e7f0      	b.n	800ee8a <__gethex+0x3fe>
 800eea8:	080108b5 	.word	0x080108b5

0800eeac <L_shift>:
 800eeac:	f1c2 0208 	rsb	r2, r2, #8
 800eeb0:	0092      	lsls	r2, r2, #2
 800eeb2:	b570      	push	{r4, r5, r6, lr}
 800eeb4:	f1c2 0620 	rsb	r6, r2, #32
 800eeb8:	6843      	ldr	r3, [r0, #4]
 800eeba:	6804      	ldr	r4, [r0, #0]
 800eebc:	fa03 f506 	lsl.w	r5, r3, r6
 800eec0:	432c      	orrs	r4, r5
 800eec2:	40d3      	lsrs	r3, r2
 800eec4:	6004      	str	r4, [r0, #0]
 800eec6:	f840 3f04 	str.w	r3, [r0, #4]!
 800eeca:	4288      	cmp	r0, r1
 800eecc:	d3f4      	bcc.n	800eeb8 <L_shift+0xc>
 800eece:	bd70      	pop	{r4, r5, r6, pc}

0800eed0 <__match>:
 800eed0:	b530      	push	{r4, r5, lr}
 800eed2:	6803      	ldr	r3, [r0, #0]
 800eed4:	3301      	adds	r3, #1
 800eed6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eeda:	b914      	cbnz	r4, 800eee2 <__match+0x12>
 800eedc:	6003      	str	r3, [r0, #0]
 800eede:	2001      	movs	r0, #1
 800eee0:	bd30      	pop	{r4, r5, pc}
 800eee2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eee6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800eeea:	2d19      	cmp	r5, #25
 800eeec:	bf98      	it	ls
 800eeee:	3220      	addls	r2, #32
 800eef0:	42a2      	cmp	r2, r4
 800eef2:	d0f0      	beq.n	800eed6 <__match+0x6>
 800eef4:	2000      	movs	r0, #0
 800eef6:	e7f3      	b.n	800eee0 <__match+0x10>

0800eef8 <__hexnan>:
 800eef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eefc:	680b      	ldr	r3, [r1, #0]
 800eefe:	6801      	ldr	r1, [r0, #0]
 800ef00:	115e      	asrs	r6, r3, #5
 800ef02:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ef06:	f013 031f 	ands.w	r3, r3, #31
 800ef0a:	b087      	sub	sp, #28
 800ef0c:	bf18      	it	ne
 800ef0e:	3604      	addne	r6, #4
 800ef10:	2500      	movs	r5, #0
 800ef12:	1f37      	subs	r7, r6, #4
 800ef14:	4682      	mov	sl, r0
 800ef16:	4690      	mov	r8, r2
 800ef18:	9301      	str	r3, [sp, #4]
 800ef1a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ef1e:	46b9      	mov	r9, r7
 800ef20:	463c      	mov	r4, r7
 800ef22:	9502      	str	r5, [sp, #8]
 800ef24:	46ab      	mov	fp, r5
 800ef26:	784a      	ldrb	r2, [r1, #1]
 800ef28:	1c4b      	adds	r3, r1, #1
 800ef2a:	9303      	str	r3, [sp, #12]
 800ef2c:	b342      	cbz	r2, 800ef80 <__hexnan+0x88>
 800ef2e:	4610      	mov	r0, r2
 800ef30:	9105      	str	r1, [sp, #20]
 800ef32:	9204      	str	r2, [sp, #16]
 800ef34:	f7ff fd94 	bl	800ea60 <__hexdig_fun>
 800ef38:	2800      	cmp	r0, #0
 800ef3a:	d151      	bne.n	800efe0 <__hexnan+0xe8>
 800ef3c:	9a04      	ldr	r2, [sp, #16]
 800ef3e:	9905      	ldr	r1, [sp, #20]
 800ef40:	2a20      	cmp	r2, #32
 800ef42:	d818      	bhi.n	800ef76 <__hexnan+0x7e>
 800ef44:	9b02      	ldr	r3, [sp, #8]
 800ef46:	459b      	cmp	fp, r3
 800ef48:	dd13      	ble.n	800ef72 <__hexnan+0x7a>
 800ef4a:	454c      	cmp	r4, r9
 800ef4c:	d206      	bcs.n	800ef5c <__hexnan+0x64>
 800ef4e:	2d07      	cmp	r5, #7
 800ef50:	dc04      	bgt.n	800ef5c <__hexnan+0x64>
 800ef52:	462a      	mov	r2, r5
 800ef54:	4649      	mov	r1, r9
 800ef56:	4620      	mov	r0, r4
 800ef58:	f7ff ffa8 	bl	800eeac <L_shift>
 800ef5c:	4544      	cmp	r4, r8
 800ef5e:	d952      	bls.n	800f006 <__hexnan+0x10e>
 800ef60:	2300      	movs	r3, #0
 800ef62:	f1a4 0904 	sub.w	r9, r4, #4
 800ef66:	f844 3c04 	str.w	r3, [r4, #-4]
 800ef6a:	f8cd b008 	str.w	fp, [sp, #8]
 800ef6e:	464c      	mov	r4, r9
 800ef70:	461d      	mov	r5, r3
 800ef72:	9903      	ldr	r1, [sp, #12]
 800ef74:	e7d7      	b.n	800ef26 <__hexnan+0x2e>
 800ef76:	2a29      	cmp	r2, #41	@ 0x29
 800ef78:	d157      	bne.n	800f02a <__hexnan+0x132>
 800ef7a:	3102      	adds	r1, #2
 800ef7c:	f8ca 1000 	str.w	r1, [sl]
 800ef80:	f1bb 0f00 	cmp.w	fp, #0
 800ef84:	d051      	beq.n	800f02a <__hexnan+0x132>
 800ef86:	454c      	cmp	r4, r9
 800ef88:	d206      	bcs.n	800ef98 <__hexnan+0xa0>
 800ef8a:	2d07      	cmp	r5, #7
 800ef8c:	dc04      	bgt.n	800ef98 <__hexnan+0xa0>
 800ef8e:	462a      	mov	r2, r5
 800ef90:	4649      	mov	r1, r9
 800ef92:	4620      	mov	r0, r4
 800ef94:	f7ff ff8a 	bl	800eeac <L_shift>
 800ef98:	4544      	cmp	r4, r8
 800ef9a:	d936      	bls.n	800f00a <__hexnan+0x112>
 800ef9c:	f1a8 0204 	sub.w	r2, r8, #4
 800efa0:	4623      	mov	r3, r4
 800efa2:	f853 1b04 	ldr.w	r1, [r3], #4
 800efa6:	f842 1f04 	str.w	r1, [r2, #4]!
 800efaa:	429f      	cmp	r7, r3
 800efac:	d2f9      	bcs.n	800efa2 <__hexnan+0xaa>
 800efae:	1b3b      	subs	r3, r7, r4
 800efb0:	f023 0303 	bic.w	r3, r3, #3
 800efb4:	3304      	adds	r3, #4
 800efb6:	3401      	adds	r4, #1
 800efb8:	3e03      	subs	r6, #3
 800efba:	42b4      	cmp	r4, r6
 800efbc:	bf88      	it	hi
 800efbe:	2304      	movhi	r3, #4
 800efc0:	4443      	add	r3, r8
 800efc2:	2200      	movs	r2, #0
 800efc4:	f843 2b04 	str.w	r2, [r3], #4
 800efc8:	429f      	cmp	r7, r3
 800efca:	d2fb      	bcs.n	800efc4 <__hexnan+0xcc>
 800efcc:	683b      	ldr	r3, [r7, #0]
 800efce:	b91b      	cbnz	r3, 800efd8 <__hexnan+0xe0>
 800efd0:	4547      	cmp	r7, r8
 800efd2:	d128      	bne.n	800f026 <__hexnan+0x12e>
 800efd4:	2301      	movs	r3, #1
 800efd6:	603b      	str	r3, [r7, #0]
 800efd8:	2005      	movs	r0, #5
 800efda:	b007      	add	sp, #28
 800efdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efe0:	3501      	adds	r5, #1
 800efe2:	2d08      	cmp	r5, #8
 800efe4:	f10b 0b01 	add.w	fp, fp, #1
 800efe8:	dd06      	ble.n	800eff8 <__hexnan+0x100>
 800efea:	4544      	cmp	r4, r8
 800efec:	d9c1      	bls.n	800ef72 <__hexnan+0x7a>
 800efee:	2300      	movs	r3, #0
 800eff0:	f844 3c04 	str.w	r3, [r4, #-4]
 800eff4:	2501      	movs	r5, #1
 800eff6:	3c04      	subs	r4, #4
 800eff8:	6822      	ldr	r2, [r4, #0]
 800effa:	f000 000f 	and.w	r0, r0, #15
 800effe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f002:	6020      	str	r0, [r4, #0]
 800f004:	e7b5      	b.n	800ef72 <__hexnan+0x7a>
 800f006:	2508      	movs	r5, #8
 800f008:	e7b3      	b.n	800ef72 <__hexnan+0x7a>
 800f00a:	9b01      	ldr	r3, [sp, #4]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d0dd      	beq.n	800efcc <__hexnan+0xd4>
 800f010:	f1c3 0320 	rsb	r3, r3, #32
 800f014:	f04f 32ff 	mov.w	r2, #4294967295
 800f018:	40da      	lsrs	r2, r3
 800f01a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f01e:	4013      	ands	r3, r2
 800f020:	f846 3c04 	str.w	r3, [r6, #-4]
 800f024:	e7d2      	b.n	800efcc <__hexnan+0xd4>
 800f026:	3f04      	subs	r7, #4
 800f028:	e7d0      	b.n	800efcc <__hexnan+0xd4>
 800f02a:	2004      	movs	r0, #4
 800f02c:	e7d5      	b.n	800efda <__hexnan+0xe2>
	...

0800f030 <malloc>:
 800f030:	4b02      	ldr	r3, [pc, #8]	@ (800f03c <malloc+0xc>)
 800f032:	4601      	mov	r1, r0
 800f034:	6818      	ldr	r0, [r3, #0]
 800f036:	f000 b825 	b.w	800f084 <_malloc_r>
 800f03a:	bf00      	nop
 800f03c:	20000208 	.word	0x20000208

0800f040 <sbrk_aligned>:
 800f040:	b570      	push	{r4, r5, r6, lr}
 800f042:	4e0f      	ldr	r6, [pc, #60]	@ (800f080 <sbrk_aligned+0x40>)
 800f044:	460c      	mov	r4, r1
 800f046:	6831      	ldr	r1, [r6, #0]
 800f048:	4605      	mov	r5, r0
 800f04a:	b911      	cbnz	r1, 800f052 <sbrk_aligned+0x12>
 800f04c:	f001 f810 	bl	8010070 <_sbrk_r>
 800f050:	6030      	str	r0, [r6, #0]
 800f052:	4621      	mov	r1, r4
 800f054:	4628      	mov	r0, r5
 800f056:	f001 f80b 	bl	8010070 <_sbrk_r>
 800f05a:	1c43      	adds	r3, r0, #1
 800f05c:	d103      	bne.n	800f066 <sbrk_aligned+0x26>
 800f05e:	f04f 34ff 	mov.w	r4, #4294967295
 800f062:	4620      	mov	r0, r4
 800f064:	bd70      	pop	{r4, r5, r6, pc}
 800f066:	1cc4      	adds	r4, r0, #3
 800f068:	f024 0403 	bic.w	r4, r4, #3
 800f06c:	42a0      	cmp	r0, r4
 800f06e:	d0f8      	beq.n	800f062 <sbrk_aligned+0x22>
 800f070:	1a21      	subs	r1, r4, r0
 800f072:	4628      	mov	r0, r5
 800f074:	f000 fffc 	bl	8010070 <_sbrk_r>
 800f078:	3001      	adds	r0, #1
 800f07a:	d1f2      	bne.n	800f062 <sbrk_aligned+0x22>
 800f07c:	e7ef      	b.n	800f05e <sbrk_aligned+0x1e>
 800f07e:	bf00      	nop
 800f080:	20000984 	.word	0x20000984

0800f084 <_malloc_r>:
 800f084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f088:	1ccd      	adds	r5, r1, #3
 800f08a:	f025 0503 	bic.w	r5, r5, #3
 800f08e:	3508      	adds	r5, #8
 800f090:	2d0c      	cmp	r5, #12
 800f092:	bf38      	it	cc
 800f094:	250c      	movcc	r5, #12
 800f096:	2d00      	cmp	r5, #0
 800f098:	4606      	mov	r6, r0
 800f09a:	db01      	blt.n	800f0a0 <_malloc_r+0x1c>
 800f09c:	42a9      	cmp	r1, r5
 800f09e:	d904      	bls.n	800f0aa <_malloc_r+0x26>
 800f0a0:	230c      	movs	r3, #12
 800f0a2:	6033      	str	r3, [r6, #0]
 800f0a4:	2000      	movs	r0, #0
 800f0a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f180 <_malloc_r+0xfc>
 800f0ae:	f000 f87b 	bl	800f1a8 <__malloc_lock>
 800f0b2:	f8d8 3000 	ldr.w	r3, [r8]
 800f0b6:	461c      	mov	r4, r3
 800f0b8:	bb44      	cbnz	r4, 800f10c <_malloc_r+0x88>
 800f0ba:	4629      	mov	r1, r5
 800f0bc:	4630      	mov	r0, r6
 800f0be:	f7ff ffbf 	bl	800f040 <sbrk_aligned>
 800f0c2:	1c43      	adds	r3, r0, #1
 800f0c4:	4604      	mov	r4, r0
 800f0c6:	d158      	bne.n	800f17a <_malloc_r+0xf6>
 800f0c8:	f8d8 4000 	ldr.w	r4, [r8]
 800f0cc:	4627      	mov	r7, r4
 800f0ce:	2f00      	cmp	r7, #0
 800f0d0:	d143      	bne.n	800f15a <_malloc_r+0xd6>
 800f0d2:	2c00      	cmp	r4, #0
 800f0d4:	d04b      	beq.n	800f16e <_malloc_r+0xea>
 800f0d6:	6823      	ldr	r3, [r4, #0]
 800f0d8:	4639      	mov	r1, r7
 800f0da:	4630      	mov	r0, r6
 800f0dc:	eb04 0903 	add.w	r9, r4, r3
 800f0e0:	f000 ffc6 	bl	8010070 <_sbrk_r>
 800f0e4:	4581      	cmp	r9, r0
 800f0e6:	d142      	bne.n	800f16e <_malloc_r+0xea>
 800f0e8:	6821      	ldr	r1, [r4, #0]
 800f0ea:	1a6d      	subs	r5, r5, r1
 800f0ec:	4629      	mov	r1, r5
 800f0ee:	4630      	mov	r0, r6
 800f0f0:	f7ff ffa6 	bl	800f040 <sbrk_aligned>
 800f0f4:	3001      	adds	r0, #1
 800f0f6:	d03a      	beq.n	800f16e <_malloc_r+0xea>
 800f0f8:	6823      	ldr	r3, [r4, #0]
 800f0fa:	442b      	add	r3, r5
 800f0fc:	6023      	str	r3, [r4, #0]
 800f0fe:	f8d8 3000 	ldr.w	r3, [r8]
 800f102:	685a      	ldr	r2, [r3, #4]
 800f104:	bb62      	cbnz	r2, 800f160 <_malloc_r+0xdc>
 800f106:	f8c8 7000 	str.w	r7, [r8]
 800f10a:	e00f      	b.n	800f12c <_malloc_r+0xa8>
 800f10c:	6822      	ldr	r2, [r4, #0]
 800f10e:	1b52      	subs	r2, r2, r5
 800f110:	d420      	bmi.n	800f154 <_malloc_r+0xd0>
 800f112:	2a0b      	cmp	r2, #11
 800f114:	d917      	bls.n	800f146 <_malloc_r+0xc2>
 800f116:	1961      	adds	r1, r4, r5
 800f118:	42a3      	cmp	r3, r4
 800f11a:	6025      	str	r5, [r4, #0]
 800f11c:	bf18      	it	ne
 800f11e:	6059      	strne	r1, [r3, #4]
 800f120:	6863      	ldr	r3, [r4, #4]
 800f122:	bf08      	it	eq
 800f124:	f8c8 1000 	streq.w	r1, [r8]
 800f128:	5162      	str	r2, [r4, r5]
 800f12a:	604b      	str	r3, [r1, #4]
 800f12c:	4630      	mov	r0, r6
 800f12e:	f000 f841 	bl	800f1b4 <__malloc_unlock>
 800f132:	f104 000b 	add.w	r0, r4, #11
 800f136:	1d23      	adds	r3, r4, #4
 800f138:	f020 0007 	bic.w	r0, r0, #7
 800f13c:	1ac2      	subs	r2, r0, r3
 800f13e:	bf1c      	itt	ne
 800f140:	1a1b      	subne	r3, r3, r0
 800f142:	50a3      	strne	r3, [r4, r2]
 800f144:	e7af      	b.n	800f0a6 <_malloc_r+0x22>
 800f146:	6862      	ldr	r2, [r4, #4]
 800f148:	42a3      	cmp	r3, r4
 800f14a:	bf0c      	ite	eq
 800f14c:	f8c8 2000 	streq.w	r2, [r8]
 800f150:	605a      	strne	r2, [r3, #4]
 800f152:	e7eb      	b.n	800f12c <_malloc_r+0xa8>
 800f154:	4623      	mov	r3, r4
 800f156:	6864      	ldr	r4, [r4, #4]
 800f158:	e7ae      	b.n	800f0b8 <_malloc_r+0x34>
 800f15a:	463c      	mov	r4, r7
 800f15c:	687f      	ldr	r7, [r7, #4]
 800f15e:	e7b6      	b.n	800f0ce <_malloc_r+0x4a>
 800f160:	461a      	mov	r2, r3
 800f162:	685b      	ldr	r3, [r3, #4]
 800f164:	42a3      	cmp	r3, r4
 800f166:	d1fb      	bne.n	800f160 <_malloc_r+0xdc>
 800f168:	2300      	movs	r3, #0
 800f16a:	6053      	str	r3, [r2, #4]
 800f16c:	e7de      	b.n	800f12c <_malloc_r+0xa8>
 800f16e:	230c      	movs	r3, #12
 800f170:	6033      	str	r3, [r6, #0]
 800f172:	4630      	mov	r0, r6
 800f174:	f000 f81e 	bl	800f1b4 <__malloc_unlock>
 800f178:	e794      	b.n	800f0a4 <_malloc_r+0x20>
 800f17a:	6005      	str	r5, [r0, #0]
 800f17c:	e7d6      	b.n	800f12c <_malloc_r+0xa8>
 800f17e:	bf00      	nop
 800f180:	20000988 	.word	0x20000988

0800f184 <__ascii_mbtowc>:
 800f184:	b082      	sub	sp, #8
 800f186:	b901      	cbnz	r1, 800f18a <__ascii_mbtowc+0x6>
 800f188:	a901      	add	r1, sp, #4
 800f18a:	b142      	cbz	r2, 800f19e <__ascii_mbtowc+0x1a>
 800f18c:	b14b      	cbz	r3, 800f1a2 <__ascii_mbtowc+0x1e>
 800f18e:	7813      	ldrb	r3, [r2, #0]
 800f190:	600b      	str	r3, [r1, #0]
 800f192:	7812      	ldrb	r2, [r2, #0]
 800f194:	1e10      	subs	r0, r2, #0
 800f196:	bf18      	it	ne
 800f198:	2001      	movne	r0, #1
 800f19a:	b002      	add	sp, #8
 800f19c:	4770      	bx	lr
 800f19e:	4610      	mov	r0, r2
 800f1a0:	e7fb      	b.n	800f19a <__ascii_mbtowc+0x16>
 800f1a2:	f06f 0001 	mvn.w	r0, #1
 800f1a6:	e7f8      	b.n	800f19a <__ascii_mbtowc+0x16>

0800f1a8 <__malloc_lock>:
 800f1a8:	4801      	ldr	r0, [pc, #4]	@ (800f1b0 <__malloc_lock+0x8>)
 800f1aa:	f7fe bd50 	b.w	800dc4e <__retarget_lock_acquire_recursive>
 800f1ae:	bf00      	nop
 800f1b0:	20000980 	.word	0x20000980

0800f1b4 <__malloc_unlock>:
 800f1b4:	4801      	ldr	r0, [pc, #4]	@ (800f1bc <__malloc_unlock+0x8>)
 800f1b6:	f7fe bd4b 	b.w	800dc50 <__retarget_lock_release_recursive>
 800f1ba:	bf00      	nop
 800f1bc:	20000980 	.word	0x20000980

0800f1c0 <_Balloc>:
 800f1c0:	b570      	push	{r4, r5, r6, lr}
 800f1c2:	69c6      	ldr	r6, [r0, #28]
 800f1c4:	4604      	mov	r4, r0
 800f1c6:	460d      	mov	r5, r1
 800f1c8:	b976      	cbnz	r6, 800f1e8 <_Balloc+0x28>
 800f1ca:	2010      	movs	r0, #16
 800f1cc:	f7ff ff30 	bl	800f030 <malloc>
 800f1d0:	4602      	mov	r2, r0
 800f1d2:	61e0      	str	r0, [r4, #28]
 800f1d4:	b920      	cbnz	r0, 800f1e0 <_Balloc+0x20>
 800f1d6:	4b18      	ldr	r3, [pc, #96]	@ (800f238 <_Balloc+0x78>)
 800f1d8:	4818      	ldr	r0, [pc, #96]	@ (800f23c <_Balloc+0x7c>)
 800f1da:	216b      	movs	r1, #107	@ 0x6b
 800f1dc:	f000 ff58 	bl	8010090 <__assert_func>
 800f1e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f1e4:	6006      	str	r6, [r0, #0]
 800f1e6:	60c6      	str	r6, [r0, #12]
 800f1e8:	69e6      	ldr	r6, [r4, #28]
 800f1ea:	68f3      	ldr	r3, [r6, #12]
 800f1ec:	b183      	cbz	r3, 800f210 <_Balloc+0x50>
 800f1ee:	69e3      	ldr	r3, [r4, #28]
 800f1f0:	68db      	ldr	r3, [r3, #12]
 800f1f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f1f6:	b9b8      	cbnz	r0, 800f228 <_Balloc+0x68>
 800f1f8:	2101      	movs	r1, #1
 800f1fa:	fa01 f605 	lsl.w	r6, r1, r5
 800f1fe:	1d72      	adds	r2, r6, #5
 800f200:	0092      	lsls	r2, r2, #2
 800f202:	4620      	mov	r0, r4
 800f204:	f000 ff62 	bl	80100cc <_calloc_r>
 800f208:	b160      	cbz	r0, 800f224 <_Balloc+0x64>
 800f20a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f20e:	e00e      	b.n	800f22e <_Balloc+0x6e>
 800f210:	2221      	movs	r2, #33	@ 0x21
 800f212:	2104      	movs	r1, #4
 800f214:	4620      	mov	r0, r4
 800f216:	f000 ff59 	bl	80100cc <_calloc_r>
 800f21a:	69e3      	ldr	r3, [r4, #28]
 800f21c:	60f0      	str	r0, [r6, #12]
 800f21e:	68db      	ldr	r3, [r3, #12]
 800f220:	2b00      	cmp	r3, #0
 800f222:	d1e4      	bne.n	800f1ee <_Balloc+0x2e>
 800f224:	2000      	movs	r0, #0
 800f226:	bd70      	pop	{r4, r5, r6, pc}
 800f228:	6802      	ldr	r2, [r0, #0]
 800f22a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f22e:	2300      	movs	r3, #0
 800f230:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f234:	e7f7      	b.n	800f226 <_Balloc+0x66>
 800f236:	bf00      	nop
 800f238:	08010846 	.word	0x08010846
 800f23c:	08010926 	.word	0x08010926

0800f240 <_Bfree>:
 800f240:	b570      	push	{r4, r5, r6, lr}
 800f242:	69c6      	ldr	r6, [r0, #28]
 800f244:	4605      	mov	r5, r0
 800f246:	460c      	mov	r4, r1
 800f248:	b976      	cbnz	r6, 800f268 <_Bfree+0x28>
 800f24a:	2010      	movs	r0, #16
 800f24c:	f7ff fef0 	bl	800f030 <malloc>
 800f250:	4602      	mov	r2, r0
 800f252:	61e8      	str	r0, [r5, #28]
 800f254:	b920      	cbnz	r0, 800f260 <_Bfree+0x20>
 800f256:	4b09      	ldr	r3, [pc, #36]	@ (800f27c <_Bfree+0x3c>)
 800f258:	4809      	ldr	r0, [pc, #36]	@ (800f280 <_Bfree+0x40>)
 800f25a:	218f      	movs	r1, #143	@ 0x8f
 800f25c:	f000 ff18 	bl	8010090 <__assert_func>
 800f260:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f264:	6006      	str	r6, [r0, #0]
 800f266:	60c6      	str	r6, [r0, #12]
 800f268:	b13c      	cbz	r4, 800f27a <_Bfree+0x3a>
 800f26a:	69eb      	ldr	r3, [r5, #28]
 800f26c:	6862      	ldr	r2, [r4, #4]
 800f26e:	68db      	ldr	r3, [r3, #12]
 800f270:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f274:	6021      	str	r1, [r4, #0]
 800f276:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f27a:	bd70      	pop	{r4, r5, r6, pc}
 800f27c:	08010846 	.word	0x08010846
 800f280:	08010926 	.word	0x08010926

0800f284 <__multadd>:
 800f284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f288:	690d      	ldr	r5, [r1, #16]
 800f28a:	4607      	mov	r7, r0
 800f28c:	460c      	mov	r4, r1
 800f28e:	461e      	mov	r6, r3
 800f290:	f101 0c14 	add.w	ip, r1, #20
 800f294:	2000      	movs	r0, #0
 800f296:	f8dc 3000 	ldr.w	r3, [ip]
 800f29a:	b299      	uxth	r1, r3
 800f29c:	fb02 6101 	mla	r1, r2, r1, r6
 800f2a0:	0c1e      	lsrs	r6, r3, #16
 800f2a2:	0c0b      	lsrs	r3, r1, #16
 800f2a4:	fb02 3306 	mla	r3, r2, r6, r3
 800f2a8:	b289      	uxth	r1, r1
 800f2aa:	3001      	adds	r0, #1
 800f2ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f2b0:	4285      	cmp	r5, r0
 800f2b2:	f84c 1b04 	str.w	r1, [ip], #4
 800f2b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f2ba:	dcec      	bgt.n	800f296 <__multadd+0x12>
 800f2bc:	b30e      	cbz	r6, 800f302 <__multadd+0x7e>
 800f2be:	68a3      	ldr	r3, [r4, #8]
 800f2c0:	42ab      	cmp	r3, r5
 800f2c2:	dc19      	bgt.n	800f2f8 <__multadd+0x74>
 800f2c4:	6861      	ldr	r1, [r4, #4]
 800f2c6:	4638      	mov	r0, r7
 800f2c8:	3101      	adds	r1, #1
 800f2ca:	f7ff ff79 	bl	800f1c0 <_Balloc>
 800f2ce:	4680      	mov	r8, r0
 800f2d0:	b928      	cbnz	r0, 800f2de <__multadd+0x5a>
 800f2d2:	4602      	mov	r2, r0
 800f2d4:	4b0c      	ldr	r3, [pc, #48]	@ (800f308 <__multadd+0x84>)
 800f2d6:	480d      	ldr	r0, [pc, #52]	@ (800f30c <__multadd+0x88>)
 800f2d8:	21ba      	movs	r1, #186	@ 0xba
 800f2da:	f000 fed9 	bl	8010090 <__assert_func>
 800f2de:	6922      	ldr	r2, [r4, #16]
 800f2e0:	3202      	adds	r2, #2
 800f2e2:	f104 010c 	add.w	r1, r4, #12
 800f2e6:	0092      	lsls	r2, r2, #2
 800f2e8:	300c      	adds	r0, #12
 800f2ea:	f7fe fcb2 	bl	800dc52 <memcpy>
 800f2ee:	4621      	mov	r1, r4
 800f2f0:	4638      	mov	r0, r7
 800f2f2:	f7ff ffa5 	bl	800f240 <_Bfree>
 800f2f6:	4644      	mov	r4, r8
 800f2f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f2fc:	3501      	adds	r5, #1
 800f2fe:	615e      	str	r6, [r3, #20]
 800f300:	6125      	str	r5, [r4, #16]
 800f302:	4620      	mov	r0, r4
 800f304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f308:	080108b5 	.word	0x080108b5
 800f30c:	08010926 	.word	0x08010926

0800f310 <__s2b>:
 800f310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f314:	460c      	mov	r4, r1
 800f316:	4615      	mov	r5, r2
 800f318:	461f      	mov	r7, r3
 800f31a:	2209      	movs	r2, #9
 800f31c:	3308      	adds	r3, #8
 800f31e:	4606      	mov	r6, r0
 800f320:	fb93 f3f2 	sdiv	r3, r3, r2
 800f324:	2100      	movs	r1, #0
 800f326:	2201      	movs	r2, #1
 800f328:	429a      	cmp	r2, r3
 800f32a:	db09      	blt.n	800f340 <__s2b+0x30>
 800f32c:	4630      	mov	r0, r6
 800f32e:	f7ff ff47 	bl	800f1c0 <_Balloc>
 800f332:	b940      	cbnz	r0, 800f346 <__s2b+0x36>
 800f334:	4602      	mov	r2, r0
 800f336:	4b19      	ldr	r3, [pc, #100]	@ (800f39c <__s2b+0x8c>)
 800f338:	4819      	ldr	r0, [pc, #100]	@ (800f3a0 <__s2b+0x90>)
 800f33a:	21d3      	movs	r1, #211	@ 0xd3
 800f33c:	f000 fea8 	bl	8010090 <__assert_func>
 800f340:	0052      	lsls	r2, r2, #1
 800f342:	3101      	adds	r1, #1
 800f344:	e7f0      	b.n	800f328 <__s2b+0x18>
 800f346:	9b08      	ldr	r3, [sp, #32]
 800f348:	6143      	str	r3, [r0, #20]
 800f34a:	2d09      	cmp	r5, #9
 800f34c:	f04f 0301 	mov.w	r3, #1
 800f350:	6103      	str	r3, [r0, #16]
 800f352:	dd16      	ble.n	800f382 <__s2b+0x72>
 800f354:	f104 0909 	add.w	r9, r4, #9
 800f358:	46c8      	mov	r8, r9
 800f35a:	442c      	add	r4, r5
 800f35c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f360:	4601      	mov	r1, r0
 800f362:	3b30      	subs	r3, #48	@ 0x30
 800f364:	220a      	movs	r2, #10
 800f366:	4630      	mov	r0, r6
 800f368:	f7ff ff8c 	bl	800f284 <__multadd>
 800f36c:	45a0      	cmp	r8, r4
 800f36e:	d1f5      	bne.n	800f35c <__s2b+0x4c>
 800f370:	f1a5 0408 	sub.w	r4, r5, #8
 800f374:	444c      	add	r4, r9
 800f376:	1b2d      	subs	r5, r5, r4
 800f378:	1963      	adds	r3, r4, r5
 800f37a:	42bb      	cmp	r3, r7
 800f37c:	db04      	blt.n	800f388 <__s2b+0x78>
 800f37e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f382:	340a      	adds	r4, #10
 800f384:	2509      	movs	r5, #9
 800f386:	e7f6      	b.n	800f376 <__s2b+0x66>
 800f388:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f38c:	4601      	mov	r1, r0
 800f38e:	3b30      	subs	r3, #48	@ 0x30
 800f390:	220a      	movs	r2, #10
 800f392:	4630      	mov	r0, r6
 800f394:	f7ff ff76 	bl	800f284 <__multadd>
 800f398:	e7ee      	b.n	800f378 <__s2b+0x68>
 800f39a:	bf00      	nop
 800f39c:	080108b5 	.word	0x080108b5
 800f3a0:	08010926 	.word	0x08010926

0800f3a4 <__hi0bits>:
 800f3a4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f3a8:	4603      	mov	r3, r0
 800f3aa:	bf36      	itet	cc
 800f3ac:	0403      	lslcc	r3, r0, #16
 800f3ae:	2000      	movcs	r0, #0
 800f3b0:	2010      	movcc	r0, #16
 800f3b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f3b6:	bf3c      	itt	cc
 800f3b8:	021b      	lslcc	r3, r3, #8
 800f3ba:	3008      	addcc	r0, #8
 800f3bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f3c0:	bf3c      	itt	cc
 800f3c2:	011b      	lslcc	r3, r3, #4
 800f3c4:	3004      	addcc	r0, #4
 800f3c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f3ca:	bf3c      	itt	cc
 800f3cc:	009b      	lslcc	r3, r3, #2
 800f3ce:	3002      	addcc	r0, #2
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	db05      	blt.n	800f3e0 <__hi0bits+0x3c>
 800f3d4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f3d8:	f100 0001 	add.w	r0, r0, #1
 800f3dc:	bf08      	it	eq
 800f3de:	2020      	moveq	r0, #32
 800f3e0:	4770      	bx	lr

0800f3e2 <__lo0bits>:
 800f3e2:	6803      	ldr	r3, [r0, #0]
 800f3e4:	4602      	mov	r2, r0
 800f3e6:	f013 0007 	ands.w	r0, r3, #7
 800f3ea:	d00b      	beq.n	800f404 <__lo0bits+0x22>
 800f3ec:	07d9      	lsls	r1, r3, #31
 800f3ee:	d421      	bmi.n	800f434 <__lo0bits+0x52>
 800f3f0:	0798      	lsls	r0, r3, #30
 800f3f2:	bf49      	itett	mi
 800f3f4:	085b      	lsrmi	r3, r3, #1
 800f3f6:	089b      	lsrpl	r3, r3, #2
 800f3f8:	2001      	movmi	r0, #1
 800f3fa:	6013      	strmi	r3, [r2, #0]
 800f3fc:	bf5c      	itt	pl
 800f3fe:	6013      	strpl	r3, [r2, #0]
 800f400:	2002      	movpl	r0, #2
 800f402:	4770      	bx	lr
 800f404:	b299      	uxth	r1, r3
 800f406:	b909      	cbnz	r1, 800f40c <__lo0bits+0x2a>
 800f408:	0c1b      	lsrs	r3, r3, #16
 800f40a:	2010      	movs	r0, #16
 800f40c:	b2d9      	uxtb	r1, r3
 800f40e:	b909      	cbnz	r1, 800f414 <__lo0bits+0x32>
 800f410:	3008      	adds	r0, #8
 800f412:	0a1b      	lsrs	r3, r3, #8
 800f414:	0719      	lsls	r1, r3, #28
 800f416:	bf04      	itt	eq
 800f418:	091b      	lsreq	r3, r3, #4
 800f41a:	3004      	addeq	r0, #4
 800f41c:	0799      	lsls	r1, r3, #30
 800f41e:	bf04      	itt	eq
 800f420:	089b      	lsreq	r3, r3, #2
 800f422:	3002      	addeq	r0, #2
 800f424:	07d9      	lsls	r1, r3, #31
 800f426:	d403      	bmi.n	800f430 <__lo0bits+0x4e>
 800f428:	085b      	lsrs	r3, r3, #1
 800f42a:	f100 0001 	add.w	r0, r0, #1
 800f42e:	d003      	beq.n	800f438 <__lo0bits+0x56>
 800f430:	6013      	str	r3, [r2, #0]
 800f432:	4770      	bx	lr
 800f434:	2000      	movs	r0, #0
 800f436:	4770      	bx	lr
 800f438:	2020      	movs	r0, #32
 800f43a:	4770      	bx	lr

0800f43c <__i2b>:
 800f43c:	b510      	push	{r4, lr}
 800f43e:	460c      	mov	r4, r1
 800f440:	2101      	movs	r1, #1
 800f442:	f7ff febd 	bl	800f1c0 <_Balloc>
 800f446:	4602      	mov	r2, r0
 800f448:	b928      	cbnz	r0, 800f456 <__i2b+0x1a>
 800f44a:	4b05      	ldr	r3, [pc, #20]	@ (800f460 <__i2b+0x24>)
 800f44c:	4805      	ldr	r0, [pc, #20]	@ (800f464 <__i2b+0x28>)
 800f44e:	f240 1145 	movw	r1, #325	@ 0x145
 800f452:	f000 fe1d 	bl	8010090 <__assert_func>
 800f456:	2301      	movs	r3, #1
 800f458:	6144      	str	r4, [r0, #20]
 800f45a:	6103      	str	r3, [r0, #16]
 800f45c:	bd10      	pop	{r4, pc}
 800f45e:	bf00      	nop
 800f460:	080108b5 	.word	0x080108b5
 800f464:	08010926 	.word	0x08010926

0800f468 <__multiply>:
 800f468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f46c:	4614      	mov	r4, r2
 800f46e:	690a      	ldr	r2, [r1, #16]
 800f470:	6923      	ldr	r3, [r4, #16]
 800f472:	429a      	cmp	r2, r3
 800f474:	bfa8      	it	ge
 800f476:	4623      	movge	r3, r4
 800f478:	460f      	mov	r7, r1
 800f47a:	bfa4      	itt	ge
 800f47c:	460c      	movge	r4, r1
 800f47e:	461f      	movge	r7, r3
 800f480:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f484:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f488:	68a3      	ldr	r3, [r4, #8]
 800f48a:	6861      	ldr	r1, [r4, #4]
 800f48c:	eb0a 0609 	add.w	r6, sl, r9
 800f490:	42b3      	cmp	r3, r6
 800f492:	b085      	sub	sp, #20
 800f494:	bfb8      	it	lt
 800f496:	3101      	addlt	r1, #1
 800f498:	f7ff fe92 	bl	800f1c0 <_Balloc>
 800f49c:	b930      	cbnz	r0, 800f4ac <__multiply+0x44>
 800f49e:	4602      	mov	r2, r0
 800f4a0:	4b44      	ldr	r3, [pc, #272]	@ (800f5b4 <__multiply+0x14c>)
 800f4a2:	4845      	ldr	r0, [pc, #276]	@ (800f5b8 <__multiply+0x150>)
 800f4a4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f4a8:	f000 fdf2 	bl	8010090 <__assert_func>
 800f4ac:	f100 0514 	add.w	r5, r0, #20
 800f4b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f4b4:	462b      	mov	r3, r5
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	4543      	cmp	r3, r8
 800f4ba:	d321      	bcc.n	800f500 <__multiply+0x98>
 800f4bc:	f107 0114 	add.w	r1, r7, #20
 800f4c0:	f104 0214 	add.w	r2, r4, #20
 800f4c4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f4c8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f4cc:	9302      	str	r3, [sp, #8]
 800f4ce:	1b13      	subs	r3, r2, r4
 800f4d0:	3b15      	subs	r3, #21
 800f4d2:	f023 0303 	bic.w	r3, r3, #3
 800f4d6:	3304      	adds	r3, #4
 800f4d8:	f104 0715 	add.w	r7, r4, #21
 800f4dc:	42ba      	cmp	r2, r7
 800f4de:	bf38      	it	cc
 800f4e0:	2304      	movcc	r3, #4
 800f4e2:	9301      	str	r3, [sp, #4]
 800f4e4:	9b02      	ldr	r3, [sp, #8]
 800f4e6:	9103      	str	r1, [sp, #12]
 800f4e8:	428b      	cmp	r3, r1
 800f4ea:	d80c      	bhi.n	800f506 <__multiply+0x9e>
 800f4ec:	2e00      	cmp	r6, #0
 800f4ee:	dd03      	ble.n	800f4f8 <__multiply+0x90>
 800f4f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d05b      	beq.n	800f5b0 <__multiply+0x148>
 800f4f8:	6106      	str	r6, [r0, #16]
 800f4fa:	b005      	add	sp, #20
 800f4fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f500:	f843 2b04 	str.w	r2, [r3], #4
 800f504:	e7d8      	b.n	800f4b8 <__multiply+0x50>
 800f506:	f8b1 a000 	ldrh.w	sl, [r1]
 800f50a:	f1ba 0f00 	cmp.w	sl, #0
 800f50e:	d024      	beq.n	800f55a <__multiply+0xf2>
 800f510:	f104 0e14 	add.w	lr, r4, #20
 800f514:	46a9      	mov	r9, r5
 800f516:	f04f 0c00 	mov.w	ip, #0
 800f51a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f51e:	f8d9 3000 	ldr.w	r3, [r9]
 800f522:	fa1f fb87 	uxth.w	fp, r7
 800f526:	b29b      	uxth	r3, r3
 800f528:	fb0a 330b 	mla	r3, sl, fp, r3
 800f52c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800f530:	f8d9 7000 	ldr.w	r7, [r9]
 800f534:	4463      	add	r3, ip
 800f536:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f53a:	fb0a c70b 	mla	r7, sl, fp, ip
 800f53e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800f542:	b29b      	uxth	r3, r3
 800f544:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f548:	4572      	cmp	r2, lr
 800f54a:	f849 3b04 	str.w	r3, [r9], #4
 800f54e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f552:	d8e2      	bhi.n	800f51a <__multiply+0xb2>
 800f554:	9b01      	ldr	r3, [sp, #4]
 800f556:	f845 c003 	str.w	ip, [r5, r3]
 800f55a:	9b03      	ldr	r3, [sp, #12]
 800f55c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f560:	3104      	adds	r1, #4
 800f562:	f1b9 0f00 	cmp.w	r9, #0
 800f566:	d021      	beq.n	800f5ac <__multiply+0x144>
 800f568:	682b      	ldr	r3, [r5, #0]
 800f56a:	f104 0c14 	add.w	ip, r4, #20
 800f56e:	46ae      	mov	lr, r5
 800f570:	f04f 0a00 	mov.w	sl, #0
 800f574:	f8bc b000 	ldrh.w	fp, [ip]
 800f578:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800f57c:	fb09 770b 	mla	r7, r9, fp, r7
 800f580:	4457      	add	r7, sl
 800f582:	b29b      	uxth	r3, r3
 800f584:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f588:	f84e 3b04 	str.w	r3, [lr], #4
 800f58c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f590:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f594:	f8be 3000 	ldrh.w	r3, [lr]
 800f598:	fb09 330a 	mla	r3, r9, sl, r3
 800f59c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800f5a0:	4562      	cmp	r2, ip
 800f5a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f5a6:	d8e5      	bhi.n	800f574 <__multiply+0x10c>
 800f5a8:	9f01      	ldr	r7, [sp, #4]
 800f5aa:	51eb      	str	r3, [r5, r7]
 800f5ac:	3504      	adds	r5, #4
 800f5ae:	e799      	b.n	800f4e4 <__multiply+0x7c>
 800f5b0:	3e01      	subs	r6, #1
 800f5b2:	e79b      	b.n	800f4ec <__multiply+0x84>
 800f5b4:	080108b5 	.word	0x080108b5
 800f5b8:	08010926 	.word	0x08010926

0800f5bc <__pow5mult>:
 800f5bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f5c0:	4615      	mov	r5, r2
 800f5c2:	f012 0203 	ands.w	r2, r2, #3
 800f5c6:	4607      	mov	r7, r0
 800f5c8:	460e      	mov	r6, r1
 800f5ca:	d007      	beq.n	800f5dc <__pow5mult+0x20>
 800f5cc:	4c25      	ldr	r4, [pc, #148]	@ (800f664 <__pow5mult+0xa8>)
 800f5ce:	3a01      	subs	r2, #1
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f5d6:	f7ff fe55 	bl	800f284 <__multadd>
 800f5da:	4606      	mov	r6, r0
 800f5dc:	10ad      	asrs	r5, r5, #2
 800f5de:	d03d      	beq.n	800f65c <__pow5mult+0xa0>
 800f5e0:	69fc      	ldr	r4, [r7, #28]
 800f5e2:	b97c      	cbnz	r4, 800f604 <__pow5mult+0x48>
 800f5e4:	2010      	movs	r0, #16
 800f5e6:	f7ff fd23 	bl	800f030 <malloc>
 800f5ea:	4602      	mov	r2, r0
 800f5ec:	61f8      	str	r0, [r7, #28]
 800f5ee:	b928      	cbnz	r0, 800f5fc <__pow5mult+0x40>
 800f5f0:	4b1d      	ldr	r3, [pc, #116]	@ (800f668 <__pow5mult+0xac>)
 800f5f2:	481e      	ldr	r0, [pc, #120]	@ (800f66c <__pow5mult+0xb0>)
 800f5f4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f5f8:	f000 fd4a 	bl	8010090 <__assert_func>
 800f5fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f600:	6004      	str	r4, [r0, #0]
 800f602:	60c4      	str	r4, [r0, #12]
 800f604:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f608:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f60c:	b94c      	cbnz	r4, 800f622 <__pow5mult+0x66>
 800f60e:	f240 2171 	movw	r1, #625	@ 0x271
 800f612:	4638      	mov	r0, r7
 800f614:	f7ff ff12 	bl	800f43c <__i2b>
 800f618:	2300      	movs	r3, #0
 800f61a:	f8c8 0008 	str.w	r0, [r8, #8]
 800f61e:	4604      	mov	r4, r0
 800f620:	6003      	str	r3, [r0, #0]
 800f622:	f04f 0900 	mov.w	r9, #0
 800f626:	07eb      	lsls	r3, r5, #31
 800f628:	d50a      	bpl.n	800f640 <__pow5mult+0x84>
 800f62a:	4631      	mov	r1, r6
 800f62c:	4622      	mov	r2, r4
 800f62e:	4638      	mov	r0, r7
 800f630:	f7ff ff1a 	bl	800f468 <__multiply>
 800f634:	4631      	mov	r1, r6
 800f636:	4680      	mov	r8, r0
 800f638:	4638      	mov	r0, r7
 800f63a:	f7ff fe01 	bl	800f240 <_Bfree>
 800f63e:	4646      	mov	r6, r8
 800f640:	106d      	asrs	r5, r5, #1
 800f642:	d00b      	beq.n	800f65c <__pow5mult+0xa0>
 800f644:	6820      	ldr	r0, [r4, #0]
 800f646:	b938      	cbnz	r0, 800f658 <__pow5mult+0x9c>
 800f648:	4622      	mov	r2, r4
 800f64a:	4621      	mov	r1, r4
 800f64c:	4638      	mov	r0, r7
 800f64e:	f7ff ff0b 	bl	800f468 <__multiply>
 800f652:	6020      	str	r0, [r4, #0]
 800f654:	f8c0 9000 	str.w	r9, [r0]
 800f658:	4604      	mov	r4, r0
 800f65a:	e7e4      	b.n	800f626 <__pow5mult+0x6a>
 800f65c:	4630      	mov	r0, r6
 800f65e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f662:	bf00      	nop
 800f664:	08010980 	.word	0x08010980
 800f668:	08010846 	.word	0x08010846
 800f66c:	08010926 	.word	0x08010926

0800f670 <__lshift>:
 800f670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f674:	460c      	mov	r4, r1
 800f676:	6849      	ldr	r1, [r1, #4]
 800f678:	6923      	ldr	r3, [r4, #16]
 800f67a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f67e:	68a3      	ldr	r3, [r4, #8]
 800f680:	4607      	mov	r7, r0
 800f682:	4691      	mov	r9, r2
 800f684:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f688:	f108 0601 	add.w	r6, r8, #1
 800f68c:	42b3      	cmp	r3, r6
 800f68e:	db0b      	blt.n	800f6a8 <__lshift+0x38>
 800f690:	4638      	mov	r0, r7
 800f692:	f7ff fd95 	bl	800f1c0 <_Balloc>
 800f696:	4605      	mov	r5, r0
 800f698:	b948      	cbnz	r0, 800f6ae <__lshift+0x3e>
 800f69a:	4602      	mov	r2, r0
 800f69c:	4b28      	ldr	r3, [pc, #160]	@ (800f740 <__lshift+0xd0>)
 800f69e:	4829      	ldr	r0, [pc, #164]	@ (800f744 <__lshift+0xd4>)
 800f6a0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f6a4:	f000 fcf4 	bl	8010090 <__assert_func>
 800f6a8:	3101      	adds	r1, #1
 800f6aa:	005b      	lsls	r3, r3, #1
 800f6ac:	e7ee      	b.n	800f68c <__lshift+0x1c>
 800f6ae:	2300      	movs	r3, #0
 800f6b0:	f100 0114 	add.w	r1, r0, #20
 800f6b4:	f100 0210 	add.w	r2, r0, #16
 800f6b8:	4618      	mov	r0, r3
 800f6ba:	4553      	cmp	r3, sl
 800f6bc:	db33      	blt.n	800f726 <__lshift+0xb6>
 800f6be:	6920      	ldr	r0, [r4, #16]
 800f6c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f6c4:	f104 0314 	add.w	r3, r4, #20
 800f6c8:	f019 091f 	ands.w	r9, r9, #31
 800f6cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f6d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f6d4:	d02b      	beq.n	800f72e <__lshift+0xbe>
 800f6d6:	f1c9 0e20 	rsb	lr, r9, #32
 800f6da:	468a      	mov	sl, r1
 800f6dc:	2200      	movs	r2, #0
 800f6de:	6818      	ldr	r0, [r3, #0]
 800f6e0:	fa00 f009 	lsl.w	r0, r0, r9
 800f6e4:	4310      	orrs	r0, r2
 800f6e6:	f84a 0b04 	str.w	r0, [sl], #4
 800f6ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6ee:	459c      	cmp	ip, r3
 800f6f0:	fa22 f20e 	lsr.w	r2, r2, lr
 800f6f4:	d8f3      	bhi.n	800f6de <__lshift+0x6e>
 800f6f6:	ebac 0304 	sub.w	r3, ip, r4
 800f6fa:	3b15      	subs	r3, #21
 800f6fc:	f023 0303 	bic.w	r3, r3, #3
 800f700:	3304      	adds	r3, #4
 800f702:	f104 0015 	add.w	r0, r4, #21
 800f706:	4584      	cmp	ip, r0
 800f708:	bf38      	it	cc
 800f70a:	2304      	movcc	r3, #4
 800f70c:	50ca      	str	r2, [r1, r3]
 800f70e:	b10a      	cbz	r2, 800f714 <__lshift+0xa4>
 800f710:	f108 0602 	add.w	r6, r8, #2
 800f714:	3e01      	subs	r6, #1
 800f716:	4638      	mov	r0, r7
 800f718:	612e      	str	r6, [r5, #16]
 800f71a:	4621      	mov	r1, r4
 800f71c:	f7ff fd90 	bl	800f240 <_Bfree>
 800f720:	4628      	mov	r0, r5
 800f722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f726:	f842 0f04 	str.w	r0, [r2, #4]!
 800f72a:	3301      	adds	r3, #1
 800f72c:	e7c5      	b.n	800f6ba <__lshift+0x4a>
 800f72e:	3904      	subs	r1, #4
 800f730:	f853 2b04 	ldr.w	r2, [r3], #4
 800f734:	f841 2f04 	str.w	r2, [r1, #4]!
 800f738:	459c      	cmp	ip, r3
 800f73a:	d8f9      	bhi.n	800f730 <__lshift+0xc0>
 800f73c:	e7ea      	b.n	800f714 <__lshift+0xa4>
 800f73e:	bf00      	nop
 800f740:	080108b5 	.word	0x080108b5
 800f744:	08010926 	.word	0x08010926

0800f748 <__mcmp>:
 800f748:	690a      	ldr	r2, [r1, #16]
 800f74a:	4603      	mov	r3, r0
 800f74c:	6900      	ldr	r0, [r0, #16]
 800f74e:	1a80      	subs	r0, r0, r2
 800f750:	b530      	push	{r4, r5, lr}
 800f752:	d10e      	bne.n	800f772 <__mcmp+0x2a>
 800f754:	3314      	adds	r3, #20
 800f756:	3114      	adds	r1, #20
 800f758:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f75c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f760:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f764:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f768:	4295      	cmp	r5, r2
 800f76a:	d003      	beq.n	800f774 <__mcmp+0x2c>
 800f76c:	d205      	bcs.n	800f77a <__mcmp+0x32>
 800f76e:	f04f 30ff 	mov.w	r0, #4294967295
 800f772:	bd30      	pop	{r4, r5, pc}
 800f774:	42a3      	cmp	r3, r4
 800f776:	d3f3      	bcc.n	800f760 <__mcmp+0x18>
 800f778:	e7fb      	b.n	800f772 <__mcmp+0x2a>
 800f77a:	2001      	movs	r0, #1
 800f77c:	e7f9      	b.n	800f772 <__mcmp+0x2a>
	...

0800f780 <__mdiff>:
 800f780:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f784:	4689      	mov	r9, r1
 800f786:	4606      	mov	r6, r0
 800f788:	4611      	mov	r1, r2
 800f78a:	4648      	mov	r0, r9
 800f78c:	4614      	mov	r4, r2
 800f78e:	f7ff ffdb 	bl	800f748 <__mcmp>
 800f792:	1e05      	subs	r5, r0, #0
 800f794:	d112      	bne.n	800f7bc <__mdiff+0x3c>
 800f796:	4629      	mov	r1, r5
 800f798:	4630      	mov	r0, r6
 800f79a:	f7ff fd11 	bl	800f1c0 <_Balloc>
 800f79e:	4602      	mov	r2, r0
 800f7a0:	b928      	cbnz	r0, 800f7ae <__mdiff+0x2e>
 800f7a2:	4b3f      	ldr	r3, [pc, #252]	@ (800f8a0 <__mdiff+0x120>)
 800f7a4:	f240 2137 	movw	r1, #567	@ 0x237
 800f7a8:	483e      	ldr	r0, [pc, #248]	@ (800f8a4 <__mdiff+0x124>)
 800f7aa:	f000 fc71 	bl	8010090 <__assert_func>
 800f7ae:	2301      	movs	r3, #1
 800f7b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f7b4:	4610      	mov	r0, r2
 800f7b6:	b003      	add	sp, #12
 800f7b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7bc:	bfbc      	itt	lt
 800f7be:	464b      	movlt	r3, r9
 800f7c0:	46a1      	movlt	r9, r4
 800f7c2:	4630      	mov	r0, r6
 800f7c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f7c8:	bfba      	itte	lt
 800f7ca:	461c      	movlt	r4, r3
 800f7cc:	2501      	movlt	r5, #1
 800f7ce:	2500      	movge	r5, #0
 800f7d0:	f7ff fcf6 	bl	800f1c0 <_Balloc>
 800f7d4:	4602      	mov	r2, r0
 800f7d6:	b918      	cbnz	r0, 800f7e0 <__mdiff+0x60>
 800f7d8:	4b31      	ldr	r3, [pc, #196]	@ (800f8a0 <__mdiff+0x120>)
 800f7da:	f240 2145 	movw	r1, #581	@ 0x245
 800f7de:	e7e3      	b.n	800f7a8 <__mdiff+0x28>
 800f7e0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f7e4:	6926      	ldr	r6, [r4, #16]
 800f7e6:	60c5      	str	r5, [r0, #12]
 800f7e8:	f109 0310 	add.w	r3, r9, #16
 800f7ec:	f109 0514 	add.w	r5, r9, #20
 800f7f0:	f104 0e14 	add.w	lr, r4, #20
 800f7f4:	f100 0b14 	add.w	fp, r0, #20
 800f7f8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f7fc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f800:	9301      	str	r3, [sp, #4]
 800f802:	46d9      	mov	r9, fp
 800f804:	f04f 0c00 	mov.w	ip, #0
 800f808:	9b01      	ldr	r3, [sp, #4]
 800f80a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f80e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f812:	9301      	str	r3, [sp, #4]
 800f814:	fa1f f38a 	uxth.w	r3, sl
 800f818:	4619      	mov	r1, r3
 800f81a:	b283      	uxth	r3, r0
 800f81c:	1acb      	subs	r3, r1, r3
 800f81e:	0c00      	lsrs	r0, r0, #16
 800f820:	4463      	add	r3, ip
 800f822:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f826:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f82a:	b29b      	uxth	r3, r3
 800f82c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f830:	4576      	cmp	r6, lr
 800f832:	f849 3b04 	str.w	r3, [r9], #4
 800f836:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f83a:	d8e5      	bhi.n	800f808 <__mdiff+0x88>
 800f83c:	1b33      	subs	r3, r6, r4
 800f83e:	3b15      	subs	r3, #21
 800f840:	f023 0303 	bic.w	r3, r3, #3
 800f844:	3415      	adds	r4, #21
 800f846:	3304      	adds	r3, #4
 800f848:	42a6      	cmp	r6, r4
 800f84a:	bf38      	it	cc
 800f84c:	2304      	movcc	r3, #4
 800f84e:	441d      	add	r5, r3
 800f850:	445b      	add	r3, fp
 800f852:	461e      	mov	r6, r3
 800f854:	462c      	mov	r4, r5
 800f856:	4544      	cmp	r4, r8
 800f858:	d30e      	bcc.n	800f878 <__mdiff+0xf8>
 800f85a:	f108 0103 	add.w	r1, r8, #3
 800f85e:	1b49      	subs	r1, r1, r5
 800f860:	f021 0103 	bic.w	r1, r1, #3
 800f864:	3d03      	subs	r5, #3
 800f866:	45a8      	cmp	r8, r5
 800f868:	bf38      	it	cc
 800f86a:	2100      	movcc	r1, #0
 800f86c:	440b      	add	r3, r1
 800f86e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f872:	b191      	cbz	r1, 800f89a <__mdiff+0x11a>
 800f874:	6117      	str	r7, [r2, #16]
 800f876:	e79d      	b.n	800f7b4 <__mdiff+0x34>
 800f878:	f854 1b04 	ldr.w	r1, [r4], #4
 800f87c:	46e6      	mov	lr, ip
 800f87e:	0c08      	lsrs	r0, r1, #16
 800f880:	fa1c fc81 	uxtah	ip, ip, r1
 800f884:	4471      	add	r1, lr
 800f886:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f88a:	b289      	uxth	r1, r1
 800f88c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f890:	f846 1b04 	str.w	r1, [r6], #4
 800f894:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f898:	e7dd      	b.n	800f856 <__mdiff+0xd6>
 800f89a:	3f01      	subs	r7, #1
 800f89c:	e7e7      	b.n	800f86e <__mdiff+0xee>
 800f89e:	bf00      	nop
 800f8a0:	080108b5 	.word	0x080108b5
 800f8a4:	08010926 	.word	0x08010926

0800f8a8 <__ulp>:
 800f8a8:	b082      	sub	sp, #8
 800f8aa:	ed8d 0b00 	vstr	d0, [sp]
 800f8ae:	9a01      	ldr	r2, [sp, #4]
 800f8b0:	4b0f      	ldr	r3, [pc, #60]	@ (800f8f0 <__ulp+0x48>)
 800f8b2:	4013      	ands	r3, r2
 800f8b4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	dc08      	bgt.n	800f8ce <__ulp+0x26>
 800f8bc:	425b      	negs	r3, r3
 800f8be:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f8c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f8c6:	da04      	bge.n	800f8d2 <__ulp+0x2a>
 800f8c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f8cc:	4113      	asrs	r3, r2
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	e008      	b.n	800f8e4 <__ulp+0x3c>
 800f8d2:	f1a2 0314 	sub.w	r3, r2, #20
 800f8d6:	2b1e      	cmp	r3, #30
 800f8d8:	bfda      	itte	le
 800f8da:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f8de:	40da      	lsrle	r2, r3
 800f8e0:	2201      	movgt	r2, #1
 800f8e2:	2300      	movs	r3, #0
 800f8e4:	4619      	mov	r1, r3
 800f8e6:	4610      	mov	r0, r2
 800f8e8:	ec41 0b10 	vmov	d0, r0, r1
 800f8ec:	b002      	add	sp, #8
 800f8ee:	4770      	bx	lr
 800f8f0:	7ff00000 	.word	0x7ff00000

0800f8f4 <__b2d>:
 800f8f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8f8:	6906      	ldr	r6, [r0, #16]
 800f8fa:	f100 0814 	add.w	r8, r0, #20
 800f8fe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f902:	1f37      	subs	r7, r6, #4
 800f904:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f908:	4610      	mov	r0, r2
 800f90a:	f7ff fd4b 	bl	800f3a4 <__hi0bits>
 800f90e:	f1c0 0320 	rsb	r3, r0, #32
 800f912:	280a      	cmp	r0, #10
 800f914:	600b      	str	r3, [r1, #0]
 800f916:	491b      	ldr	r1, [pc, #108]	@ (800f984 <__b2d+0x90>)
 800f918:	dc15      	bgt.n	800f946 <__b2d+0x52>
 800f91a:	f1c0 0c0b 	rsb	ip, r0, #11
 800f91e:	fa22 f30c 	lsr.w	r3, r2, ip
 800f922:	45b8      	cmp	r8, r7
 800f924:	ea43 0501 	orr.w	r5, r3, r1
 800f928:	bf34      	ite	cc
 800f92a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f92e:	2300      	movcs	r3, #0
 800f930:	3015      	adds	r0, #21
 800f932:	fa02 f000 	lsl.w	r0, r2, r0
 800f936:	fa23 f30c 	lsr.w	r3, r3, ip
 800f93a:	4303      	orrs	r3, r0
 800f93c:	461c      	mov	r4, r3
 800f93e:	ec45 4b10 	vmov	d0, r4, r5
 800f942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f946:	45b8      	cmp	r8, r7
 800f948:	bf3a      	itte	cc
 800f94a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f94e:	f1a6 0708 	subcc.w	r7, r6, #8
 800f952:	2300      	movcs	r3, #0
 800f954:	380b      	subs	r0, #11
 800f956:	d012      	beq.n	800f97e <__b2d+0x8a>
 800f958:	f1c0 0120 	rsb	r1, r0, #32
 800f95c:	fa23 f401 	lsr.w	r4, r3, r1
 800f960:	4082      	lsls	r2, r0
 800f962:	4322      	orrs	r2, r4
 800f964:	4547      	cmp	r7, r8
 800f966:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f96a:	bf8c      	ite	hi
 800f96c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f970:	2200      	movls	r2, #0
 800f972:	4083      	lsls	r3, r0
 800f974:	40ca      	lsrs	r2, r1
 800f976:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f97a:	4313      	orrs	r3, r2
 800f97c:	e7de      	b.n	800f93c <__b2d+0x48>
 800f97e:	ea42 0501 	orr.w	r5, r2, r1
 800f982:	e7db      	b.n	800f93c <__b2d+0x48>
 800f984:	3ff00000 	.word	0x3ff00000

0800f988 <__d2b>:
 800f988:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f98c:	460f      	mov	r7, r1
 800f98e:	2101      	movs	r1, #1
 800f990:	ec59 8b10 	vmov	r8, r9, d0
 800f994:	4616      	mov	r6, r2
 800f996:	f7ff fc13 	bl	800f1c0 <_Balloc>
 800f99a:	4604      	mov	r4, r0
 800f99c:	b930      	cbnz	r0, 800f9ac <__d2b+0x24>
 800f99e:	4602      	mov	r2, r0
 800f9a0:	4b23      	ldr	r3, [pc, #140]	@ (800fa30 <__d2b+0xa8>)
 800f9a2:	4824      	ldr	r0, [pc, #144]	@ (800fa34 <__d2b+0xac>)
 800f9a4:	f240 310f 	movw	r1, #783	@ 0x30f
 800f9a8:	f000 fb72 	bl	8010090 <__assert_func>
 800f9ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f9b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f9b4:	b10d      	cbz	r5, 800f9ba <__d2b+0x32>
 800f9b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f9ba:	9301      	str	r3, [sp, #4]
 800f9bc:	f1b8 0300 	subs.w	r3, r8, #0
 800f9c0:	d023      	beq.n	800fa0a <__d2b+0x82>
 800f9c2:	4668      	mov	r0, sp
 800f9c4:	9300      	str	r3, [sp, #0]
 800f9c6:	f7ff fd0c 	bl	800f3e2 <__lo0bits>
 800f9ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f9ce:	b1d0      	cbz	r0, 800fa06 <__d2b+0x7e>
 800f9d0:	f1c0 0320 	rsb	r3, r0, #32
 800f9d4:	fa02 f303 	lsl.w	r3, r2, r3
 800f9d8:	430b      	orrs	r3, r1
 800f9da:	40c2      	lsrs	r2, r0
 800f9dc:	6163      	str	r3, [r4, #20]
 800f9de:	9201      	str	r2, [sp, #4]
 800f9e0:	9b01      	ldr	r3, [sp, #4]
 800f9e2:	61a3      	str	r3, [r4, #24]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	bf0c      	ite	eq
 800f9e8:	2201      	moveq	r2, #1
 800f9ea:	2202      	movne	r2, #2
 800f9ec:	6122      	str	r2, [r4, #16]
 800f9ee:	b1a5      	cbz	r5, 800fa1a <__d2b+0x92>
 800f9f0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f9f4:	4405      	add	r5, r0
 800f9f6:	603d      	str	r5, [r7, #0]
 800f9f8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f9fc:	6030      	str	r0, [r6, #0]
 800f9fe:	4620      	mov	r0, r4
 800fa00:	b003      	add	sp, #12
 800fa02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa06:	6161      	str	r1, [r4, #20]
 800fa08:	e7ea      	b.n	800f9e0 <__d2b+0x58>
 800fa0a:	a801      	add	r0, sp, #4
 800fa0c:	f7ff fce9 	bl	800f3e2 <__lo0bits>
 800fa10:	9b01      	ldr	r3, [sp, #4]
 800fa12:	6163      	str	r3, [r4, #20]
 800fa14:	3020      	adds	r0, #32
 800fa16:	2201      	movs	r2, #1
 800fa18:	e7e8      	b.n	800f9ec <__d2b+0x64>
 800fa1a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fa1e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fa22:	6038      	str	r0, [r7, #0]
 800fa24:	6918      	ldr	r0, [r3, #16]
 800fa26:	f7ff fcbd 	bl	800f3a4 <__hi0bits>
 800fa2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fa2e:	e7e5      	b.n	800f9fc <__d2b+0x74>
 800fa30:	080108b5 	.word	0x080108b5
 800fa34:	08010926 	.word	0x08010926

0800fa38 <__ratio>:
 800fa38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa3c:	b085      	sub	sp, #20
 800fa3e:	e9cd 1000 	strd	r1, r0, [sp]
 800fa42:	a902      	add	r1, sp, #8
 800fa44:	f7ff ff56 	bl	800f8f4 <__b2d>
 800fa48:	9800      	ldr	r0, [sp, #0]
 800fa4a:	a903      	add	r1, sp, #12
 800fa4c:	ec55 4b10 	vmov	r4, r5, d0
 800fa50:	f7ff ff50 	bl	800f8f4 <__b2d>
 800fa54:	9b01      	ldr	r3, [sp, #4]
 800fa56:	6919      	ldr	r1, [r3, #16]
 800fa58:	9b00      	ldr	r3, [sp, #0]
 800fa5a:	691b      	ldr	r3, [r3, #16]
 800fa5c:	1ac9      	subs	r1, r1, r3
 800fa5e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800fa62:	1a9b      	subs	r3, r3, r2
 800fa64:	ec5b ab10 	vmov	sl, fp, d0
 800fa68:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	bfce      	itee	gt
 800fa70:	462a      	movgt	r2, r5
 800fa72:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fa76:	465a      	movle	r2, fp
 800fa78:	462f      	mov	r7, r5
 800fa7a:	46d9      	mov	r9, fp
 800fa7c:	bfcc      	ite	gt
 800fa7e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800fa82:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800fa86:	464b      	mov	r3, r9
 800fa88:	4652      	mov	r2, sl
 800fa8a:	4620      	mov	r0, r4
 800fa8c:	4639      	mov	r1, r7
 800fa8e:	f7f0 ff05 	bl	800089c <__aeabi_ddiv>
 800fa92:	ec41 0b10 	vmov	d0, r0, r1
 800fa96:	b005      	add	sp, #20
 800fa98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fa9c <__copybits>:
 800fa9c:	3901      	subs	r1, #1
 800fa9e:	b570      	push	{r4, r5, r6, lr}
 800faa0:	1149      	asrs	r1, r1, #5
 800faa2:	6914      	ldr	r4, [r2, #16]
 800faa4:	3101      	adds	r1, #1
 800faa6:	f102 0314 	add.w	r3, r2, #20
 800faaa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800faae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fab2:	1f05      	subs	r5, r0, #4
 800fab4:	42a3      	cmp	r3, r4
 800fab6:	d30c      	bcc.n	800fad2 <__copybits+0x36>
 800fab8:	1aa3      	subs	r3, r4, r2
 800faba:	3b11      	subs	r3, #17
 800fabc:	f023 0303 	bic.w	r3, r3, #3
 800fac0:	3211      	adds	r2, #17
 800fac2:	42a2      	cmp	r2, r4
 800fac4:	bf88      	it	hi
 800fac6:	2300      	movhi	r3, #0
 800fac8:	4418      	add	r0, r3
 800faca:	2300      	movs	r3, #0
 800facc:	4288      	cmp	r0, r1
 800face:	d305      	bcc.n	800fadc <__copybits+0x40>
 800fad0:	bd70      	pop	{r4, r5, r6, pc}
 800fad2:	f853 6b04 	ldr.w	r6, [r3], #4
 800fad6:	f845 6f04 	str.w	r6, [r5, #4]!
 800fada:	e7eb      	b.n	800fab4 <__copybits+0x18>
 800fadc:	f840 3b04 	str.w	r3, [r0], #4
 800fae0:	e7f4      	b.n	800facc <__copybits+0x30>

0800fae2 <__any_on>:
 800fae2:	f100 0214 	add.w	r2, r0, #20
 800fae6:	6900      	ldr	r0, [r0, #16]
 800fae8:	114b      	asrs	r3, r1, #5
 800faea:	4298      	cmp	r0, r3
 800faec:	b510      	push	{r4, lr}
 800faee:	db11      	blt.n	800fb14 <__any_on+0x32>
 800faf0:	dd0a      	ble.n	800fb08 <__any_on+0x26>
 800faf2:	f011 011f 	ands.w	r1, r1, #31
 800faf6:	d007      	beq.n	800fb08 <__any_on+0x26>
 800faf8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fafc:	fa24 f001 	lsr.w	r0, r4, r1
 800fb00:	fa00 f101 	lsl.w	r1, r0, r1
 800fb04:	428c      	cmp	r4, r1
 800fb06:	d10b      	bne.n	800fb20 <__any_on+0x3e>
 800fb08:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fb0c:	4293      	cmp	r3, r2
 800fb0e:	d803      	bhi.n	800fb18 <__any_on+0x36>
 800fb10:	2000      	movs	r0, #0
 800fb12:	bd10      	pop	{r4, pc}
 800fb14:	4603      	mov	r3, r0
 800fb16:	e7f7      	b.n	800fb08 <__any_on+0x26>
 800fb18:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fb1c:	2900      	cmp	r1, #0
 800fb1e:	d0f5      	beq.n	800fb0c <__any_on+0x2a>
 800fb20:	2001      	movs	r0, #1
 800fb22:	e7f6      	b.n	800fb12 <__any_on+0x30>

0800fb24 <_strtol_l.constprop.0>:
 800fb24:	2b24      	cmp	r3, #36	@ 0x24
 800fb26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb2a:	4686      	mov	lr, r0
 800fb2c:	4690      	mov	r8, r2
 800fb2e:	d801      	bhi.n	800fb34 <_strtol_l.constprop.0+0x10>
 800fb30:	2b01      	cmp	r3, #1
 800fb32:	d106      	bne.n	800fb42 <_strtol_l.constprop.0+0x1e>
 800fb34:	f7fe f860 	bl	800dbf8 <__errno>
 800fb38:	2316      	movs	r3, #22
 800fb3a:	6003      	str	r3, [r0, #0]
 800fb3c:	2000      	movs	r0, #0
 800fb3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb42:	4834      	ldr	r0, [pc, #208]	@ (800fc14 <_strtol_l.constprop.0+0xf0>)
 800fb44:	460d      	mov	r5, r1
 800fb46:	462a      	mov	r2, r5
 800fb48:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fb4c:	5d06      	ldrb	r6, [r0, r4]
 800fb4e:	f016 0608 	ands.w	r6, r6, #8
 800fb52:	d1f8      	bne.n	800fb46 <_strtol_l.constprop.0+0x22>
 800fb54:	2c2d      	cmp	r4, #45	@ 0x2d
 800fb56:	d12d      	bne.n	800fbb4 <_strtol_l.constprop.0+0x90>
 800fb58:	782c      	ldrb	r4, [r5, #0]
 800fb5a:	2601      	movs	r6, #1
 800fb5c:	1c95      	adds	r5, r2, #2
 800fb5e:	f033 0210 	bics.w	r2, r3, #16
 800fb62:	d109      	bne.n	800fb78 <_strtol_l.constprop.0+0x54>
 800fb64:	2c30      	cmp	r4, #48	@ 0x30
 800fb66:	d12a      	bne.n	800fbbe <_strtol_l.constprop.0+0x9a>
 800fb68:	782a      	ldrb	r2, [r5, #0]
 800fb6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fb6e:	2a58      	cmp	r2, #88	@ 0x58
 800fb70:	d125      	bne.n	800fbbe <_strtol_l.constprop.0+0x9a>
 800fb72:	786c      	ldrb	r4, [r5, #1]
 800fb74:	2310      	movs	r3, #16
 800fb76:	3502      	adds	r5, #2
 800fb78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fb7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fb80:	2200      	movs	r2, #0
 800fb82:	fbbc f9f3 	udiv	r9, ip, r3
 800fb86:	4610      	mov	r0, r2
 800fb88:	fb03 ca19 	mls	sl, r3, r9, ip
 800fb8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fb90:	2f09      	cmp	r7, #9
 800fb92:	d81b      	bhi.n	800fbcc <_strtol_l.constprop.0+0xa8>
 800fb94:	463c      	mov	r4, r7
 800fb96:	42a3      	cmp	r3, r4
 800fb98:	dd27      	ble.n	800fbea <_strtol_l.constprop.0+0xc6>
 800fb9a:	1c57      	adds	r7, r2, #1
 800fb9c:	d007      	beq.n	800fbae <_strtol_l.constprop.0+0x8a>
 800fb9e:	4581      	cmp	r9, r0
 800fba0:	d320      	bcc.n	800fbe4 <_strtol_l.constprop.0+0xc0>
 800fba2:	d101      	bne.n	800fba8 <_strtol_l.constprop.0+0x84>
 800fba4:	45a2      	cmp	sl, r4
 800fba6:	db1d      	blt.n	800fbe4 <_strtol_l.constprop.0+0xc0>
 800fba8:	fb00 4003 	mla	r0, r0, r3, r4
 800fbac:	2201      	movs	r2, #1
 800fbae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fbb2:	e7eb      	b.n	800fb8c <_strtol_l.constprop.0+0x68>
 800fbb4:	2c2b      	cmp	r4, #43	@ 0x2b
 800fbb6:	bf04      	itt	eq
 800fbb8:	782c      	ldrbeq	r4, [r5, #0]
 800fbba:	1c95      	addeq	r5, r2, #2
 800fbbc:	e7cf      	b.n	800fb5e <_strtol_l.constprop.0+0x3a>
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d1da      	bne.n	800fb78 <_strtol_l.constprop.0+0x54>
 800fbc2:	2c30      	cmp	r4, #48	@ 0x30
 800fbc4:	bf0c      	ite	eq
 800fbc6:	2308      	moveq	r3, #8
 800fbc8:	230a      	movne	r3, #10
 800fbca:	e7d5      	b.n	800fb78 <_strtol_l.constprop.0+0x54>
 800fbcc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fbd0:	2f19      	cmp	r7, #25
 800fbd2:	d801      	bhi.n	800fbd8 <_strtol_l.constprop.0+0xb4>
 800fbd4:	3c37      	subs	r4, #55	@ 0x37
 800fbd6:	e7de      	b.n	800fb96 <_strtol_l.constprop.0+0x72>
 800fbd8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fbdc:	2f19      	cmp	r7, #25
 800fbde:	d804      	bhi.n	800fbea <_strtol_l.constprop.0+0xc6>
 800fbe0:	3c57      	subs	r4, #87	@ 0x57
 800fbe2:	e7d8      	b.n	800fb96 <_strtol_l.constprop.0+0x72>
 800fbe4:	f04f 32ff 	mov.w	r2, #4294967295
 800fbe8:	e7e1      	b.n	800fbae <_strtol_l.constprop.0+0x8a>
 800fbea:	1c53      	adds	r3, r2, #1
 800fbec:	d108      	bne.n	800fc00 <_strtol_l.constprop.0+0xdc>
 800fbee:	2322      	movs	r3, #34	@ 0x22
 800fbf0:	f8ce 3000 	str.w	r3, [lr]
 800fbf4:	4660      	mov	r0, ip
 800fbf6:	f1b8 0f00 	cmp.w	r8, #0
 800fbfa:	d0a0      	beq.n	800fb3e <_strtol_l.constprop.0+0x1a>
 800fbfc:	1e69      	subs	r1, r5, #1
 800fbfe:	e006      	b.n	800fc0e <_strtol_l.constprop.0+0xea>
 800fc00:	b106      	cbz	r6, 800fc04 <_strtol_l.constprop.0+0xe0>
 800fc02:	4240      	negs	r0, r0
 800fc04:	f1b8 0f00 	cmp.w	r8, #0
 800fc08:	d099      	beq.n	800fb3e <_strtol_l.constprop.0+0x1a>
 800fc0a:	2a00      	cmp	r2, #0
 800fc0c:	d1f6      	bne.n	800fbfc <_strtol_l.constprop.0+0xd8>
 800fc0e:	f8c8 1000 	str.w	r1, [r8]
 800fc12:	e794      	b.n	800fb3e <_strtol_l.constprop.0+0x1a>
 800fc14:	08010a81 	.word	0x08010a81

0800fc18 <_strtol_r>:
 800fc18:	f7ff bf84 	b.w	800fb24 <_strtol_l.constprop.0>

0800fc1c <__ascii_wctomb>:
 800fc1c:	4603      	mov	r3, r0
 800fc1e:	4608      	mov	r0, r1
 800fc20:	b141      	cbz	r1, 800fc34 <__ascii_wctomb+0x18>
 800fc22:	2aff      	cmp	r2, #255	@ 0xff
 800fc24:	d904      	bls.n	800fc30 <__ascii_wctomb+0x14>
 800fc26:	228a      	movs	r2, #138	@ 0x8a
 800fc28:	601a      	str	r2, [r3, #0]
 800fc2a:	f04f 30ff 	mov.w	r0, #4294967295
 800fc2e:	4770      	bx	lr
 800fc30:	700a      	strb	r2, [r1, #0]
 800fc32:	2001      	movs	r0, #1
 800fc34:	4770      	bx	lr

0800fc36 <__ssputs_r>:
 800fc36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc3a:	688e      	ldr	r6, [r1, #8]
 800fc3c:	461f      	mov	r7, r3
 800fc3e:	42be      	cmp	r6, r7
 800fc40:	680b      	ldr	r3, [r1, #0]
 800fc42:	4682      	mov	sl, r0
 800fc44:	460c      	mov	r4, r1
 800fc46:	4690      	mov	r8, r2
 800fc48:	d82d      	bhi.n	800fca6 <__ssputs_r+0x70>
 800fc4a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fc4e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fc52:	d026      	beq.n	800fca2 <__ssputs_r+0x6c>
 800fc54:	6965      	ldr	r5, [r4, #20]
 800fc56:	6909      	ldr	r1, [r1, #16]
 800fc58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fc5c:	eba3 0901 	sub.w	r9, r3, r1
 800fc60:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fc64:	1c7b      	adds	r3, r7, #1
 800fc66:	444b      	add	r3, r9
 800fc68:	106d      	asrs	r5, r5, #1
 800fc6a:	429d      	cmp	r5, r3
 800fc6c:	bf38      	it	cc
 800fc6e:	461d      	movcc	r5, r3
 800fc70:	0553      	lsls	r3, r2, #21
 800fc72:	d527      	bpl.n	800fcc4 <__ssputs_r+0x8e>
 800fc74:	4629      	mov	r1, r5
 800fc76:	f7ff fa05 	bl	800f084 <_malloc_r>
 800fc7a:	4606      	mov	r6, r0
 800fc7c:	b360      	cbz	r0, 800fcd8 <__ssputs_r+0xa2>
 800fc7e:	6921      	ldr	r1, [r4, #16]
 800fc80:	464a      	mov	r2, r9
 800fc82:	f7fd ffe6 	bl	800dc52 <memcpy>
 800fc86:	89a3      	ldrh	r3, [r4, #12]
 800fc88:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fc8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc90:	81a3      	strh	r3, [r4, #12]
 800fc92:	6126      	str	r6, [r4, #16]
 800fc94:	6165      	str	r5, [r4, #20]
 800fc96:	444e      	add	r6, r9
 800fc98:	eba5 0509 	sub.w	r5, r5, r9
 800fc9c:	6026      	str	r6, [r4, #0]
 800fc9e:	60a5      	str	r5, [r4, #8]
 800fca0:	463e      	mov	r6, r7
 800fca2:	42be      	cmp	r6, r7
 800fca4:	d900      	bls.n	800fca8 <__ssputs_r+0x72>
 800fca6:	463e      	mov	r6, r7
 800fca8:	6820      	ldr	r0, [r4, #0]
 800fcaa:	4632      	mov	r2, r6
 800fcac:	4641      	mov	r1, r8
 800fcae:	f000 f9c5 	bl	801003c <memmove>
 800fcb2:	68a3      	ldr	r3, [r4, #8]
 800fcb4:	1b9b      	subs	r3, r3, r6
 800fcb6:	60a3      	str	r3, [r4, #8]
 800fcb8:	6823      	ldr	r3, [r4, #0]
 800fcba:	4433      	add	r3, r6
 800fcbc:	6023      	str	r3, [r4, #0]
 800fcbe:	2000      	movs	r0, #0
 800fcc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcc4:	462a      	mov	r2, r5
 800fcc6:	f000 fa15 	bl	80100f4 <_realloc_r>
 800fcca:	4606      	mov	r6, r0
 800fccc:	2800      	cmp	r0, #0
 800fcce:	d1e0      	bne.n	800fc92 <__ssputs_r+0x5c>
 800fcd0:	6921      	ldr	r1, [r4, #16]
 800fcd2:	4650      	mov	r0, sl
 800fcd4:	f7fe fe28 	bl	800e928 <_free_r>
 800fcd8:	230c      	movs	r3, #12
 800fcda:	f8ca 3000 	str.w	r3, [sl]
 800fcde:	89a3      	ldrh	r3, [r4, #12]
 800fce0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fce4:	81a3      	strh	r3, [r4, #12]
 800fce6:	f04f 30ff 	mov.w	r0, #4294967295
 800fcea:	e7e9      	b.n	800fcc0 <__ssputs_r+0x8a>

0800fcec <_svfiprintf_r>:
 800fcec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcf0:	4698      	mov	r8, r3
 800fcf2:	898b      	ldrh	r3, [r1, #12]
 800fcf4:	061b      	lsls	r3, r3, #24
 800fcf6:	b09d      	sub	sp, #116	@ 0x74
 800fcf8:	4607      	mov	r7, r0
 800fcfa:	460d      	mov	r5, r1
 800fcfc:	4614      	mov	r4, r2
 800fcfe:	d510      	bpl.n	800fd22 <_svfiprintf_r+0x36>
 800fd00:	690b      	ldr	r3, [r1, #16]
 800fd02:	b973      	cbnz	r3, 800fd22 <_svfiprintf_r+0x36>
 800fd04:	2140      	movs	r1, #64	@ 0x40
 800fd06:	f7ff f9bd 	bl	800f084 <_malloc_r>
 800fd0a:	6028      	str	r0, [r5, #0]
 800fd0c:	6128      	str	r0, [r5, #16]
 800fd0e:	b930      	cbnz	r0, 800fd1e <_svfiprintf_r+0x32>
 800fd10:	230c      	movs	r3, #12
 800fd12:	603b      	str	r3, [r7, #0]
 800fd14:	f04f 30ff 	mov.w	r0, #4294967295
 800fd18:	b01d      	add	sp, #116	@ 0x74
 800fd1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd1e:	2340      	movs	r3, #64	@ 0x40
 800fd20:	616b      	str	r3, [r5, #20]
 800fd22:	2300      	movs	r3, #0
 800fd24:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd26:	2320      	movs	r3, #32
 800fd28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fd2c:	f8cd 800c 	str.w	r8, [sp, #12]
 800fd30:	2330      	movs	r3, #48	@ 0x30
 800fd32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fed0 <_svfiprintf_r+0x1e4>
 800fd36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fd3a:	f04f 0901 	mov.w	r9, #1
 800fd3e:	4623      	mov	r3, r4
 800fd40:	469a      	mov	sl, r3
 800fd42:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd46:	b10a      	cbz	r2, 800fd4c <_svfiprintf_r+0x60>
 800fd48:	2a25      	cmp	r2, #37	@ 0x25
 800fd4a:	d1f9      	bne.n	800fd40 <_svfiprintf_r+0x54>
 800fd4c:	ebba 0b04 	subs.w	fp, sl, r4
 800fd50:	d00b      	beq.n	800fd6a <_svfiprintf_r+0x7e>
 800fd52:	465b      	mov	r3, fp
 800fd54:	4622      	mov	r2, r4
 800fd56:	4629      	mov	r1, r5
 800fd58:	4638      	mov	r0, r7
 800fd5a:	f7ff ff6c 	bl	800fc36 <__ssputs_r>
 800fd5e:	3001      	adds	r0, #1
 800fd60:	f000 80a7 	beq.w	800feb2 <_svfiprintf_r+0x1c6>
 800fd64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fd66:	445a      	add	r2, fp
 800fd68:	9209      	str	r2, [sp, #36]	@ 0x24
 800fd6a:	f89a 3000 	ldrb.w	r3, [sl]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	f000 809f 	beq.w	800feb2 <_svfiprintf_r+0x1c6>
 800fd74:	2300      	movs	r3, #0
 800fd76:	f04f 32ff 	mov.w	r2, #4294967295
 800fd7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fd7e:	f10a 0a01 	add.w	sl, sl, #1
 800fd82:	9304      	str	r3, [sp, #16]
 800fd84:	9307      	str	r3, [sp, #28]
 800fd86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fd8a:	931a      	str	r3, [sp, #104]	@ 0x68
 800fd8c:	4654      	mov	r4, sl
 800fd8e:	2205      	movs	r2, #5
 800fd90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd94:	484e      	ldr	r0, [pc, #312]	@ (800fed0 <_svfiprintf_r+0x1e4>)
 800fd96:	f7f0 fa43 	bl	8000220 <memchr>
 800fd9a:	9a04      	ldr	r2, [sp, #16]
 800fd9c:	b9d8      	cbnz	r0, 800fdd6 <_svfiprintf_r+0xea>
 800fd9e:	06d0      	lsls	r0, r2, #27
 800fda0:	bf44      	itt	mi
 800fda2:	2320      	movmi	r3, #32
 800fda4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fda8:	0711      	lsls	r1, r2, #28
 800fdaa:	bf44      	itt	mi
 800fdac:	232b      	movmi	r3, #43	@ 0x2b
 800fdae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fdb2:	f89a 3000 	ldrb.w	r3, [sl]
 800fdb6:	2b2a      	cmp	r3, #42	@ 0x2a
 800fdb8:	d015      	beq.n	800fde6 <_svfiprintf_r+0xfa>
 800fdba:	9a07      	ldr	r2, [sp, #28]
 800fdbc:	4654      	mov	r4, sl
 800fdbe:	2000      	movs	r0, #0
 800fdc0:	f04f 0c0a 	mov.w	ip, #10
 800fdc4:	4621      	mov	r1, r4
 800fdc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fdca:	3b30      	subs	r3, #48	@ 0x30
 800fdcc:	2b09      	cmp	r3, #9
 800fdce:	d94b      	bls.n	800fe68 <_svfiprintf_r+0x17c>
 800fdd0:	b1b0      	cbz	r0, 800fe00 <_svfiprintf_r+0x114>
 800fdd2:	9207      	str	r2, [sp, #28]
 800fdd4:	e014      	b.n	800fe00 <_svfiprintf_r+0x114>
 800fdd6:	eba0 0308 	sub.w	r3, r0, r8
 800fdda:	fa09 f303 	lsl.w	r3, r9, r3
 800fdde:	4313      	orrs	r3, r2
 800fde0:	9304      	str	r3, [sp, #16]
 800fde2:	46a2      	mov	sl, r4
 800fde4:	e7d2      	b.n	800fd8c <_svfiprintf_r+0xa0>
 800fde6:	9b03      	ldr	r3, [sp, #12]
 800fde8:	1d19      	adds	r1, r3, #4
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	9103      	str	r1, [sp, #12]
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	bfbb      	ittet	lt
 800fdf2:	425b      	neglt	r3, r3
 800fdf4:	f042 0202 	orrlt.w	r2, r2, #2
 800fdf8:	9307      	strge	r3, [sp, #28]
 800fdfa:	9307      	strlt	r3, [sp, #28]
 800fdfc:	bfb8      	it	lt
 800fdfe:	9204      	strlt	r2, [sp, #16]
 800fe00:	7823      	ldrb	r3, [r4, #0]
 800fe02:	2b2e      	cmp	r3, #46	@ 0x2e
 800fe04:	d10a      	bne.n	800fe1c <_svfiprintf_r+0x130>
 800fe06:	7863      	ldrb	r3, [r4, #1]
 800fe08:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe0a:	d132      	bne.n	800fe72 <_svfiprintf_r+0x186>
 800fe0c:	9b03      	ldr	r3, [sp, #12]
 800fe0e:	1d1a      	adds	r2, r3, #4
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	9203      	str	r2, [sp, #12]
 800fe14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fe18:	3402      	adds	r4, #2
 800fe1a:	9305      	str	r3, [sp, #20]
 800fe1c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fee0 <_svfiprintf_r+0x1f4>
 800fe20:	7821      	ldrb	r1, [r4, #0]
 800fe22:	2203      	movs	r2, #3
 800fe24:	4650      	mov	r0, sl
 800fe26:	f7f0 f9fb 	bl	8000220 <memchr>
 800fe2a:	b138      	cbz	r0, 800fe3c <_svfiprintf_r+0x150>
 800fe2c:	9b04      	ldr	r3, [sp, #16]
 800fe2e:	eba0 000a 	sub.w	r0, r0, sl
 800fe32:	2240      	movs	r2, #64	@ 0x40
 800fe34:	4082      	lsls	r2, r0
 800fe36:	4313      	orrs	r3, r2
 800fe38:	3401      	adds	r4, #1
 800fe3a:	9304      	str	r3, [sp, #16]
 800fe3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe40:	4824      	ldr	r0, [pc, #144]	@ (800fed4 <_svfiprintf_r+0x1e8>)
 800fe42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fe46:	2206      	movs	r2, #6
 800fe48:	f7f0 f9ea 	bl	8000220 <memchr>
 800fe4c:	2800      	cmp	r0, #0
 800fe4e:	d036      	beq.n	800febe <_svfiprintf_r+0x1d2>
 800fe50:	4b21      	ldr	r3, [pc, #132]	@ (800fed8 <_svfiprintf_r+0x1ec>)
 800fe52:	bb1b      	cbnz	r3, 800fe9c <_svfiprintf_r+0x1b0>
 800fe54:	9b03      	ldr	r3, [sp, #12]
 800fe56:	3307      	adds	r3, #7
 800fe58:	f023 0307 	bic.w	r3, r3, #7
 800fe5c:	3308      	adds	r3, #8
 800fe5e:	9303      	str	r3, [sp, #12]
 800fe60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe62:	4433      	add	r3, r6
 800fe64:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe66:	e76a      	b.n	800fd3e <_svfiprintf_r+0x52>
 800fe68:	fb0c 3202 	mla	r2, ip, r2, r3
 800fe6c:	460c      	mov	r4, r1
 800fe6e:	2001      	movs	r0, #1
 800fe70:	e7a8      	b.n	800fdc4 <_svfiprintf_r+0xd8>
 800fe72:	2300      	movs	r3, #0
 800fe74:	3401      	adds	r4, #1
 800fe76:	9305      	str	r3, [sp, #20]
 800fe78:	4619      	mov	r1, r3
 800fe7a:	f04f 0c0a 	mov.w	ip, #10
 800fe7e:	4620      	mov	r0, r4
 800fe80:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fe84:	3a30      	subs	r2, #48	@ 0x30
 800fe86:	2a09      	cmp	r2, #9
 800fe88:	d903      	bls.n	800fe92 <_svfiprintf_r+0x1a6>
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d0c6      	beq.n	800fe1c <_svfiprintf_r+0x130>
 800fe8e:	9105      	str	r1, [sp, #20]
 800fe90:	e7c4      	b.n	800fe1c <_svfiprintf_r+0x130>
 800fe92:	fb0c 2101 	mla	r1, ip, r1, r2
 800fe96:	4604      	mov	r4, r0
 800fe98:	2301      	movs	r3, #1
 800fe9a:	e7f0      	b.n	800fe7e <_svfiprintf_r+0x192>
 800fe9c:	ab03      	add	r3, sp, #12
 800fe9e:	9300      	str	r3, [sp, #0]
 800fea0:	462a      	mov	r2, r5
 800fea2:	4b0e      	ldr	r3, [pc, #56]	@ (800fedc <_svfiprintf_r+0x1f0>)
 800fea4:	a904      	add	r1, sp, #16
 800fea6:	4638      	mov	r0, r7
 800fea8:	f7fc ff50 	bl	800cd4c <_printf_float>
 800feac:	1c42      	adds	r2, r0, #1
 800feae:	4606      	mov	r6, r0
 800feb0:	d1d6      	bne.n	800fe60 <_svfiprintf_r+0x174>
 800feb2:	89ab      	ldrh	r3, [r5, #12]
 800feb4:	065b      	lsls	r3, r3, #25
 800feb6:	f53f af2d 	bmi.w	800fd14 <_svfiprintf_r+0x28>
 800feba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800febc:	e72c      	b.n	800fd18 <_svfiprintf_r+0x2c>
 800febe:	ab03      	add	r3, sp, #12
 800fec0:	9300      	str	r3, [sp, #0]
 800fec2:	462a      	mov	r2, r5
 800fec4:	4b05      	ldr	r3, [pc, #20]	@ (800fedc <_svfiprintf_r+0x1f0>)
 800fec6:	a904      	add	r1, sp, #16
 800fec8:	4638      	mov	r0, r7
 800feca:	f7fd f9d7 	bl	800d27c <_printf_i>
 800fece:	e7ed      	b.n	800feac <_svfiprintf_r+0x1c0>
 800fed0:	08010b81 	.word	0x08010b81
 800fed4:	08010b8b 	.word	0x08010b8b
 800fed8:	0800cd4d 	.word	0x0800cd4d
 800fedc:	0800fc37 	.word	0x0800fc37
 800fee0:	08010b87 	.word	0x08010b87

0800fee4 <__sflush_r>:
 800fee4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800feec:	0716      	lsls	r6, r2, #28
 800feee:	4605      	mov	r5, r0
 800fef0:	460c      	mov	r4, r1
 800fef2:	d454      	bmi.n	800ff9e <__sflush_r+0xba>
 800fef4:	684b      	ldr	r3, [r1, #4]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	dc02      	bgt.n	800ff00 <__sflush_r+0x1c>
 800fefa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	dd48      	ble.n	800ff92 <__sflush_r+0xae>
 800ff00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ff02:	2e00      	cmp	r6, #0
 800ff04:	d045      	beq.n	800ff92 <__sflush_r+0xae>
 800ff06:	2300      	movs	r3, #0
 800ff08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ff0c:	682f      	ldr	r7, [r5, #0]
 800ff0e:	6a21      	ldr	r1, [r4, #32]
 800ff10:	602b      	str	r3, [r5, #0]
 800ff12:	d030      	beq.n	800ff76 <__sflush_r+0x92>
 800ff14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ff16:	89a3      	ldrh	r3, [r4, #12]
 800ff18:	0759      	lsls	r1, r3, #29
 800ff1a:	d505      	bpl.n	800ff28 <__sflush_r+0x44>
 800ff1c:	6863      	ldr	r3, [r4, #4]
 800ff1e:	1ad2      	subs	r2, r2, r3
 800ff20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ff22:	b10b      	cbz	r3, 800ff28 <__sflush_r+0x44>
 800ff24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ff26:	1ad2      	subs	r2, r2, r3
 800ff28:	2300      	movs	r3, #0
 800ff2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ff2c:	6a21      	ldr	r1, [r4, #32]
 800ff2e:	4628      	mov	r0, r5
 800ff30:	47b0      	blx	r6
 800ff32:	1c43      	adds	r3, r0, #1
 800ff34:	89a3      	ldrh	r3, [r4, #12]
 800ff36:	d106      	bne.n	800ff46 <__sflush_r+0x62>
 800ff38:	6829      	ldr	r1, [r5, #0]
 800ff3a:	291d      	cmp	r1, #29
 800ff3c:	d82b      	bhi.n	800ff96 <__sflush_r+0xb2>
 800ff3e:	4a2a      	ldr	r2, [pc, #168]	@ (800ffe8 <__sflush_r+0x104>)
 800ff40:	410a      	asrs	r2, r1
 800ff42:	07d6      	lsls	r6, r2, #31
 800ff44:	d427      	bmi.n	800ff96 <__sflush_r+0xb2>
 800ff46:	2200      	movs	r2, #0
 800ff48:	6062      	str	r2, [r4, #4]
 800ff4a:	04d9      	lsls	r1, r3, #19
 800ff4c:	6922      	ldr	r2, [r4, #16]
 800ff4e:	6022      	str	r2, [r4, #0]
 800ff50:	d504      	bpl.n	800ff5c <__sflush_r+0x78>
 800ff52:	1c42      	adds	r2, r0, #1
 800ff54:	d101      	bne.n	800ff5a <__sflush_r+0x76>
 800ff56:	682b      	ldr	r3, [r5, #0]
 800ff58:	b903      	cbnz	r3, 800ff5c <__sflush_r+0x78>
 800ff5a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ff5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ff5e:	602f      	str	r7, [r5, #0]
 800ff60:	b1b9      	cbz	r1, 800ff92 <__sflush_r+0xae>
 800ff62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ff66:	4299      	cmp	r1, r3
 800ff68:	d002      	beq.n	800ff70 <__sflush_r+0x8c>
 800ff6a:	4628      	mov	r0, r5
 800ff6c:	f7fe fcdc 	bl	800e928 <_free_r>
 800ff70:	2300      	movs	r3, #0
 800ff72:	6363      	str	r3, [r4, #52]	@ 0x34
 800ff74:	e00d      	b.n	800ff92 <__sflush_r+0xae>
 800ff76:	2301      	movs	r3, #1
 800ff78:	4628      	mov	r0, r5
 800ff7a:	47b0      	blx	r6
 800ff7c:	4602      	mov	r2, r0
 800ff7e:	1c50      	adds	r0, r2, #1
 800ff80:	d1c9      	bne.n	800ff16 <__sflush_r+0x32>
 800ff82:	682b      	ldr	r3, [r5, #0]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d0c6      	beq.n	800ff16 <__sflush_r+0x32>
 800ff88:	2b1d      	cmp	r3, #29
 800ff8a:	d001      	beq.n	800ff90 <__sflush_r+0xac>
 800ff8c:	2b16      	cmp	r3, #22
 800ff8e:	d11e      	bne.n	800ffce <__sflush_r+0xea>
 800ff90:	602f      	str	r7, [r5, #0]
 800ff92:	2000      	movs	r0, #0
 800ff94:	e022      	b.n	800ffdc <__sflush_r+0xf8>
 800ff96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ff9a:	b21b      	sxth	r3, r3
 800ff9c:	e01b      	b.n	800ffd6 <__sflush_r+0xf2>
 800ff9e:	690f      	ldr	r7, [r1, #16]
 800ffa0:	2f00      	cmp	r7, #0
 800ffa2:	d0f6      	beq.n	800ff92 <__sflush_r+0xae>
 800ffa4:	0793      	lsls	r3, r2, #30
 800ffa6:	680e      	ldr	r6, [r1, #0]
 800ffa8:	bf08      	it	eq
 800ffaa:	694b      	ldreq	r3, [r1, #20]
 800ffac:	600f      	str	r7, [r1, #0]
 800ffae:	bf18      	it	ne
 800ffb0:	2300      	movne	r3, #0
 800ffb2:	eba6 0807 	sub.w	r8, r6, r7
 800ffb6:	608b      	str	r3, [r1, #8]
 800ffb8:	f1b8 0f00 	cmp.w	r8, #0
 800ffbc:	dde9      	ble.n	800ff92 <__sflush_r+0xae>
 800ffbe:	6a21      	ldr	r1, [r4, #32]
 800ffc0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ffc2:	4643      	mov	r3, r8
 800ffc4:	463a      	mov	r2, r7
 800ffc6:	4628      	mov	r0, r5
 800ffc8:	47b0      	blx	r6
 800ffca:	2800      	cmp	r0, #0
 800ffcc:	dc08      	bgt.n	800ffe0 <__sflush_r+0xfc>
 800ffce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ffd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ffd6:	81a3      	strh	r3, [r4, #12]
 800ffd8:	f04f 30ff 	mov.w	r0, #4294967295
 800ffdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ffe0:	4407      	add	r7, r0
 800ffe2:	eba8 0800 	sub.w	r8, r8, r0
 800ffe6:	e7e7      	b.n	800ffb8 <__sflush_r+0xd4>
 800ffe8:	dfbffffe 	.word	0xdfbffffe

0800ffec <_fflush_r>:
 800ffec:	b538      	push	{r3, r4, r5, lr}
 800ffee:	690b      	ldr	r3, [r1, #16]
 800fff0:	4605      	mov	r5, r0
 800fff2:	460c      	mov	r4, r1
 800fff4:	b913      	cbnz	r3, 800fffc <_fflush_r+0x10>
 800fff6:	2500      	movs	r5, #0
 800fff8:	4628      	mov	r0, r5
 800fffa:	bd38      	pop	{r3, r4, r5, pc}
 800fffc:	b118      	cbz	r0, 8010006 <_fflush_r+0x1a>
 800fffe:	6a03      	ldr	r3, [r0, #32]
 8010000:	b90b      	cbnz	r3, 8010006 <_fflush_r+0x1a>
 8010002:	f7fd fcfb 	bl	800d9fc <__sinit>
 8010006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801000a:	2b00      	cmp	r3, #0
 801000c:	d0f3      	beq.n	800fff6 <_fflush_r+0xa>
 801000e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010010:	07d0      	lsls	r0, r2, #31
 8010012:	d404      	bmi.n	801001e <_fflush_r+0x32>
 8010014:	0599      	lsls	r1, r3, #22
 8010016:	d402      	bmi.n	801001e <_fflush_r+0x32>
 8010018:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801001a:	f7fd fe18 	bl	800dc4e <__retarget_lock_acquire_recursive>
 801001e:	4628      	mov	r0, r5
 8010020:	4621      	mov	r1, r4
 8010022:	f7ff ff5f 	bl	800fee4 <__sflush_r>
 8010026:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010028:	07da      	lsls	r2, r3, #31
 801002a:	4605      	mov	r5, r0
 801002c:	d4e4      	bmi.n	800fff8 <_fflush_r+0xc>
 801002e:	89a3      	ldrh	r3, [r4, #12]
 8010030:	059b      	lsls	r3, r3, #22
 8010032:	d4e1      	bmi.n	800fff8 <_fflush_r+0xc>
 8010034:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010036:	f7fd fe0b 	bl	800dc50 <__retarget_lock_release_recursive>
 801003a:	e7dd      	b.n	800fff8 <_fflush_r+0xc>

0801003c <memmove>:
 801003c:	4288      	cmp	r0, r1
 801003e:	b510      	push	{r4, lr}
 8010040:	eb01 0402 	add.w	r4, r1, r2
 8010044:	d902      	bls.n	801004c <memmove+0x10>
 8010046:	4284      	cmp	r4, r0
 8010048:	4623      	mov	r3, r4
 801004a:	d807      	bhi.n	801005c <memmove+0x20>
 801004c:	1e43      	subs	r3, r0, #1
 801004e:	42a1      	cmp	r1, r4
 8010050:	d008      	beq.n	8010064 <memmove+0x28>
 8010052:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010056:	f803 2f01 	strb.w	r2, [r3, #1]!
 801005a:	e7f8      	b.n	801004e <memmove+0x12>
 801005c:	4402      	add	r2, r0
 801005e:	4601      	mov	r1, r0
 8010060:	428a      	cmp	r2, r1
 8010062:	d100      	bne.n	8010066 <memmove+0x2a>
 8010064:	bd10      	pop	{r4, pc}
 8010066:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801006a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801006e:	e7f7      	b.n	8010060 <memmove+0x24>

08010070 <_sbrk_r>:
 8010070:	b538      	push	{r3, r4, r5, lr}
 8010072:	4d06      	ldr	r5, [pc, #24]	@ (801008c <_sbrk_r+0x1c>)
 8010074:	2300      	movs	r3, #0
 8010076:	4604      	mov	r4, r0
 8010078:	4608      	mov	r0, r1
 801007a:	602b      	str	r3, [r5, #0]
 801007c:	f7f1 fdec 	bl	8001c58 <_sbrk>
 8010080:	1c43      	adds	r3, r0, #1
 8010082:	d102      	bne.n	801008a <_sbrk_r+0x1a>
 8010084:	682b      	ldr	r3, [r5, #0]
 8010086:	b103      	cbz	r3, 801008a <_sbrk_r+0x1a>
 8010088:	6023      	str	r3, [r4, #0]
 801008a:	bd38      	pop	{r3, r4, r5, pc}
 801008c:	2000097c 	.word	0x2000097c

08010090 <__assert_func>:
 8010090:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010092:	4614      	mov	r4, r2
 8010094:	461a      	mov	r2, r3
 8010096:	4b09      	ldr	r3, [pc, #36]	@ (80100bc <__assert_func+0x2c>)
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	4605      	mov	r5, r0
 801009c:	68d8      	ldr	r0, [r3, #12]
 801009e:	b954      	cbnz	r4, 80100b6 <__assert_func+0x26>
 80100a0:	4b07      	ldr	r3, [pc, #28]	@ (80100c0 <__assert_func+0x30>)
 80100a2:	461c      	mov	r4, r3
 80100a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80100a8:	9100      	str	r1, [sp, #0]
 80100aa:	462b      	mov	r3, r5
 80100ac:	4905      	ldr	r1, [pc, #20]	@ (80100c4 <__assert_func+0x34>)
 80100ae:	f000 f84f 	bl	8010150 <fiprintf>
 80100b2:	f000 f85f 	bl	8010174 <abort>
 80100b6:	4b04      	ldr	r3, [pc, #16]	@ (80100c8 <__assert_func+0x38>)
 80100b8:	e7f4      	b.n	80100a4 <__assert_func+0x14>
 80100ba:	bf00      	nop
 80100bc:	20000208 	.word	0x20000208
 80100c0:	08010bcd 	.word	0x08010bcd
 80100c4:	08010b9f 	.word	0x08010b9f
 80100c8:	08010b92 	.word	0x08010b92

080100cc <_calloc_r>:
 80100cc:	b570      	push	{r4, r5, r6, lr}
 80100ce:	fba1 5402 	umull	r5, r4, r1, r2
 80100d2:	b93c      	cbnz	r4, 80100e4 <_calloc_r+0x18>
 80100d4:	4629      	mov	r1, r5
 80100d6:	f7fe ffd5 	bl	800f084 <_malloc_r>
 80100da:	4606      	mov	r6, r0
 80100dc:	b928      	cbnz	r0, 80100ea <_calloc_r+0x1e>
 80100de:	2600      	movs	r6, #0
 80100e0:	4630      	mov	r0, r6
 80100e2:	bd70      	pop	{r4, r5, r6, pc}
 80100e4:	220c      	movs	r2, #12
 80100e6:	6002      	str	r2, [r0, #0]
 80100e8:	e7f9      	b.n	80100de <_calloc_r+0x12>
 80100ea:	462a      	mov	r2, r5
 80100ec:	4621      	mov	r1, r4
 80100ee:	f7fd fd1e 	bl	800db2e <memset>
 80100f2:	e7f5      	b.n	80100e0 <_calloc_r+0x14>

080100f4 <_realloc_r>:
 80100f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100f8:	4680      	mov	r8, r0
 80100fa:	4615      	mov	r5, r2
 80100fc:	460c      	mov	r4, r1
 80100fe:	b921      	cbnz	r1, 801010a <_realloc_r+0x16>
 8010100:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010104:	4611      	mov	r1, r2
 8010106:	f7fe bfbd 	b.w	800f084 <_malloc_r>
 801010a:	b92a      	cbnz	r2, 8010118 <_realloc_r+0x24>
 801010c:	f7fe fc0c 	bl	800e928 <_free_r>
 8010110:	2400      	movs	r4, #0
 8010112:	4620      	mov	r0, r4
 8010114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010118:	f000 f833 	bl	8010182 <_malloc_usable_size_r>
 801011c:	4285      	cmp	r5, r0
 801011e:	4606      	mov	r6, r0
 8010120:	d802      	bhi.n	8010128 <_realloc_r+0x34>
 8010122:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8010126:	d8f4      	bhi.n	8010112 <_realloc_r+0x1e>
 8010128:	4629      	mov	r1, r5
 801012a:	4640      	mov	r0, r8
 801012c:	f7fe ffaa 	bl	800f084 <_malloc_r>
 8010130:	4607      	mov	r7, r0
 8010132:	2800      	cmp	r0, #0
 8010134:	d0ec      	beq.n	8010110 <_realloc_r+0x1c>
 8010136:	42b5      	cmp	r5, r6
 8010138:	462a      	mov	r2, r5
 801013a:	4621      	mov	r1, r4
 801013c:	bf28      	it	cs
 801013e:	4632      	movcs	r2, r6
 8010140:	f7fd fd87 	bl	800dc52 <memcpy>
 8010144:	4621      	mov	r1, r4
 8010146:	4640      	mov	r0, r8
 8010148:	f7fe fbee 	bl	800e928 <_free_r>
 801014c:	463c      	mov	r4, r7
 801014e:	e7e0      	b.n	8010112 <_realloc_r+0x1e>

08010150 <fiprintf>:
 8010150:	b40e      	push	{r1, r2, r3}
 8010152:	b503      	push	{r0, r1, lr}
 8010154:	4601      	mov	r1, r0
 8010156:	ab03      	add	r3, sp, #12
 8010158:	4805      	ldr	r0, [pc, #20]	@ (8010170 <fiprintf+0x20>)
 801015a:	f853 2b04 	ldr.w	r2, [r3], #4
 801015e:	6800      	ldr	r0, [r0, #0]
 8010160:	9301      	str	r3, [sp, #4]
 8010162:	f000 f83f 	bl	80101e4 <_vfiprintf_r>
 8010166:	b002      	add	sp, #8
 8010168:	f85d eb04 	ldr.w	lr, [sp], #4
 801016c:	b003      	add	sp, #12
 801016e:	4770      	bx	lr
 8010170:	20000208 	.word	0x20000208

08010174 <abort>:
 8010174:	b508      	push	{r3, lr}
 8010176:	2006      	movs	r0, #6
 8010178:	f000 fa08 	bl	801058c <raise>
 801017c:	2001      	movs	r0, #1
 801017e:	f7f1 fcf3 	bl	8001b68 <_exit>

08010182 <_malloc_usable_size_r>:
 8010182:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010186:	1f18      	subs	r0, r3, #4
 8010188:	2b00      	cmp	r3, #0
 801018a:	bfbc      	itt	lt
 801018c:	580b      	ldrlt	r3, [r1, r0]
 801018e:	18c0      	addlt	r0, r0, r3
 8010190:	4770      	bx	lr

08010192 <__sfputc_r>:
 8010192:	6893      	ldr	r3, [r2, #8]
 8010194:	3b01      	subs	r3, #1
 8010196:	2b00      	cmp	r3, #0
 8010198:	b410      	push	{r4}
 801019a:	6093      	str	r3, [r2, #8]
 801019c:	da08      	bge.n	80101b0 <__sfputc_r+0x1e>
 801019e:	6994      	ldr	r4, [r2, #24]
 80101a0:	42a3      	cmp	r3, r4
 80101a2:	db01      	blt.n	80101a8 <__sfputc_r+0x16>
 80101a4:	290a      	cmp	r1, #10
 80101a6:	d103      	bne.n	80101b0 <__sfputc_r+0x1e>
 80101a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80101ac:	f000 b932 	b.w	8010414 <__swbuf_r>
 80101b0:	6813      	ldr	r3, [r2, #0]
 80101b2:	1c58      	adds	r0, r3, #1
 80101b4:	6010      	str	r0, [r2, #0]
 80101b6:	7019      	strb	r1, [r3, #0]
 80101b8:	4608      	mov	r0, r1
 80101ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80101be:	4770      	bx	lr

080101c0 <__sfputs_r>:
 80101c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101c2:	4606      	mov	r6, r0
 80101c4:	460f      	mov	r7, r1
 80101c6:	4614      	mov	r4, r2
 80101c8:	18d5      	adds	r5, r2, r3
 80101ca:	42ac      	cmp	r4, r5
 80101cc:	d101      	bne.n	80101d2 <__sfputs_r+0x12>
 80101ce:	2000      	movs	r0, #0
 80101d0:	e007      	b.n	80101e2 <__sfputs_r+0x22>
 80101d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101d6:	463a      	mov	r2, r7
 80101d8:	4630      	mov	r0, r6
 80101da:	f7ff ffda 	bl	8010192 <__sfputc_r>
 80101de:	1c43      	adds	r3, r0, #1
 80101e0:	d1f3      	bne.n	80101ca <__sfputs_r+0xa>
 80101e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080101e4 <_vfiprintf_r>:
 80101e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101e8:	460d      	mov	r5, r1
 80101ea:	b09d      	sub	sp, #116	@ 0x74
 80101ec:	4614      	mov	r4, r2
 80101ee:	4698      	mov	r8, r3
 80101f0:	4606      	mov	r6, r0
 80101f2:	b118      	cbz	r0, 80101fc <_vfiprintf_r+0x18>
 80101f4:	6a03      	ldr	r3, [r0, #32]
 80101f6:	b90b      	cbnz	r3, 80101fc <_vfiprintf_r+0x18>
 80101f8:	f7fd fc00 	bl	800d9fc <__sinit>
 80101fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101fe:	07d9      	lsls	r1, r3, #31
 8010200:	d405      	bmi.n	801020e <_vfiprintf_r+0x2a>
 8010202:	89ab      	ldrh	r3, [r5, #12]
 8010204:	059a      	lsls	r2, r3, #22
 8010206:	d402      	bmi.n	801020e <_vfiprintf_r+0x2a>
 8010208:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801020a:	f7fd fd20 	bl	800dc4e <__retarget_lock_acquire_recursive>
 801020e:	89ab      	ldrh	r3, [r5, #12]
 8010210:	071b      	lsls	r3, r3, #28
 8010212:	d501      	bpl.n	8010218 <_vfiprintf_r+0x34>
 8010214:	692b      	ldr	r3, [r5, #16]
 8010216:	b99b      	cbnz	r3, 8010240 <_vfiprintf_r+0x5c>
 8010218:	4629      	mov	r1, r5
 801021a:	4630      	mov	r0, r6
 801021c:	f000 f938 	bl	8010490 <__swsetup_r>
 8010220:	b170      	cbz	r0, 8010240 <_vfiprintf_r+0x5c>
 8010222:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010224:	07dc      	lsls	r4, r3, #31
 8010226:	d504      	bpl.n	8010232 <_vfiprintf_r+0x4e>
 8010228:	f04f 30ff 	mov.w	r0, #4294967295
 801022c:	b01d      	add	sp, #116	@ 0x74
 801022e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010232:	89ab      	ldrh	r3, [r5, #12]
 8010234:	0598      	lsls	r0, r3, #22
 8010236:	d4f7      	bmi.n	8010228 <_vfiprintf_r+0x44>
 8010238:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801023a:	f7fd fd09 	bl	800dc50 <__retarget_lock_release_recursive>
 801023e:	e7f3      	b.n	8010228 <_vfiprintf_r+0x44>
 8010240:	2300      	movs	r3, #0
 8010242:	9309      	str	r3, [sp, #36]	@ 0x24
 8010244:	2320      	movs	r3, #32
 8010246:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801024a:	f8cd 800c 	str.w	r8, [sp, #12]
 801024e:	2330      	movs	r3, #48	@ 0x30
 8010250:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010400 <_vfiprintf_r+0x21c>
 8010254:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010258:	f04f 0901 	mov.w	r9, #1
 801025c:	4623      	mov	r3, r4
 801025e:	469a      	mov	sl, r3
 8010260:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010264:	b10a      	cbz	r2, 801026a <_vfiprintf_r+0x86>
 8010266:	2a25      	cmp	r2, #37	@ 0x25
 8010268:	d1f9      	bne.n	801025e <_vfiprintf_r+0x7a>
 801026a:	ebba 0b04 	subs.w	fp, sl, r4
 801026e:	d00b      	beq.n	8010288 <_vfiprintf_r+0xa4>
 8010270:	465b      	mov	r3, fp
 8010272:	4622      	mov	r2, r4
 8010274:	4629      	mov	r1, r5
 8010276:	4630      	mov	r0, r6
 8010278:	f7ff ffa2 	bl	80101c0 <__sfputs_r>
 801027c:	3001      	adds	r0, #1
 801027e:	f000 80a7 	beq.w	80103d0 <_vfiprintf_r+0x1ec>
 8010282:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010284:	445a      	add	r2, fp
 8010286:	9209      	str	r2, [sp, #36]	@ 0x24
 8010288:	f89a 3000 	ldrb.w	r3, [sl]
 801028c:	2b00      	cmp	r3, #0
 801028e:	f000 809f 	beq.w	80103d0 <_vfiprintf_r+0x1ec>
 8010292:	2300      	movs	r3, #0
 8010294:	f04f 32ff 	mov.w	r2, #4294967295
 8010298:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801029c:	f10a 0a01 	add.w	sl, sl, #1
 80102a0:	9304      	str	r3, [sp, #16]
 80102a2:	9307      	str	r3, [sp, #28]
 80102a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80102a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80102aa:	4654      	mov	r4, sl
 80102ac:	2205      	movs	r2, #5
 80102ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80102b2:	4853      	ldr	r0, [pc, #332]	@ (8010400 <_vfiprintf_r+0x21c>)
 80102b4:	f7ef ffb4 	bl	8000220 <memchr>
 80102b8:	9a04      	ldr	r2, [sp, #16]
 80102ba:	b9d8      	cbnz	r0, 80102f4 <_vfiprintf_r+0x110>
 80102bc:	06d1      	lsls	r1, r2, #27
 80102be:	bf44      	itt	mi
 80102c0:	2320      	movmi	r3, #32
 80102c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80102c6:	0713      	lsls	r3, r2, #28
 80102c8:	bf44      	itt	mi
 80102ca:	232b      	movmi	r3, #43	@ 0x2b
 80102cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80102d0:	f89a 3000 	ldrb.w	r3, [sl]
 80102d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80102d6:	d015      	beq.n	8010304 <_vfiprintf_r+0x120>
 80102d8:	9a07      	ldr	r2, [sp, #28]
 80102da:	4654      	mov	r4, sl
 80102dc:	2000      	movs	r0, #0
 80102de:	f04f 0c0a 	mov.w	ip, #10
 80102e2:	4621      	mov	r1, r4
 80102e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80102e8:	3b30      	subs	r3, #48	@ 0x30
 80102ea:	2b09      	cmp	r3, #9
 80102ec:	d94b      	bls.n	8010386 <_vfiprintf_r+0x1a2>
 80102ee:	b1b0      	cbz	r0, 801031e <_vfiprintf_r+0x13a>
 80102f0:	9207      	str	r2, [sp, #28]
 80102f2:	e014      	b.n	801031e <_vfiprintf_r+0x13a>
 80102f4:	eba0 0308 	sub.w	r3, r0, r8
 80102f8:	fa09 f303 	lsl.w	r3, r9, r3
 80102fc:	4313      	orrs	r3, r2
 80102fe:	9304      	str	r3, [sp, #16]
 8010300:	46a2      	mov	sl, r4
 8010302:	e7d2      	b.n	80102aa <_vfiprintf_r+0xc6>
 8010304:	9b03      	ldr	r3, [sp, #12]
 8010306:	1d19      	adds	r1, r3, #4
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	9103      	str	r1, [sp, #12]
 801030c:	2b00      	cmp	r3, #0
 801030e:	bfbb      	ittet	lt
 8010310:	425b      	neglt	r3, r3
 8010312:	f042 0202 	orrlt.w	r2, r2, #2
 8010316:	9307      	strge	r3, [sp, #28]
 8010318:	9307      	strlt	r3, [sp, #28]
 801031a:	bfb8      	it	lt
 801031c:	9204      	strlt	r2, [sp, #16]
 801031e:	7823      	ldrb	r3, [r4, #0]
 8010320:	2b2e      	cmp	r3, #46	@ 0x2e
 8010322:	d10a      	bne.n	801033a <_vfiprintf_r+0x156>
 8010324:	7863      	ldrb	r3, [r4, #1]
 8010326:	2b2a      	cmp	r3, #42	@ 0x2a
 8010328:	d132      	bne.n	8010390 <_vfiprintf_r+0x1ac>
 801032a:	9b03      	ldr	r3, [sp, #12]
 801032c:	1d1a      	adds	r2, r3, #4
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	9203      	str	r2, [sp, #12]
 8010332:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010336:	3402      	adds	r4, #2
 8010338:	9305      	str	r3, [sp, #20]
 801033a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010410 <_vfiprintf_r+0x22c>
 801033e:	7821      	ldrb	r1, [r4, #0]
 8010340:	2203      	movs	r2, #3
 8010342:	4650      	mov	r0, sl
 8010344:	f7ef ff6c 	bl	8000220 <memchr>
 8010348:	b138      	cbz	r0, 801035a <_vfiprintf_r+0x176>
 801034a:	9b04      	ldr	r3, [sp, #16]
 801034c:	eba0 000a 	sub.w	r0, r0, sl
 8010350:	2240      	movs	r2, #64	@ 0x40
 8010352:	4082      	lsls	r2, r0
 8010354:	4313      	orrs	r3, r2
 8010356:	3401      	adds	r4, #1
 8010358:	9304      	str	r3, [sp, #16]
 801035a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801035e:	4829      	ldr	r0, [pc, #164]	@ (8010404 <_vfiprintf_r+0x220>)
 8010360:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010364:	2206      	movs	r2, #6
 8010366:	f7ef ff5b 	bl	8000220 <memchr>
 801036a:	2800      	cmp	r0, #0
 801036c:	d03f      	beq.n	80103ee <_vfiprintf_r+0x20a>
 801036e:	4b26      	ldr	r3, [pc, #152]	@ (8010408 <_vfiprintf_r+0x224>)
 8010370:	bb1b      	cbnz	r3, 80103ba <_vfiprintf_r+0x1d6>
 8010372:	9b03      	ldr	r3, [sp, #12]
 8010374:	3307      	adds	r3, #7
 8010376:	f023 0307 	bic.w	r3, r3, #7
 801037a:	3308      	adds	r3, #8
 801037c:	9303      	str	r3, [sp, #12]
 801037e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010380:	443b      	add	r3, r7
 8010382:	9309      	str	r3, [sp, #36]	@ 0x24
 8010384:	e76a      	b.n	801025c <_vfiprintf_r+0x78>
 8010386:	fb0c 3202 	mla	r2, ip, r2, r3
 801038a:	460c      	mov	r4, r1
 801038c:	2001      	movs	r0, #1
 801038e:	e7a8      	b.n	80102e2 <_vfiprintf_r+0xfe>
 8010390:	2300      	movs	r3, #0
 8010392:	3401      	adds	r4, #1
 8010394:	9305      	str	r3, [sp, #20]
 8010396:	4619      	mov	r1, r3
 8010398:	f04f 0c0a 	mov.w	ip, #10
 801039c:	4620      	mov	r0, r4
 801039e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80103a2:	3a30      	subs	r2, #48	@ 0x30
 80103a4:	2a09      	cmp	r2, #9
 80103a6:	d903      	bls.n	80103b0 <_vfiprintf_r+0x1cc>
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d0c6      	beq.n	801033a <_vfiprintf_r+0x156>
 80103ac:	9105      	str	r1, [sp, #20]
 80103ae:	e7c4      	b.n	801033a <_vfiprintf_r+0x156>
 80103b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80103b4:	4604      	mov	r4, r0
 80103b6:	2301      	movs	r3, #1
 80103b8:	e7f0      	b.n	801039c <_vfiprintf_r+0x1b8>
 80103ba:	ab03      	add	r3, sp, #12
 80103bc:	9300      	str	r3, [sp, #0]
 80103be:	462a      	mov	r2, r5
 80103c0:	4b12      	ldr	r3, [pc, #72]	@ (801040c <_vfiprintf_r+0x228>)
 80103c2:	a904      	add	r1, sp, #16
 80103c4:	4630      	mov	r0, r6
 80103c6:	f7fc fcc1 	bl	800cd4c <_printf_float>
 80103ca:	4607      	mov	r7, r0
 80103cc:	1c78      	adds	r0, r7, #1
 80103ce:	d1d6      	bne.n	801037e <_vfiprintf_r+0x19a>
 80103d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80103d2:	07d9      	lsls	r1, r3, #31
 80103d4:	d405      	bmi.n	80103e2 <_vfiprintf_r+0x1fe>
 80103d6:	89ab      	ldrh	r3, [r5, #12]
 80103d8:	059a      	lsls	r2, r3, #22
 80103da:	d402      	bmi.n	80103e2 <_vfiprintf_r+0x1fe>
 80103dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80103de:	f7fd fc37 	bl	800dc50 <__retarget_lock_release_recursive>
 80103e2:	89ab      	ldrh	r3, [r5, #12]
 80103e4:	065b      	lsls	r3, r3, #25
 80103e6:	f53f af1f 	bmi.w	8010228 <_vfiprintf_r+0x44>
 80103ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80103ec:	e71e      	b.n	801022c <_vfiprintf_r+0x48>
 80103ee:	ab03      	add	r3, sp, #12
 80103f0:	9300      	str	r3, [sp, #0]
 80103f2:	462a      	mov	r2, r5
 80103f4:	4b05      	ldr	r3, [pc, #20]	@ (801040c <_vfiprintf_r+0x228>)
 80103f6:	a904      	add	r1, sp, #16
 80103f8:	4630      	mov	r0, r6
 80103fa:	f7fc ff3f 	bl	800d27c <_printf_i>
 80103fe:	e7e4      	b.n	80103ca <_vfiprintf_r+0x1e6>
 8010400:	08010b81 	.word	0x08010b81
 8010404:	08010b8b 	.word	0x08010b8b
 8010408:	0800cd4d 	.word	0x0800cd4d
 801040c:	080101c1 	.word	0x080101c1
 8010410:	08010b87 	.word	0x08010b87

08010414 <__swbuf_r>:
 8010414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010416:	460e      	mov	r6, r1
 8010418:	4614      	mov	r4, r2
 801041a:	4605      	mov	r5, r0
 801041c:	b118      	cbz	r0, 8010426 <__swbuf_r+0x12>
 801041e:	6a03      	ldr	r3, [r0, #32]
 8010420:	b90b      	cbnz	r3, 8010426 <__swbuf_r+0x12>
 8010422:	f7fd faeb 	bl	800d9fc <__sinit>
 8010426:	69a3      	ldr	r3, [r4, #24]
 8010428:	60a3      	str	r3, [r4, #8]
 801042a:	89a3      	ldrh	r3, [r4, #12]
 801042c:	071a      	lsls	r2, r3, #28
 801042e:	d501      	bpl.n	8010434 <__swbuf_r+0x20>
 8010430:	6923      	ldr	r3, [r4, #16]
 8010432:	b943      	cbnz	r3, 8010446 <__swbuf_r+0x32>
 8010434:	4621      	mov	r1, r4
 8010436:	4628      	mov	r0, r5
 8010438:	f000 f82a 	bl	8010490 <__swsetup_r>
 801043c:	b118      	cbz	r0, 8010446 <__swbuf_r+0x32>
 801043e:	f04f 37ff 	mov.w	r7, #4294967295
 8010442:	4638      	mov	r0, r7
 8010444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010446:	6823      	ldr	r3, [r4, #0]
 8010448:	6922      	ldr	r2, [r4, #16]
 801044a:	1a98      	subs	r0, r3, r2
 801044c:	6963      	ldr	r3, [r4, #20]
 801044e:	b2f6      	uxtb	r6, r6
 8010450:	4283      	cmp	r3, r0
 8010452:	4637      	mov	r7, r6
 8010454:	dc05      	bgt.n	8010462 <__swbuf_r+0x4e>
 8010456:	4621      	mov	r1, r4
 8010458:	4628      	mov	r0, r5
 801045a:	f7ff fdc7 	bl	800ffec <_fflush_r>
 801045e:	2800      	cmp	r0, #0
 8010460:	d1ed      	bne.n	801043e <__swbuf_r+0x2a>
 8010462:	68a3      	ldr	r3, [r4, #8]
 8010464:	3b01      	subs	r3, #1
 8010466:	60a3      	str	r3, [r4, #8]
 8010468:	6823      	ldr	r3, [r4, #0]
 801046a:	1c5a      	adds	r2, r3, #1
 801046c:	6022      	str	r2, [r4, #0]
 801046e:	701e      	strb	r6, [r3, #0]
 8010470:	6962      	ldr	r2, [r4, #20]
 8010472:	1c43      	adds	r3, r0, #1
 8010474:	429a      	cmp	r2, r3
 8010476:	d004      	beq.n	8010482 <__swbuf_r+0x6e>
 8010478:	89a3      	ldrh	r3, [r4, #12]
 801047a:	07db      	lsls	r3, r3, #31
 801047c:	d5e1      	bpl.n	8010442 <__swbuf_r+0x2e>
 801047e:	2e0a      	cmp	r6, #10
 8010480:	d1df      	bne.n	8010442 <__swbuf_r+0x2e>
 8010482:	4621      	mov	r1, r4
 8010484:	4628      	mov	r0, r5
 8010486:	f7ff fdb1 	bl	800ffec <_fflush_r>
 801048a:	2800      	cmp	r0, #0
 801048c:	d0d9      	beq.n	8010442 <__swbuf_r+0x2e>
 801048e:	e7d6      	b.n	801043e <__swbuf_r+0x2a>

08010490 <__swsetup_r>:
 8010490:	b538      	push	{r3, r4, r5, lr}
 8010492:	4b29      	ldr	r3, [pc, #164]	@ (8010538 <__swsetup_r+0xa8>)
 8010494:	4605      	mov	r5, r0
 8010496:	6818      	ldr	r0, [r3, #0]
 8010498:	460c      	mov	r4, r1
 801049a:	b118      	cbz	r0, 80104a4 <__swsetup_r+0x14>
 801049c:	6a03      	ldr	r3, [r0, #32]
 801049e:	b90b      	cbnz	r3, 80104a4 <__swsetup_r+0x14>
 80104a0:	f7fd faac 	bl	800d9fc <__sinit>
 80104a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104a8:	0719      	lsls	r1, r3, #28
 80104aa:	d422      	bmi.n	80104f2 <__swsetup_r+0x62>
 80104ac:	06da      	lsls	r2, r3, #27
 80104ae:	d407      	bmi.n	80104c0 <__swsetup_r+0x30>
 80104b0:	2209      	movs	r2, #9
 80104b2:	602a      	str	r2, [r5, #0]
 80104b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80104b8:	81a3      	strh	r3, [r4, #12]
 80104ba:	f04f 30ff 	mov.w	r0, #4294967295
 80104be:	e033      	b.n	8010528 <__swsetup_r+0x98>
 80104c0:	0758      	lsls	r0, r3, #29
 80104c2:	d512      	bpl.n	80104ea <__swsetup_r+0x5a>
 80104c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80104c6:	b141      	cbz	r1, 80104da <__swsetup_r+0x4a>
 80104c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80104cc:	4299      	cmp	r1, r3
 80104ce:	d002      	beq.n	80104d6 <__swsetup_r+0x46>
 80104d0:	4628      	mov	r0, r5
 80104d2:	f7fe fa29 	bl	800e928 <_free_r>
 80104d6:	2300      	movs	r3, #0
 80104d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80104da:	89a3      	ldrh	r3, [r4, #12]
 80104dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80104e0:	81a3      	strh	r3, [r4, #12]
 80104e2:	2300      	movs	r3, #0
 80104e4:	6063      	str	r3, [r4, #4]
 80104e6:	6923      	ldr	r3, [r4, #16]
 80104e8:	6023      	str	r3, [r4, #0]
 80104ea:	89a3      	ldrh	r3, [r4, #12]
 80104ec:	f043 0308 	orr.w	r3, r3, #8
 80104f0:	81a3      	strh	r3, [r4, #12]
 80104f2:	6923      	ldr	r3, [r4, #16]
 80104f4:	b94b      	cbnz	r3, 801050a <__swsetup_r+0x7a>
 80104f6:	89a3      	ldrh	r3, [r4, #12]
 80104f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80104fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010500:	d003      	beq.n	801050a <__swsetup_r+0x7a>
 8010502:	4621      	mov	r1, r4
 8010504:	4628      	mov	r0, r5
 8010506:	f000 f883 	bl	8010610 <__smakebuf_r>
 801050a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801050e:	f013 0201 	ands.w	r2, r3, #1
 8010512:	d00a      	beq.n	801052a <__swsetup_r+0x9a>
 8010514:	2200      	movs	r2, #0
 8010516:	60a2      	str	r2, [r4, #8]
 8010518:	6962      	ldr	r2, [r4, #20]
 801051a:	4252      	negs	r2, r2
 801051c:	61a2      	str	r2, [r4, #24]
 801051e:	6922      	ldr	r2, [r4, #16]
 8010520:	b942      	cbnz	r2, 8010534 <__swsetup_r+0xa4>
 8010522:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010526:	d1c5      	bne.n	80104b4 <__swsetup_r+0x24>
 8010528:	bd38      	pop	{r3, r4, r5, pc}
 801052a:	0799      	lsls	r1, r3, #30
 801052c:	bf58      	it	pl
 801052e:	6962      	ldrpl	r2, [r4, #20]
 8010530:	60a2      	str	r2, [r4, #8]
 8010532:	e7f4      	b.n	801051e <__swsetup_r+0x8e>
 8010534:	2000      	movs	r0, #0
 8010536:	e7f7      	b.n	8010528 <__swsetup_r+0x98>
 8010538:	20000208 	.word	0x20000208

0801053c <_raise_r>:
 801053c:	291f      	cmp	r1, #31
 801053e:	b538      	push	{r3, r4, r5, lr}
 8010540:	4605      	mov	r5, r0
 8010542:	460c      	mov	r4, r1
 8010544:	d904      	bls.n	8010550 <_raise_r+0x14>
 8010546:	2316      	movs	r3, #22
 8010548:	6003      	str	r3, [r0, #0]
 801054a:	f04f 30ff 	mov.w	r0, #4294967295
 801054e:	bd38      	pop	{r3, r4, r5, pc}
 8010550:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010552:	b112      	cbz	r2, 801055a <_raise_r+0x1e>
 8010554:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010558:	b94b      	cbnz	r3, 801056e <_raise_r+0x32>
 801055a:	4628      	mov	r0, r5
 801055c:	f000 f830 	bl	80105c0 <_getpid_r>
 8010560:	4622      	mov	r2, r4
 8010562:	4601      	mov	r1, r0
 8010564:	4628      	mov	r0, r5
 8010566:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801056a:	f000 b817 	b.w	801059c <_kill_r>
 801056e:	2b01      	cmp	r3, #1
 8010570:	d00a      	beq.n	8010588 <_raise_r+0x4c>
 8010572:	1c59      	adds	r1, r3, #1
 8010574:	d103      	bne.n	801057e <_raise_r+0x42>
 8010576:	2316      	movs	r3, #22
 8010578:	6003      	str	r3, [r0, #0]
 801057a:	2001      	movs	r0, #1
 801057c:	e7e7      	b.n	801054e <_raise_r+0x12>
 801057e:	2100      	movs	r1, #0
 8010580:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010584:	4620      	mov	r0, r4
 8010586:	4798      	blx	r3
 8010588:	2000      	movs	r0, #0
 801058a:	e7e0      	b.n	801054e <_raise_r+0x12>

0801058c <raise>:
 801058c:	4b02      	ldr	r3, [pc, #8]	@ (8010598 <raise+0xc>)
 801058e:	4601      	mov	r1, r0
 8010590:	6818      	ldr	r0, [r3, #0]
 8010592:	f7ff bfd3 	b.w	801053c <_raise_r>
 8010596:	bf00      	nop
 8010598:	20000208 	.word	0x20000208

0801059c <_kill_r>:
 801059c:	b538      	push	{r3, r4, r5, lr}
 801059e:	4d07      	ldr	r5, [pc, #28]	@ (80105bc <_kill_r+0x20>)
 80105a0:	2300      	movs	r3, #0
 80105a2:	4604      	mov	r4, r0
 80105a4:	4608      	mov	r0, r1
 80105a6:	4611      	mov	r1, r2
 80105a8:	602b      	str	r3, [r5, #0]
 80105aa:	f7f1 facd 	bl	8001b48 <_kill>
 80105ae:	1c43      	adds	r3, r0, #1
 80105b0:	d102      	bne.n	80105b8 <_kill_r+0x1c>
 80105b2:	682b      	ldr	r3, [r5, #0]
 80105b4:	b103      	cbz	r3, 80105b8 <_kill_r+0x1c>
 80105b6:	6023      	str	r3, [r4, #0]
 80105b8:	bd38      	pop	{r3, r4, r5, pc}
 80105ba:	bf00      	nop
 80105bc:	2000097c 	.word	0x2000097c

080105c0 <_getpid_r>:
 80105c0:	f7f1 baba 	b.w	8001b38 <_getpid>

080105c4 <__swhatbuf_r>:
 80105c4:	b570      	push	{r4, r5, r6, lr}
 80105c6:	460c      	mov	r4, r1
 80105c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105cc:	2900      	cmp	r1, #0
 80105ce:	b096      	sub	sp, #88	@ 0x58
 80105d0:	4615      	mov	r5, r2
 80105d2:	461e      	mov	r6, r3
 80105d4:	da0d      	bge.n	80105f2 <__swhatbuf_r+0x2e>
 80105d6:	89a3      	ldrh	r3, [r4, #12]
 80105d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80105dc:	f04f 0100 	mov.w	r1, #0
 80105e0:	bf14      	ite	ne
 80105e2:	2340      	movne	r3, #64	@ 0x40
 80105e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80105e8:	2000      	movs	r0, #0
 80105ea:	6031      	str	r1, [r6, #0]
 80105ec:	602b      	str	r3, [r5, #0]
 80105ee:	b016      	add	sp, #88	@ 0x58
 80105f0:	bd70      	pop	{r4, r5, r6, pc}
 80105f2:	466a      	mov	r2, sp
 80105f4:	f000 f848 	bl	8010688 <_fstat_r>
 80105f8:	2800      	cmp	r0, #0
 80105fa:	dbec      	blt.n	80105d6 <__swhatbuf_r+0x12>
 80105fc:	9901      	ldr	r1, [sp, #4]
 80105fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010602:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010606:	4259      	negs	r1, r3
 8010608:	4159      	adcs	r1, r3
 801060a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801060e:	e7eb      	b.n	80105e8 <__swhatbuf_r+0x24>

08010610 <__smakebuf_r>:
 8010610:	898b      	ldrh	r3, [r1, #12]
 8010612:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010614:	079d      	lsls	r5, r3, #30
 8010616:	4606      	mov	r6, r0
 8010618:	460c      	mov	r4, r1
 801061a:	d507      	bpl.n	801062c <__smakebuf_r+0x1c>
 801061c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010620:	6023      	str	r3, [r4, #0]
 8010622:	6123      	str	r3, [r4, #16]
 8010624:	2301      	movs	r3, #1
 8010626:	6163      	str	r3, [r4, #20]
 8010628:	b003      	add	sp, #12
 801062a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801062c:	ab01      	add	r3, sp, #4
 801062e:	466a      	mov	r2, sp
 8010630:	f7ff ffc8 	bl	80105c4 <__swhatbuf_r>
 8010634:	9f00      	ldr	r7, [sp, #0]
 8010636:	4605      	mov	r5, r0
 8010638:	4639      	mov	r1, r7
 801063a:	4630      	mov	r0, r6
 801063c:	f7fe fd22 	bl	800f084 <_malloc_r>
 8010640:	b948      	cbnz	r0, 8010656 <__smakebuf_r+0x46>
 8010642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010646:	059a      	lsls	r2, r3, #22
 8010648:	d4ee      	bmi.n	8010628 <__smakebuf_r+0x18>
 801064a:	f023 0303 	bic.w	r3, r3, #3
 801064e:	f043 0302 	orr.w	r3, r3, #2
 8010652:	81a3      	strh	r3, [r4, #12]
 8010654:	e7e2      	b.n	801061c <__smakebuf_r+0xc>
 8010656:	89a3      	ldrh	r3, [r4, #12]
 8010658:	6020      	str	r0, [r4, #0]
 801065a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801065e:	81a3      	strh	r3, [r4, #12]
 8010660:	9b01      	ldr	r3, [sp, #4]
 8010662:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010666:	b15b      	cbz	r3, 8010680 <__smakebuf_r+0x70>
 8010668:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801066c:	4630      	mov	r0, r6
 801066e:	f000 f81d 	bl	80106ac <_isatty_r>
 8010672:	b128      	cbz	r0, 8010680 <__smakebuf_r+0x70>
 8010674:	89a3      	ldrh	r3, [r4, #12]
 8010676:	f023 0303 	bic.w	r3, r3, #3
 801067a:	f043 0301 	orr.w	r3, r3, #1
 801067e:	81a3      	strh	r3, [r4, #12]
 8010680:	89a3      	ldrh	r3, [r4, #12]
 8010682:	431d      	orrs	r5, r3
 8010684:	81a5      	strh	r5, [r4, #12]
 8010686:	e7cf      	b.n	8010628 <__smakebuf_r+0x18>

08010688 <_fstat_r>:
 8010688:	b538      	push	{r3, r4, r5, lr}
 801068a:	4d07      	ldr	r5, [pc, #28]	@ (80106a8 <_fstat_r+0x20>)
 801068c:	2300      	movs	r3, #0
 801068e:	4604      	mov	r4, r0
 8010690:	4608      	mov	r0, r1
 8010692:	4611      	mov	r1, r2
 8010694:	602b      	str	r3, [r5, #0]
 8010696:	f7f1 fab7 	bl	8001c08 <_fstat>
 801069a:	1c43      	adds	r3, r0, #1
 801069c:	d102      	bne.n	80106a4 <_fstat_r+0x1c>
 801069e:	682b      	ldr	r3, [r5, #0]
 80106a0:	b103      	cbz	r3, 80106a4 <_fstat_r+0x1c>
 80106a2:	6023      	str	r3, [r4, #0]
 80106a4:	bd38      	pop	{r3, r4, r5, pc}
 80106a6:	bf00      	nop
 80106a8:	2000097c 	.word	0x2000097c

080106ac <_isatty_r>:
 80106ac:	b538      	push	{r3, r4, r5, lr}
 80106ae:	4d06      	ldr	r5, [pc, #24]	@ (80106c8 <_isatty_r+0x1c>)
 80106b0:	2300      	movs	r3, #0
 80106b2:	4604      	mov	r4, r0
 80106b4:	4608      	mov	r0, r1
 80106b6:	602b      	str	r3, [r5, #0]
 80106b8:	f7f1 fab6 	bl	8001c28 <_isatty>
 80106bc:	1c43      	adds	r3, r0, #1
 80106be:	d102      	bne.n	80106c6 <_isatty_r+0x1a>
 80106c0:	682b      	ldr	r3, [r5, #0]
 80106c2:	b103      	cbz	r3, 80106c6 <_isatty_r+0x1a>
 80106c4:	6023      	str	r3, [r4, #0]
 80106c6:	bd38      	pop	{r3, r4, r5, pc}
 80106c8:	2000097c 	.word	0x2000097c

080106cc <_init>:
 80106cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106ce:	bf00      	nop
 80106d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80106d2:	bc08      	pop	{r3}
 80106d4:	469e      	mov	lr, r3
 80106d6:	4770      	bx	lr

080106d8 <_fini>:
 80106d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106da:	bf00      	nop
 80106dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80106de:	bc08      	pop	{r3}
 80106e0:	469e      	mov	lr, r3
 80106e2:	4770      	bx	lr
