HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Kart_Board
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(56);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/56||Kart.vhd(6387);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6387
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(59);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/59||Kart.vhd(6369);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6369
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(60);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/60||Kart.vhd(6369);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6369
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(61);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/61||Kart.vhd(6369);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6369
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 2 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(62);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/62||Kart.vhd(6369);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6369
Implementation;Synthesis|| CD638 ||@W:Signal rising_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(66);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/66||Kart.vhd(6135);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6135
Implementation;Synthesis|| CD638 ||@W:Signal falling_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(67);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/67||Kart.vhd(6136);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6136
Implementation;Synthesis|| CD638 ||@W:Signal rising_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(70);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/70||Kart.vhd(6135);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6135
Implementation;Synthesis|| CD638 ||@W:Signal falling_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(71);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/71||Kart.vhd(6136);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6136
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(74);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/74||Kart.vhd(1580);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1580
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Kart_Board.srr(87);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/87||Kart.vhd(5734);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5734
Implementation;Synthesis|| CG290 ||@W:Referenced variable reset is not in sensitivity list.||Kart_Board.srr(88);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/88||Kart.vhd(5736);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5736
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 3 downto 0. ||Kart_Board.srr(112);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/112||Kart.vhd(4496);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4496
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(115);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/115||Kart.vhd(4477);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4477
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Kart_Board.srr(116);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/116||Kart.vhd(4477);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4477
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of rangerOut(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(129);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/129||Kart.vhd(4362);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4362
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 3 downto 0. ||Kart_Board.srr(133);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/133||Kart.vhd(1580);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1580
Implementation;Synthesis|| CD638 ||@W:Signal p_ok is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(152);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/152||Kart.vhd(2694);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2694
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_curr_high_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(154);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/154||Kart.vhd(2849);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2849
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_volt_high_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(155);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/155||Kart.vhd(2849);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2849
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(158);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/158||Kart.vhd(2713);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2713
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(159);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/159||Kart.vhd(2713);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2713
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(160);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/160||Kart.vhd(2713);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2713
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(161);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/161||Kart.vhd(2713);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2713
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_volt(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(162);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/162||Kart.vhd(2713);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2713
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_curr(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(163);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/163||Kart.vhd(2713);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2713
Implementation;Synthesis|| CD434 ||@W:Signal send1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Kart_Board.srr(165);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/165||Kart.vhd(2985);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2985
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(192);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/192||Kart.vhd(2076);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2076
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(195);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/195||Kart.vhd(2059);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2059
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(196);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/196||Kart.vhd(2059);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2059
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(197);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/197||Kart.vhd(2059);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2059
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(198);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/198||Kart.vhd(2059);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2059
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 1 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(199);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/199||Kart.vhd(2059);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2059
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 0 downto 0. ||Kart_Board.srr(209);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/209||Kart.vhd(1580);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1580
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(235);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/235||Kart.vhd(1461);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1461
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(236);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/236||Kart.vhd(1528);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1528
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(237);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/237||Kart.vhd(1461);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1461
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 6 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(238);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/238||Kart.vhd(1771);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1771
Implementation;Synthesis|| CL246 ||@W:Input port bits 3 to 1 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(239);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/239||Kart.vhd(1771);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1771
Implementation;Synthesis|| CL169 ||@W:Pruning unused register once. Make sure that there are no unused intermediate registers.||Kart_Board.srr(256);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/256||Kart.vhd(3326);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3326
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count(24 downto 0). Make sure that there are no unused intermediate registers.||Kart_Board.srr(257);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/257||Kart.vhd(3326);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3326
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(260);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/260||Kart.vhd(1461);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1461
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(261);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/261||Kart.vhd(1528);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1528
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(279);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/279||Kart.vhd(1461);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1461
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(280);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/280||Kart.vhd(1528);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1528
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(281);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/281||Kart.vhd(5388);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5388
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of hworientation(15 downto 0) is unused ||Kart_Board.srr(282);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/282||Kart.vhd(5388);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5388
Implementation;Synthesis|| CL246 ||@W:Input port bits 39 to 8 of frame(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(295);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/295||Kart.vhd(7349);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/7349
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Kart_Board|clock which controls 1146 sequential elements including I4.i_coil4. This clock has no specified timing constraint which may adversely impact design performance. ||Kart_Board.srr(410);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/410||kart.vhd(1085);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/1085
Implementation;Synthesis|| MT530 ||@W:Found inferred clock coilControl|stepdelayed_inferred_clock which controls 4 sequential elements including I_board.I_stepperController.I_angleControl.I_phases.coil3. This clock has no specified timing constraint which may adversely impact design performance. ||Kart_Board.srr(411);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/411||kart.vhd(5736);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/5736
Implementation;Synthesis|| MO160 ||@W:Register bit p_addr[4] (in view view:work.txRouter(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(543);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/543||kart.vhd(8566);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/8566
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_tile[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(584);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/584||kart.vhd(6881);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/6881
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_tile_0[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(585);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/585||kart.vhd(6881);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/6881
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_1_tile[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(591);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/591||kart.vhd(6881);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/6881
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_1_tile_0[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(592);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/592||kart.vhd(6881);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/6881
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_51(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(613);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/613||kart.vhd(4224);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4224
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_51(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(614);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/614||kart.vhd(4224);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4224
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_100(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(617);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/617||kart.vhd(4224);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4224
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_100(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(618);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/618||kart.vhd(4224);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4224
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_579(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(621);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/621||kart.vhd(4224);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4224
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_579(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(622);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/622||kart.vhd(4224);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4224
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[23] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(683);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/683||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[22] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(684);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/684||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[21] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(685);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/685||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[20] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(686);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/686||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[19] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(687);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/687||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[18] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(688);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/688||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[17] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(689);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/689||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[16] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(690);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/690||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[15] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(691);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/691||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[14] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(692);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/692||null;null
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall_filter.filter_gen\.1\.pulse_filt (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(702);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/702||kart.vhd(3507);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3507
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[15] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(703);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/703||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[14] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(704);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/704||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[13] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(705);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/705||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[12] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(706);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/706||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[11] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(707);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/707||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[10] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(708);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/708||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[9] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(709);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/709||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[8] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(710);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/710||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[7] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(711);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/711||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[6] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(712);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/712||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[5] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(713);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/713||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[3] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(714);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/714||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[2] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(715);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/715||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[1] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(716);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/716||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[0] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(717);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/717||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_hall.counterSet_1[4] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(718);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/718||kart.vhd(3424);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3424
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_stepperController.I_registers.U_sender.p_addr_out[7] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(719);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/719||kart.vhd(6369);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/6369
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_regs.U_sender.p_addr_out[6] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(720);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/720||kart.vhd(4477);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4477
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_battery.U_tx.sendStop (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(721);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/721||kart.vhd(2952);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/2952
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Kart_Board|clock with period 10.00ns. Please declare a user-defined clock on object "p:clock"||Kart_Board.srr(852);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/852||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock coilControl|stepdelayed_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:I_board.I_stepperController.I_angleControl.I_phases.stepdelayed"||Kart_Board.srr(853);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/853||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Kart_Board.srr(869);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/869||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Kart_Board.srr(871);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/871||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Kart_Board.srr(887);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/887||null;null
Implementation;Compile;RootName:Kart_Board
Implementation;Compile||(null)||Please refer to the log file for details about 24 Warning(s) , 1 Info(s)||Kart_Board_compile_log.rpt;liberoaction://open_report/file/Kart_Board_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (2) out of (4) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:Kart_Board
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||Kart_Board_placeroute_log.rpt;liberoaction://open_report/file/Kart_Board_placeroute_log.rpt||(null);(null)
