
stepper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b88  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003c94  08003c94  00004c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d00  08003d00  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003d00  08003d00  00004d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d08  08003d08  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d08  08003d08  00004d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d0c  08003d0c  00004d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003d10  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  2000005c  08003d6c  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  08003d6c  0000527c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd9f  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001be7  00000000  00000000  00010e24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c08  00000000  00000000  00012a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000096e  00000000  00000000  00013618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a62  00000000  00000000  00013f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d63c  00000000  00000000  0002b9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a59a  00000000  00000000  00039024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c35be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003770  00000000  00000000  000c3604  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003f  00000000  00000000  000c6d74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003c7c 	.word	0x08003c7c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003c7c 	.word	0x08003c7c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000160:	f000 fb38 	bl	80007d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000164:	f000 f816 	bl	8000194 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000168:	f000 f91c 	bl	80003a4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800016c:	f000 f8f0 	bl	8000350 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000170:	f000 f84c 	bl	800020c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 8000174:	2100      	movs	r1, #0
 8000176:	4805      	ldr	r0, [pc, #20]	@ (800018c <main+0x30>)
 8000178:	f001 fbbc 	bl	80018f4 <HAL_TIM_PWM_Start_IT>
  HAL_GPIO_WritePin(GPIOA, CCW, GPIO_PIN_SET);
 800017c:	2201      	movs	r2, #1
 800017e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000182:	4803      	ldr	r0, [pc, #12]	@ (8000190 <main+0x34>)
 8000184:	f000 fecc 	bl	8000f20 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000188:	bf00      	nop
 800018a:	e7fd      	b.n	8000188 <main+0x2c>
 800018c:	20000078 	.word	0x20000078
 8000190:	40010800 	.word	0x40010800

08000194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	b090      	sub	sp, #64	@ 0x40
 8000198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800019a:	f107 0318 	add.w	r3, r7, #24
 800019e:	2228      	movs	r2, #40	@ 0x28
 80001a0:	2100      	movs	r1, #0
 80001a2:	4618      	mov	r0, r3
 80001a4:	f003 f8dc 	bl	8003360 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a8:	1d3b      	adds	r3, r7, #4
 80001aa:	2200      	movs	r2, #0
 80001ac:	601a      	str	r2, [r3, #0]
 80001ae:	605a      	str	r2, [r3, #4]
 80001b0:	609a      	str	r2, [r3, #8]
 80001b2:	60da      	str	r2, [r3, #12]
 80001b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001b6:	2302      	movs	r3, #2
 80001b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ba:	2301      	movs	r3, #1
 80001bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001be:	2310      	movs	r3, #16
 80001c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001c2:	2300      	movs	r3, #0
 80001c4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001c6:	f107 0318 	add.w	r3, r7, #24
 80001ca:	4618      	mov	r0, r3
 80001cc:	f000 feda 	bl	8000f84 <HAL_RCC_OscConfig>
 80001d0:	4603      	mov	r3, r0
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d001      	beq.n	80001da <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001d6:	f000 f963 	bl	80004a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001da:	230f      	movs	r3, #15
 80001dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001de:	2300      	movs	r3, #0
 80001e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001e2:	2300      	movs	r3, #0
 80001e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001e6:	2300      	movs	r3, #0
 80001e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001ea:	2300      	movs	r3, #0
 80001ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001ee:	1d3b      	adds	r3, r7, #4
 80001f0:	2100      	movs	r1, #0
 80001f2:	4618      	mov	r0, r3
 80001f4:	f001 f948 	bl	8001488 <HAL_RCC_ClockConfig>
 80001f8:	4603      	mov	r3, r0
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d001      	beq.n	8000202 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001fe:	f000 f94f 	bl	80004a0 <Error_Handler>
  }
}
 8000202:	bf00      	nop
 8000204:	3740      	adds	r7, #64	@ 0x40
 8000206:	46bd      	mov	sp, r7
 8000208:	bd80      	pop	{r7, pc}
	...

0800020c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b096      	sub	sp, #88	@ 0x58
 8000210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000212:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000216:	2200      	movs	r2, #0
 8000218:	601a      	str	r2, [r3, #0]
 800021a:	605a      	str	r2, [r3, #4]
 800021c:	609a      	str	r2, [r3, #8]
 800021e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000220:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000224:	2200      	movs	r2, #0
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800022a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800022e:	2200      	movs	r2, #0
 8000230:	601a      	str	r2, [r3, #0]
 8000232:	605a      	str	r2, [r3, #4]
 8000234:	609a      	str	r2, [r3, #8]
 8000236:	60da      	str	r2, [r3, #12]
 8000238:	611a      	str	r2, [r3, #16]
 800023a:	615a      	str	r2, [r3, #20]
 800023c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	2220      	movs	r2, #32
 8000242:	2100      	movs	r1, #0
 8000244:	4618      	mov	r0, r3
 8000246:	f003 f88b 	bl	8003360 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800024a:	4b3f      	ldr	r3, [pc, #252]	@ (8000348 <MX_TIM1_Init+0x13c>)
 800024c:	4a3f      	ldr	r2, [pc, #252]	@ (800034c <MX_TIM1_Init+0x140>)
 800024e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;
 8000250:	4b3d      	ldr	r3, [pc, #244]	@ (8000348 <MX_TIM1_Init+0x13c>)
 8000252:	2207      	movs	r2, #7
 8000254:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000256:	4b3c      	ldr	r3, [pc, #240]	@ (8000348 <MX_TIM1_Init+0x13c>)
 8000258:	2200      	movs	r2, #0
 800025a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800025c:	4b3a      	ldr	r3, [pc, #232]	@ (8000348 <MX_TIM1_Init+0x13c>)
 800025e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000262:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000264:	4b38      	ldr	r3, [pc, #224]	@ (8000348 <MX_TIM1_Init+0x13c>)
 8000266:	2200      	movs	r2, #0
 8000268:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800026a:	4b37      	ldr	r3, [pc, #220]	@ (8000348 <MX_TIM1_Init+0x13c>)
 800026c:	2200      	movs	r2, #0
 800026e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000270:	4b35      	ldr	r3, [pc, #212]	@ (8000348 <MX_TIM1_Init+0x13c>)
 8000272:	2280      	movs	r2, #128	@ 0x80
 8000274:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000276:	4834      	ldr	r0, [pc, #208]	@ (8000348 <MX_TIM1_Init+0x13c>)
 8000278:	f001 fa94 	bl	80017a4 <HAL_TIM_Base_Init>
 800027c:	4603      	mov	r3, r0
 800027e:	2b00      	cmp	r3, #0
 8000280:	d001      	beq.n	8000286 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000282:	f000 f90d 	bl	80004a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000286:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800028a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800028c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000290:	4619      	mov	r1, r3
 8000292:	482d      	ldr	r0, [pc, #180]	@ (8000348 <MX_TIM1_Init+0x13c>)
 8000294:	f001 fdd0 	bl	8001e38 <HAL_TIM_ConfigClockSource>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800029e:	f000 f8ff 	bl	80004a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80002a2:	4829      	ldr	r0, [pc, #164]	@ (8000348 <MX_TIM1_Init+0x13c>)
 80002a4:	f001 facd 	bl	8001842 <HAL_TIM_PWM_Init>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80002ae:	f000 f8f7 	bl	80004a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002b2:	2300      	movs	r3, #0
 80002b4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002b6:	2300      	movs	r3, #0
 80002b8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80002ba:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80002be:	4619      	mov	r1, r3
 80002c0:	4821      	ldr	r0, [pc, #132]	@ (8000348 <MX_TIM1_Init+0x13c>)
 80002c2:	f002 f955 	bl	8002570 <HAL_TIMEx_MasterConfigSynchronization>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d001      	beq.n	80002d0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80002cc:	f000 f8e8 	bl	80004a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80002d0:	2360      	movs	r3, #96	@ 0x60
 80002d2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 500;
 80002d4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80002d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80002da:	2300      	movs	r3, #0
 80002dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80002de:	2300      	movs	r3, #0
 80002e0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80002e2:	2300      	movs	r3, #0
 80002e4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80002e6:	2300      	movs	r3, #0
 80002e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80002ea:	2300      	movs	r3, #0
 80002ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80002ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80002f2:	2200      	movs	r2, #0
 80002f4:	4619      	mov	r1, r3
 80002f6:	4814      	ldr	r0, [pc, #80]	@ (8000348 <MX_TIM1_Init+0x13c>)
 80002f8:	f001 fcdc 	bl	8001cb4 <HAL_TIM_PWM_ConfigChannel>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8000302:	f000 f8cd 	bl	80004a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000306:	2300      	movs	r3, #0
 8000308:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800030a:	2300      	movs	r3, #0
 800030c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800030e:	2300      	movs	r3, #0
 8000310:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000312:	2300      	movs	r3, #0
 8000314:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000316:	2300      	movs	r3, #0
 8000318:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800031a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800031e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000320:	2300      	movs	r3, #0
 8000322:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000324:	1d3b      	adds	r3, r7, #4
 8000326:	4619      	mov	r1, r3
 8000328:	4807      	ldr	r0, [pc, #28]	@ (8000348 <MX_TIM1_Init+0x13c>)
 800032a:	f002 f97f 	bl	800262c <HAL_TIMEx_ConfigBreakDeadTime>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8000334:	f000 f8b4 	bl	80004a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000338:	4803      	ldr	r0, [pc, #12]	@ (8000348 <MX_TIM1_Init+0x13c>)
 800033a:	f000 f917 	bl	800056c <HAL_TIM_MspPostInit>

}
 800033e:	bf00      	nop
 8000340:	3758      	adds	r7, #88	@ 0x58
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	20000078 	.word	0x20000078
 800034c:	40012c00 	.word	0x40012c00

08000350 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000354:	4b11      	ldr	r3, [pc, #68]	@ (800039c <MX_USART1_UART_Init+0x4c>)
 8000356:	4a12      	ldr	r2, [pc, #72]	@ (80003a0 <MX_USART1_UART_Init+0x50>)
 8000358:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800035a:	4b10      	ldr	r3, [pc, #64]	@ (800039c <MX_USART1_UART_Init+0x4c>)
 800035c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000360:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000362:	4b0e      	ldr	r3, [pc, #56]	@ (800039c <MX_USART1_UART_Init+0x4c>)
 8000364:	2200      	movs	r2, #0
 8000366:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000368:	4b0c      	ldr	r3, [pc, #48]	@ (800039c <MX_USART1_UART_Init+0x4c>)
 800036a:	2200      	movs	r2, #0
 800036c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800036e:	4b0b      	ldr	r3, [pc, #44]	@ (800039c <MX_USART1_UART_Init+0x4c>)
 8000370:	2200      	movs	r2, #0
 8000372:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000374:	4b09      	ldr	r3, [pc, #36]	@ (800039c <MX_USART1_UART_Init+0x4c>)
 8000376:	220c      	movs	r2, #12
 8000378:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800037a:	4b08      	ldr	r3, [pc, #32]	@ (800039c <MX_USART1_UART_Init+0x4c>)
 800037c:	2200      	movs	r2, #0
 800037e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000380:	4b06      	ldr	r3, [pc, #24]	@ (800039c <MX_USART1_UART_Init+0x4c>)
 8000382:	2200      	movs	r2, #0
 8000384:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000386:	4805      	ldr	r0, [pc, #20]	@ (800039c <MX_USART1_UART_Init+0x4c>)
 8000388:	f002 f9b3 	bl	80026f2 <HAL_UART_Init>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000392:	f000 f885 	bl	80004a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000396:	bf00      	nop
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	200000c0 	.word	0x200000c0
 80003a0:	40013800 	.word	0x40013800

080003a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b086      	sub	sp, #24
 80003a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003aa:	f107 0308 	add.w	r3, r7, #8
 80003ae:	2200      	movs	r2, #0
 80003b0:	601a      	str	r2, [r3, #0]
 80003b2:	605a      	str	r2, [r3, #4]
 80003b4:	609a      	str	r2, [r3, #8]
 80003b6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003b8:	4b18      	ldr	r3, [pc, #96]	@ (800041c <MX_GPIO_Init+0x78>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	4a17      	ldr	r2, [pc, #92]	@ (800041c <MX_GPIO_Init+0x78>)
 80003be:	f043 0320 	orr.w	r3, r3, #32
 80003c2:	6193      	str	r3, [r2, #24]
 80003c4:	4b15      	ldr	r3, [pc, #84]	@ (800041c <MX_GPIO_Init+0x78>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	f003 0320 	and.w	r3, r3, #32
 80003cc:	607b      	str	r3, [r7, #4]
 80003ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003d0:	4b12      	ldr	r3, [pc, #72]	@ (800041c <MX_GPIO_Init+0x78>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	4a11      	ldr	r2, [pc, #68]	@ (800041c <MX_GPIO_Init+0x78>)
 80003d6:	f043 0304 	orr.w	r3, r3, #4
 80003da:	6193      	str	r3, [r2, #24]
 80003dc:	4b0f      	ldr	r3, [pc, #60]	@ (800041c <MX_GPIO_Init+0x78>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	f003 0304 	and.w	r3, r3, #4
 80003e4:	603b      	str	r3, [r7, #0]
 80003e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80003e8:	2200      	movs	r2, #0
 80003ea:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80003ee:	480c      	ldr	r0, [pc, #48]	@ (8000420 <MX_GPIO_Init+0x7c>)
 80003f0:	f000 fd96 	bl	8000f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80003f4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80003f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003fa:	2301      	movs	r3, #1
 80003fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fe:	2300      	movs	r3, #0
 8000400:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000402:	2302      	movs	r3, #2
 8000404:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000406:	f107 0308 	add.w	r3, r7, #8
 800040a:	4619      	mov	r1, r3
 800040c:	4804      	ldr	r0, [pc, #16]	@ (8000420 <MX_GPIO_Init+0x7c>)
 800040e:	f000 fc03 	bl	8000c18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000412:	bf00      	nop
 8000414:	3718      	adds	r7, #24
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	40021000 	.word	0x40021000
 8000420:	40010800 	.word	0x40010800

08000424 <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b082      	sub	sp, #8
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM1 )
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4a15      	ldr	r2, [pc, #84]	@ (8000488 <HAL_TIM_PWM_PulseFinishedCallback+0x64>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d123      	bne.n	800047e <HAL_TIM_PWM_PulseFinishedCallback+0x5a>
    {
        step_count++;
 8000436:	4b15      	ldr	r3, [pc, #84]	@ (800048c <HAL_TIM_PWM_PulseFinishedCallback+0x68>)
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	3301      	adds	r3, #1
 800043c:	b2da      	uxtb	r2, r3
 800043e:	4b13      	ldr	r3, [pc, #76]	@ (800048c <HAL_TIM_PWM_PulseFinishedCallback+0x68>)
 8000440:	701a      	strb	r2, [r3, #0]

        sprintf(msg, "Step: %lu\r\n", step_count);
 8000442:	4b12      	ldr	r3, [pc, #72]	@ (800048c <HAL_TIM_PWM_PulseFinishedCallback+0x68>)
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	461a      	mov	r2, r3
 8000448:	4911      	ldr	r1, [pc, #68]	@ (8000490 <HAL_TIM_PWM_PulseFinishedCallback+0x6c>)
 800044a:	4812      	ldr	r0, [pc, #72]	@ (8000494 <HAL_TIM_PWM_PulseFinishedCallback+0x70>)
 800044c:	f002 ff66 	bl	800331c <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000450:	4810      	ldr	r0, [pc, #64]	@ (8000494 <HAL_TIM_PWM_PulseFinishedCallback+0x70>)
 8000452:	f7ff fe7b 	bl	800014c <strlen>
 8000456:	4603      	mov	r3, r0
 8000458:	b29a      	uxth	r2, r3
 800045a:	f04f 33ff 	mov.w	r3, #4294967295
 800045e:	490d      	ldr	r1, [pc, #52]	@ (8000494 <HAL_TIM_PWM_PulseFinishedCallback+0x70>)
 8000460:	480d      	ldr	r0, [pc, #52]	@ (8000498 <HAL_TIM_PWM_PulseFinishedCallback+0x74>)
 8000462:	f002 f996 	bl	8002792 <HAL_UART_Transmit>
        if(step_count >= 200)
 8000466:	4b09      	ldr	r3, [pc, #36]	@ (800048c <HAL_TIM_PWM_PulseFinishedCallback+0x68>)
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	2bc7      	cmp	r3, #199	@ 0xc7
 800046c:	d907      	bls.n	800047e <HAL_TIM_PWM_PulseFinishedCallback+0x5a>
        {
            step_count = 0;
 800046e:	4b07      	ldr	r3, [pc, #28]	@ (800048c <HAL_TIM_PWM_PulseFinishedCallback+0x68>)
 8000470:	2200      	movs	r2, #0
 8000472:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_TogglePin(GPIOA, CCW); // Đảo DIR
 8000474:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000478:	4808      	ldr	r0, [pc, #32]	@ (800049c <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 800047a:	f000 fd69 	bl	8000f50 <HAL_GPIO_TogglePin>
        }
    }
}
 800047e:	bf00      	nop
 8000480:	3708      	adds	r7, #8
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	40012c00 	.word	0x40012c00
 800048c:	20000108 	.word	0x20000108
 8000490:	08003c94 	.word	0x08003c94
 8000494:	2000010c 	.word	0x2000010c
 8000498:	200000c0 	.word	0x200000c0
 800049c:	40010800 	.word	0x40010800

080004a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a4:	b672      	cpsid	i
}
 80004a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a8:	bf00      	nop
 80004aa:	e7fd      	b.n	80004a8 <Error_Handler+0x8>

080004ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004b2:	4b15      	ldr	r3, [pc, #84]	@ (8000508 <HAL_MspInit+0x5c>)
 80004b4:	699b      	ldr	r3, [r3, #24]
 80004b6:	4a14      	ldr	r2, [pc, #80]	@ (8000508 <HAL_MspInit+0x5c>)
 80004b8:	f043 0301 	orr.w	r3, r3, #1
 80004bc:	6193      	str	r3, [r2, #24]
 80004be:	4b12      	ldr	r3, [pc, #72]	@ (8000508 <HAL_MspInit+0x5c>)
 80004c0:	699b      	ldr	r3, [r3, #24]
 80004c2:	f003 0301 	and.w	r3, r3, #1
 80004c6:	60bb      	str	r3, [r7, #8]
 80004c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000508 <HAL_MspInit+0x5c>)
 80004cc:	69db      	ldr	r3, [r3, #28]
 80004ce:	4a0e      	ldr	r2, [pc, #56]	@ (8000508 <HAL_MspInit+0x5c>)
 80004d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004d4:	61d3      	str	r3, [r2, #28]
 80004d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000508 <HAL_MspInit+0x5c>)
 80004d8:	69db      	ldr	r3, [r3, #28]
 80004da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004de:	607b      	str	r3, [r7, #4]
 80004e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004e2:	4b0a      	ldr	r3, [pc, #40]	@ (800050c <HAL_MspInit+0x60>)
 80004e4:	685b      	ldr	r3, [r3, #4]
 80004e6:	60fb      	str	r3, [r7, #12]
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004f6:	60fb      	str	r3, [r7, #12]
 80004f8:	4a04      	ldr	r2, [pc, #16]	@ (800050c <HAL_MspInit+0x60>)
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004fe:	bf00      	nop
 8000500:	3714      	adds	r7, #20
 8000502:	46bd      	mov	sp, r7
 8000504:	bc80      	pop	{r7}
 8000506:	4770      	bx	lr
 8000508:	40021000 	.word	0x40021000
 800050c:	40010000 	.word	0x40010000

08000510 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b084      	sub	sp, #16
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a11      	ldr	r2, [pc, #68]	@ (8000564 <HAL_TIM_Base_MspInit+0x54>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d11b      	bne.n	800055a <HAL_TIM_Base_MspInit+0x4a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000522:	4b11      	ldr	r3, [pc, #68]	@ (8000568 <HAL_TIM_Base_MspInit+0x58>)
 8000524:	699b      	ldr	r3, [r3, #24]
 8000526:	4a10      	ldr	r2, [pc, #64]	@ (8000568 <HAL_TIM_Base_MspInit+0x58>)
 8000528:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800052c:	6193      	str	r3, [r2, #24]
 800052e:	4b0e      	ldr	r3, [pc, #56]	@ (8000568 <HAL_TIM_Base_MspInit+0x58>)
 8000530:	699b      	ldr	r3, [r3, #24]
 8000532:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000536:	60fb      	str	r3, [r7, #12]
 8000538:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800053a:	2200      	movs	r2, #0
 800053c:	2100      	movs	r1, #0
 800053e:	2019      	movs	r0, #25
 8000540:	f000 fa81 	bl	8000a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000544:	2019      	movs	r0, #25
 8000546:	f000 fa9a 	bl	8000a7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800054a:	2200      	movs	r2, #0
 800054c:	2100      	movs	r1, #0
 800054e:	201b      	movs	r0, #27
 8000550:	f000 fa79 	bl	8000a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000554:	201b      	movs	r0, #27
 8000556:	f000 fa92 	bl	8000a7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800055a:	bf00      	nop
 800055c:	3710      	adds	r7, #16
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40012c00 	.word	0x40012c00
 8000568:	40021000 	.word	0x40021000

0800056c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b088      	sub	sp, #32
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000574:	f107 0310 	add.w	r3, r7, #16
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	605a      	str	r2, [r3, #4]
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	4a10      	ldr	r2, [pc, #64]	@ (80005c8 <HAL_TIM_MspPostInit+0x5c>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d118      	bne.n	80005be <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800058c:	4b0f      	ldr	r3, [pc, #60]	@ (80005cc <HAL_TIM_MspPostInit+0x60>)
 800058e:	699b      	ldr	r3, [r3, #24]
 8000590:	4a0e      	ldr	r2, [pc, #56]	@ (80005cc <HAL_TIM_MspPostInit+0x60>)
 8000592:	f043 0304 	orr.w	r3, r3, #4
 8000596:	6193      	str	r3, [r2, #24]
 8000598:	4b0c      	ldr	r3, [pc, #48]	@ (80005cc <HAL_TIM_MspPostInit+0x60>)
 800059a:	699b      	ldr	r3, [r3, #24]
 800059c:	f003 0304 	and.w	r3, r3, #4
 80005a0:	60fb      	str	r3, [r7, #12]
 80005a2:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80005a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005aa:	2302      	movs	r3, #2
 80005ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ae:	2302      	movs	r3, #2
 80005b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b2:	f107 0310 	add.w	r3, r7, #16
 80005b6:	4619      	mov	r1, r3
 80005b8:	4805      	ldr	r0, [pc, #20]	@ (80005d0 <HAL_TIM_MspPostInit+0x64>)
 80005ba:	f000 fb2d 	bl	8000c18 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80005be:	bf00      	nop
 80005c0:	3720      	adds	r7, #32
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40012c00 	.word	0x40012c00
 80005cc:	40021000 	.word	0x40021000
 80005d0:	40010800 	.word	0x40010800

080005d4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b088      	sub	sp, #32
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005dc:	f107 0310 	add.w	r3, r7, #16
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
 80005e4:	605a      	str	r2, [r3, #4]
 80005e6:	609a      	str	r2, [r3, #8]
 80005e8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a20      	ldr	r2, [pc, #128]	@ (8000670 <HAL_UART_MspInit+0x9c>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d139      	bne.n	8000668 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000674 <HAL_UART_MspInit+0xa0>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	4a1e      	ldr	r2, [pc, #120]	@ (8000674 <HAL_UART_MspInit+0xa0>)
 80005fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005fe:	6193      	str	r3, [r2, #24]
 8000600:	4b1c      	ldr	r3, [pc, #112]	@ (8000674 <HAL_UART_MspInit+0xa0>)
 8000602:	699b      	ldr	r3, [r3, #24]
 8000604:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000608:	60fb      	str	r3, [r7, #12]
 800060a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800060c:	4b19      	ldr	r3, [pc, #100]	@ (8000674 <HAL_UART_MspInit+0xa0>)
 800060e:	699b      	ldr	r3, [r3, #24]
 8000610:	4a18      	ldr	r2, [pc, #96]	@ (8000674 <HAL_UART_MspInit+0xa0>)
 8000612:	f043 0304 	orr.w	r3, r3, #4
 8000616:	6193      	str	r3, [r2, #24]
 8000618:	4b16      	ldr	r3, [pc, #88]	@ (8000674 <HAL_UART_MspInit+0xa0>)
 800061a:	699b      	ldr	r3, [r3, #24]
 800061c:	f003 0304 	and.w	r3, r3, #4
 8000620:	60bb      	str	r3, [r7, #8]
 8000622:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000624:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000628:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800062a:	2302      	movs	r3, #2
 800062c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800062e:	2303      	movs	r3, #3
 8000630:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000632:	f107 0310 	add.w	r3, r7, #16
 8000636:	4619      	mov	r1, r3
 8000638:	480f      	ldr	r0, [pc, #60]	@ (8000678 <HAL_UART_MspInit+0xa4>)
 800063a:	f000 faed 	bl	8000c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800063e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000642:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000644:	2300      	movs	r3, #0
 8000646:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000648:	2300      	movs	r3, #0
 800064a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800064c:	f107 0310 	add.w	r3, r7, #16
 8000650:	4619      	mov	r1, r3
 8000652:	4809      	ldr	r0, [pc, #36]	@ (8000678 <HAL_UART_MspInit+0xa4>)
 8000654:	f000 fae0 	bl	8000c18 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000658:	2200      	movs	r2, #0
 800065a:	2100      	movs	r1, #0
 800065c:	2025      	movs	r0, #37	@ 0x25
 800065e:	f000 f9f2 	bl	8000a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000662:	2025      	movs	r0, #37	@ 0x25
 8000664:	f000 fa0b 	bl	8000a7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000668:	bf00      	nop
 800066a:	3720      	adds	r7, #32
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40013800 	.word	0x40013800
 8000674:	40021000 	.word	0x40021000
 8000678:	40010800 	.word	0x40010800

0800067c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000680:	bf00      	nop
 8000682:	e7fd      	b.n	8000680 <NMI_Handler+0x4>

08000684 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <HardFault_Handler+0x4>

0800068c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000690:	bf00      	nop
 8000692:	e7fd      	b.n	8000690 <MemManage_Handler+0x4>

08000694 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000698:	bf00      	nop
 800069a:	e7fd      	b.n	8000698 <BusFault_Handler+0x4>

0800069c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006a0:	bf00      	nop
 80006a2:	e7fd      	b.n	80006a0 <UsageFault_Handler+0x4>

080006a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bc80      	pop	{r7}
 80006ae:	4770      	bx	lr

080006b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006b4:	bf00      	nop
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr

080006bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006c0:	bf00      	nop
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bc80      	pop	{r7}
 80006c6:	4770      	bx	lr

080006c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006cc:	f000 f8c8 	bl	8000860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80006d8:	4802      	ldr	r0, [pc, #8]	@ (80006e4 <TIM1_UP_IRQHandler+0x10>)
 80006da:	f001 f9fb 	bl	8001ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000078 	.word	0x20000078

080006e8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80006ec:	4802      	ldr	r0, [pc, #8]	@ (80006f8 <TIM1_CC_IRQHandler+0x10>)
 80006ee:	f001 f9f1 	bl	8001ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	20000078 	.word	0x20000078

080006fc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000700:	4802      	ldr	r0, [pc, #8]	@ (800070c <USART1_IRQHandler+0x10>)
 8000702:	f002 f8d1 	bl	80028a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	200000c0 	.word	0x200000c0

08000710 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b086      	sub	sp, #24
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000718:	4a14      	ldr	r2, [pc, #80]	@ (800076c <_sbrk+0x5c>)
 800071a:	4b15      	ldr	r3, [pc, #84]	@ (8000770 <_sbrk+0x60>)
 800071c:	1ad3      	subs	r3, r2, r3
 800071e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000724:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <_sbrk+0x64>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d102      	bne.n	8000732 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800072c:	4b11      	ldr	r3, [pc, #68]	@ (8000774 <_sbrk+0x64>)
 800072e:	4a12      	ldr	r2, [pc, #72]	@ (8000778 <_sbrk+0x68>)
 8000730:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000732:	4b10      	ldr	r3, [pc, #64]	@ (8000774 <_sbrk+0x64>)
 8000734:	681a      	ldr	r2, [r3, #0]
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4413      	add	r3, r2
 800073a:	693a      	ldr	r2, [r7, #16]
 800073c:	429a      	cmp	r2, r3
 800073e:	d207      	bcs.n	8000750 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000740:	f002 fe16 	bl	8003370 <__errno>
 8000744:	4603      	mov	r3, r0
 8000746:	220c      	movs	r2, #12
 8000748:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800074a:	f04f 33ff 	mov.w	r3, #4294967295
 800074e:	e009      	b.n	8000764 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000750:	4b08      	ldr	r3, [pc, #32]	@ (8000774 <_sbrk+0x64>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000756:	4b07      	ldr	r3, [pc, #28]	@ (8000774 <_sbrk+0x64>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4413      	add	r3, r2
 800075e:	4a05      	ldr	r2, [pc, #20]	@ (8000774 <_sbrk+0x64>)
 8000760:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000762:	68fb      	ldr	r3, [r7, #12]
}
 8000764:	4618      	mov	r0, r3
 8000766:	3718      	adds	r7, #24
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20005000 	.word	0x20005000
 8000770:	00000400 	.word	0x00000400
 8000774:	2000012c 	.word	0x2000012c
 8000778:	20000280 	.word	0x20000280

0800077c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	bc80      	pop	{r7}
 8000786:	4770      	bx	lr

08000788 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000788:	f7ff fff8 	bl	800077c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800078c:	480b      	ldr	r0, [pc, #44]	@ (80007bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800078e:	490c      	ldr	r1, [pc, #48]	@ (80007c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000790:	4a0c      	ldr	r2, [pc, #48]	@ (80007c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000792:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000794:	e002      	b.n	800079c <LoopCopyDataInit>

08000796 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000796:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000798:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800079a:	3304      	adds	r3, #4

0800079c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800079c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800079e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007a0:	d3f9      	bcc.n	8000796 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007a2:	4a09      	ldr	r2, [pc, #36]	@ (80007c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007a4:	4c09      	ldr	r4, [pc, #36]	@ (80007cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007a8:	e001      	b.n	80007ae <LoopFillZerobss>

080007aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007ac:	3204      	adds	r2, #4

080007ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007b0:	d3fb      	bcc.n	80007aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007b2:	f002 fde3 	bl	800337c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007b6:	f7ff fcd1 	bl	800015c <main>
  bx lr
 80007ba:	4770      	bx	lr
  ldr r0, =_sdata
 80007bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007c0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80007c4:	08003d10 	.word	0x08003d10
  ldr r2, =_sbss
 80007c8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80007cc:	2000027c 	.word	0x2000027c

080007d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007d0:	e7fe      	b.n	80007d0 <ADC1_2_IRQHandler>
	...

080007d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007d8:	4b08      	ldr	r3, [pc, #32]	@ (80007fc <HAL_Init+0x28>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a07      	ldr	r2, [pc, #28]	@ (80007fc <HAL_Init+0x28>)
 80007de:	f043 0310 	orr.w	r3, r3, #16
 80007e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007e4:	2003      	movs	r0, #3
 80007e6:	f000 f923 	bl	8000a30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ea:	200f      	movs	r0, #15
 80007ec:	f000 f808 	bl	8000800 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007f0:	f7ff fe5c 	bl	80004ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007f4:	2300      	movs	r3, #0
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40022000 	.word	0x40022000

08000800 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000808:	4b12      	ldr	r3, [pc, #72]	@ (8000854 <HAL_InitTick+0x54>)
 800080a:	681a      	ldr	r2, [r3, #0]
 800080c:	4b12      	ldr	r3, [pc, #72]	@ (8000858 <HAL_InitTick+0x58>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	4619      	mov	r1, r3
 8000812:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000816:	fbb3 f3f1 	udiv	r3, r3, r1
 800081a:	fbb2 f3f3 	udiv	r3, r2, r3
 800081e:	4618      	mov	r0, r3
 8000820:	f000 f93b 	bl	8000a9a <HAL_SYSTICK_Config>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800082a:	2301      	movs	r3, #1
 800082c:	e00e      	b.n	800084c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	2b0f      	cmp	r3, #15
 8000832:	d80a      	bhi.n	800084a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000834:	2200      	movs	r2, #0
 8000836:	6879      	ldr	r1, [r7, #4]
 8000838:	f04f 30ff 	mov.w	r0, #4294967295
 800083c:	f000 f903 	bl	8000a46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000840:	4a06      	ldr	r2, [pc, #24]	@ (800085c <HAL_InitTick+0x5c>)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000846:	2300      	movs	r3, #0
 8000848:	e000      	b.n	800084c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800084a:	2301      	movs	r3, #1
}
 800084c:	4618      	mov	r0, r3
 800084e:	3708      	adds	r7, #8
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	20000000 	.word	0x20000000
 8000858:	20000008 	.word	0x20000008
 800085c:	20000004 	.word	0x20000004

08000860 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000864:	4b05      	ldr	r3, [pc, #20]	@ (800087c <HAL_IncTick+0x1c>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	461a      	mov	r2, r3
 800086a:	4b05      	ldr	r3, [pc, #20]	@ (8000880 <HAL_IncTick+0x20>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4413      	add	r3, r2
 8000870:	4a03      	ldr	r2, [pc, #12]	@ (8000880 <HAL_IncTick+0x20>)
 8000872:	6013      	str	r3, [r2, #0]
}
 8000874:	bf00      	nop
 8000876:	46bd      	mov	sp, r7
 8000878:	bc80      	pop	{r7}
 800087a:	4770      	bx	lr
 800087c:	20000008 	.word	0x20000008
 8000880:	20000130 	.word	0x20000130

08000884 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  return uwTick;
 8000888:	4b02      	ldr	r3, [pc, #8]	@ (8000894 <HAL_GetTick+0x10>)
 800088a:	681b      	ldr	r3, [r3, #0]
}
 800088c:	4618      	mov	r0, r3
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr
 8000894:	20000130 	.word	0x20000130

08000898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000898:	b480      	push	{r7}
 800089a:	b085      	sub	sp, #20
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	f003 0307 	and.w	r3, r3, #7
 80008a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008a8:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <__NVIC_SetPriorityGrouping+0x44>)
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008ae:	68ba      	ldr	r2, [r7, #8]
 80008b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80008b4:	4013      	ands	r3, r2
 80008b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ca:	4a04      	ldr	r2, [pc, #16]	@ (80008dc <__NVIC_SetPriorityGrouping+0x44>)
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	60d3      	str	r3, [r2, #12]
}
 80008d0:	bf00      	nop
 80008d2:	3714      	adds	r7, #20
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bc80      	pop	{r7}
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000ed00 	.word	0xe000ed00

080008e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008e4:	4b04      	ldr	r3, [pc, #16]	@ (80008f8 <__NVIC_GetPriorityGrouping+0x18>)
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	0a1b      	lsrs	r3, r3, #8
 80008ea:	f003 0307 	and.w	r3, r3, #7
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	e000ed00 	.word	0xe000ed00

080008fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090a:	2b00      	cmp	r3, #0
 800090c:	db0b      	blt.n	8000926 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	f003 021f 	and.w	r2, r3, #31
 8000914:	4906      	ldr	r1, [pc, #24]	@ (8000930 <__NVIC_EnableIRQ+0x34>)
 8000916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091a:	095b      	lsrs	r3, r3, #5
 800091c:	2001      	movs	r0, #1
 800091e:	fa00 f202 	lsl.w	r2, r0, r2
 8000922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000926:	bf00      	nop
 8000928:	370c      	adds	r7, #12
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr
 8000930:	e000e100 	.word	0xe000e100

08000934 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	6039      	str	r1, [r7, #0]
 800093e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000944:	2b00      	cmp	r3, #0
 8000946:	db0a      	blt.n	800095e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	b2da      	uxtb	r2, r3
 800094c:	490c      	ldr	r1, [pc, #48]	@ (8000980 <__NVIC_SetPriority+0x4c>)
 800094e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000952:	0112      	lsls	r2, r2, #4
 8000954:	b2d2      	uxtb	r2, r2
 8000956:	440b      	add	r3, r1
 8000958:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800095c:	e00a      	b.n	8000974 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	b2da      	uxtb	r2, r3
 8000962:	4908      	ldr	r1, [pc, #32]	@ (8000984 <__NVIC_SetPriority+0x50>)
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	f003 030f 	and.w	r3, r3, #15
 800096a:	3b04      	subs	r3, #4
 800096c:	0112      	lsls	r2, r2, #4
 800096e:	b2d2      	uxtb	r2, r2
 8000970:	440b      	add	r3, r1
 8000972:	761a      	strb	r2, [r3, #24]
}
 8000974:	bf00      	nop
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	bc80      	pop	{r7}
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	e000e100 	.word	0xe000e100
 8000984:	e000ed00 	.word	0xe000ed00

08000988 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000988:	b480      	push	{r7}
 800098a:	b089      	sub	sp, #36	@ 0x24
 800098c:	af00      	add	r7, sp, #0
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	60b9      	str	r1, [r7, #8]
 8000992:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	f003 0307 	and.w	r3, r3, #7
 800099a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800099c:	69fb      	ldr	r3, [r7, #28]
 800099e:	f1c3 0307 	rsb	r3, r3, #7
 80009a2:	2b04      	cmp	r3, #4
 80009a4:	bf28      	it	cs
 80009a6:	2304      	movcs	r3, #4
 80009a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009aa:	69fb      	ldr	r3, [r7, #28]
 80009ac:	3304      	adds	r3, #4
 80009ae:	2b06      	cmp	r3, #6
 80009b0:	d902      	bls.n	80009b8 <NVIC_EncodePriority+0x30>
 80009b2:	69fb      	ldr	r3, [r7, #28]
 80009b4:	3b03      	subs	r3, #3
 80009b6:	e000      	b.n	80009ba <NVIC_EncodePriority+0x32>
 80009b8:	2300      	movs	r3, #0
 80009ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009bc:	f04f 32ff 	mov.w	r2, #4294967295
 80009c0:	69bb      	ldr	r3, [r7, #24]
 80009c2:	fa02 f303 	lsl.w	r3, r2, r3
 80009c6:	43da      	mvns	r2, r3
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	401a      	ands	r2, r3
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009d0:	f04f 31ff 	mov.w	r1, #4294967295
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	fa01 f303 	lsl.w	r3, r1, r3
 80009da:	43d9      	mvns	r1, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e0:	4313      	orrs	r3, r2
         );
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	3724      	adds	r7, #36	@ 0x24
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	3b01      	subs	r3, #1
 80009f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009fc:	d301      	bcc.n	8000a02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009fe:	2301      	movs	r3, #1
 8000a00:	e00f      	b.n	8000a22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a02:	4a0a      	ldr	r2, [pc, #40]	@ (8000a2c <SysTick_Config+0x40>)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	3b01      	subs	r3, #1
 8000a08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a0a:	210f      	movs	r1, #15
 8000a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a10:	f7ff ff90 	bl	8000934 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a14:	4b05      	ldr	r3, [pc, #20]	@ (8000a2c <SysTick_Config+0x40>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a1a:	4b04      	ldr	r3, [pc, #16]	@ (8000a2c <SysTick_Config+0x40>)
 8000a1c:	2207      	movs	r2, #7
 8000a1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a20:	2300      	movs	r3, #0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	e000e010 	.word	0xe000e010

08000a30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a38:	6878      	ldr	r0, [r7, #4]
 8000a3a:	f7ff ff2d 	bl	8000898 <__NVIC_SetPriorityGrouping>
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b086      	sub	sp, #24
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	60b9      	str	r1, [r7, #8]
 8000a50:	607a      	str	r2, [r7, #4]
 8000a52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a58:	f7ff ff42 	bl	80008e0 <__NVIC_GetPriorityGrouping>
 8000a5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a5e:	687a      	ldr	r2, [r7, #4]
 8000a60:	68b9      	ldr	r1, [r7, #8]
 8000a62:	6978      	ldr	r0, [r7, #20]
 8000a64:	f7ff ff90 	bl	8000988 <NVIC_EncodePriority>
 8000a68:	4602      	mov	r2, r0
 8000a6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a6e:	4611      	mov	r1, r2
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff ff5f 	bl	8000934 <__NVIC_SetPriority>
}
 8000a76:	bf00      	nop
 8000a78:	3718      	adds	r7, #24
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	b082      	sub	sp, #8
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	4603      	mov	r3, r0
 8000a86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff ff35 	bl	80008fc <__NVIC_EnableIRQ>
}
 8000a92:	bf00      	nop
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}

08000a9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a9a:	b580      	push	{r7, lr}
 8000a9c:	b082      	sub	sp, #8
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aa2:	6878      	ldr	r0, [r7, #4]
 8000aa4:	f7ff ffa2 	bl	80009ec <SysTick_Config>
 8000aa8:	4603      	mov	r3, r0
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	b085      	sub	sp, #20
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000aba:	2300      	movs	r3, #0
 8000abc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	2b02      	cmp	r3, #2
 8000ac8:	d008      	beq.n	8000adc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	2204      	movs	r2, #4
 8000ace:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	e020      	b.n	8000b1e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f022 020e 	bic.w	r2, r2, #14
 8000aea:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f022 0201 	bic.w	r2, r2, #1
 8000afa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b04:	2101      	movs	r1, #1
 8000b06:	fa01 f202 	lsl.w	r2, r1, r2
 8000b0a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2201      	movs	r2, #1
 8000b10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2200      	movs	r2, #0
 8000b18:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3714      	adds	r7, #20
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr

08000b28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b30:	2300      	movs	r3, #0
 8000b32:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	2b02      	cmp	r3, #2
 8000b3e:	d005      	beq.n	8000b4c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	2204      	movs	r2, #4
 8000b44:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000b46:	2301      	movs	r3, #1
 8000b48:	73fb      	strb	r3, [r7, #15]
 8000b4a:	e051      	b.n	8000bf0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f022 020e 	bic.w	r2, r2, #14
 8000b5a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	f022 0201 	bic.w	r2, r2, #1
 8000b6a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a22      	ldr	r2, [pc, #136]	@ (8000bfc <HAL_DMA_Abort_IT+0xd4>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d029      	beq.n	8000bca <HAL_DMA_Abort_IT+0xa2>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4a21      	ldr	r2, [pc, #132]	@ (8000c00 <HAL_DMA_Abort_IT+0xd8>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d022      	beq.n	8000bc6 <HAL_DMA_Abort_IT+0x9e>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a1f      	ldr	r2, [pc, #124]	@ (8000c04 <HAL_DMA_Abort_IT+0xdc>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d01a      	beq.n	8000bc0 <HAL_DMA_Abort_IT+0x98>
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a1e      	ldr	r2, [pc, #120]	@ (8000c08 <HAL_DMA_Abort_IT+0xe0>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d012      	beq.n	8000bba <HAL_DMA_Abort_IT+0x92>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a1c      	ldr	r2, [pc, #112]	@ (8000c0c <HAL_DMA_Abort_IT+0xe4>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d00a      	beq.n	8000bb4 <HAL_DMA_Abort_IT+0x8c>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a1b      	ldr	r2, [pc, #108]	@ (8000c10 <HAL_DMA_Abort_IT+0xe8>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d102      	bne.n	8000bae <HAL_DMA_Abort_IT+0x86>
 8000ba8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000bac:	e00e      	b.n	8000bcc <HAL_DMA_Abort_IT+0xa4>
 8000bae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000bb2:	e00b      	b.n	8000bcc <HAL_DMA_Abort_IT+0xa4>
 8000bb4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bb8:	e008      	b.n	8000bcc <HAL_DMA_Abort_IT+0xa4>
 8000bba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bbe:	e005      	b.n	8000bcc <HAL_DMA_Abort_IT+0xa4>
 8000bc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bc4:	e002      	b.n	8000bcc <HAL_DMA_Abort_IT+0xa4>
 8000bc6:	2310      	movs	r3, #16
 8000bc8:	e000      	b.n	8000bcc <HAL_DMA_Abort_IT+0xa4>
 8000bca:	2301      	movs	r3, #1
 8000bcc:	4a11      	ldr	r2, [pc, #68]	@ (8000c14 <HAL_DMA_Abort_IT+0xec>)
 8000bce:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d003      	beq.n	8000bf0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	4798      	blx	r3
    } 
  }
  return status;
 8000bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3710      	adds	r7, #16
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40020008 	.word	0x40020008
 8000c00:	4002001c 	.word	0x4002001c
 8000c04:	40020030 	.word	0x40020030
 8000c08:	40020044 	.word	0x40020044
 8000c0c:	40020058 	.word	0x40020058
 8000c10:	4002006c 	.word	0x4002006c
 8000c14:	40020000 	.word	0x40020000

08000c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b08b      	sub	sp, #44	@ 0x2c
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c22:	2300      	movs	r3, #0
 8000c24:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c26:	2300      	movs	r3, #0
 8000c28:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c2a:	e169      	b.n	8000f00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	69fa      	ldr	r2, [r7, #28]
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c40:	69ba      	ldr	r2, [r7, #24]
 8000c42:	69fb      	ldr	r3, [r7, #28]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	f040 8158 	bne.w	8000efa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	4a9a      	ldr	r2, [pc, #616]	@ (8000eb8 <HAL_GPIO_Init+0x2a0>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d05e      	beq.n	8000d12 <HAL_GPIO_Init+0xfa>
 8000c54:	4a98      	ldr	r2, [pc, #608]	@ (8000eb8 <HAL_GPIO_Init+0x2a0>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d875      	bhi.n	8000d46 <HAL_GPIO_Init+0x12e>
 8000c5a:	4a98      	ldr	r2, [pc, #608]	@ (8000ebc <HAL_GPIO_Init+0x2a4>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d058      	beq.n	8000d12 <HAL_GPIO_Init+0xfa>
 8000c60:	4a96      	ldr	r2, [pc, #600]	@ (8000ebc <HAL_GPIO_Init+0x2a4>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d86f      	bhi.n	8000d46 <HAL_GPIO_Init+0x12e>
 8000c66:	4a96      	ldr	r2, [pc, #600]	@ (8000ec0 <HAL_GPIO_Init+0x2a8>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d052      	beq.n	8000d12 <HAL_GPIO_Init+0xfa>
 8000c6c:	4a94      	ldr	r2, [pc, #592]	@ (8000ec0 <HAL_GPIO_Init+0x2a8>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d869      	bhi.n	8000d46 <HAL_GPIO_Init+0x12e>
 8000c72:	4a94      	ldr	r2, [pc, #592]	@ (8000ec4 <HAL_GPIO_Init+0x2ac>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d04c      	beq.n	8000d12 <HAL_GPIO_Init+0xfa>
 8000c78:	4a92      	ldr	r2, [pc, #584]	@ (8000ec4 <HAL_GPIO_Init+0x2ac>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d863      	bhi.n	8000d46 <HAL_GPIO_Init+0x12e>
 8000c7e:	4a92      	ldr	r2, [pc, #584]	@ (8000ec8 <HAL_GPIO_Init+0x2b0>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d046      	beq.n	8000d12 <HAL_GPIO_Init+0xfa>
 8000c84:	4a90      	ldr	r2, [pc, #576]	@ (8000ec8 <HAL_GPIO_Init+0x2b0>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d85d      	bhi.n	8000d46 <HAL_GPIO_Init+0x12e>
 8000c8a:	2b12      	cmp	r3, #18
 8000c8c:	d82a      	bhi.n	8000ce4 <HAL_GPIO_Init+0xcc>
 8000c8e:	2b12      	cmp	r3, #18
 8000c90:	d859      	bhi.n	8000d46 <HAL_GPIO_Init+0x12e>
 8000c92:	a201      	add	r2, pc, #4	@ (adr r2, 8000c98 <HAL_GPIO_Init+0x80>)
 8000c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c98:	08000d13 	.word	0x08000d13
 8000c9c:	08000ced 	.word	0x08000ced
 8000ca0:	08000cff 	.word	0x08000cff
 8000ca4:	08000d41 	.word	0x08000d41
 8000ca8:	08000d47 	.word	0x08000d47
 8000cac:	08000d47 	.word	0x08000d47
 8000cb0:	08000d47 	.word	0x08000d47
 8000cb4:	08000d47 	.word	0x08000d47
 8000cb8:	08000d47 	.word	0x08000d47
 8000cbc:	08000d47 	.word	0x08000d47
 8000cc0:	08000d47 	.word	0x08000d47
 8000cc4:	08000d47 	.word	0x08000d47
 8000cc8:	08000d47 	.word	0x08000d47
 8000ccc:	08000d47 	.word	0x08000d47
 8000cd0:	08000d47 	.word	0x08000d47
 8000cd4:	08000d47 	.word	0x08000d47
 8000cd8:	08000d47 	.word	0x08000d47
 8000cdc:	08000cf5 	.word	0x08000cf5
 8000ce0:	08000d09 	.word	0x08000d09
 8000ce4:	4a79      	ldr	r2, [pc, #484]	@ (8000ecc <HAL_GPIO_Init+0x2b4>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d013      	beq.n	8000d12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000cea:	e02c      	b.n	8000d46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	623b      	str	r3, [r7, #32]
          break;
 8000cf2:	e029      	b.n	8000d48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	3304      	adds	r3, #4
 8000cfa:	623b      	str	r3, [r7, #32]
          break;
 8000cfc:	e024      	b.n	8000d48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	68db      	ldr	r3, [r3, #12]
 8000d02:	3308      	adds	r3, #8
 8000d04:	623b      	str	r3, [r7, #32]
          break;
 8000d06:	e01f      	b.n	8000d48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	330c      	adds	r3, #12
 8000d0e:	623b      	str	r3, [r7, #32]
          break;
 8000d10:	e01a      	b.n	8000d48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d102      	bne.n	8000d20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d1a:	2304      	movs	r3, #4
 8000d1c:	623b      	str	r3, [r7, #32]
          break;
 8000d1e:	e013      	b.n	8000d48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	689b      	ldr	r3, [r3, #8]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d105      	bne.n	8000d34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d28:	2308      	movs	r3, #8
 8000d2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	69fa      	ldr	r2, [r7, #28]
 8000d30:	611a      	str	r2, [r3, #16]
          break;
 8000d32:	e009      	b.n	8000d48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d34:	2308      	movs	r3, #8
 8000d36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	69fa      	ldr	r2, [r7, #28]
 8000d3c:	615a      	str	r2, [r3, #20]
          break;
 8000d3e:	e003      	b.n	8000d48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d40:	2300      	movs	r3, #0
 8000d42:	623b      	str	r3, [r7, #32]
          break;
 8000d44:	e000      	b.n	8000d48 <HAL_GPIO_Init+0x130>
          break;
 8000d46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d48:	69bb      	ldr	r3, [r7, #24]
 8000d4a:	2bff      	cmp	r3, #255	@ 0xff
 8000d4c:	d801      	bhi.n	8000d52 <HAL_GPIO_Init+0x13a>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	e001      	b.n	8000d56 <HAL_GPIO_Init+0x13e>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	3304      	adds	r3, #4
 8000d56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d58:	69bb      	ldr	r3, [r7, #24]
 8000d5a:	2bff      	cmp	r3, #255	@ 0xff
 8000d5c:	d802      	bhi.n	8000d64 <HAL_GPIO_Init+0x14c>
 8000d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	e002      	b.n	8000d6a <HAL_GPIO_Init+0x152>
 8000d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d66:	3b08      	subs	r3, #8
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	210f      	movs	r1, #15
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	fa01 f303 	lsl.w	r3, r1, r3
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	401a      	ands	r2, r3
 8000d7c:	6a39      	ldr	r1, [r7, #32]
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	fa01 f303 	lsl.w	r3, r1, r3
 8000d84:	431a      	orrs	r2, r3
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	f000 80b1 	beq.w	8000efa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d98:	4b4d      	ldr	r3, [pc, #308]	@ (8000ed0 <HAL_GPIO_Init+0x2b8>)
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	4a4c      	ldr	r2, [pc, #304]	@ (8000ed0 <HAL_GPIO_Init+0x2b8>)
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	6193      	str	r3, [r2, #24]
 8000da4:	4b4a      	ldr	r3, [pc, #296]	@ (8000ed0 <HAL_GPIO_Init+0x2b8>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	60bb      	str	r3, [r7, #8]
 8000dae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000db0:	4a48      	ldr	r2, [pc, #288]	@ (8000ed4 <HAL_GPIO_Init+0x2bc>)
 8000db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000db4:	089b      	lsrs	r3, r3, #2
 8000db6:	3302      	adds	r3, #2
 8000db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dbc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dc0:	f003 0303 	and.w	r3, r3, #3
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	220f      	movs	r2, #15
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	68fa      	ldr	r2, [r7, #12]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	4a40      	ldr	r2, [pc, #256]	@ (8000ed8 <HAL_GPIO_Init+0x2c0>)
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d013      	beq.n	8000e04 <HAL_GPIO_Init+0x1ec>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	4a3f      	ldr	r2, [pc, #252]	@ (8000edc <HAL_GPIO_Init+0x2c4>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d00d      	beq.n	8000e00 <HAL_GPIO_Init+0x1e8>
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4a3e      	ldr	r2, [pc, #248]	@ (8000ee0 <HAL_GPIO_Init+0x2c8>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d007      	beq.n	8000dfc <HAL_GPIO_Init+0x1e4>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4a3d      	ldr	r2, [pc, #244]	@ (8000ee4 <HAL_GPIO_Init+0x2cc>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d101      	bne.n	8000df8 <HAL_GPIO_Init+0x1e0>
 8000df4:	2303      	movs	r3, #3
 8000df6:	e006      	b.n	8000e06 <HAL_GPIO_Init+0x1ee>
 8000df8:	2304      	movs	r3, #4
 8000dfa:	e004      	b.n	8000e06 <HAL_GPIO_Init+0x1ee>
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	e002      	b.n	8000e06 <HAL_GPIO_Init+0x1ee>
 8000e00:	2301      	movs	r3, #1
 8000e02:	e000      	b.n	8000e06 <HAL_GPIO_Init+0x1ee>
 8000e04:	2300      	movs	r3, #0
 8000e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e08:	f002 0203 	and.w	r2, r2, #3
 8000e0c:	0092      	lsls	r2, r2, #2
 8000e0e:	4093      	lsls	r3, r2
 8000e10:	68fa      	ldr	r2, [r7, #12]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e16:	492f      	ldr	r1, [pc, #188]	@ (8000ed4 <HAL_GPIO_Init+0x2bc>)
 8000e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e1a:	089b      	lsrs	r3, r3, #2
 8000e1c:	3302      	adds	r3, #2
 8000e1e:	68fa      	ldr	r2, [r7, #12]
 8000e20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d006      	beq.n	8000e3e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e30:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e32:	689a      	ldr	r2, [r3, #8]
 8000e34:	492c      	ldr	r1, [pc, #176]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	608b      	str	r3, [r1, #8]
 8000e3c:	e006      	b.n	8000e4c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e3e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e40:	689a      	ldr	r2, [r3, #8]
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	43db      	mvns	r3, r3
 8000e46:	4928      	ldr	r1, [pc, #160]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e48:	4013      	ands	r3, r2
 8000e4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d006      	beq.n	8000e66 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e58:	4b23      	ldr	r3, [pc, #140]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e5a:	68da      	ldr	r2, [r3, #12]
 8000e5c:	4922      	ldr	r1, [pc, #136]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e5e:	69bb      	ldr	r3, [r7, #24]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	60cb      	str	r3, [r1, #12]
 8000e64:	e006      	b.n	8000e74 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e66:	4b20      	ldr	r3, [pc, #128]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e68:	68da      	ldr	r2, [r3, #12]
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	491e      	ldr	r1, [pc, #120]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e70:	4013      	ands	r3, r2
 8000e72:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d006      	beq.n	8000e8e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e80:	4b19      	ldr	r3, [pc, #100]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e82:	685a      	ldr	r2, [r3, #4]
 8000e84:	4918      	ldr	r1, [pc, #96]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e86:	69bb      	ldr	r3, [r7, #24]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	604b      	str	r3, [r1, #4]
 8000e8c:	e006      	b.n	8000e9c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e90:	685a      	ldr	r2, [r3, #4]
 8000e92:	69bb      	ldr	r3, [r7, #24]
 8000e94:	43db      	mvns	r3, r3
 8000e96:	4914      	ldr	r1, [pc, #80]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000e98:	4013      	ands	r3, r2
 8000e9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d021      	beq.n	8000eec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	490e      	ldr	r1, [pc, #56]	@ (8000ee8 <HAL_GPIO_Init+0x2d0>)
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	600b      	str	r3, [r1, #0]
 8000eb4:	e021      	b.n	8000efa <HAL_GPIO_Init+0x2e2>
 8000eb6:	bf00      	nop
 8000eb8:	10320000 	.word	0x10320000
 8000ebc:	10310000 	.word	0x10310000
 8000ec0:	10220000 	.word	0x10220000
 8000ec4:	10210000 	.word	0x10210000
 8000ec8:	10120000 	.word	0x10120000
 8000ecc:	10110000 	.word	0x10110000
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	40010000 	.word	0x40010000
 8000ed8:	40010800 	.word	0x40010800
 8000edc:	40010c00 	.word	0x40010c00
 8000ee0:	40011000 	.word	0x40011000
 8000ee4:	40011400 	.word	0x40011400
 8000ee8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000eec:	4b0b      	ldr	r3, [pc, #44]	@ (8000f1c <HAL_GPIO_Init+0x304>)
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	69bb      	ldr	r3, [r7, #24]
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	4909      	ldr	r1, [pc, #36]	@ (8000f1c <HAL_GPIO_Init+0x304>)
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000efc:	3301      	adds	r3, #1
 8000efe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f06:	fa22 f303 	lsr.w	r3, r2, r3
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	f47f ae8e 	bne.w	8000c2c <HAL_GPIO_Init+0x14>
  }
}
 8000f10:	bf00      	nop
 8000f12:	bf00      	nop
 8000f14:	372c      	adds	r7, #44	@ 0x2c
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr
 8000f1c:	40010400 	.word	0x40010400

08000f20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	460b      	mov	r3, r1
 8000f2a:	807b      	strh	r3, [r7, #2]
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f30:	787b      	ldrb	r3, [r7, #1]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d003      	beq.n	8000f3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f36:	887a      	ldrh	r2, [r7, #2]
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000f3c:	e003      	b.n	8000f46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f3e:	887b      	ldrh	r3, [r7, #2]
 8000f40:	041a      	lsls	r2, r3, #16
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	611a      	str	r2, [r3, #16]
}
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr

08000f50 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	460b      	mov	r3, r1
 8000f5a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f62:	887a      	ldrh	r2, [r7, #2]
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	4013      	ands	r3, r2
 8000f68:	041a      	lsls	r2, r3, #16
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	43d9      	mvns	r1, r3
 8000f6e:	887b      	ldrh	r3, [r7, #2]
 8000f70:	400b      	ands	r3, r1
 8000f72:	431a      	orrs	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	611a      	str	r2, [r3, #16]
}
 8000f78:	bf00      	nop
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bc80      	pop	{r7}
 8000f80:	4770      	bx	lr
	...

08000f84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d101      	bne.n	8000f96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e272      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	f000 8087 	beq.w	80010b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fa4:	4b92      	ldr	r3, [pc, #584]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f003 030c 	and.w	r3, r3, #12
 8000fac:	2b04      	cmp	r3, #4
 8000fae:	d00c      	beq.n	8000fca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fb0:	4b8f      	ldr	r3, [pc, #572]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f003 030c 	and.w	r3, r3, #12
 8000fb8:	2b08      	cmp	r3, #8
 8000fba:	d112      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x5e>
 8000fbc:	4b8c      	ldr	r3, [pc, #560]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fc8:	d10b      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fca:	4b89      	ldr	r3, [pc, #548]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d06c      	beq.n	80010b0 <HAL_RCC_OscConfig+0x12c>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d168      	bne.n	80010b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e24c      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fea:	d106      	bne.n	8000ffa <HAL_RCC_OscConfig+0x76>
 8000fec:	4b80      	ldr	r3, [pc, #512]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a7f      	ldr	r2, [pc, #508]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8000ff2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ff6:	6013      	str	r3, [r2, #0]
 8000ff8:	e02e      	b.n	8001058 <HAL_RCC_OscConfig+0xd4>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d10c      	bne.n	800101c <HAL_RCC_OscConfig+0x98>
 8001002:	4b7b      	ldr	r3, [pc, #492]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a7a      	ldr	r2, [pc, #488]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001008:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800100c:	6013      	str	r3, [r2, #0]
 800100e:	4b78      	ldr	r3, [pc, #480]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a77      	ldr	r2, [pc, #476]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001014:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001018:	6013      	str	r3, [r2, #0]
 800101a:	e01d      	b.n	8001058 <HAL_RCC_OscConfig+0xd4>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001024:	d10c      	bne.n	8001040 <HAL_RCC_OscConfig+0xbc>
 8001026:	4b72      	ldr	r3, [pc, #456]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a71      	ldr	r2, [pc, #452]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800102c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001030:	6013      	str	r3, [r2, #0]
 8001032:	4b6f      	ldr	r3, [pc, #444]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a6e      	ldr	r2, [pc, #440]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001038:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800103c:	6013      	str	r3, [r2, #0]
 800103e:	e00b      	b.n	8001058 <HAL_RCC_OscConfig+0xd4>
 8001040:	4b6b      	ldr	r3, [pc, #428]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a6a      	ldr	r2, [pc, #424]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001046:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800104a:	6013      	str	r3, [r2, #0]
 800104c:	4b68      	ldr	r3, [pc, #416]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a67      	ldr	r2, [pc, #412]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001052:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001056:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d013      	beq.n	8001088 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001060:	f7ff fc10 	bl	8000884 <HAL_GetTick>
 8001064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001068:	f7ff fc0c 	bl	8000884 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b64      	cmp	r3, #100	@ 0x64
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e200      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107a:	4b5d      	ldr	r3, [pc, #372]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0f0      	beq.n	8001068 <HAL_RCC_OscConfig+0xe4>
 8001086:	e014      	b.n	80010b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001088:	f7ff fbfc 	bl	8000884 <HAL_GetTick>
 800108c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800108e:	e008      	b.n	80010a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001090:	f7ff fbf8 	bl	8000884 <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	2b64      	cmp	r3, #100	@ 0x64
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e1ec      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a2:	4b53      	ldr	r3, [pc, #332]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1f0      	bne.n	8001090 <HAL_RCC_OscConfig+0x10c>
 80010ae:	e000      	b.n	80010b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 0302 	and.w	r3, r3, #2
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d063      	beq.n	8001186 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010be:	4b4c      	ldr	r3, [pc, #304]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f003 030c 	and.w	r3, r3, #12
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d00b      	beq.n	80010e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010ca:	4b49      	ldr	r3, [pc, #292]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f003 030c 	and.w	r3, r3, #12
 80010d2:	2b08      	cmp	r3, #8
 80010d4:	d11c      	bne.n	8001110 <HAL_RCC_OscConfig+0x18c>
 80010d6:	4b46      	ldr	r3, [pc, #280]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d116      	bne.n	8001110 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010e2:	4b43      	ldr	r3, [pc, #268]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 0302 	and.w	r3, r3, #2
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d005      	beq.n	80010fa <HAL_RCC_OscConfig+0x176>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	691b      	ldr	r3, [r3, #16]
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d001      	beq.n	80010fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e1c0      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010fa:	4b3d      	ldr	r3, [pc, #244]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	00db      	lsls	r3, r3, #3
 8001108:	4939      	ldr	r1, [pc, #228]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800110a:	4313      	orrs	r3, r2
 800110c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800110e:	e03a      	b.n	8001186 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	691b      	ldr	r3, [r3, #16]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d020      	beq.n	800115a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001118:	4b36      	ldr	r3, [pc, #216]	@ (80011f4 <HAL_RCC_OscConfig+0x270>)
 800111a:	2201      	movs	r2, #1
 800111c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800111e:	f7ff fbb1 	bl	8000884 <HAL_GetTick>
 8001122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001124:	e008      	b.n	8001138 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001126:	f7ff fbad 	bl	8000884 <HAL_GetTick>
 800112a:	4602      	mov	r2, r0
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e1a1      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001138:	4b2d      	ldr	r3, [pc, #180]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	2b00      	cmp	r3, #0
 8001142:	d0f0      	beq.n	8001126 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001144:	4b2a      	ldr	r3, [pc, #168]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	695b      	ldr	r3, [r3, #20]
 8001150:	00db      	lsls	r3, r3, #3
 8001152:	4927      	ldr	r1, [pc, #156]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 8001154:	4313      	orrs	r3, r2
 8001156:	600b      	str	r3, [r1, #0]
 8001158:	e015      	b.n	8001186 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800115a:	4b26      	ldr	r3, [pc, #152]	@ (80011f4 <HAL_RCC_OscConfig+0x270>)
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001160:	f7ff fb90 	bl	8000884 <HAL_GetTick>
 8001164:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001166:	e008      	b.n	800117a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001168:	f7ff fb8c 	bl	8000884 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b02      	cmp	r3, #2
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e180      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800117a:	4b1d      	ldr	r3, [pc, #116]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1f0      	bne.n	8001168 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0308 	and.w	r3, r3, #8
 800118e:	2b00      	cmp	r3, #0
 8001190:	d03a      	beq.n	8001208 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	699b      	ldr	r3, [r3, #24]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d019      	beq.n	80011ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800119a:	4b17      	ldr	r3, [pc, #92]	@ (80011f8 <HAL_RCC_OscConfig+0x274>)
 800119c:	2201      	movs	r2, #1
 800119e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a0:	f7ff fb70 	bl	8000884 <HAL_GetTick>
 80011a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011a6:	e008      	b.n	80011ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011a8:	f7ff fb6c 	bl	8000884 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e160      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ba:	4b0d      	ldr	r3, [pc, #52]	@ (80011f0 <HAL_RCC_OscConfig+0x26c>)
 80011bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0f0      	beq.n	80011a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80011c6:	2001      	movs	r0, #1
 80011c8:	f000 face 	bl	8001768 <RCC_Delay>
 80011cc:	e01c      	b.n	8001208 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011ce:	4b0a      	ldr	r3, [pc, #40]	@ (80011f8 <HAL_RCC_OscConfig+0x274>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011d4:	f7ff fb56 	bl	8000884 <HAL_GetTick>
 80011d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011da:	e00f      	b.n	80011fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011dc:	f7ff fb52 	bl	8000884 <HAL_GetTick>
 80011e0:	4602      	mov	r2, r0
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d908      	bls.n	80011fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80011ea:	2303      	movs	r3, #3
 80011ec:	e146      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
 80011ee:	bf00      	nop
 80011f0:	40021000 	.word	0x40021000
 80011f4:	42420000 	.word	0x42420000
 80011f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011fc:	4b92      	ldr	r3, [pc, #584]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80011fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001200:	f003 0302 	and.w	r3, r3, #2
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1e9      	bne.n	80011dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0304 	and.w	r3, r3, #4
 8001210:	2b00      	cmp	r3, #0
 8001212:	f000 80a6 	beq.w	8001362 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001216:	2300      	movs	r3, #0
 8001218:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800121a:	4b8b      	ldr	r3, [pc, #556]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d10d      	bne.n	8001242 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001226:	4b88      	ldr	r3, [pc, #544]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	4a87      	ldr	r2, [pc, #540]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 800122c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001230:	61d3      	str	r3, [r2, #28]
 8001232:	4b85      	ldr	r3, [pc, #532]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 8001234:	69db      	ldr	r3, [r3, #28]
 8001236:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800123a:	60bb      	str	r3, [r7, #8]
 800123c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800123e:	2301      	movs	r3, #1
 8001240:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001242:	4b82      	ldr	r3, [pc, #520]	@ (800144c <HAL_RCC_OscConfig+0x4c8>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800124a:	2b00      	cmp	r3, #0
 800124c:	d118      	bne.n	8001280 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800124e:	4b7f      	ldr	r3, [pc, #508]	@ (800144c <HAL_RCC_OscConfig+0x4c8>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a7e      	ldr	r2, [pc, #504]	@ (800144c <HAL_RCC_OscConfig+0x4c8>)
 8001254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001258:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800125a:	f7ff fb13 	bl	8000884 <HAL_GetTick>
 800125e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001260:	e008      	b.n	8001274 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001262:	f7ff fb0f 	bl	8000884 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	2b64      	cmp	r3, #100	@ 0x64
 800126e:	d901      	bls.n	8001274 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e103      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001274:	4b75      	ldr	r3, [pc, #468]	@ (800144c <HAL_RCC_OscConfig+0x4c8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800127c:	2b00      	cmp	r3, #0
 800127e:	d0f0      	beq.n	8001262 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d106      	bne.n	8001296 <HAL_RCC_OscConfig+0x312>
 8001288:	4b6f      	ldr	r3, [pc, #444]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 800128a:	6a1b      	ldr	r3, [r3, #32]
 800128c:	4a6e      	ldr	r2, [pc, #440]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	6213      	str	r3, [r2, #32]
 8001294:	e02d      	b.n	80012f2 <HAL_RCC_OscConfig+0x36e>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10c      	bne.n	80012b8 <HAL_RCC_OscConfig+0x334>
 800129e:	4b6a      	ldr	r3, [pc, #424]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012a0:	6a1b      	ldr	r3, [r3, #32]
 80012a2:	4a69      	ldr	r2, [pc, #420]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012a4:	f023 0301 	bic.w	r3, r3, #1
 80012a8:	6213      	str	r3, [r2, #32]
 80012aa:	4b67      	ldr	r3, [pc, #412]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012ac:	6a1b      	ldr	r3, [r3, #32]
 80012ae:	4a66      	ldr	r2, [pc, #408]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012b0:	f023 0304 	bic.w	r3, r3, #4
 80012b4:	6213      	str	r3, [r2, #32]
 80012b6:	e01c      	b.n	80012f2 <HAL_RCC_OscConfig+0x36e>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	2b05      	cmp	r3, #5
 80012be:	d10c      	bne.n	80012da <HAL_RCC_OscConfig+0x356>
 80012c0:	4b61      	ldr	r3, [pc, #388]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012c2:	6a1b      	ldr	r3, [r3, #32]
 80012c4:	4a60      	ldr	r2, [pc, #384]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012c6:	f043 0304 	orr.w	r3, r3, #4
 80012ca:	6213      	str	r3, [r2, #32]
 80012cc:	4b5e      	ldr	r3, [pc, #376]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012ce:	6a1b      	ldr	r3, [r3, #32]
 80012d0:	4a5d      	ldr	r2, [pc, #372]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012d2:	f043 0301 	orr.w	r3, r3, #1
 80012d6:	6213      	str	r3, [r2, #32]
 80012d8:	e00b      	b.n	80012f2 <HAL_RCC_OscConfig+0x36e>
 80012da:	4b5b      	ldr	r3, [pc, #364]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012dc:	6a1b      	ldr	r3, [r3, #32]
 80012de:	4a5a      	ldr	r2, [pc, #360]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012e0:	f023 0301 	bic.w	r3, r3, #1
 80012e4:	6213      	str	r3, [r2, #32]
 80012e6:	4b58      	ldr	r3, [pc, #352]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012e8:	6a1b      	ldr	r3, [r3, #32]
 80012ea:	4a57      	ldr	r2, [pc, #348]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80012ec:	f023 0304 	bic.w	r3, r3, #4
 80012f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d015      	beq.n	8001326 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012fa:	f7ff fac3 	bl	8000884 <HAL_GetTick>
 80012fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001300:	e00a      	b.n	8001318 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001302:	f7ff fabf 	bl	8000884 <HAL_GetTick>
 8001306:	4602      	mov	r2, r0
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001310:	4293      	cmp	r3, r2
 8001312:	d901      	bls.n	8001318 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e0b1      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001318:	4b4b      	ldr	r3, [pc, #300]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 800131a:	6a1b      	ldr	r3, [r3, #32]
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	2b00      	cmp	r3, #0
 8001322:	d0ee      	beq.n	8001302 <HAL_RCC_OscConfig+0x37e>
 8001324:	e014      	b.n	8001350 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001326:	f7ff faad 	bl	8000884 <HAL_GetTick>
 800132a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800132c:	e00a      	b.n	8001344 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800132e:	f7ff faa9 	bl	8000884 <HAL_GetTick>
 8001332:	4602      	mov	r2, r0
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	f241 3288 	movw	r2, #5000	@ 0x1388
 800133c:	4293      	cmp	r3, r2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e09b      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001344:	4b40      	ldr	r3, [pc, #256]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 8001346:	6a1b      	ldr	r3, [r3, #32]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d1ee      	bne.n	800132e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001350:	7dfb      	ldrb	r3, [r7, #23]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d105      	bne.n	8001362 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001356:	4b3c      	ldr	r3, [pc, #240]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 8001358:	69db      	ldr	r3, [r3, #28]
 800135a:	4a3b      	ldr	r2, [pc, #236]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 800135c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001360:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	2b00      	cmp	r3, #0
 8001368:	f000 8087 	beq.w	800147a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800136c:	4b36      	ldr	r3, [pc, #216]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f003 030c 	and.w	r3, r3, #12
 8001374:	2b08      	cmp	r3, #8
 8001376:	d061      	beq.n	800143c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	69db      	ldr	r3, [r3, #28]
 800137c:	2b02      	cmp	r3, #2
 800137e:	d146      	bne.n	800140e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001380:	4b33      	ldr	r3, [pc, #204]	@ (8001450 <HAL_RCC_OscConfig+0x4cc>)
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001386:	f7ff fa7d 	bl	8000884 <HAL_GetTick>
 800138a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800138c:	e008      	b.n	80013a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800138e:	f7ff fa79 	bl	8000884 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	2b02      	cmp	r3, #2
 800139a:	d901      	bls.n	80013a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e06d      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013a0:	4b29      	ldr	r3, [pc, #164]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1f0      	bne.n	800138e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a1b      	ldr	r3, [r3, #32]
 80013b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013b4:	d108      	bne.n	80013c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013b6:	4b24      	ldr	r3, [pc, #144]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	4921      	ldr	r1, [pc, #132]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80013c4:	4313      	orrs	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6a19      	ldr	r1, [r3, #32]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d8:	430b      	orrs	r3, r1
 80013da:	491b      	ldr	r1, [pc, #108]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 80013dc:	4313      	orrs	r3, r2
 80013de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <HAL_RCC_OscConfig+0x4cc>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e6:	f7ff fa4d 	bl	8000884 <HAL_GetTick>
 80013ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ec:	e008      	b.n	8001400 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ee:	f7ff fa49 	bl	8000884 <HAL_GetTick>
 80013f2:	4602      	mov	r2, r0
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	1ad3      	subs	r3, r2, r3
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d901      	bls.n	8001400 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e03d      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001400:	4b11      	ldr	r3, [pc, #68]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d0f0      	beq.n	80013ee <HAL_RCC_OscConfig+0x46a>
 800140c:	e035      	b.n	800147a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800140e:	4b10      	ldr	r3, [pc, #64]	@ (8001450 <HAL_RCC_OscConfig+0x4cc>)
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001414:	f7ff fa36 	bl	8000884 <HAL_GetTick>
 8001418:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800141c:	f7ff fa32 	bl	8000884 <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e026      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800142e:	4b06      	ldr	r3, [pc, #24]	@ (8001448 <HAL_RCC_OscConfig+0x4c4>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1f0      	bne.n	800141c <HAL_RCC_OscConfig+0x498>
 800143a:	e01e      	b.n	800147a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	69db      	ldr	r3, [r3, #28]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d107      	bne.n	8001454 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e019      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
 8001448:	40021000 	.word	0x40021000
 800144c:	40007000 	.word	0x40007000
 8001450:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001454:	4b0b      	ldr	r3, [pc, #44]	@ (8001484 <HAL_RCC_OscConfig+0x500>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a1b      	ldr	r3, [r3, #32]
 8001464:	429a      	cmp	r2, r3
 8001466:	d106      	bne.n	8001476 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001472:	429a      	cmp	r2, r3
 8001474:	d001      	beq.n	800147a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e000      	b.n	800147c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800147a:	2300      	movs	r3, #0
}
 800147c:	4618      	mov	r0, r3
 800147e:	3718      	adds	r7, #24
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40021000 	.word	0x40021000

08001488 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d101      	bne.n	800149c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e0d0      	b.n	800163e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800149c:	4b6a      	ldr	r3, [pc, #424]	@ (8001648 <HAL_RCC_ClockConfig+0x1c0>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0307 	and.w	r3, r3, #7
 80014a4:	683a      	ldr	r2, [r7, #0]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d910      	bls.n	80014cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014aa:	4b67      	ldr	r3, [pc, #412]	@ (8001648 <HAL_RCC_ClockConfig+0x1c0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f023 0207 	bic.w	r2, r3, #7
 80014b2:	4965      	ldr	r1, [pc, #404]	@ (8001648 <HAL_RCC_ClockConfig+0x1c0>)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014ba:	4b63      	ldr	r3, [pc, #396]	@ (8001648 <HAL_RCC_ClockConfig+0x1c0>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	683a      	ldr	r2, [r7, #0]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d001      	beq.n	80014cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e0b8      	b.n	800163e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0302 	and.w	r3, r3, #2
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d020      	beq.n	800151a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0304 	and.w	r3, r3, #4
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d005      	beq.n	80014f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014e4:	4b59      	ldr	r3, [pc, #356]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	4a58      	ldr	r2, [pc, #352]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 80014ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80014ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0308 	and.w	r3, r3, #8
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d005      	beq.n	8001508 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014fc:	4b53      	ldr	r3, [pc, #332]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	4a52      	ldr	r2, [pc, #328]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 8001502:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001506:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001508:	4b50      	ldr	r3, [pc, #320]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	494d      	ldr	r1, [pc, #308]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 8001516:	4313      	orrs	r3, r2
 8001518:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	2b00      	cmp	r3, #0
 8001524:	d040      	beq.n	80015a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d107      	bne.n	800153e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800152e:	4b47      	ldr	r3, [pc, #284]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d115      	bne.n	8001566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e07f      	b.n	800163e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	2b02      	cmp	r3, #2
 8001544:	d107      	bne.n	8001556 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001546:	4b41      	ldr	r3, [pc, #260]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d109      	bne.n	8001566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e073      	b.n	800163e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001556:	4b3d      	ldr	r3, [pc, #244]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d101      	bne.n	8001566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e06b      	b.n	800163e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001566:	4b39      	ldr	r3, [pc, #228]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f023 0203 	bic.w	r2, r3, #3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	4936      	ldr	r1, [pc, #216]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 8001574:	4313      	orrs	r3, r2
 8001576:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001578:	f7ff f984 	bl	8000884 <HAL_GetTick>
 800157c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800157e:	e00a      	b.n	8001596 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001580:	f7ff f980 	bl	8000884 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800158e:	4293      	cmp	r3, r2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e053      	b.n	800163e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001596:	4b2d      	ldr	r3, [pc, #180]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f003 020c 	and.w	r2, r3, #12
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d1eb      	bne.n	8001580 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015a8:	4b27      	ldr	r3, [pc, #156]	@ (8001648 <HAL_RCC_ClockConfig+0x1c0>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0307 	and.w	r3, r3, #7
 80015b0:	683a      	ldr	r2, [r7, #0]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d210      	bcs.n	80015d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015b6:	4b24      	ldr	r3, [pc, #144]	@ (8001648 <HAL_RCC_ClockConfig+0x1c0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f023 0207 	bic.w	r2, r3, #7
 80015be:	4922      	ldr	r1, [pc, #136]	@ (8001648 <HAL_RCC_ClockConfig+0x1c0>)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015c6:	4b20      	ldr	r3, [pc, #128]	@ (8001648 <HAL_RCC_ClockConfig+0x1c0>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	683a      	ldr	r2, [r7, #0]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d001      	beq.n	80015d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e032      	b.n	800163e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0304 	and.w	r3, r3, #4
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d008      	beq.n	80015f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015e4:	4b19      	ldr	r3, [pc, #100]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	4916      	ldr	r1, [pc, #88]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f003 0308 	and.w	r3, r3, #8
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d009      	beq.n	8001616 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001602:	4b12      	ldr	r3, [pc, #72]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	691b      	ldr	r3, [r3, #16]
 800160e:	00db      	lsls	r3, r3, #3
 8001610:	490e      	ldr	r1, [pc, #56]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 8001612:	4313      	orrs	r3, r2
 8001614:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001616:	f000 f821 	bl	800165c <HAL_RCC_GetSysClockFreq>
 800161a:	4602      	mov	r2, r0
 800161c:	4b0b      	ldr	r3, [pc, #44]	@ (800164c <HAL_RCC_ClockConfig+0x1c4>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	091b      	lsrs	r3, r3, #4
 8001622:	f003 030f 	and.w	r3, r3, #15
 8001626:	490a      	ldr	r1, [pc, #40]	@ (8001650 <HAL_RCC_ClockConfig+0x1c8>)
 8001628:	5ccb      	ldrb	r3, [r1, r3]
 800162a:	fa22 f303 	lsr.w	r3, r2, r3
 800162e:	4a09      	ldr	r2, [pc, #36]	@ (8001654 <HAL_RCC_ClockConfig+0x1cc>)
 8001630:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001632:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <HAL_RCC_ClockConfig+0x1d0>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff f8e2 	bl	8000800 <HAL_InitTick>

  return HAL_OK;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40022000 	.word	0x40022000
 800164c:	40021000 	.word	0x40021000
 8001650:	08003ca0 	.word	0x08003ca0
 8001654:	20000000 	.word	0x20000000
 8001658:	20000004 	.word	0x20000004

0800165c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800165c:	b480      	push	{r7}
 800165e:	b087      	sub	sp, #28
 8001660:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001662:	2300      	movs	r3, #0
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	2300      	movs	r3, #0
 8001668:	60bb      	str	r3, [r7, #8]
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
 800166e:	2300      	movs	r3, #0
 8001670:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001672:	2300      	movs	r3, #0
 8001674:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001676:	4b1e      	ldr	r3, [pc, #120]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f003 030c 	and.w	r3, r3, #12
 8001682:	2b04      	cmp	r3, #4
 8001684:	d002      	beq.n	800168c <HAL_RCC_GetSysClockFreq+0x30>
 8001686:	2b08      	cmp	r3, #8
 8001688:	d003      	beq.n	8001692 <HAL_RCC_GetSysClockFreq+0x36>
 800168a:	e027      	b.n	80016dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800168c:	4b19      	ldr	r3, [pc, #100]	@ (80016f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800168e:	613b      	str	r3, [r7, #16]
      break;
 8001690:	e027      	b.n	80016e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	0c9b      	lsrs	r3, r3, #18
 8001696:	f003 030f 	and.w	r3, r3, #15
 800169a:	4a17      	ldr	r2, [pc, #92]	@ (80016f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800169c:	5cd3      	ldrb	r3, [r2, r3]
 800169e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d010      	beq.n	80016cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80016aa:	4b11      	ldr	r3, [pc, #68]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	0c5b      	lsrs	r3, r3, #17
 80016b0:	f003 0301 	and.w	r3, r3, #1
 80016b4:	4a11      	ldr	r2, [pc, #68]	@ (80016fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80016b6:	5cd3      	ldrb	r3, [r2, r3]
 80016b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a0d      	ldr	r2, [pc, #52]	@ (80016f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80016be:	fb03 f202 	mul.w	r2, r3, r2
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c8:	617b      	str	r3, [r7, #20]
 80016ca:	e004      	b.n	80016d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001700 <HAL_RCC_GetSysClockFreq+0xa4>)
 80016d0:	fb02 f303 	mul.w	r3, r2, r3
 80016d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	613b      	str	r3, [r7, #16]
      break;
 80016da:	e002      	b.n	80016e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016dc:	4b05      	ldr	r3, [pc, #20]	@ (80016f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80016de:	613b      	str	r3, [r7, #16]
      break;
 80016e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016e2:	693b      	ldr	r3, [r7, #16]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	371c      	adds	r7, #28
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	40021000 	.word	0x40021000
 80016f4:	007a1200 	.word	0x007a1200
 80016f8:	08003cb8 	.word	0x08003cb8
 80016fc:	08003cc8 	.word	0x08003cc8
 8001700:	003d0900 	.word	0x003d0900

08001704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001708:	4b02      	ldr	r3, [pc, #8]	@ (8001714 <HAL_RCC_GetHCLKFreq+0x10>)
 800170a:	681b      	ldr	r3, [r3, #0]
}
 800170c:	4618      	mov	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	20000000 	.word	0x20000000

08001718 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800171c:	f7ff fff2 	bl	8001704 <HAL_RCC_GetHCLKFreq>
 8001720:	4602      	mov	r2, r0
 8001722:	4b05      	ldr	r3, [pc, #20]	@ (8001738 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	0a1b      	lsrs	r3, r3, #8
 8001728:	f003 0307 	and.w	r3, r3, #7
 800172c:	4903      	ldr	r1, [pc, #12]	@ (800173c <HAL_RCC_GetPCLK1Freq+0x24>)
 800172e:	5ccb      	ldrb	r3, [r1, r3]
 8001730:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001734:	4618      	mov	r0, r3
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40021000 	.word	0x40021000
 800173c:	08003cb0 	.word	0x08003cb0

08001740 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001744:	f7ff ffde 	bl	8001704 <HAL_RCC_GetHCLKFreq>
 8001748:	4602      	mov	r2, r0
 800174a:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <HAL_RCC_GetPCLK2Freq+0x20>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	0adb      	lsrs	r3, r3, #11
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	4903      	ldr	r1, [pc, #12]	@ (8001764 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001756:	5ccb      	ldrb	r3, [r1, r3]
 8001758:	fa22 f303 	lsr.w	r3, r2, r3
}
 800175c:	4618      	mov	r0, r3
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40021000 	.word	0x40021000
 8001764:	08003cb0 	.word	0x08003cb0

08001768 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001770:	4b0a      	ldr	r3, [pc, #40]	@ (800179c <RCC_Delay+0x34>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a0a      	ldr	r2, [pc, #40]	@ (80017a0 <RCC_Delay+0x38>)
 8001776:	fba2 2303 	umull	r2, r3, r2, r3
 800177a:	0a5b      	lsrs	r3, r3, #9
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	fb02 f303 	mul.w	r3, r2, r3
 8001782:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001784:	bf00      	nop
  }
  while (Delay --);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	1e5a      	subs	r2, r3, #1
 800178a:	60fa      	str	r2, [r7, #12]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d1f9      	bne.n	8001784 <RCC_Delay+0x1c>
}
 8001790:	bf00      	nop
 8001792:	bf00      	nop
 8001794:	3714      	adds	r7, #20
 8001796:	46bd      	mov	sp, r7
 8001798:	bc80      	pop	{r7}
 800179a:	4770      	bx	lr
 800179c:	20000000 	.word	0x20000000
 80017a0:	10624dd3 	.word	0x10624dd3

080017a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d101      	bne.n	80017b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e041      	b.n	800183a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d106      	bne.n	80017d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f7fe fea0 	bl	8000510 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2202      	movs	r2, #2
 80017d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3304      	adds	r3, #4
 80017e0:	4619      	mov	r1, r3
 80017e2:	4610      	mov	r0, r2
 80017e4:	f000 fc14 	bl	8002010 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2201      	movs	r2, #1
 80017ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2201      	movs	r2, #1
 80017f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2201      	movs	r2, #1
 8001804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2201      	movs	r2, #1
 800180c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2201      	movs	r2, #1
 8001814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2201      	movs	r2, #1
 800181c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2201      	movs	r2, #1
 8001824:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2201      	movs	r2, #1
 800182c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2201      	movs	r2, #1
 8001834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b082      	sub	sp, #8
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d101      	bne.n	8001854 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e041      	b.n	80018d8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800185a:	b2db      	uxtb	r3, r3
 800185c:	2b00      	cmp	r3, #0
 800185e:	d106      	bne.n	800186e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2200      	movs	r2, #0
 8001864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f000 f839 	bl	80018e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2202      	movs	r2, #2
 8001872:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	3304      	adds	r3, #4
 800187e:	4619      	mov	r1, r3
 8001880:	4610      	mov	r0, r2
 8001882:	f000 fbc5 	bl	8002010 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2201      	movs	r2, #1
 800188a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2201      	movs	r2, #1
 8001892:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2201      	movs	r2, #1
 80018a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2201      	movs	r2, #1
 80018aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2201      	movs	r2, #1
 80018b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2201      	movs	r2, #1
 80018ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2201      	movs	r2, #1
 80018c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2201      	movs	r2, #1
 80018ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80018d6:	2300      	movs	r3, #0
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80018e8:	bf00      	nop
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr
	...

080018f4 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018fe:	2300      	movs	r3, #0
 8001900:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d109      	bne.n	800191c <HAL_TIM_PWM_Start_IT+0x28>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800190e:	b2db      	uxtb	r3, r3
 8001910:	2b01      	cmp	r3, #1
 8001912:	bf14      	ite	ne
 8001914:	2301      	movne	r3, #1
 8001916:	2300      	moveq	r3, #0
 8001918:	b2db      	uxtb	r3, r3
 800191a:	e022      	b.n	8001962 <HAL_TIM_PWM_Start_IT+0x6e>
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	2b04      	cmp	r3, #4
 8001920:	d109      	bne.n	8001936 <HAL_TIM_PWM_Start_IT+0x42>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b01      	cmp	r3, #1
 800192c:	bf14      	ite	ne
 800192e:	2301      	movne	r3, #1
 8001930:	2300      	moveq	r3, #0
 8001932:	b2db      	uxtb	r3, r3
 8001934:	e015      	b.n	8001962 <HAL_TIM_PWM_Start_IT+0x6e>
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	2b08      	cmp	r3, #8
 800193a:	d109      	bne.n	8001950 <HAL_TIM_PWM_Start_IT+0x5c>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b01      	cmp	r3, #1
 8001946:	bf14      	ite	ne
 8001948:	2301      	movne	r3, #1
 800194a:	2300      	moveq	r3, #0
 800194c:	b2db      	uxtb	r3, r3
 800194e:	e008      	b.n	8001962 <HAL_TIM_PWM_Start_IT+0x6e>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001956:	b2db      	uxtb	r3, r3
 8001958:	2b01      	cmp	r3, #1
 800195a:	bf14      	ite	ne
 800195c:	2301      	movne	r3, #1
 800195e:	2300      	moveq	r3, #0
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e0a9      	b.n	8001abe <HAL_TIM_PWM_Start_IT+0x1ca>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d104      	bne.n	800197a <HAL_TIM_PWM_Start_IT+0x86>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2202      	movs	r2, #2
 8001974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001978:	e013      	b.n	80019a2 <HAL_TIM_PWM_Start_IT+0xae>
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	2b04      	cmp	r3, #4
 800197e:	d104      	bne.n	800198a <HAL_TIM_PWM_Start_IT+0x96>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2202      	movs	r2, #2
 8001984:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001988:	e00b      	b.n	80019a2 <HAL_TIM_PWM_Start_IT+0xae>
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	2b08      	cmp	r3, #8
 800198e:	d104      	bne.n	800199a <HAL_TIM_PWM_Start_IT+0xa6>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2202      	movs	r2, #2
 8001994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001998:	e003      	b.n	80019a2 <HAL_TIM_PWM_Start_IT+0xae>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2202      	movs	r2, #2
 800199e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	2b0c      	cmp	r3, #12
 80019a6:	d841      	bhi.n	8001a2c <HAL_TIM_PWM_Start_IT+0x138>
 80019a8:	a201      	add	r2, pc, #4	@ (adr r2, 80019b0 <HAL_TIM_PWM_Start_IT+0xbc>)
 80019aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ae:	bf00      	nop
 80019b0:	080019e5 	.word	0x080019e5
 80019b4:	08001a2d 	.word	0x08001a2d
 80019b8:	08001a2d 	.word	0x08001a2d
 80019bc:	08001a2d 	.word	0x08001a2d
 80019c0:	080019f7 	.word	0x080019f7
 80019c4:	08001a2d 	.word	0x08001a2d
 80019c8:	08001a2d 	.word	0x08001a2d
 80019cc:	08001a2d 	.word	0x08001a2d
 80019d0:	08001a09 	.word	0x08001a09
 80019d4:	08001a2d 	.word	0x08001a2d
 80019d8:	08001a2d 	.word	0x08001a2d
 80019dc:	08001a2d 	.word	0x08001a2d
 80019e0:	08001a1b 	.word	0x08001a1b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	68da      	ldr	r2, [r3, #12]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f042 0202 	orr.w	r2, r2, #2
 80019f2:	60da      	str	r2, [r3, #12]
      break;
 80019f4:	e01d      	b.n	8001a32 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	68da      	ldr	r2, [r3, #12]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f042 0204 	orr.w	r2, r2, #4
 8001a04:	60da      	str	r2, [r3, #12]
      break;
 8001a06:	e014      	b.n	8001a32 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	68da      	ldr	r2, [r3, #12]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f042 0208 	orr.w	r2, r2, #8
 8001a16:	60da      	str	r2, [r3, #12]
      break;
 8001a18:	e00b      	b.n	8001a32 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	68da      	ldr	r2, [r3, #12]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f042 0210 	orr.w	r2, r2, #16
 8001a28:	60da      	str	r2, [r3, #12]
      break;
 8001a2a:	e002      	b.n	8001a32 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	73fb      	strb	r3, [r7, #15]
      break;
 8001a30:	bf00      	nop
  }

  if (status == HAL_OK)
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d141      	bne.n	8001abc <HAL_TIM_PWM_Start_IT+0x1c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	6839      	ldr	r1, [r7, #0]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f000 fd71 	bl	8002528 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ac8 <HAL_TIM_PWM_Start_IT+0x1d4>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d107      	bne.n	8001a60 <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a5e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a18      	ldr	r2, [pc, #96]	@ (8001ac8 <HAL_TIM_PWM_Start_IT+0x1d4>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d00e      	beq.n	8001a88 <HAL_TIM_PWM_Start_IT+0x194>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a72:	d009      	beq.n	8001a88 <HAL_TIM_PWM_Start_IT+0x194>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a14      	ldr	r2, [pc, #80]	@ (8001acc <HAL_TIM_PWM_Start_IT+0x1d8>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d004      	beq.n	8001a88 <HAL_TIM_PWM_Start_IT+0x194>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a13      	ldr	r2, [pc, #76]	@ (8001ad0 <HAL_TIM_PWM_Start_IT+0x1dc>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d111      	bne.n	8001aac <HAL_TIM_PWM_Start_IT+0x1b8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	2b06      	cmp	r3, #6
 8001a98:	d010      	beq.n	8001abc <HAL_TIM_PWM_Start_IT+0x1c8>
      {
        __HAL_TIM_ENABLE(htim);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f042 0201 	orr.w	r2, r2, #1
 8001aa8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001aaa:	e007      	b.n	8001abc <HAL_TIM_PWM_Start_IT+0x1c8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f042 0201 	orr.w	r2, r2, #1
 8001aba:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8001abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40012c00 	.word	0x40012c00
 8001acc:	40000400 	.word	0x40000400
 8001ad0:	40000800 	.word	0x40000800

08001ad4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	691b      	ldr	r3, [r3, #16]
 8001aea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d020      	beq.n	8001b38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f003 0302 	and.w	r3, r3, #2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d01b      	beq.n	8001b38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f06f 0202 	mvn.w	r2, #2
 8001b08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	699b      	ldr	r3, [r3, #24]
 8001b16:	f003 0303 	and.w	r3, r3, #3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d003      	beq.n	8001b26 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 fa63 	bl	8001fea <HAL_TIM_IC_CaptureCallback>
 8001b24:	e005      	b.n	8001b32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f000 fa56 	bl	8001fd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f7fe fc79 	bl	8000424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	f003 0304 	and.w	r3, r3, #4
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d020      	beq.n	8001b84 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	f003 0304 	and.w	r3, r3, #4
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d01b      	beq.n	8001b84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f06f 0204 	mvn.w	r2, #4
 8001b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2202      	movs	r2, #2
 8001b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 fa3d 	bl	8001fea <HAL_TIM_IC_CaptureCallback>
 8001b70:	e005      	b.n	8001b7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f000 fa30 	bl	8001fd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f7fe fc53 	bl	8000424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	f003 0308 	and.w	r3, r3, #8
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d020      	beq.n	8001bd0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f003 0308 	and.w	r3, r3, #8
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d01b      	beq.n	8001bd0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f06f 0208 	mvn.w	r2, #8
 8001ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2204      	movs	r2, #4
 8001ba6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	69db      	ldr	r3, [r3, #28]
 8001bae:	f003 0303 	and.w	r3, r3, #3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d003      	beq.n	8001bbe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f000 fa17 	bl	8001fea <HAL_TIM_IC_CaptureCallback>
 8001bbc:	e005      	b.n	8001bca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f000 fa0a 	bl	8001fd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7fe fc2d 	bl	8000424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	f003 0310 	and.w	r3, r3, #16
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d020      	beq.n	8001c1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	f003 0310 	and.w	r3, r3, #16
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d01b      	beq.n	8001c1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f06f 0210 	mvn.w	r2, #16
 8001bec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2208      	movs	r2, #8
 8001bf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	69db      	ldr	r3, [r3, #28]
 8001bfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d003      	beq.n	8001c0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f000 f9f1 	bl	8001fea <HAL_TIM_IC_CaptureCallback>
 8001c08:	e005      	b.n	8001c16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 f9e4 	bl	8001fd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7fe fc07 	bl	8000424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d00c      	beq.n	8001c40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d007      	beq.n	8001c40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f06f 0201 	mvn.w	r2, #1
 8001c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f000 f9c3 	bl	8001fc6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d00c      	beq.n	8001c64 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d007      	beq.n	8001c64 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 fd3e 	bl	80026e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d00c      	beq.n	8001c88 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d007      	beq.n	8001c88 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f9ba 	bl	8001ffc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	f003 0320 	and.w	r3, r3, #32
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d00c      	beq.n	8001cac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f003 0320 	and.w	r3, r3, #32
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d007      	beq.n	8001cac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f06f 0220 	mvn.w	r2, #32
 8001ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 fd11 	bl	80026ce <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001cac:	bf00      	nop
 8001cae:	3710      	adds	r7, #16
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d101      	bne.n	8001cd2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001cce:	2302      	movs	r3, #2
 8001cd0:	e0ae      	b.n	8001e30 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2b0c      	cmp	r3, #12
 8001cde:	f200 809f 	bhi.w	8001e20 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001ce2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ce8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce8:	08001d1d 	.word	0x08001d1d
 8001cec:	08001e21 	.word	0x08001e21
 8001cf0:	08001e21 	.word	0x08001e21
 8001cf4:	08001e21 	.word	0x08001e21
 8001cf8:	08001d5d 	.word	0x08001d5d
 8001cfc:	08001e21 	.word	0x08001e21
 8001d00:	08001e21 	.word	0x08001e21
 8001d04:	08001e21 	.word	0x08001e21
 8001d08:	08001d9f 	.word	0x08001d9f
 8001d0c:	08001e21 	.word	0x08001e21
 8001d10:	08001e21 	.word	0x08001e21
 8001d14:	08001e21 	.word	0x08001e21
 8001d18:	08001ddf 	.word	0x08001ddf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	68b9      	ldr	r1, [r7, #8]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 f9e2 	bl	80020ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	699a      	ldr	r2, [r3, #24]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f042 0208 	orr.w	r2, r2, #8
 8001d36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	699a      	ldr	r2, [r3, #24]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f022 0204 	bic.w	r2, r2, #4
 8001d46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	6999      	ldr	r1, [r3, #24]
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	691a      	ldr	r2, [r3, #16]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	619a      	str	r2, [r3, #24]
      break;
 8001d5a:	e064      	b.n	8001e26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	68b9      	ldr	r1, [r7, #8]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f000 fa28 	bl	80021b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	699a      	ldr	r2, [r3, #24]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	699a      	ldr	r2, [r3, #24]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6999      	ldr	r1, [r3, #24]
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	691b      	ldr	r3, [r3, #16]
 8001d92:	021a      	lsls	r2, r3, #8
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	619a      	str	r2, [r3, #24]
      break;
 8001d9c:	e043      	b.n	8001e26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	68b9      	ldr	r1, [r7, #8]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f000 fa71 	bl	800228c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	69da      	ldr	r2, [r3, #28]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f042 0208 	orr.w	r2, r2, #8
 8001db8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	69da      	ldr	r2, [r3, #28]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f022 0204 	bic.w	r2, r2, #4
 8001dc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	69d9      	ldr	r1, [r3, #28]
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	691a      	ldr	r2, [r3, #16]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	61da      	str	r2, [r3, #28]
      break;
 8001ddc:	e023      	b.n	8001e26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68b9      	ldr	r1, [r7, #8]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f000 fabb 	bl	8002360 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	69da      	ldr	r2, [r3, #28]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001df8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	69da      	ldr	r2, [r3, #28]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	69d9      	ldr	r1, [r3, #28]
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	691b      	ldr	r3, [r3, #16]
 8001e14:	021a      	lsls	r2, r3, #8
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	61da      	str	r2, [r3, #28]
      break;
 8001e1e:	e002      	b.n	8001e26 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	75fb      	strb	r3, [r7, #23]
      break;
 8001e24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001e2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3718      	adds	r7, #24
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e42:	2300      	movs	r3, #0
 8001e44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d101      	bne.n	8001e54 <HAL_TIM_ConfigClockSource+0x1c>
 8001e50:	2302      	movs	r3, #2
 8001e52:	e0b4      	b.n	8001fbe <HAL_TIM_ConfigClockSource+0x186>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2202      	movs	r2, #2
 8001e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001e72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001e7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68ba      	ldr	r2, [r7, #8]
 8001e82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e8c:	d03e      	beq.n	8001f0c <HAL_TIM_ConfigClockSource+0xd4>
 8001e8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e92:	f200 8087 	bhi.w	8001fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8001e96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e9a:	f000 8086 	beq.w	8001faa <HAL_TIM_ConfigClockSource+0x172>
 8001e9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ea2:	d87f      	bhi.n	8001fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8001ea4:	2b70      	cmp	r3, #112	@ 0x70
 8001ea6:	d01a      	beq.n	8001ede <HAL_TIM_ConfigClockSource+0xa6>
 8001ea8:	2b70      	cmp	r3, #112	@ 0x70
 8001eaa:	d87b      	bhi.n	8001fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8001eac:	2b60      	cmp	r3, #96	@ 0x60
 8001eae:	d050      	beq.n	8001f52 <HAL_TIM_ConfigClockSource+0x11a>
 8001eb0:	2b60      	cmp	r3, #96	@ 0x60
 8001eb2:	d877      	bhi.n	8001fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8001eb4:	2b50      	cmp	r3, #80	@ 0x50
 8001eb6:	d03c      	beq.n	8001f32 <HAL_TIM_ConfigClockSource+0xfa>
 8001eb8:	2b50      	cmp	r3, #80	@ 0x50
 8001eba:	d873      	bhi.n	8001fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8001ebc:	2b40      	cmp	r3, #64	@ 0x40
 8001ebe:	d058      	beq.n	8001f72 <HAL_TIM_ConfigClockSource+0x13a>
 8001ec0:	2b40      	cmp	r3, #64	@ 0x40
 8001ec2:	d86f      	bhi.n	8001fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8001ec4:	2b30      	cmp	r3, #48	@ 0x30
 8001ec6:	d064      	beq.n	8001f92 <HAL_TIM_ConfigClockSource+0x15a>
 8001ec8:	2b30      	cmp	r3, #48	@ 0x30
 8001eca:	d86b      	bhi.n	8001fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8001ecc:	2b20      	cmp	r3, #32
 8001ece:	d060      	beq.n	8001f92 <HAL_TIM_ConfigClockSource+0x15a>
 8001ed0:	2b20      	cmp	r3, #32
 8001ed2:	d867      	bhi.n	8001fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d05c      	beq.n	8001f92 <HAL_TIM_ConfigClockSource+0x15a>
 8001ed8:	2b10      	cmp	r3, #16
 8001eda:	d05a      	beq.n	8001f92 <HAL_TIM_ConfigClockSource+0x15a>
 8001edc:	e062      	b.n	8001fa4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001eee:	f000 fafc 	bl	80024ea <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001f00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	609a      	str	r2, [r3, #8]
      break;
 8001f0a:	e04f      	b.n	8001fac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001f1c:	f000 fae5 	bl	80024ea <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	689a      	ldr	r2, [r3, #8]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001f2e:	609a      	str	r2, [r3, #8]
      break;
 8001f30:	e03c      	b.n	8001fac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f3e:	461a      	mov	r2, r3
 8001f40:	f000 fa5c 	bl	80023fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2150      	movs	r1, #80	@ 0x50
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 fab3 	bl	80024b6 <TIM_ITRx_SetConfig>
      break;
 8001f50:	e02c      	b.n	8001fac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f5e:	461a      	mov	r2, r3
 8001f60:	f000 fa7a 	bl	8002458 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2160      	movs	r1, #96	@ 0x60
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 faa3 	bl	80024b6 <TIM_ITRx_SetConfig>
      break;
 8001f70:	e01c      	b.n	8001fac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f7e:	461a      	mov	r2, r3
 8001f80:	f000 fa3c 	bl	80023fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2140      	movs	r1, #64	@ 0x40
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 fa93 	bl	80024b6 <TIM_ITRx_SetConfig>
      break;
 8001f90:	e00c      	b.n	8001fac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	f000 fa8a 	bl	80024b6 <TIM_ITRx_SetConfig>
      break;
 8001fa2:	e003      	b.n	8001fac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	73fb      	strb	r3, [r7, #15]
      break;
 8001fa8:	e000      	b.n	8001fac <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001faa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b083      	sub	sp, #12
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr

08001fd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bc80      	pop	{r7}
 8001fe8:	4770      	bx	lr

08001fea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fea:	b480      	push	{r7}
 8001fec:	b083      	sub	sp, #12
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bc80      	pop	{r7}
 8001ffa:	4770      	bx	lr

08001ffc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	bc80      	pop	{r7}
 800200c:	4770      	bx	lr
	...

08002010 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a2f      	ldr	r2, [pc, #188]	@ (80020e0 <TIM_Base_SetConfig+0xd0>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d00b      	beq.n	8002040 <TIM_Base_SetConfig+0x30>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800202e:	d007      	beq.n	8002040 <TIM_Base_SetConfig+0x30>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a2c      	ldr	r2, [pc, #176]	@ (80020e4 <TIM_Base_SetConfig+0xd4>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d003      	beq.n	8002040 <TIM_Base_SetConfig+0x30>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a2b      	ldr	r2, [pc, #172]	@ (80020e8 <TIM_Base_SetConfig+0xd8>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d108      	bne.n	8002052 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002046:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	68fa      	ldr	r2, [r7, #12]
 800204e:	4313      	orrs	r3, r2
 8002050:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a22      	ldr	r2, [pc, #136]	@ (80020e0 <TIM_Base_SetConfig+0xd0>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d00b      	beq.n	8002072 <TIM_Base_SetConfig+0x62>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002060:	d007      	beq.n	8002072 <TIM_Base_SetConfig+0x62>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a1f      	ldr	r2, [pc, #124]	@ (80020e4 <TIM_Base_SetConfig+0xd4>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d003      	beq.n	8002072 <TIM_Base_SetConfig+0x62>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a1e      	ldr	r2, [pc, #120]	@ (80020e8 <TIM_Base_SetConfig+0xd8>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d108      	bne.n	8002084 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002078:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	4313      	orrs	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	4313      	orrs	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	689a      	ldr	r2, [r3, #8]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a0d      	ldr	r2, [pc, #52]	@ (80020e0 <TIM_Base_SetConfig+0xd0>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d103      	bne.n	80020b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	691a      	ldr	r2, [r3, #16]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2201      	movs	r2, #1
 80020bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	f003 0301 	and.w	r3, r3, #1
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d005      	beq.n	80020d6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	f023 0201 	bic.w	r2, r3, #1
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	611a      	str	r2, [r3, #16]
  }
}
 80020d6:	bf00      	nop
 80020d8:	3714      	adds	r7, #20
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr
 80020e0:	40012c00 	.word	0x40012c00
 80020e4:	40000400 	.word	0x40000400
 80020e8:	40000800 	.word	0x40000800

080020ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b087      	sub	sp, #28
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a1b      	ldr	r3, [r3, #32]
 80020fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	f023 0201 	bic.w	r2, r3, #1
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800211a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f023 0303 	bic.w	r3, r3, #3
 8002122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	4313      	orrs	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	f023 0302 	bic.w	r3, r3, #2
 8002134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	4313      	orrs	r3, r2
 800213e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a1c      	ldr	r2, [pc, #112]	@ (80021b4 <TIM_OC1_SetConfig+0xc8>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d10c      	bne.n	8002162 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	f023 0308 	bic.w	r3, r3, #8
 800214e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	697a      	ldr	r2, [r7, #20]
 8002156:	4313      	orrs	r3, r2
 8002158:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	f023 0304 	bic.w	r3, r3, #4
 8002160:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a13      	ldr	r2, [pc, #76]	@ (80021b4 <TIM_OC1_SetConfig+0xc8>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d111      	bne.n	800218e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002170:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002178:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	695b      	ldr	r3, [r3, #20]
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	4313      	orrs	r3, r2
 800218c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	68fa      	ldr	r2, [r7, #12]
 8002198:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685a      	ldr	r2, [r3, #4]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	621a      	str	r2, [r3, #32]
}
 80021a8:	bf00      	nop
 80021aa:	371c      	adds	r7, #28
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bc80      	pop	{r7}
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	40012c00 	.word	0x40012c00

080021b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b087      	sub	sp, #28
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a1b      	ldr	r3, [r3, #32]
 80021c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	f023 0210 	bic.w	r2, r3, #16
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80021e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	021b      	lsls	r3, r3, #8
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	f023 0320 	bic.w	r3, r3, #32
 8002202:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	011b      	lsls	r3, r3, #4
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	4313      	orrs	r3, r2
 800220e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a1d      	ldr	r2, [pc, #116]	@ (8002288 <TIM_OC2_SetConfig+0xd0>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d10d      	bne.n	8002234 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800221e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	011b      	lsls	r3, r3, #4
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	4313      	orrs	r3, r2
 800222a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002232:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a14      	ldr	r2, [pc, #80]	@ (8002288 <TIM_OC2_SetConfig+0xd0>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d113      	bne.n	8002264 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002242:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800224a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	695b      	ldr	r3, [r3, #20]
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	4313      	orrs	r3, r2
 8002256:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	693a      	ldr	r2, [r7, #16]
 8002260:	4313      	orrs	r3, r2
 8002262:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	68fa      	ldr	r2, [r7, #12]
 800226e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	697a      	ldr	r2, [r7, #20]
 800227c:	621a      	str	r2, [r3, #32]
}
 800227e:	bf00      	nop
 8002280:	371c      	adds	r7, #28
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr
 8002288:	40012c00 	.word	0x40012c00

0800228c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800228c:	b480      	push	{r7}
 800228e:	b087      	sub	sp, #28
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a1b      	ldr	r3, [r3, #32]
 800229a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f023 0303 	bic.w	r3, r3, #3
 80022c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80022d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	021b      	lsls	r3, r3, #8
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	4313      	orrs	r3, r2
 80022e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a1d      	ldr	r2, [pc, #116]	@ (800235c <TIM_OC3_SetConfig+0xd0>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d10d      	bne.n	8002306 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80022f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	021b      	lsls	r3, r3, #8
 80022f8:	697a      	ldr	r2, [r7, #20]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002304:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a14      	ldr	r2, [pc, #80]	@ (800235c <TIM_OC3_SetConfig+0xd0>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d113      	bne.n	8002336 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002314:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800231c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	695b      	ldr	r3, [r3, #20]
 8002322:	011b      	lsls	r3, r3, #4
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	4313      	orrs	r3, r2
 8002328:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	011b      	lsls	r3, r3, #4
 8002330:	693a      	ldr	r2, [r7, #16]
 8002332:	4313      	orrs	r3, r2
 8002334:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	697a      	ldr	r2, [r7, #20]
 800234e:	621a      	str	r2, [r3, #32]
}
 8002350:	bf00      	nop
 8002352:	371c      	adds	r7, #28
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	40012c00 	.word	0x40012c00

08002360 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002360:	b480      	push	{r7}
 8002362:	b087      	sub	sp, #28
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a1b      	ldr	r3, [r3, #32]
 800236e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a1b      	ldr	r3, [r3, #32]
 8002374:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800238e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002396:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	021b      	lsls	r3, r3, #8
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80023aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	031b      	lsls	r3, r3, #12
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4a0f      	ldr	r2, [pc, #60]	@ (80023f8 <TIM_OC4_SetConfig+0x98>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d109      	bne.n	80023d4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80023c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	695b      	ldr	r3, [r3, #20]
 80023cc:	019b      	lsls	r3, r3, #6
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	697a      	ldr	r2, [r7, #20]
 80023d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685a      	ldr	r2, [r3, #4]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	621a      	str	r2, [r3, #32]
}
 80023ee:	bf00      	nop
 80023f0:	371c      	adds	r7, #28
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bc80      	pop	{r7}
 80023f6:	4770      	bx	lr
 80023f8:	40012c00 	.word	0x40012c00

080023fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b087      	sub	sp, #28
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6a1b      	ldr	r3, [r3, #32]
 8002412:	f023 0201 	bic.w	r2, r3, #1
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	699b      	ldr	r3, [r3, #24]
 800241e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002426:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	4313      	orrs	r3, r2
 8002430:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f023 030a 	bic.w	r3, r3, #10
 8002438:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800243a:	697a      	ldr	r2, [r7, #20]
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	4313      	orrs	r3, r2
 8002440:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	697a      	ldr	r2, [r7, #20]
 800244c:	621a      	str	r2, [r3, #32]
}
 800244e:	bf00      	nop
 8002450:	371c      	adds	r7, #28
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr

08002458 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002458:	b480      	push	{r7}
 800245a:	b087      	sub	sp, #28
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6a1b      	ldr	r3, [r3, #32]
 8002468:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6a1b      	ldr	r3, [r3, #32]
 800246e:	f023 0210 	bic.w	r2, r3, #16
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002482:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	031b      	lsls	r3, r3, #12
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	4313      	orrs	r3, r2
 800248c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002494:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	011b      	lsls	r3, r3, #4
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	4313      	orrs	r3, r2
 800249e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	697a      	ldr	r2, [r7, #20]
 80024aa:	621a      	str	r2, [r3, #32]
}
 80024ac:	bf00      	nop
 80024ae:	371c      	adds	r7, #28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bc80      	pop	{r7}
 80024b4:	4770      	bx	lr

080024b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80024b6:	b480      	push	{r7}
 80024b8:	b085      	sub	sp, #20
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
 80024be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80024ce:	683a      	ldr	r2, [r7, #0]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	f043 0307 	orr.w	r3, r3, #7
 80024d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	68fa      	ldr	r2, [r7, #12]
 80024de:	609a      	str	r2, [r3, #8]
}
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr

080024ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80024ea:	b480      	push	{r7}
 80024ec:	b087      	sub	sp, #28
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	60f8      	str	r0, [r7, #12]
 80024f2:	60b9      	str	r1, [r7, #8]
 80024f4:	607a      	str	r2, [r7, #4]
 80024f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002504:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	021a      	lsls	r2, r3, #8
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	431a      	orrs	r2, r3
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	4313      	orrs	r3, r2
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	4313      	orrs	r3, r2
 8002516:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	609a      	str	r2, [r3, #8]
}
 800251e:	bf00      	nop
 8002520:	371c      	adds	r7, #28
 8002522:	46bd      	mov	sp, r7
 8002524:	bc80      	pop	{r7}
 8002526:	4770      	bx	lr

08002528 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002528:	b480      	push	{r7}
 800252a:	b087      	sub	sp, #28
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	f003 031f 	and.w	r3, r3, #31
 800253a:	2201      	movs	r2, #1
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6a1a      	ldr	r2, [r3, #32]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	43db      	mvns	r3, r3
 800254a:	401a      	ands	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6a1a      	ldr	r2, [r3, #32]
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	f003 031f 	and.w	r3, r3, #31
 800255a:	6879      	ldr	r1, [r7, #4]
 800255c:	fa01 f303 	lsl.w	r3, r1, r3
 8002560:	431a      	orrs	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	621a      	str	r2, [r3, #32]
}
 8002566:	bf00      	nop
 8002568:	371c      	adds	r7, #28
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002580:	2b01      	cmp	r3, #1
 8002582:	d101      	bne.n	8002588 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002584:	2302      	movs	r3, #2
 8002586:	e046      	b.n	8002616 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2202      	movs	r2, #2
 8002594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a16      	ldr	r2, [pc, #88]	@ (8002620 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d00e      	beq.n	80025ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025d4:	d009      	beq.n	80025ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a12      	ldr	r2, [pc, #72]	@ (8002624 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d004      	beq.n	80025ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a10      	ldr	r2, [pc, #64]	@ (8002628 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d10c      	bne.n	8002604 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80025f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	68ba      	ldr	r2, [r7, #8]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68ba      	ldr	r2, [r7, #8]
 8002602:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3714      	adds	r7, #20
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr
 8002620:	40012c00 	.word	0x40012c00
 8002624:	40000400 	.word	0x40000400
 8002628:	40000800 	.word	0x40000800

0800262c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002636:	2300      	movs	r3, #0
 8002638:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002640:	2b01      	cmp	r3, #1
 8002642:	d101      	bne.n	8002648 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002644:	2302      	movs	r3, #2
 8002646:	e03d      	b.n	80026c4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	4313      	orrs	r3, r2
 800265c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	4313      	orrs	r3, r2
 800266a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	4313      	orrs	r3, r2
 8002678:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4313      	orrs	r3, r2
 8002686:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	4313      	orrs	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	695b      	ldr	r3, [r3, #20]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	69db      	ldr	r3, [r3, #28]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3714      	adds	r7, #20
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr

080026ce <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026ce:	b480      	push	{r7}
 80026d0:	b083      	sub	sp, #12
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr

080026e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bc80      	pop	{r7}
 80026f0:	4770      	bx	lr

080026f2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b082      	sub	sp, #8
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e042      	b.n	800278a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b00      	cmp	r3, #0
 800270e:	d106      	bne.n	800271e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f7fd ff5b 	bl	80005d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2224      	movs	r2, #36	@ 0x24
 8002722:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68da      	ldr	r2, [r3, #12]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002734:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f000 fd62 	bl	8003200 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	691a      	ldr	r2, [r3, #16]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800274a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	695a      	ldr	r2, [r3, #20]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800275a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68da      	ldr	r2, [r3, #12]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800276a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2220      	movs	r2, #32
 8002776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2220      	movs	r2, #32
 800277e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b08a      	sub	sp, #40	@ 0x28
 8002796:	af02      	add	r7, sp, #8
 8002798:	60f8      	str	r0, [r7, #12]
 800279a:	60b9      	str	r1, [r7, #8]
 800279c:	603b      	str	r3, [r7, #0]
 800279e:	4613      	mov	r3, r2
 80027a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027a2:	2300      	movs	r3, #0
 80027a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b20      	cmp	r3, #32
 80027b0:	d175      	bne.n	800289e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d002      	beq.n	80027be <HAL_UART_Transmit+0x2c>
 80027b8:	88fb      	ldrh	r3, [r7, #6]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e06e      	b.n	80028a0 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2221      	movs	r2, #33	@ 0x21
 80027cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027d0:	f7fe f858 	bl	8000884 <HAL_GetTick>
 80027d4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	88fa      	ldrh	r2, [r7, #6]
 80027da:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	88fa      	ldrh	r2, [r7, #6]
 80027e0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027ea:	d108      	bne.n	80027fe <HAL_UART_Transmit+0x6c>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d104      	bne.n	80027fe <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	61bb      	str	r3, [r7, #24]
 80027fc:	e003      	b.n	8002806 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002802:	2300      	movs	r3, #0
 8002804:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002806:	e02e      	b.n	8002866 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	2200      	movs	r2, #0
 8002810:	2180      	movs	r1, #128	@ 0x80
 8002812:	68f8      	ldr	r0, [r7, #12]
 8002814:	f000 fb00 	bl	8002e18 <UART_WaitOnFlagUntilTimeout>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d005      	beq.n	800282a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2220      	movs	r2, #32
 8002822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e03a      	b.n	80028a0 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d10b      	bne.n	8002848 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	881b      	ldrh	r3, [r3, #0]
 8002834:	461a      	mov	r2, r3
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800283e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	3302      	adds	r3, #2
 8002844:	61bb      	str	r3, [r7, #24]
 8002846:	e007      	b.n	8002858 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	781a      	ldrb	r2, [r3, #0]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	3301      	adds	r3, #1
 8002856:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800285c:	b29b      	uxth	r3, r3
 800285e:	3b01      	subs	r3, #1
 8002860:	b29a      	uxth	r2, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800286a:	b29b      	uxth	r3, r3
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1cb      	bne.n	8002808 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	2200      	movs	r2, #0
 8002878:	2140      	movs	r1, #64	@ 0x40
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f000 facc 	bl	8002e18 <UART_WaitOnFlagUntilTimeout>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d005      	beq.n	8002892 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2220      	movs	r2, #32
 800288a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e006      	b.n	80028a0 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2220      	movs	r2, #32
 8002896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800289a:	2300      	movs	r3, #0
 800289c:	e000      	b.n	80028a0 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800289e:	2302      	movs	r3, #2
  }
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3720      	adds	r7, #32
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b0ba      	sub	sp, #232	@ 0xe8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80028d4:	2300      	movs	r3, #0
 80028d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80028da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028de:	f003 030f 	and.w	r3, r3, #15
 80028e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80028e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d10f      	bne.n	800290e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028f2:	f003 0320 	and.w	r3, r3, #32
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d009      	beq.n	800290e <HAL_UART_IRQHandler+0x66>
 80028fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028fe:	f003 0320 	and.w	r3, r3, #32
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 fbbc 	bl	8003084 <UART_Receive_IT>
      return;
 800290c:	e25b      	b.n	8002dc6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800290e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002912:	2b00      	cmp	r3, #0
 8002914:	f000 80de 	beq.w	8002ad4 <HAL_UART_IRQHandler+0x22c>
 8002918:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	2b00      	cmp	r3, #0
 8002922:	d106      	bne.n	8002932 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002928:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800292c:	2b00      	cmp	r3, #0
 800292e:	f000 80d1 	beq.w	8002ad4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00b      	beq.n	8002956 <HAL_UART_IRQHandler+0xae>
 800293e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002946:	2b00      	cmp	r3, #0
 8002948:	d005      	beq.n	8002956 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294e:	f043 0201 	orr.w	r2, r3, #1
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800295a:	f003 0304 	and.w	r3, r3, #4
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00b      	beq.n	800297a <HAL_UART_IRQHandler+0xd2>
 8002962:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d005      	beq.n	800297a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002972:	f043 0202 	orr.w	r2, r3, #2
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800297a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00b      	beq.n	800299e <HAL_UART_IRQHandler+0xf6>
 8002986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d005      	beq.n	800299e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002996:	f043 0204 	orr.w	r2, r3, #4
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800299e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029a2:	f003 0308 	and.w	r3, r3, #8
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d011      	beq.n	80029ce <HAL_UART_IRQHandler+0x126>
 80029aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029ae:	f003 0320 	and.w	r3, r3, #32
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d105      	bne.n	80029c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80029b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d005      	beq.n	80029ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c6:	f043 0208 	orr.w	r2, r3, #8
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	f000 81f2 	beq.w	8002dbc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80029d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029dc:	f003 0320 	and.w	r3, r3, #32
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d008      	beq.n	80029f6 <HAL_UART_IRQHandler+0x14e>
 80029e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029e8:	f003 0320 	and.w	r3, r3, #32
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d002      	beq.n	80029f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 fb47 	bl	8003084 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	695b      	ldr	r3, [r3, #20]
 80029fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	bf14      	ite	ne
 8002a04:	2301      	movne	r3, #1
 8002a06:	2300      	moveq	r3, #0
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a12:	f003 0308 	and.w	r3, r3, #8
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d103      	bne.n	8002a22 <HAL_UART_IRQHandler+0x17a>
 8002a1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d04f      	beq.n	8002ac2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 fa51 	bl	8002eca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	695b      	ldr	r3, [r3, #20]
 8002a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d041      	beq.n	8002aba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	3314      	adds	r3, #20
 8002a3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a44:	e853 3f00 	ldrex	r3, [r3]
 8002a48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002a4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	3314      	adds	r3, #20
 8002a5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002a62:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002a66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002a6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002a72:	e841 2300 	strex	r3, r2, [r1]
 8002a76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002a7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d1d9      	bne.n	8002a36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d013      	beq.n	8002ab2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a8e:	4a7e      	ldr	r2, [pc, #504]	@ (8002c88 <HAL_UART_IRQHandler+0x3e0>)
 8002a90:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7fe f846 	bl	8000b28 <HAL_DMA_Abort_IT>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d016      	beq.n	8002ad0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002aac:	4610      	mov	r0, r2
 8002aae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ab0:	e00e      	b.n	8002ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 f99c 	bl	8002df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ab8:	e00a      	b.n	8002ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 f998 	bl	8002df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ac0:	e006      	b.n	8002ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 f994 	bl	8002df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002ace:	e175      	b.n	8002dbc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ad0:	bf00      	nop
    return;
 8002ad2:	e173      	b.n	8002dbc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	f040 814f 	bne.w	8002d7c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ae2:	f003 0310 	and.w	r3, r3, #16
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 8148 	beq.w	8002d7c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002af0:	f003 0310 	and.w	r3, r3, #16
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f000 8141 	beq.w	8002d7c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002afa:	2300      	movs	r3, #0
 8002afc:	60bb      	str	r3, [r7, #8]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	60bb      	str	r3, [r7, #8]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	60bb      	str	r3, [r7, #8]
 8002b0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 80b6 	beq.w	8002c8c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002b2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f000 8145 	beq.w	8002dc0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	f080 813e 	bcs.w	8002dc0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b4a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	2b20      	cmp	r3, #32
 8002b54:	f000 8088 	beq.w	8002c68 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	330c      	adds	r3, #12
 8002b5e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b66:	e853 3f00 	ldrex	r3, [r3]
 8002b6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002b6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b72:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b76:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	330c      	adds	r3, #12
 8002b80:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002b84:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b8c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002b90:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002b94:	e841 2300 	strex	r3, r2, [r1]
 8002b98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002b9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1d9      	bne.n	8002b58 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	3314      	adds	r3, #20
 8002baa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bae:	e853 3f00 	ldrex	r3, [r3]
 8002bb2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002bb4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bb6:	f023 0301 	bic.w	r3, r3, #1
 8002bba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	3314      	adds	r3, #20
 8002bc4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002bc8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002bcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bce:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002bd0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002bd4:	e841 2300 	strex	r3, r2, [r1]
 8002bd8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002bda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1e1      	bne.n	8002ba4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	3314      	adds	r3, #20
 8002be6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002bea:	e853 3f00 	ldrex	r3, [r3]
 8002bee:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002bf0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002bf6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	3314      	adds	r3, #20
 8002c00:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002c04:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002c06:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c08:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002c0a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002c0c:	e841 2300 	strex	r3, r2, [r1]
 8002c10:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002c12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1e3      	bne.n	8002be0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2220      	movs	r2, #32
 8002c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	330c      	adds	r3, #12
 8002c2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c30:	e853 3f00 	ldrex	r3, [r3]
 8002c34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002c36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c38:	f023 0310 	bic.w	r3, r3, #16
 8002c3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	330c      	adds	r3, #12
 8002c46:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002c4a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002c4c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002c50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002c52:	e841 2300 	strex	r3, r2, [r1]
 8002c56:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002c58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1e3      	bne.n	8002c26 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fd ff25 	bl	8000ab2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2202      	movs	r2, #2
 8002c6c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 f8bf 	bl	8002e02 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c84:	e09c      	b.n	8002dc0 <HAL_UART_IRQHandler+0x518>
 8002c86:	bf00      	nop
 8002c88:	08002f8f 	.word	0x08002f8f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f000 808e 	beq.w	8002dc4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002ca8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 8089 	beq.w	8002dc4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	330c      	adds	r3, #12
 8002cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cbc:	e853 3f00 	ldrex	r3, [r3]
 8002cc0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002cc8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	330c      	adds	r3, #12
 8002cd2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002cd6:	647a      	str	r2, [r7, #68]	@ 0x44
 8002cd8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cda:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002cdc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002cde:	e841 2300 	strex	r3, r2, [r1]
 8002ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002ce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1e3      	bne.n	8002cb2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	3314      	adds	r3, #20
 8002cf0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	e853 3f00 	ldrex	r3, [r3]
 8002cf8:	623b      	str	r3, [r7, #32]
   return(result);
 8002cfa:	6a3b      	ldr	r3, [r7, #32]
 8002cfc:	f023 0301 	bic.w	r3, r3, #1
 8002d00:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	3314      	adds	r3, #20
 8002d0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002d0e:	633a      	str	r2, [r7, #48]	@ 0x30
 8002d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d16:	e841 2300 	strex	r3, r2, [r1]
 8002d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1e3      	bne.n	8002cea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2220      	movs	r2, #32
 8002d26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	330c      	adds	r3, #12
 8002d36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	e853 3f00 	ldrex	r3, [r3]
 8002d3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f023 0310 	bic.w	r3, r3, #16
 8002d46:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	330c      	adds	r3, #12
 8002d50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002d54:	61fa      	str	r2, [r7, #28]
 8002d56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d58:	69b9      	ldr	r1, [r7, #24]
 8002d5a:	69fa      	ldr	r2, [r7, #28]
 8002d5c:	e841 2300 	strex	r3, r2, [r1]
 8002d60:	617b      	str	r3, [r7, #20]
   return(result);
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1e3      	bne.n	8002d30 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002d72:	4619      	mov	r1, r3
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f000 f844 	bl	8002e02 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d7a:	e023      	b.n	8002dc4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d009      	beq.n	8002d9c <HAL_UART_IRQHandler+0x4f4>
 8002d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d003      	beq.n	8002d9c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f000 f90e 	bl	8002fb6 <UART_Transmit_IT>
    return;
 8002d9a:	e014      	b.n	8002dc6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00e      	beq.n	8002dc6 <HAL_UART_IRQHandler+0x51e>
 8002da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d008      	beq.n	8002dc6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 f94d 	bl	8003054 <UART_EndTransmit_IT>
    return;
 8002dba:	e004      	b.n	8002dc6 <HAL_UART_IRQHandler+0x51e>
    return;
 8002dbc:	bf00      	nop
 8002dbe:	e002      	b.n	8002dc6 <HAL_UART_IRQHandler+0x51e>
      return;
 8002dc0:	bf00      	nop
 8002dc2:	e000      	b.n	8002dc6 <HAL_UART_IRQHandler+0x51e>
      return;
 8002dc4:	bf00      	nop
  }
}
 8002dc6:	37e8      	adds	r7, #232	@ 0xe8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bc80      	pop	{r7}
 8002ddc:	4770      	bx	lr

08002dde <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dde:	b480      	push	{r7}
 8002de0:	b083      	sub	sp, #12
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bc80      	pop	{r7}
 8002dee:	4770      	bx	lr

08002df0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bc80      	pop	{r7}
 8002e00:	4770      	bx	lr

08002e02 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002e0e:	bf00      	nop
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bc80      	pop	{r7}
 8002e16:	4770      	bx	lr

08002e18 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	603b      	str	r3, [r7, #0]
 8002e24:	4613      	mov	r3, r2
 8002e26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e28:	e03b      	b.n	8002ea2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e30:	d037      	beq.n	8002ea2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e32:	f7fd fd27 	bl	8000884 <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	6a3a      	ldr	r2, [r7, #32]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d302      	bcc.n	8002e48 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e42:	6a3b      	ldr	r3, [r7, #32]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d101      	bne.n	8002e4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e03a      	b.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	f003 0304 	and.w	r3, r3, #4
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d023      	beq.n	8002ea2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	2b80      	cmp	r3, #128	@ 0x80
 8002e5e:	d020      	beq.n	8002ea2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b40      	cmp	r3, #64	@ 0x40
 8002e64:	d01d      	beq.n	8002ea2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0308 	and.w	r3, r3, #8
 8002e70:	2b08      	cmp	r3, #8
 8002e72:	d116      	bne.n	8002ea2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	617b      	str	r3, [r7, #20]
 8002e88:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f000 f81d 	bl	8002eca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2208      	movs	r2, #8
 8002e94:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e00f      	b.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	68ba      	ldr	r2, [r7, #8]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	bf0c      	ite	eq
 8002eb2:	2301      	moveq	r3, #1
 8002eb4:	2300      	movne	r3, #0
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	461a      	mov	r2, r3
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d0b4      	beq.n	8002e2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3718      	adds	r7, #24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b095      	sub	sp, #84	@ 0x54
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	330c      	adds	r3, #12
 8002ed8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002edc:	e853 3f00 	ldrex	r3, [r3]
 8002ee0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ee4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	330c      	adds	r3, #12
 8002ef0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ef2:	643a      	str	r2, [r7, #64]	@ 0x40
 8002ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002ef8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002efa:	e841 2300 	strex	r3, r2, [r1]
 8002efe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1e5      	bne.n	8002ed2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	3314      	adds	r3, #20
 8002f0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	e853 3f00 	ldrex	r3, [r3]
 8002f14:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	f023 0301 	bic.w	r3, r3, #1
 8002f1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	3314      	adds	r3, #20
 8002f24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f2e:	e841 2300 	strex	r3, r2, [r1]
 8002f32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1e5      	bne.n	8002f06 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d119      	bne.n	8002f76 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	330c      	adds	r3, #12
 8002f48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	e853 3f00 	ldrex	r3, [r3]
 8002f50:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	f023 0310 	bic.w	r3, r3, #16
 8002f58:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	330c      	adds	r3, #12
 8002f60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f62:	61ba      	str	r2, [r7, #24]
 8002f64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f66:	6979      	ldr	r1, [r7, #20]
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	e841 2300 	strex	r3, r2, [r1]
 8002f6e:	613b      	str	r3, [r7, #16]
   return(result);
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1e5      	bne.n	8002f42 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f84:	bf00      	nop
 8002f86:	3754      	adds	r7, #84	@ 0x54
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr

08002f8e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b084      	sub	sp, #16
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f7ff ff21 	bl	8002df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002fae:	bf00      	nop
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b085      	sub	sp, #20
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b21      	cmp	r3, #33	@ 0x21
 8002fc8:	d13e      	bne.n	8003048 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fd2:	d114      	bne.n	8002ffe <UART_Transmit_IT+0x48>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d110      	bne.n	8002ffe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	881b      	ldrh	r3, [r3, #0]
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ff0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	1c9a      	adds	r2, r3, #2
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	621a      	str	r2, [r3, #32]
 8002ffc:	e008      	b.n	8003010 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	1c59      	adds	r1, r3, #1
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	6211      	str	r1, [r2, #32]
 8003008:	781a      	ldrb	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003014:	b29b      	uxth	r3, r3
 8003016:	3b01      	subs	r3, #1
 8003018:	b29b      	uxth	r3, r3
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	4619      	mov	r1, r3
 800301e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003020:	2b00      	cmp	r3, #0
 8003022:	d10f      	bne.n	8003044 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68da      	ldr	r2, [r3, #12]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003032:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68da      	ldr	r2, [r3, #12]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003042:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003044:	2300      	movs	r3, #0
 8003046:	e000      	b.n	800304a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003048:	2302      	movs	r3, #2
  }
}
 800304a:	4618      	mov	r0, r3
 800304c:	3714      	adds	r7, #20
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr

08003054 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68da      	ldr	r2, [r3, #12]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800306a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2220      	movs	r2, #32
 8003070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f7ff fea9 	bl	8002dcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800307a:	2300      	movs	r3, #0
}
 800307c:	4618      	mov	r0, r3
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b08c      	sub	sp, #48	@ 0x30
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003092:	b2db      	uxtb	r3, r3
 8003094:	2b22      	cmp	r3, #34	@ 0x22
 8003096:	f040 80ae 	bne.w	80031f6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030a2:	d117      	bne.n	80030d4 <UART_Receive_IT+0x50>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d113      	bne.n	80030d4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80030ac:	2300      	movs	r3, #0
 80030ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	b29b      	uxth	r3, r3
 80030be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030cc:	1c9a      	adds	r2, r3, #2
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80030d2:	e026      	b.n	8003122 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80030da:	2300      	movs	r3, #0
 80030dc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030e6:	d007      	beq.n	80030f8 <UART_Receive_IT+0x74>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d10a      	bne.n	8003106 <UART_Receive_IT+0x82>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d106      	bne.n	8003106 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	b2da      	uxtb	r2, r3
 8003100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003102:	701a      	strb	r2, [r3, #0]
 8003104:	e008      	b.n	8003118 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	b2db      	uxtb	r3, r3
 800310e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003112:	b2da      	uxtb	r2, r3
 8003114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003116:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311c:	1c5a      	adds	r2, r3, #1
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003126:	b29b      	uxth	r3, r3
 8003128:	3b01      	subs	r3, #1
 800312a:	b29b      	uxth	r3, r3
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	4619      	mov	r1, r3
 8003130:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003132:	2b00      	cmp	r3, #0
 8003134:	d15d      	bne.n	80031f2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68da      	ldr	r2, [r3, #12]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 0220 	bic.w	r2, r2, #32
 8003144:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68da      	ldr	r2, [r3, #12]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003154:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	695a      	ldr	r2, [r3, #20]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 0201 	bic.w	r2, r2, #1
 8003164:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2220      	movs	r2, #32
 800316a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003178:	2b01      	cmp	r3, #1
 800317a:	d135      	bne.n	80031e8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	330c      	adds	r3, #12
 8003188:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	e853 3f00 	ldrex	r3, [r3]
 8003190:	613b      	str	r3, [r7, #16]
   return(result);
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	f023 0310 	bic.w	r3, r3, #16
 8003198:	627b      	str	r3, [r7, #36]	@ 0x24
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	330c      	adds	r3, #12
 80031a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031a2:	623a      	str	r2, [r7, #32]
 80031a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a6:	69f9      	ldr	r1, [r7, #28]
 80031a8:	6a3a      	ldr	r2, [r7, #32]
 80031aa:	e841 2300 	strex	r3, r2, [r1]
 80031ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1e5      	bne.n	8003182 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0310 	and.w	r3, r3, #16
 80031c0:	2b10      	cmp	r3, #16
 80031c2:	d10a      	bne.n	80031da <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80031c4:	2300      	movs	r3, #0
 80031c6:	60fb      	str	r3, [r7, #12]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	60fb      	str	r3, [r7, #12]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	60fb      	str	r3, [r7, #12]
 80031d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80031de:	4619      	mov	r1, r3
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7ff fe0e 	bl	8002e02 <HAL_UARTEx_RxEventCallback>
 80031e6:	e002      	b.n	80031ee <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f7ff fdf8 	bl	8002dde <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80031ee:	2300      	movs	r3, #0
 80031f0:	e002      	b.n	80031f8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80031f2:	2300      	movs	r3, #0
 80031f4:	e000      	b.n	80031f8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80031f6:	2302      	movs	r3, #2
  }
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3730      	adds	r7, #48	@ 0x30
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	68da      	ldr	r2, [r3, #12]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	430a      	orrs	r2, r1
 800321c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	689a      	ldr	r2, [r3, #8]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	431a      	orrs	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	4313      	orrs	r3, r2
 800322e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800323a:	f023 030c 	bic.w	r3, r3, #12
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	6812      	ldr	r2, [r2, #0]
 8003242:	68b9      	ldr	r1, [r7, #8]
 8003244:	430b      	orrs	r3, r1
 8003246:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699a      	ldr	r2, [r3, #24]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	430a      	orrs	r2, r1
 800325c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a2c      	ldr	r2, [pc, #176]	@ (8003314 <UART_SetConfig+0x114>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d103      	bne.n	8003270 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003268:	f7fe fa6a 	bl	8001740 <HAL_RCC_GetPCLK2Freq>
 800326c:	60f8      	str	r0, [r7, #12]
 800326e:	e002      	b.n	8003276 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003270:	f7fe fa52 	bl	8001718 <HAL_RCC_GetPCLK1Freq>
 8003274:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	4613      	mov	r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	4413      	add	r3, r2
 800327e:	009a      	lsls	r2, r3, #2
 8003280:	441a      	add	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	fbb2 f3f3 	udiv	r3, r2, r3
 800328c:	4a22      	ldr	r2, [pc, #136]	@ (8003318 <UART_SetConfig+0x118>)
 800328e:	fba2 2303 	umull	r2, r3, r2, r3
 8003292:	095b      	lsrs	r3, r3, #5
 8003294:	0119      	lsls	r1, r3, #4
 8003296:	68fa      	ldr	r2, [r7, #12]
 8003298:	4613      	mov	r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	4413      	add	r3, r2
 800329e:	009a      	lsls	r2, r3, #2
 80032a0:	441a      	add	r2, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80032ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003318 <UART_SetConfig+0x118>)
 80032ae:	fba3 0302 	umull	r0, r3, r3, r2
 80032b2:	095b      	lsrs	r3, r3, #5
 80032b4:	2064      	movs	r0, #100	@ 0x64
 80032b6:	fb00 f303 	mul.w	r3, r0, r3
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	3332      	adds	r3, #50	@ 0x32
 80032c0:	4a15      	ldr	r2, [pc, #84]	@ (8003318 <UART_SetConfig+0x118>)
 80032c2:	fba2 2303 	umull	r2, r3, r2, r3
 80032c6:	095b      	lsrs	r3, r3, #5
 80032c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032cc:	4419      	add	r1, r3
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	4613      	mov	r3, r2
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	4413      	add	r3, r2
 80032d6:	009a      	lsls	r2, r3, #2
 80032d8:	441a      	add	r2, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80032e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003318 <UART_SetConfig+0x118>)
 80032e6:	fba3 0302 	umull	r0, r3, r3, r2
 80032ea:	095b      	lsrs	r3, r3, #5
 80032ec:	2064      	movs	r0, #100	@ 0x64
 80032ee:	fb00 f303 	mul.w	r3, r0, r3
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	011b      	lsls	r3, r3, #4
 80032f6:	3332      	adds	r3, #50	@ 0x32
 80032f8:	4a07      	ldr	r2, [pc, #28]	@ (8003318 <UART_SetConfig+0x118>)
 80032fa:	fba2 2303 	umull	r2, r3, r2, r3
 80032fe:	095b      	lsrs	r3, r3, #5
 8003300:	f003 020f 	and.w	r2, r3, #15
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	440a      	add	r2, r1
 800330a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800330c:	bf00      	nop
 800330e:	3710      	adds	r7, #16
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	40013800 	.word	0x40013800
 8003318:	51eb851f 	.word	0x51eb851f

0800331c <siprintf>:
 800331c:	b40e      	push	{r1, r2, r3}
 800331e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003322:	b510      	push	{r4, lr}
 8003324:	2400      	movs	r4, #0
 8003326:	b09d      	sub	sp, #116	@ 0x74
 8003328:	ab1f      	add	r3, sp, #124	@ 0x7c
 800332a:	9002      	str	r0, [sp, #8]
 800332c:	9006      	str	r0, [sp, #24]
 800332e:	9107      	str	r1, [sp, #28]
 8003330:	9104      	str	r1, [sp, #16]
 8003332:	4809      	ldr	r0, [pc, #36]	@ (8003358 <siprintf+0x3c>)
 8003334:	4909      	ldr	r1, [pc, #36]	@ (800335c <siprintf+0x40>)
 8003336:	f853 2b04 	ldr.w	r2, [r3], #4
 800333a:	9105      	str	r1, [sp, #20]
 800333c:	6800      	ldr	r0, [r0, #0]
 800333e:	a902      	add	r1, sp, #8
 8003340:	9301      	str	r3, [sp, #4]
 8003342:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003344:	f000 f992 	bl	800366c <_svfiprintf_r>
 8003348:	9b02      	ldr	r3, [sp, #8]
 800334a:	701c      	strb	r4, [r3, #0]
 800334c:	b01d      	add	sp, #116	@ 0x74
 800334e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003352:	b003      	add	sp, #12
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	2000000c 	.word	0x2000000c
 800335c:	ffff0208 	.word	0xffff0208

08003360 <memset>:
 8003360:	4603      	mov	r3, r0
 8003362:	4402      	add	r2, r0
 8003364:	4293      	cmp	r3, r2
 8003366:	d100      	bne.n	800336a <memset+0xa>
 8003368:	4770      	bx	lr
 800336a:	f803 1b01 	strb.w	r1, [r3], #1
 800336e:	e7f9      	b.n	8003364 <memset+0x4>

08003370 <__errno>:
 8003370:	4b01      	ldr	r3, [pc, #4]	@ (8003378 <__errno+0x8>)
 8003372:	6818      	ldr	r0, [r3, #0]
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	2000000c 	.word	0x2000000c

0800337c <__libc_init_array>:
 800337c:	b570      	push	{r4, r5, r6, lr}
 800337e:	2600      	movs	r6, #0
 8003380:	4d0c      	ldr	r5, [pc, #48]	@ (80033b4 <__libc_init_array+0x38>)
 8003382:	4c0d      	ldr	r4, [pc, #52]	@ (80033b8 <__libc_init_array+0x3c>)
 8003384:	1b64      	subs	r4, r4, r5
 8003386:	10a4      	asrs	r4, r4, #2
 8003388:	42a6      	cmp	r6, r4
 800338a:	d109      	bne.n	80033a0 <__libc_init_array+0x24>
 800338c:	f000 fc76 	bl	8003c7c <_init>
 8003390:	2600      	movs	r6, #0
 8003392:	4d0a      	ldr	r5, [pc, #40]	@ (80033bc <__libc_init_array+0x40>)
 8003394:	4c0a      	ldr	r4, [pc, #40]	@ (80033c0 <__libc_init_array+0x44>)
 8003396:	1b64      	subs	r4, r4, r5
 8003398:	10a4      	asrs	r4, r4, #2
 800339a:	42a6      	cmp	r6, r4
 800339c:	d105      	bne.n	80033aa <__libc_init_array+0x2e>
 800339e:	bd70      	pop	{r4, r5, r6, pc}
 80033a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80033a4:	4798      	blx	r3
 80033a6:	3601      	adds	r6, #1
 80033a8:	e7ee      	b.n	8003388 <__libc_init_array+0xc>
 80033aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80033ae:	4798      	blx	r3
 80033b0:	3601      	adds	r6, #1
 80033b2:	e7f2      	b.n	800339a <__libc_init_array+0x1e>
 80033b4:	08003d08 	.word	0x08003d08
 80033b8:	08003d08 	.word	0x08003d08
 80033bc:	08003d08 	.word	0x08003d08
 80033c0:	08003d0c 	.word	0x08003d0c

080033c4 <__retarget_lock_acquire_recursive>:
 80033c4:	4770      	bx	lr

080033c6 <__retarget_lock_release_recursive>:
 80033c6:	4770      	bx	lr

080033c8 <_free_r>:
 80033c8:	b538      	push	{r3, r4, r5, lr}
 80033ca:	4605      	mov	r5, r0
 80033cc:	2900      	cmp	r1, #0
 80033ce:	d040      	beq.n	8003452 <_free_r+0x8a>
 80033d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033d4:	1f0c      	subs	r4, r1, #4
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	bfb8      	it	lt
 80033da:	18e4      	addlt	r4, r4, r3
 80033dc:	f000 f8de 	bl	800359c <__malloc_lock>
 80033e0:	4a1c      	ldr	r2, [pc, #112]	@ (8003454 <_free_r+0x8c>)
 80033e2:	6813      	ldr	r3, [r2, #0]
 80033e4:	b933      	cbnz	r3, 80033f4 <_free_r+0x2c>
 80033e6:	6063      	str	r3, [r4, #4]
 80033e8:	6014      	str	r4, [r2, #0]
 80033ea:	4628      	mov	r0, r5
 80033ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033f0:	f000 b8da 	b.w	80035a8 <__malloc_unlock>
 80033f4:	42a3      	cmp	r3, r4
 80033f6:	d908      	bls.n	800340a <_free_r+0x42>
 80033f8:	6820      	ldr	r0, [r4, #0]
 80033fa:	1821      	adds	r1, r4, r0
 80033fc:	428b      	cmp	r3, r1
 80033fe:	bf01      	itttt	eq
 8003400:	6819      	ldreq	r1, [r3, #0]
 8003402:	685b      	ldreq	r3, [r3, #4]
 8003404:	1809      	addeq	r1, r1, r0
 8003406:	6021      	streq	r1, [r4, #0]
 8003408:	e7ed      	b.n	80033e6 <_free_r+0x1e>
 800340a:	461a      	mov	r2, r3
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	b10b      	cbz	r3, 8003414 <_free_r+0x4c>
 8003410:	42a3      	cmp	r3, r4
 8003412:	d9fa      	bls.n	800340a <_free_r+0x42>
 8003414:	6811      	ldr	r1, [r2, #0]
 8003416:	1850      	adds	r0, r2, r1
 8003418:	42a0      	cmp	r0, r4
 800341a:	d10b      	bne.n	8003434 <_free_r+0x6c>
 800341c:	6820      	ldr	r0, [r4, #0]
 800341e:	4401      	add	r1, r0
 8003420:	1850      	adds	r0, r2, r1
 8003422:	4283      	cmp	r3, r0
 8003424:	6011      	str	r1, [r2, #0]
 8003426:	d1e0      	bne.n	80033ea <_free_r+0x22>
 8003428:	6818      	ldr	r0, [r3, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	4408      	add	r0, r1
 800342e:	6010      	str	r0, [r2, #0]
 8003430:	6053      	str	r3, [r2, #4]
 8003432:	e7da      	b.n	80033ea <_free_r+0x22>
 8003434:	d902      	bls.n	800343c <_free_r+0x74>
 8003436:	230c      	movs	r3, #12
 8003438:	602b      	str	r3, [r5, #0]
 800343a:	e7d6      	b.n	80033ea <_free_r+0x22>
 800343c:	6820      	ldr	r0, [r4, #0]
 800343e:	1821      	adds	r1, r4, r0
 8003440:	428b      	cmp	r3, r1
 8003442:	bf01      	itttt	eq
 8003444:	6819      	ldreq	r1, [r3, #0]
 8003446:	685b      	ldreq	r3, [r3, #4]
 8003448:	1809      	addeq	r1, r1, r0
 800344a:	6021      	streq	r1, [r4, #0]
 800344c:	6063      	str	r3, [r4, #4]
 800344e:	6054      	str	r4, [r2, #4]
 8003450:	e7cb      	b.n	80033ea <_free_r+0x22>
 8003452:	bd38      	pop	{r3, r4, r5, pc}
 8003454:	20000278 	.word	0x20000278

08003458 <sbrk_aligned>:
 8003458:	b570      	push	{r4, r5, r6, lr}
 800345a:	4e0f      	ldr	r6, [pc, #60]	@ (8003498 <sbrk_aligned+0x40>)
 800345c:	460c      	mov	r4, r1
 800345e:	6831      	ldr	r1, [r6, #0]
 8003460:	4605      	mov	r5, r0
 8003462:	b911      	cbnz	r1, 800346a <sbrk_aligned+0x12>
 8003464:	f000 fba8 	bl	8003bb8 <_sbrk_r>
 8003468:	6030      	str	r0, [r6, #0]
 800346a:	4621      	mov	r1, r4
 800346c:	4628      	mov	r0, r5
 800346e:	f000 fba3 	bl	8003bb8 <_sbrk_r>
 8003472:	1c43      	adds	r3, r0, #1
 8003474:	d103      	bne.n	800347e <sbrk_aligned+0x26>
 8003476:	f04f 34ff 	mov.w	r4, #4294967295
 800347a:	4620      	mov	r0, r4
 800347c:	bd70      	pop	{r4, r5, r6, pc}
 800347e:	1cc4      	adds	r4, r0, #3
 8003480:	f024 0403 	bic.w	r4, r4, #3
 8003484:	42a0      	cmp	r0, r4
 8003486:	d0f8      	beq.n	800347a <sbrk_aligned+0x22>
 8003488:	1a21      	subs	r1, r4, r0
 800348a:	4628      	mov	r0, r5
 800348c:	f000 fb94 	bl	8003bb8 <_sbrk_r>
 8003490:	3001      	adds	r0, #1
 8003492:	d1f2      	bne.n	800347a <sbrk_aligned+0x22>
 8003494:	e7ef      	b.n	8003476 <sbrk_aligned+0x1e>
 8003496:	bf00      	nop
 8003498:	20000274 	.word	0x20000274

0800349c <_malloc_r>:
 800349c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034a0:	1ccd      	adds	r5, r1, #3
 80034a2:	f025 0503 	bic.w	r5, r5, #3
 80034a6:	3508      	adds	r5, #8
 80034a8:	2d0c      	cmp	r5, #12
 80034aa:	bf38      	it	cc
 80034ac:	250c      	movcc	r5, #12
 80034ae:	2d00      	cmp	r5, #0
 80034b0:	4606      	mov	r6, r0
 80034b2:	db01      	blt.n	80034b8 <_malloc_r+0x1c>
 80034b4:	42a9      	cmp	r1, r5
 80034b6:	d904      	bls.n	80034c2 <_malloc_r+0x26>
 80034b8:	230c      	movs	r3, #12
 80034ba:	6033      	str	r3, [r6, #0]
 80034bc:	2000      	movs	r0, #0
 80034be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003598 <_malloc_r+0xfc>
 80034c6:	f000 f869 	bl	800359c <__malloc_lock>
 80034ca:	f8d8 3000 	ldr.w	r3, [r8]
 80034ce:	461c      	mov	r4, r3
 80034d0:	bb44      	cbnz	r4, 8003524 <_malloc_r+0x88>
 80034d2:	4629      	mov	r1, r5
 80034d4:	4630      	mov	r0, r6
 80034d6:	f7ff ffbf 	bl	8003458 <sbrk_aligned>
 80034da:	1c43      	adds	r3, r0, #1
 80034dc:	4604      	mov	r4, r0
 80034de:	d158      	bne.n	8003592 <_malloc_r+0xf6>
 80034e0:	f8d8 4000 	ldr.w	r4, [r8]
 80034e4:	4627      	mov	r7, r4
 80034e6:	2f00      	cmp	r7, #0
 80034e8:	d143      	bne.n	8003572 <_malloc_r+0xd6>
 80034ea:	2c00      	cmp	r4, #0
 80034ec:	d04b      	beq.n	8003586 <_malloc_r+0xea>
 80034ee:	6823      	ldr	r3, [r4, #0]
 80034f0:	4639      	mov	r1, r7
 80034f2:	4630      	mov	r0, r6
 80034f4:	eb04 0903 	add.w	r9, r4, r3
 80034f8:	f000 fb5e 	bl	8003bb8 <_sbrk_r>
 80034fc:	4581      	cmp	r9, r0
 80034fe:	d142      	bne.n	8003586 <_malloc_r+0xea>
 8003500:	6821      	ldr	r1, [r4, #0]
 8003502:	4630      	mov	r0, r6
 8003504:	1a6d      	subs	r5, r5, r1
 8003506:	4629      	mov	r1, r5
 8003508:	f7ff ffa6 	bl	8003458 <sbrk_aligned>
 800350c:	3001      	adds	r0, #1
 800350e:	d03a      	beq.n	8003586 <_malloc_r+0xea>
 8003510:	6823      	ldr	r3, [r4, #0]
 8003512:	442b      	add	r3, r5
 8003514:	6023      	str	r3, [r4, #0]
 8003516:	f8d8 3000 	ldr.w	r3, [r8]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	bb62      	cbnz	r2, 8003578 <_malloc_r+0xdc>
 800351e:	f8c8 7000 	str.w	r7, [r8]
 8003522:	e00f      	b.n	8003544 <_malloc_r+0xa8>
 8003524:	6822      	ldr	r2, [r4, #0]
 8003526:	1b52      	subs	r2, r2, r5
 8003528:	d420      	bmi.n	800356c <_malloc_r+0xd0>
 800352a:	2a0b      	cmp	r2, #11
 800352c:	d917      	bls.n	800355e <_malloc_r+0xc2>
 800352e:	1961      	adds	r1, r4, r5
 8003530:	42a3      	cmp	r3, r4
 8003532:	6025      	str	r5, [r4, #0]
 8003534:	bf18      	it	ne
 8003536:	6059      	strne	r1, [r3, #4]
 8003538:	6863      	ldr	r3, [r4, #4]
 800353a:	bf08      	it	eq
 800353c:	f8c8 1000 	streq.w	r1, [r8]
 8003540:	5162      	str	r2, [r4, r5]
 8003542:	604b      	str	r3, [r1, #4]
 8003544:	4630      	mov	r0, r6
 8003546:	f000 f82f 	bl	80035a8 <__malloc_unlock>
 800354a:	f104 000b 	add.w	r0, r4, #11
 800354e:	1d23      	adds	r3, r4, #4
 8003550:	f020 0007 	bic.w	r0, r0, #7
 8003554:	1ac2      	subs	r2, r0, r3
 8003556:	bf1c      	itt	ne
 8003558:	1a1b      	subne	r3, r3, r0
 800355a:	50a3      	strne	r3, [r4, r2]
 800355c:	e7af      	b.n	80034be <_malloc_r+0x22>
 800355e:	6862      	ldr	r2, [r4, #4]
 8003560:	42a3      	cmp	r3, r4
 8003562:	bf0c      	ite	eq
 8003564:	f8c8 2000 	streq.w	r2, [r8]
 8003568:	605a      	strne	r2, [r3, #4]
 800356a:	e7eb      	b.n	8003544 <_malloc_r+0xa8>
 800356c:	4623      	mov	r3, r4
 800356e:	6864      	ldr	r4, [r4, #4]
 8003570:	e7ae      	b.n	80034d0 <_malloc_r+0x34>
 8003572:	463c      	mov	r4, r7
 8003574:	687f      	ldr	r7, [r7, #4]
 8003576:	e7b6      	b.n	80034e6 <_malloc_r+0x4a>
 8003578:	461a      	mov	r2, r3
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	42a3      	cmp	r3, r4
 800357e:	d1fb      	bne.n	8003578 <_malloc_r+0xdc>
 8003580:	2300      	movs	r3, #0
 8003582:	6053      	str	r3, [r2, #4]
 8003584:	e7de      	b.n	8003544 <_malloc_r+0xa8>
 8003586:	230c      	movs	r3, #12
 8003588:	4630      	mov	r0, r6
 800358a:	6033      	str	r3, [r6, #0]
 800358c:	f000 f80c 	bl	80035a8 <__malloc_unlock>
 8003590:	e794      	b.n	80034bc <_malloc_r+0x20>
 8003592:	6005      	str	r5, [r0, #0]
 8003594:	e7d6      	b.n	8003544 <_malloc_r+0xa8>
 8003596:	bf00      	nop
 8003598:	20000278 	.word	0x20000278

0800359c <__malloc_lock>:
 800359c:	4801      	ldr	r0, [pc, #4]	@ (80035a4 <__malloc_lock+0x8>)
 800359e:	f7ff bf11 	b.w	80033c4 <__retarget_lock_acquire_recursive>
 80035a2:	bf00      	nop
 80035a4:	20000270 	.word	0x20000270

080035a8 <__malloc_unlock>:
 80035a8:	4801      	ldr	r0, [pc, #4]	@ (80035b0 <__malloc_unlock+0x8>)
 80035aa:	f7ff bf0c 	b.w	80033c6 <__retarget_lock_release_recursive>
 80035ae:	bf00      	nop
 80035b0:	20000270 	.word	0x20000270

080035b4 <__ssputs_r>:
 80035b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035b8:	461f      	mov	r7, r3
 80035ba:	688e      	ldr	r6, [r1, #8]
 80035bc:	4682      	mov	sl, r0
 80035be:	42be      	cmp	r6, r7
 80035c0:	460c      	mov	r4, r1
 80035c2:	4690      	mov	r8, r2
 80035c4:	680b      	ldr	r3, [r1, #0]
 80035c6:	d82d      	bhi.n	8003624 <__ssputs_r+0x70>
 80035c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80035cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80035d0:	d026      	beq.n	8003620 <__ssputs_r+0x6c>
 80035d2:	6965      	ldr	r5, [r4, #20]
 80035d4:	6909      	ldr	r1, [r1, #16]
 80035d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035da:	eba3 0901 	sub.w	r9, r3, r1
 80035de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80035e2:	1c7b      	adds	r3, r7, #1
 80035e4:	444b      	add	r3, r9
 80035e6:	106d      	asrs	r5, r5, #1
 80035e8:	429d      	cmp	r5, r3
 80035ea:	bf38      	it	cc
 80035ec:	461d      	movcc	r5, r3
 80035ee:	0553      	lsls	r3, r2, #21
 80035f0:	d527      	bpl.n	8003642 <__ssputs_r+0x8e>
 80035f2:	4629      	mov	r1, r5
 80035f4:	f7ff ff52 	bl	800349c <_malloc_r>
 80035f8:	4606      	mov	r6, r0
 80035fa:	b360      	cbz	r0, 8003656 <__ssputs_r+0xa2>
 80035fc:	464a      	mov	r2, r9
 80035fe:	6921      	ldr	r1, [r4, #16]
 8003600:	f000 faf8 	bl	8003bf4 <memcpy>
 8003604:	89a3      	ldrh	r3, [r4, #12]
 8003606:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800360a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800360e:	81a3      	strh	r3, [r4, #12]
 8003610:	6126      	str	r6, [r4, #16]
 8003612:	444e      	add	r6, r9
 8003614:	6026      	str	r6, [r4, #0]
 8003616:	463e      	mov	r6, r7
 8003618:	6165      	str	r5, [r4, #20]
 800361a:	eba5 0509 	sub.w	r5, r5, r9
 800361e:	60a5      	str	r5, [r4, #8]
 8003620:	42be      	cmp	r6, r7
 8003622:	d900      	bls.n	8003626 <__ssputs_r+0x72>
 8003624:	463e      	mov	r6, r7
 8003626:	4632      	mov	r2, r6
 8003628:	4641      	mov	r1, r8
 800362a:	6820      	ldr	r0, [r4, #0]
 800362c:	f000 faaa 	bl	8003b84 <memmove>
 8003630:	2000      	movs	r0, #0
 8003632:	68a3      	ldr	r3, [r4, #8]
 8003634:	1b9b      	subs	r3, r3, r6
 8003636:	60a3      	str	r3, [r4, #8]
 8003638:	6823      	ldr	r3, [r4, #0]
 800363a:	4433      	add	r3, r6
 800363c:	6023      	str	r3, [r4, #0]
 800363e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003642:	462a      	mov	r2, r5
 8003644:	f000 fae4 	bl	8003c10 <_realloc_r>
 8003648:	4606      	mov	r6, r0
 800364a:	2800      	cmp	r0, #0
 800364c:	d1e0      	bne.n	8003610 <__ssputs_r+0x5c>
 800364e:	4650      	mov	r0, sl
 8003650:	6921      	ldr	r1, [r4, #16]
 8003652:	f7ff feb9 	bl	80033c8 <_free_r>
 8003656:	230c      	movs	r3, #12
 8003658:	f8ca 3000 	str.w	r3, [sl]
 800365c:	89a3      	ldrh	r3, [r4, #12]
 800365e:	f04f 30ff 	mov.w	r0, #4294967295
 8003662:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003666:	81a3      	strh	r3, [r4, #12]
 8003668:	e7e9      	b.n	800363e <__ssputs_r+0x8a>
	...

0800366c <_svfiprintf_r>:
 800366c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003670:	4698      	mov	r8, r3
 8003672:	898b      	ldrh	r3, [r1, #12]
 8003674:	4607      	mov	r7, r0
 8003676:	061b      	lsls	r3, r3, #24
 8003678:	460d      	mov	r5, r1
 800367a:	4614      	mov	r4, r2
 800367c:	b09d      	sub	sp, #116	@ 0x74
 800367e:	d510      	bpl.n	80036a2 <_svfiprintf_r+0x36>
 8003680:	690b      	ldr	r3, [r1, #16]
 8003682:	b973      	cbnz	r3, 80036a2 <_svfiprintf_r+0x36>
 8003684:	2140      	movs	r1, #64	@ 0x40
 8003686:	f7ff ff09 	bl	800349c <_malloc_r>
 800368a:	6028      	str	r0, [r5, #0]
 800368c:	6128      	str	r0, [r5, #16]
 800368e:	b930      	cbnz	r0, 800369e <_svfiprintf_r+0x32>
 8003690:	230c      	movs	r3, #12
 8003692:	603b      	str	r3, [r7, #0]
 8003694:	f04f 30ff 	mov.w	r0, #4294967295
 8003698:	b01d      	add	sp, #116	@ 0x74
 800369a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800369e:	2340      	movs	r3, #64	@ 0x40
 80036a0:	616b      	str	r3, [r5, #20]
 80036a2:	2300      	movs	r3, #0
 80036a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80036a6:	2320      	movs	r3, #32
 80036a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80036ac:	2330      	movs	r3, #48	@ 0x30
 80036ae:	f04f 0901 	mov.w	r9, #1
 80036b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80036b6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003850 <_svfiprintf_r+0x1e4>
 80036ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80036be:	4623      	mov	r3, r4
 80036c0:	469a      	mov	sl, r3
 80036c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036c6:	b10a      	cbz	r2, 80036cc <_svfiprintf_r+0x60>
 80036c8:	2a25      	cmp	r2, #37	@ 0x25
 80036ca:	d1f9      	bne.n	80036c0 <_svfiprintf_r+0x54>
 80036cc:	ebba 0b04 	subs.w	fp, sl, r4
 80036d0:	d00b      	beq.n	80036ea <_svfiprintf_r+0x7e>
 80036d2:	465b      	mov	r3, fp
 80036d4:	4622      	mov	r2, r4
 80036d6:	4629      	mov	r1, r5
 80036d8:	4638      	mov	r0, r7
 80036da:	f7ff ff6b 	bl	80035b4 <__ssputs_r>
 80036de:	3001      	adds	r0, #1
 80036e0:	f000 80a7 	beq.w	8003832 <_svfiprintf_r+0x1c6>
 80036e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80036e6:	445a      	add	r2, fp
 80036e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80036ea:	f89a 3000 	ldrb.w	r3, [sl]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f000 809f 	beq.w	8003832 <_svfiprintf_r+0x1c6>
 80036f4:	2300      	movs	r3, #0
 80036f6:	f04f 32ff 	mov.w	r2, #4294967295
 80036fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036fe:	f10a 0a01 	add.w	sl, sl, #1
 8003702:	9304      	str	r3, [sp, #16]
 8003704:	9307      	str	r3, [sp, #28]
 8003706:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800370a:	931a      	str	r3, [sp, #104]	@ 0x68
 800370c:	4654      	mov	r4, sl
 800370e:	2205      	movs	r2, #5
 8003710:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003714:	484e      	ldr	r0, [pc, #312]	@ (8003850 <_svfiprintf_r+0x1e4>)
 8003716:	f000 fa5f 	bl	8003bd8 <memchr>
 800371a:	9a04      	ldr	r2, [sp, #16]
 800371c:	b9d8      	cbnz	r0, 8003756 <_svfiprintf_r+0xea>
 800371e:	06d0      	lsls	r0, r2, #27
 8003720:	bf44      	itt	mi
 8003722:	2320      	movmi	r3, #32
 8003724:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003728:	0711      	lsls	r1, r2, #28
 800372a:	bf44      	itt	mi
 800372c:	232b      	movmi	r3, #43	@ 0x2b
 800372e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003732:	f89a 3000 	ldrb.w	r3, [sl]
 8003736:	2b2a      	cmp	r3, #42	@ 0x2a
 8003738:	d015      	beq.n	8003766 <_svfiprintf_r+0xfa>
 800373a:	4654      	mov	r4, sl
 800373c:	2000      	movs	r0, #0
 800373e:	f04f 0c0a 	mov.w	ip, #10
 8003742:	9a07      	ldr	r2, [sp, #28]
 8003744:	4621      	mov	r1, r4
 8003746:	f811 3b01 	ldrb.w	r3, [r1], #1
 800374a:	3b30      	subs	r3, #48	@ 0x30
 800374c:	2b09      	cmp	r3, #9
 800374e:	d94b      	bls.n	80037e8 <_svfiprintf_r+0x17c>
 8003750:	b1b0      	cbz	r0, 8003780 <_svfiprintf_r+0x114>
 8003752:	9207      	str	r2, [sp, #28]
 8003754:	e014      	b.n	8003780 <_svfiprintf_r+0x114>
 8003756:	eba0 0308 	sub.w	r3, r0, r8
 800375a:	fa09 f303 	lsl.w	r3, r9, r3
 800375e:	4313      	orrs	r3, r2
 8003760:	46a2      	mov	sl, r4
 8003762:	9304      	str	r3, [sp, #16]
 8003764:	e7d2      	b.n	800370c <_svfiprintf_r+0xa0>
 8003766:	9b03      	ldr	r3, [sp, #12]
 8003768:	1d19      	adds	r1, r3, #4
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	9103      	str	r1, [sp, #12]
 800376e:	2b00      	cmp	r3, #0
 8003770:	bfbb      	ittet	lt
 8003772:	425b      	neglt	r3, r3
 8003774:	f042 0202 	orrlt.w	r2, r2, #2
 8003778:	9307      	strge	r3, [sp, #28]
 800377a:	9307      	strlt	r3, [sp, #28]
 800377c:	bfb8      	it	lt
 800377e:	9204      	strlt	r2, [sp, #16]
 8003780:	7823      	ldrb	r3, [r4, #0]
 8003782:	2b2e      	cmp	r3, #46	@ 0x2e
 8003784:	d10a      	bne.n	800379c <_svfiprintf_r+0x130>
 8003786:	7863      	ldrb	r3, [r4, #1]
 8003788:	2b2a      	cmp	r3, #42	@ 0x2a
 800378a:	d132      	bne.n	80037f2 <_svfiprintf_r+0x186>
 800378c:	9b03      	ldr	r3, [sp, #12]
 800378e:	3402      	adds	r4, #2
 8003790:	1d1a      	adds	r2, r3, #4
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	9203      	str	r2, [sp, #12]
 8003796:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800379a:	9305      	str	r3, [sp, #20]
 800379c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003854 <_svfiprintf_r+0x1e8>
 80037a0:	2203      	movs	r2, #3
 80037a2:	4650      	mov	r0, sl
 80037a4:	7821      	ldrb	r1, [r4, #0]
 80037a6:	f000 fa17 	bl	8003bd8 <memchr>
 80037aa:	b138      	cbz	r0, 80037bc <_svfiprintf_r+0x150>
 80037ac:	2240      	movs	r2, #64	@ 0x40
 80037ae:	9b04      	ldr	r3, [sp, #16]
 80037b0:	eba0 000a 	sub.w	r0, r0, sl
 80037b4:	4082      	lsls	r2, r0
 80037b6:	4313      	orrs	r3, r2
 80037b8:	3401      	adds	r4, #1
 80037ba:	9304      	str	r3, [sp, #16]
 80037bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037c0:	2206      	movs	r2, #6
 80037c2:	4825      	ldr	r0, [pc, #148]	@ (8003858 <_svfiprintf_r+0x1ec>)
 80037c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80037c8:	f000 fa06 	bl	8003bd8 <memchr>
 80037cc:	2800      	cmp	r0, #0
 80037ce:	d036      	beq.n	800383e <_svfiprintf_r+0x1d2>
 80037d0:	4b22      	ldr	r3, [pc, #136]	@ (800385c <_svfiprintf_r+0x1f0>)
 80037d2:	bb1b      	cbnz	r3, 800381c <_svfiprintf_r+0x1b0>
 80037d4:	9b03      	ldr	r3, [sp, #12]
 80037d6:	3307      	adds	r3, #7
 80037d8:	f023 0307 	bic.w	r3, r3, #7
 80037dc:	3308      	adds	r3, #8
 80037de:	9303      	str	r3, [sp, #12]
 80037e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037e2:	4433      	add	r3, r6
 80037e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80037e6:	e76a      	b.n	80036be <_svfiprintf_r+0x52>
 80037e8:	460c      	mov	r4, r1
 80037ea:	2001      	movs	r0, #1
 80037ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80037f0:	e7a8      	b.n	8003744 <_svfiprintf_r+0xd8>
 80037f2:	2300      	movs	r3, #0
 80037f4:	f04f 0c0a 	mov.w	ip, #10
 80037f8:	4619      	mov	r1, r3
 80037fa:	3401      	adds	r4, #1
 80037fc:	9305      	str	r3, [sp, #20]
 80037fe:	4620      	mov	r0, r4
 8003800:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003804:	3a30      	subs	r2, #48	@ 0x30
 8003806:	2a09      	cmp	r2, #9
 8003808:	d903      	bls.n	8003812 <_svfiprintf_r+0x1a6>
 800380a:	2b00      	cmp	r3, #0
 800380c:	d0c6      	beq.n	800379c <_svfiprintf_r+0x130>
 800380e:	9105      	str	r1, [sp, #20]
 8003810:	e7c4      	b.n	800379c <_svfiprintf_r+0x130>
 8003812:	4604      	mov	r4, r0
 8003814:	2301      	movs	r3, #1
 8003816:	fb0c 2101 	mla	r1, ip, r1, r2
 800381a:	e7f0      	b.n	80037fe <_svfiprintf_r+0x192>
 800381c:	ab03      	add	r3, sp, #12
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	462a      	mov	r2, r5
 8003822:	4638      	mov	r0, r7
 8003824:	4b0e      	ldr	r3, [pc, #56]	@ (8003860 <_svfiprintf_r+0x1f4>)
 8003826:	a904      	add	r1, sp, #16
 8003828:	f3af 8000 	nop.w
 800382c:	1c42      	adds	r2, r0, #1
 800382e:	4606      	mov	r6, r0
 8003830:	d1d6      	bne.n	80037e0 <_svfiprintf_r+0x174>
 8003832:	89ab      	ldrh	r3, [r5, #12]
 8003834:	065b      	lsls	r3, r3, #25
 8003836:	f53f af2d 	bmi.w	8003694 <_svfiprintf_r+0x28>
 800383a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800383c:	e72c      	b.n	8003698 <_svfiprintf_r+0x2c>
 800383e:	ab03      	add	r3, sp, #12
 8003840:	9300      	str	r3, [sp, #0]
 8003842:	462a      	mov	r2, r5
 8003844:	4638      	mov	r0, r7
 8003846:	4b06      	ldr	r3, [pc, #24]	@ (8003860 <_svfiprintf_r+0x1f4>)
 8003848:	a904      	add	r1, sp, #16
 800384a:	f000 f87d 	bl	8003948 <_printf_i>
 800384e:	e7ed      	b.n	800382c <_svfiprintf_r+0x1c0>
 8003850:	08003cca 	.word	0x08003cca
 8003854:	08003cd0 	.word	0x08003cd0
 8003858:	08003cd4 	.word	0x08003cd4
 800385c:	00000000 	.word	0x00000000
 8003860:	080035b5 	.word	0x080035b5

08003864 <_printf_common>:
 8003864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003868:	4616      	mov	r6, r2
 800386a:	4698      	mov	r8, r3
 800386c:	688a      	ldr	r2, [r1, #8]
 800386e:	690b      	ldr	r3, [r1, #16]
 8003870:	4607      	mov	r7, r0
 8003872:	4293      	cmp	r3, r2
 8003874:	bfb8      	it	lt
 8003876:	4613      	movlt	r3, r2
 8003878:	6033      	str	r3, [r6, #0]
 800387a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800387e:	460c      	mov	r4, r1
 8003880:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003884:	b10a      	cbz	r2, 800388a <_printf_common+0x26>
 8003886:	3301      	adds	r3, #1
 8003888:	6033      	str	r3, [r6, #0]
 800388a:	6823      	ldr	r3, [r4, #0]
 800388c:	0699      	lsls	r1, r3, #26
 800388e:	bf42      	ittt	mi
 8003890:	6833      	ldrmi	r3, [r6, #0]
 8003892:	3302      	addmi	r3, #2
 8003894:	6033      	strmi	r3, [r6, #0]
 8003896:	6825      	ldr	r5, [r4, #0]
 8003898:	f015 0506 	ands.w	r5, r5, #6
 800389c:	d106      	bne.n	80038ac <_printf_common+0x48>
 800389e:	f104 0a19 	add.w	sl, r4, #25
 80038a2:	68e3      	ldr	r3, [r4, #12]
 80038a4:	6832      	ldr	r2, [r6, #0]
 80038a6:	1a9b      	subs	r3, r3, r2
 80038a8:	42ab      	cmp	r3, r5
 80038aa:	dc2b      	bgt.n	8003904 <_printf_common+0xa0>
 80038ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80038b0:	6822      	ldr	r2, [r4, #0]
 80038b2:	3b00      	subs	r3, #0
 80038b4:	bf18      	it	ne
 80038b6:	2301      	movne	r3, #1
 80038b8:	0692      	lsls	r2, r2, #26
 80038ba:	d430      	bmi.n	800391e <_printf_common+0xba>
 80038bc:	4641      	mov	r1, r8
 80038be:	4638      	mov	r0, r7
 80038c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80038c4:	47c8      	blx	r9
 80038c6:	3001      	adds	r0, #1
 80038c8:	d023      	beq.n	8003912 <_printf_common+0xae>
 80038ca:	6823      	ldr	r3, [r4, #0]
 80038cc:	6922      	ldr	r2, [r4, #16]
 80038ce:	f003 0306 	and.w	r3, r3, #6
 80038d2:	2b04      	cmp	r3, #4
 80038d4:	bf14      	ite	ne
 80038d6:	2500      	movne	r5, #0
 80038d8:	6833      	ldreq	r3, [r6, #0]
 80038da:	f04f 0600 	mov.w	r6, #0
 80038de:	bf08      	it	eq
 80038e0:	68e5      	ldreq	r5, [r4, #12]
 80038e2:	f104 041a 	add.w	r4, r4, #26
 80038e6:	bf08      	it	eq
 80038e8:	1aed      	subeq	r5, r5, r3
 80038ea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80038ee:	bf08      	it	eq
 80038f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038f4:	4293      	cmp	r3, r2
 80038f6:	bfc4      	itt	gt
 80038f8:	1a9b      	subgt	r3, r3, r2
 80038fa:	18ed      	addgt	r5, r5, r3
 80038fc:	42b5      	cmp	r5, r6
 80038fe:	d11a      	bne.n	8003936 <_printf_common+0xd2>
 8003900:	2000      	movs	r0, #0
 8003902:	e008      	b.n	8003916 <_printf_common+0xb2>
 8003904:	2301      	movs	r3, #1
 8003906:	4652      	mov	r2, sl
 8003908:	4641      	mov	r1, r8
 800390a:	4638      	mov	r0, r7
 800390c:	47c8      	blx	r9
 800390e:	3001      	adds	r0, #1
 8003910:	d103      	bne.n	800391a <_printf_common+0xb6>
 8003912:	f04f 30ff 	mov.w	r0, #4294967295
 8003916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800391a:	3501      	adds	r5, #1
 800391c:	e7c1      	b.n	80038a2 <_printf_common+0x3e>
 800391e:	2030      	movs	r0, #48	@ 0x30
 8003920:	18e1      	adds	r1, r4, r3
 8003922:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800392c:	4422      	add	r2, r4
 800392e:	3302      	adds	r3, #2
 8003930:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003934:	e7c2      	b.n	80038bc <_printf_common+0x58>
 8003936:	2301      	movs	r3, #1
 8003938:	4622      	mov	r2, r4
 800393a:	4641      	mov	r1, r8
 800393c:	4638      	mov	r0, r7
 800393e:	47c8      	blx	r9
 8003940:	3001      	adds	r0, #1
 8003942:	d0e6      	beq.n	8003912 <_printf_common+0xae>
 8003944:	3601      	adds	r6, #1
 8003946:	e7d9      	b.n	80038fc <_printf_common+0x98>

08003948 <_printf_i>:
 8003948:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800394c:	7e0f      	ldrb	r7, [r1, #24]
 800394e:	4691      	mov	r9, r2
 8003950:	2f78      	cmp	r7, #120	@ 0x78
 8003952:	4680      	mov	r8, r0
 8003954:	460c      	mov	r4, r1
 8003956:	469a      	mov	sl, r3
 8003958:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800395a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800395e:	d807      	bhi.n	8003970 <_printf_i+0x28>
 8003960:	2f62      	cmp	r7, #98	@ 0x62
 8003962:	d80a      	bhi.n	800397a <_printf_i+0x32>
 8003964:	2f00      	cmp	r7, #0
 8003966:	f000 80d1 	beq.w	8003b0c <_printf_i+0x1c4>
 800396a:	2f58      	cmp	r7, #88	@ 0x58
 800396c:	f000 80b8 	beq.w	8003ae0 <_printf_i+0x198>
 8003970:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003974:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003978:	e03a      	b.n	80039f0 <_printf_i+0xa8>
 800397a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800397e:	2b15      	cmp	r3, #21
 8003980:	d8f6      	bhi.n	8003970 <_printf_i+0x28>
 8003982:	a101      	add	r1, pc, #4	@ (adr r1, 8003988 <_printf_i+0x40>)
 8003984:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003988:	080039e1 	.word	0x080039e1
 800398c:	080039f5 	.word	0x080039f5
 8003990:	08003971 	.word	0x08003971
 8003994:	08003971 	.word	0x08003971
 8003998:	08003971 	.word	0x08003971
 800399c:	08003971 	.word	0x08003971
 80039a0:	080039f5 	.word	0x080039f5
 80039a4:	08003971 	.word	0x08003971
 80039a8:	08003971 	.word	0x08003971
 80039ac:	08003971 	.word	0x08003971
 80039b0:	08003971 	.word	0x08003971
 80039b4:	08003af3 	.word	0x08003af3
 80039b8:	08003a1f 	.word	0x08003a1f
 80039bc:	08003aad 	.word	0x08003aad
 80039c0:	08003971 	.word	0x08003971
 80039c4:	08003971 	.word	0x08003971
 80039c8:	08003b15 	.word	0x08003b15
 80039cc:	08003971 	.word	0x08003971
 80039d0:	08003a1f 	.word	0x08003a1f
 80039d4:	08003971 	.word	0x08003971
 80039d8:	08003971 	.word	0x08003971
 80039dc:	08003ab5 	.word	0x08003ab5
 80039e0:	6833      	ldr	r3, [r6, #0]
 80039e2:	1d1a      	adds	r2, r3, #4
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6032      	str	r2, [r6, #0]
 80039e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80039f0:	2301      	movs	r3, #1
 80039f2:	e09c      	b.n	8003b2e <_printf_i+0x1e6>
 80039f4:	6833      	ldr	r3, [r6, #0]
 80039f6:	6820      	ldr	r0, [r4, #0]
 80039f8:	1d19      	adds	r1, r3, #4
 80039fa:	6031      	str	r1, [r6, #0]
 80039fc:	0606      	lsls	r6, r0, #24
 80039fe:	d501      	bpl.n	8003a04 <_printf_i+0xbc>
 8003a00:	681d      	ldr	r5, [r3, #0]
 8003a02:	e003      	b.n	8003a0c <_printf_i+0xc4>
 8003a04:	0645      	lsls	r5, r0, #25
 8003a06:	d5fb      	bpl.n	8003a00 <_printf_i+0xb8>
 8003a08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a0c:	2d00      	cmp	r5, #0
 8003a0e:	da03      	bge.n	8003a18 <_printf_i+0xd0>
 8003a10:	232d      	movs	r3, #45	@ 0x2d
 8003a12:	426d      	negs	r5, r5
 8003a14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a18:	230a      	movs	r3, #10
 8003a1a:	4858      	ldr	r0, [pc, #352]	@ (8003b7c <_printf_i+0x234>)
 8003a1c:	e011      	b.n	8003a42 <_printf_i+0xfa>
 8003a1e:	6821      	ldr	r1, [r4, #0]
 8003a20:	6833      	ldr	r3, [r6, #0]
 8003a22:	0608      	lsls	r0, r1, #24
 8003a24:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a28:	d402      	bmi.n	8003a30 <_printf_i+0xe8>
 8003a2a:	0649      	lsls	r1, r1, #25
 8003a2c:	bf48      	it	mi
 8003a2e:	b2ad      	uxthmi	r5, r5
 8003a30:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a32:	6033      	str	r3, [r6, #0]
 8003a34:	bf14      	ite	ne
 8003a36:	230a      	movne	r3, #10
 8003a38:	2308      	moveq	r3, #8
 8003a3a:	4850      	ldr	r0, [pc, #320]	@ (8003b7c <_printf_i+0x234>)
 8003a3c:	2100      	movs	r1, #0
 8003a3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a42:	6866      	ldr	r6, [r4, #4]
 8003a44:	2e00      	cmp	r6, #0
 8003a46:	60a6      	str	r6, [r4, #8]
 8003a48:	db05      	blt.n	8003a56 <_printf_i+0x10e>
 8003a4a:	6821      	ldr	r1, [r4, #0]
 8003a4c:	432e      	orrs	r6, r5
 8003a4e:	f021 0104 	bic.w	r1, r1, #4
 8003a52:	6021      	str	r1, [r4, #0]
 8003a54:	d04b      	beq.n	8003aee <_printf_i+0x1a6>
 8003a56:	4616      	mov	r6, r2
 8003a58:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a5c:	fb03 5711 	mls	r7, r3, r1, r5
 8003a60:	5dc7      	ldrb	r7, [r0, r7]
 8003a62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a66:	462f      	mov	r7, r5
 8003a68:	42bb      	cmp	r3, r7
 8003a6a:	460d      	mov	r5, r1
 8003a6c:	d9f4      	bls.n	8003a58 <_printf_i+0x110>
 8003a6e:	2b08      	cmp	r3, #8
 8003a70:	d10b      	bne.n	8003a8a <_printf_i+0x142>
 8003a72:	6823      	ldr	r3, [r4, #0]
 8003a74:	07df      	lsls	r7, r3, #31
 8003a76:	d508      	bpl.n	8003a8a <_printf_i+0x142>
 8003a78:	6923      	ldr	r3, [r4, #16]
 8003a7a:	6861      	ldr	r1, [r4, #4]
 8003a7c:	4299      	cmp	r1, r3
 8003a7e:	bfde      	ittt	le
 8003a80:	2330      	movle	r3, #48	@ 0x30
 8003a82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a8a:	1b92      	subs	r2, r2, r6
 8003a8c:	6122      	str	r2, [r4, #16]
 8003a8e:	464b      	mov	r3, r9
 8003a90:	4621      	mov	r1, r4
 8003a92:	4640      	mov	r0, r8
 8003a94:	f8cd a000 	str.w	sl, [sp]
 8003a98:	aa03      	add	r2, sp, #12
 8003a9a:	f7ff fee3 	bl	8003864 <_printf_common>
 8003a9e:	3001      	adds	r0, #1
 8003aa0:	d14a      	bne.n	8003b38 <_printf_i+0x1f0>
 8003aa2:	f04f 30ff 	mov.w	r0, #4294967295
 8003aa6:	b004      	add	sp, #16
 8003aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aac:	6823      	ldr	r3, [r4, #0]
 8003aae:	f043 0320 	orr.w	r3, r3, #32
 8003ab2:	6023      	str	r3, [r4, #0]
 8003ab4:	2778      	movs	r7, #120	@ 0x78
 8003ab6:	4832      	ldr	r0, [pc, #200]	@ (8003b80 <_printf_i+0x238>)
 8003ab8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003abc:	6823      	ldr	r3, [r4, #0]
 8003abe:	6831      	ldr	r1, [r6, #0]
 8003ac0:	061f      	lsls	r7, r3, #24
 8003ac2:	f851 5b04 	ldr.w	r5, [r1], #4
 8003ac6:	d402      	bmi.n	8003ace <_printf_i+0x186>
 8003ac8:	065f      	lsls	r7, r3, #25
 8003aca:	bf48      	it	mi
 8003acc:	b2ad      	uxthmi	r5, r5
 8003ace:	6031      	str	r1, [r6, #0]
 8003ad0:	07d9      	lsls	r1, r3, #31
 8003ad2:	bf44      	itt	mi
 8003ad4:	f043 0320 	orrmi.w	r3, r3, #32
 8003ad8:	6023      	strmi	r3, [r4, #0]
 8003ada:	b11d      	cbz	r5, 8003ae4 <_printf_i+0x19c>
 8003adc:	2310      	movs	r3, #16
 8003ade:	e7ad      	b.n	8003a3c <_printf_i+0xf4>
 8003ae0:	4826      	ldr	r0, [pc, #152]	@ (8003b7c <_printf_i+0x234>)
 8003ae2:	e7e9      	b.n	8003ab8 <_printf_i+0x170>
 8003ae4:	6823      	ldr	r3, [r4, #0]
 8003ae6:	f023 0320 	bic.w	r3, r3, #32
 8003aea:	6023      	str	r3, [r4, #0]
 8003aec:	e7f6      	b.n	8003adc <_printf_i+0x194>
 8003aee:	4616      	mov	r6, r2
 8003af0:	e7bd      	b.n	8003a6e <_printf_i+0x126>
 8003af2:	6833      	ldr	r3, [r6, #0]
 8003af4:	6825      	ldr	r5, [r4, #0]
 8003af6:	1d18      	adds	r0, r3, #4
 8003af8:	6961      	ldr	r1, [r4, #20]
 8003afa:	6030      	str	r0, [r6, #0]
 8003afc:	062e      	lsls	r6, r5, #24
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	d501      	bpl.n	8003b06 <_printf_i+0x1be>
 8003b02:	6019      	str	r1, [r3, #0]
 8003b04:	e002      	b.n	8003b0c <_printf_i+0x1c4>
 8003b06:	0668      	lsls	r0, r5, #25
 8003b08:	d5fb      	bpl.n	8003b02 <_printf_i+0x1ba>
 8003b0a:	8019      	strh	r1, [r3, #0]
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	4616      	mov	r6, r2
 8003b10:	6123      	str	r3, [r4, #16]
 8003b12:	e7bc      	b.n	8003a8e <_printf_i+0x146>
 8003b14:	6833      	ldr	r3, [r6, #0]
 8003b16:	2100      	movs	r1, #0
 8003b18:	1d1a      	adds	r2, r3, #4
 8003b1a:	6032      	str	r2, [r6, #0]
 8003b1c:	681e      	ldr	r6, [r3, #0]
 8003b1e:	6862      	ldr	r2, [r4, #4]
 8003b20:	4630      	mov	r0, r6
 8003b22:	f000 f859 	bl	8003bd8 <memchr>
 8003b26:	b108      	cbz	r0, 8003b2c <_printf_i+0x1e4>
 8003b28:	1b80      	subs	r0, r0, r6
 8003b2a:	6060      	str	r0, [r4, #4]
 8003b2c:	6863      	ldr	r3, [r4, #4]
 8003b2e:	6123      	str	r3, [r4, #16]
 8003b30:	2300      	movs	r3, #0
 8003b32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b36:	e7aa      	b.n	8003a8e <_printf_i+0x146>
 8003b38:	4632      	mov	r2, r6
 8003b3a:	4649      	mov	r1, r9
 8003b3c:	4640      	mov	r0, r8
 8003b3e:	6923      	ldr	r3, [r4, #16]
 8003b40:	47d0      	blx	sl
 8003b42:	3001      	adds	r0, #1
 8003b44:	d0ad      	beq.n	8003aa2 <_printf_i+0x15a>
 8003b46:	6823      	ldr	r3, [r4, #0]
 8003b48:	079b      	lsls	r3, r3, #30
 8003b4a:	d413      	bmi.n	8003b74 <_printf_i+0x22c>
 8003b4c:	68e0      	ldr	r0, [r4, #12]
 8003b4e:	9b03      	ldr	r3, [sp, #12]
 8003b50:	4298      	cmp	r0, r3
 8003b52:	bfb8      	it	lt
 8003b54:	4618      	movlt	r0, r3
 8003b56:	e7a6      	b.n	8003aa6 <_printf_i+0x15e>
 8003b58:	2301      	movs	r3, #1
 8003b5a:	4632      	mov	r2, r6
 8003b5c:	4649      	mov	r1, r9
 8003b5e:	4640      	mov	r0, r8
 8003b60:	47d0      	blx	sl
 8003b62:	3001      	adds	r0, #1
 8003b64:	d09d      	beq.n	8003aa2 <_printf_i+0x15a>
 8003b66:	3501      	adds	r5, #1
 8003b68:	68e3      	ldr	r3, [r4, #12]
 8003b6a:	9903      	ldr	r1, [sp, #12]
 8003b6c:	1a5b      	subs	r3, r3, r1
 8003b6e:	42ab      	cmp	r3, r5
 8003b70:	dcf2      	bgt.n	8003b58 <_printf_i+0x210>
 8003b72:	e7eb      	b.n	8003b4c <_printf_i+0x204>
 8003b74:	2500      	movs	r5, #0
 8003b76:	f104 0619 	add.w	r6, r4, #25
 8003b7a:	e7f5      	b.n	8003b68 <_printf_i+0x220>
 8003b7c:	08003cdb 	.word	0x08003cdb
 8003b80:	08003cec 	.word	0x08003cec

08003b84 <memmove>:
 8003b84:	4288      	cmp	r0, r1
 8003b86:	b510      	push	{r4, lr}
 8003b88:	eb01 0402 	add.w	r4, r1, r2
 8003b8c:	d902      	bls.n	8003b94 <memmove+0x10>
 8003b8e:	4284      	cmp	r4, r0
 8003b90:	4623      	mov	r3, r4
 8003b92:	d807      	bhi.n	8003ba4 <memmove+0x20>
 8003b94:	1e43      	subs	r3, r0, #1
 8003b96:	42a1      	cmp	r1, r4
 8003b98:	d008      	beq.n	8003bac <memmove+0x28>
 8003b9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ba2:	e7f8      	b.n	8003b96 <memmove+0x12>
 8003ba4:	4601      	mov	r1, r0
 8003ba6:	4402      	add	r2, r0
 8003ba8:	428a      	cmp	r2, r1
 8003baa:	d100      	bne.n	8003bae <memmove+0x2a>
 8003bac:	bd10      	pop	{r4, pc}
 8003bae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003bb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003bb6:	e7f7      	b.n	8003ba8 <memmove+0x24>

08003bb8 <_sbrk_r>:
 8003bb8:	b538      	push	{r3, r4, r5, lr}
 8003bba:	2300      	movs	r3, #0
 8003bbc:	4d05      	ldr	r5, [pc, #20]	@ (8003bd4 <_sbrk_r+0x1c>)
 8003bbe:	4604      	mov	r4, r0
 8003bc0:	4608      	mov	r0, r1
 8003bc2:	602b      	str	r3, [r5, #0]
 8003bc4:	f7fc fda4 	bl	8000710 <_sbrk>
 8003bc8:	1c43      	adds	r3, r0, #1
 8003bca:	d102      	bne.n	8003bd2 <_sbrk_r+0x1a>
 8003bcc:	682b      	ldr	r3, [r5, #0]
 8003bce:	b103      	cbz	r3, 8003bd2 <_sbrk_r+0x1a>
 8003bd0:	6023      	str	r3, [r4, #0]
 8003bd2:	bd38      	pop	{r3, r4, r5, pc}
 8003bd4:	2000026c 	.word	0x2000026c

08003bd8 <memchr>:
 8003bd8:	4603      	mov	r3, r0
 8003bda:	b510      	push	{r4, lr}
 8003bdc:	b2c9      	uxtb	r1, r1
 8003bde:	4402      	add	r2, r0
 8003be0:	4293      	cmp	r3, r2
 8003be2:	4618      	mov	r0, r3
 8003be4:	d101      	bne.n	8003bea <memchr+0x12>
 8003be6:	2000      	movs	r0, #0
 8003be8:	e003      	b.n	8003bf2 <memchr+0x1a>
 8003bea:	7804      	ldrb	r4, [r0, #0]
 8003bec:	3301      	adds	r3, #1
 8003bee:	428c      	cmp	r4, r1
 8003bf0:	d1f6      	bne.n	8003be0 <memchr+0x8>
 8003bf2:	bd10      	pop	{r4, pc}

08003bf4 <memcpy>:
 8003bf4:	440a      	add	r2, r1
 8003bf6:	4291      	cmp	r1, r2
 8003bf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bfc:	d100      	bne.n	8003c00 <memcpy+0xc>
 8003bfe:	4770      	bx	lr
 8003c00:	b510      	push	{r4, lr}
 8003c02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c06:	4291      	cmp	r1, r2
 8003c08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c0c:	d1f9      	bne.n	8003c02 <memcpy+0xe>
 8003c0e:	bd10      	pop	{r4, pc}

08003c10 <_realloc_r>:
 8003c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c14:	4607      	mov	r7, r0
 8003c16:	4614      	mov	r4, r2
 8003c18:	460d      	mov	r5, r1
 8003c1a:	b921      	cbnz	r1, 8003c26 <_realloc_r+0x16>
 8003c1c:	4611      	mov	r1, r2
 8003c1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c22:	f7ff bc3b 	b.w	800349c <_malloc_r>
 8003c26:	b92a      	cbnz	r2, 8003c34 <_realloc_r+0x24>
 8003c28:	f7ff fbce 	bl	80033c8 <_free_r>
 8003c2c:	4625      	mov	r5, r4
 8003c2e:	4628      	mov	r0, r5
 8003c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c34:	f000 f81a 	bl	8003c6c <_malloc_usable_size_r>
 8003c38:	4284      	cmp	r4, r0
 8003c3a:	4606      	mov	r6, r0
 8003c3c:	d802      	bhi.n	8003c44 <_realloc_r+0x34>
 8003c3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003c42:	d8f4      	bhi.n	8003c2e <_realloc_r+0x1e>
 8003c44:	4621      	mov	r1, r4
 8003c46:	4638      	mov	r0, r7
 8003c48:	f7ff fc28 	bl	800349c <_malloc_r>
 8003c4c:	4680      	mov	r8, r0
 8003c4e:	b908      	cbnz	r0, 8003c54 <_realloc_r+0x44>
 8003c50:	4645      	mov	r5, r8
 8003c52:	e7ec      	b.n	8003c2e <_realloc_r+0x1e>
 8003c54:	42b4      	cmp	r4, r6
 8003c56:	4622      	mov	r2, r4
 8003c58:	4629      	mov	r1, r5
 8003c5a:	bf28      	it	cs
 8003c5c:	4632      	movcs	r2, r6
 8003c5e:	f7ff ffc9 	bl	8003bf4 <memcpy>
 8003c62:	4629      	mov	r1, r5
 8003c64:	4638      	mov	r0, r7
 8003c66:	f7ff fbaf 	bl	80033c8 <_free_r>
 8003c6a:	e7f1      	b.n	8003c50 <_realloc_r+0x40>

08003c6c <_malloc_usable_size_r>:
 8003c6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c70:	1f18      	subs	r0, r3, #4
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	bfbc      	itt	lt
 8003c76:	580b      	ldrlt	r3, [r1, r0]
 8003c78:	18c0      	addlt	r0, r0, r3
 8003c7a:	4770      	bx	lr

08003c7c <_init>:
 8003c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c7e:	bf00      	nop
 8003c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c82:	bc08      	pop	{r3}
 8003c84:	469e      	mov	lr, r3
 8003c86:	4770      	bx	lr

08003c88 <_fini>:
 8003c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c8a:	bf00      	nop
 8003c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c8e:	bc08      	pop	{r3}
 8003c90:	469e      	mov	lr, r3
 8003c92:	4770      	bx	lr
