

================================================================
== Vitis HLS Report for 'processPseudoHeader_512_s'
================================================================
* Date:           Sat Mar 18 14:38:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.924 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2portTable_check_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2portTable_check_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2portTable_check_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer2, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer2, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer2, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3a, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3a, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3a, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_tupleBuffer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3a, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxEng_checksumValidFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer2, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2portTable_check_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln423 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:423]   --->   Operation 33 'specpipeline' 'specpipeline_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %rxEng_dataBuffer2, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 34 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 256> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln437 = br i1 %tmp_i, void %processPseudoHeader<512>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:437]   --->   Operation 35 'br' 'br_ln437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%firstWord_load = load i1 %firstWord" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:437]   --->   Operation 36 'load' 'firstWord_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln437 = br i1 %firstWord_load, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:437]   --->   Operation 37 'br' 'br_ln437' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_i_325 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %rxEng_checksumValidFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 38 'nbreadreq' 'tmp_i_325' <Predicate = (tmp_i & firstWord_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln437 = br i1 %tmp_i_325, void %processPseudoHeader<512>.exit, void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:437]   --->   Operation 39 'br' 'br_ln437' <Predicate = (tmp_i & firstWord_load)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer2_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 40 'read' 'rxEng_dataBuffer2_read' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 256> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer2_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 41 'bitselect' 'tmp_last_V' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pkgValid_load = load i1 %pkgValid" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:457]   --->   Operation 42 'load' 'pkgValid_load' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln444 = br i1 %firstWord_load, void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:444]   --->   Operation 43 'br' 'br_ln444' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (1.16ns)   --->   "%rxEng_checksumValidFifo_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %rxEng_checksumValidFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'read' 'rxEng_checksumValidFifo_read' <Predicate = (tmp_i & firstWord_load & tmp_i_325)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %rxEng_checksumValidFifo_read, i1 %pkgValid" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'store' 'store_ln144' <Predicate = (tmp_i & firstWord_load & tmp_i_325)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln448 = br void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:448]   --->   Operation 46 'br' 'br_ln448' <Predicate = (tmp_i & firstWord_load & tmp_i_325)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%firstWord_flag_0_i = phi i1 1, void, i1 0, void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit.i"   --->   Operation 47 'phi' 'firstWord_flag_0_i' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.12ns)   --->   "%or_ln492 = or i1 %tmp_last_V, i1 %firstWord_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 48 'or' 'or_ln492' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln492 = br i1 %or_ln492, void %._crit_edge11.new.i, void %mergeST.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 49 'br' 'br_ln492' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln447 = store i1 %tmp_last_V, i1 %firstWord" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:447]   --->   Operation 50 'store' 'store_ln447' <Predicate = (tmp_i & tmp_i_325 & or_ln492) | (tmp_i & !firstWord_load & or_ln492)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge11.new.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (tmp_i & tmp_i_325 & or_ln492) | (tmp_i & !firstWord_load & or_ln492)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln498 = br void %processPseudoHeader<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:498]   --->   Operation 52 'br' 'br_ln498' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%header_ready_1_load = load i1 %header_ready_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:55]   --->   Operation 53 'load' 'header_ready_1_load' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%header_idx_2_load = load i16 %header_idx_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:58]   --->   Operation 54 'load' 'header_idx_2_load' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_s = load i256 %header_header_V_2"   --->   Operation 55 'load' 'p_Val2_s' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %header_ready_1_load, void, void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:55]   --->   Operation 56 'br' 'br_ln55' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_287 = trunc i577 %rxEng_dataBuffer2_read"   --->   Operation 57 'trunc' 'tmp_287' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %header_idx_2_load, i1 0"   --->   Operation 58 'bitconcatenate' 'tmp' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i17 %tmp"   --->   Operation 59 'zext' 'zext_ln414' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.68ns)   --->   "%icmp_ln414 = icmp_ne  i24 %zext_ln414, i24 0"   --->   Operation 60 'icmp' 'icmp_ln414' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_23)   --->   "%trunc_ln414 = trunc i577 %rxEng_dataBuffer2_read"   --->   Operation 61 'trunc' 'trunc_ln414' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_23)   --->   "%st = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i1.i255, i1 %trunc_ln414, i255 0"   --->   Operation 62 'bitconcatenate' 'st' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_23)   --->   "%select_ln414 = select i1 %icmp_ln414, i256 %st, i256 %tmp_287"   --->   Operation 63 'select' 'select_ln414' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_23)   --->   "%tmp_282 = partselect i256 @llvm.part.select.i256, i256 %select_ln414, i32 255, i32 0"   --->   Operation 64 'partselect' 'tmp_282' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_23)   --->   "%select_ln414_18 = select i1 %icmp_ln414, i256 %tmp_282, i256 %tmp_287"   --->   Operation 65 'select' 'select_ln414_18' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_19 = select i1 %icmp_ln414, i256 57896044618658097711785492504343953926634992332820282019728792003956564819968, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935"   --->   Operation 66 'select' 'select_ln414_19' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_20 = select i1 %icmp_ln414, i256 1, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935"   --->   Operation 67 'select' 'select_ln414_20' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.42ns) (out node of the LUT)   --->   "%and_ln414 = and i256 %select_ln414_19, i256 %select_ln414_20"   --->   Operation 68 'and' 'and_ln414' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i256 %and_ln414, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935"   --->   Operation 69 'xor' 'xor_ln414' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_22 = and i256 %p_Val2_s, i256 %xor_ln414"   --->   Operation 70 'and' 'and_ln414_22' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.42ns) (out node of the LUT)   --->   "%and_ln414_23 = and i256 %select_ln414_18, i256 %and_ln414"   --->   Operation 71 'and' 'and_ln414_23' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_Result_s = or i256 %and_ln414_22, i256 %and_ln414_23"   --->   Operation 72 'or' 'p_Result_s' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln414 = store i256 %p_Result_s, i256 %header_header_V_2"   --->   Operation 73 'store' 'store_ln414' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_2_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 74 'add' 'add_ln67' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load & !tmp_last_V) | (tmp_i & !firstWord_load & !header_ready_1_load & !tmp_last_V)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln73 = br void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:73]   --->   Operation 75 'br' 'br_ln73' <Predicate = (tmp_i & tmp_i_325 & !header_ready_1_load) | (tmp_i & !firstWord_load & !header_ready_1_load)> <Delay = 0.38>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%header_ready_1_flag_0_i = phi i1 0, void %._crit_edge4.i, i1 1, void"   --->   Operation 76 'phi' 'header_ready_1_flag_0_i' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%header_idx_6_new_0_i = phi i16 0, void %._crit_edge4.i, i16 %add_ln67, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 77 'phi' 'header_idx_6_new_0_i' <Predicate = (tmp_i & tmp_i_325 & !tmp_last_V) | (tmp_i & !firstWord_load & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%pkgValid_loc_0_i = phi i1 %rxEng_checksumValidFifo_read, void, i1 %pkgValid_load, void %_ZN12packetHeaderILi512ELi256EE9parseWordER7ap_uintILi512EE.exit.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 78 'phi' 'pkgValid_loc_0_i' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln457 = br i1 %pkgValid_loc_0_i, void %.critedge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:457]   --->   Operation 79 'br' 'br_ln457' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%metaWritten_1_load = load i1 %metaWritten_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:461]   --->   Operation 80 'load' 'metaWritten_1_load' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln461 = br i1 %metaWritten_1_load, void, void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:461]   --->   Operation 81 'br' 'br_ln461' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.38>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln473 = br i1 %pkgValid_loc_0_i, void %._crit_edge9.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:473]   --->   Operation 82 'br' 'br_ln473' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln482 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:482]   --->   Operation 83 'br' 'br_ln482' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.38ns)   --->   "%br_ln489 = br void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:489]   --->   Operation 84 'br' 'br_ln489' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.38>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln492_2)   --->   "%metaWritten_1_flag_0_i = phi i1 0, void %.critedge.i, i1 1, void %._crit_edge9.i"   --->   Operation 85 'phi' 'metaWritten_1_flag_0_i' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.12ns)   --->   "%or_ln492_1 = or i1 %tmp_last_V, i1 %header_ready_1_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 86 'or' 'or_ln492_1' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.12ns)   --->   "%xor_ln492 = xor i1 %tmp_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 87 'xor' 'xor_ln492' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.24ns)   --->   "%select_ln492 = select i1 %tmp_last_V, i16 0, i16 %header_idx_6_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 88 'select' 'select_ln492' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln492_2 = or i1 %tmp_last_V, i1 %metaWritten_1_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 89 'or' 'or_ln492_2' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln492 = br i1 %or_ln492_2, void %._crit_edge11.new6.i, void %mergeST5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 90 'br' 'br_ln492' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln488 = store i1 %xor_ln492, i1 %metaWritten_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:488]   --->   Operation 91 'store' 'store_ln488' <Predicate = (tmp_i & tmp_i_325 & or_ln492_2) | (tmp_i & !firstWord_load & or_ln492_2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge11.new6.i"   --->   Operation 92 'br' 'br_ln0' <Predicate = (tmp_i & tmp_i_325 & or_ln492_2) | (tmp_i & !firstWord_load & or_ln492_2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln492 = br i1 %or_ln492_1, void %._crit_edge11.new2.i, void %mergeST3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492]   --->   Operation 93 'br' 'br_ln492' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %select_ln492, i16 %header_idx_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 94 'store' 'store_ln67' <Predicate = (tmp_i & tmp_i_325 & or_ln492_1) | (tmp_i & !firstWord_load & or_ln492_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %xor_ln492, i1 %header_ready_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:65]   --->   Operation 95 'store' 'store_ln65' <Predicate = (tmp_i & tmp_i_325 & or_ln492_1) | (tmp_i & !firstWord_load & or_ln492_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge11.new2.i"   --->   Operation 96 'br' 'br_ln0' <Predicate = (tmp_i & tmp_i_325 & or_ln492_1) | (tmp_i & !firstWord_load & or_ln492_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_44_in_i_in_in = phi i256 %p_Val2_s, void %._crit_edge4.i, i256 %p_Result_s, void"   --->   Operation 97 'phi' 'p_Val2_44_in_i_in_in' <Predicate = (tmp_i & tmp_i_325) | (tmp_i & !firstWord_load)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 88, i32 95"   --->   Operation 98 'partselect' 'p_Result_i' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_513_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 80, i32 87"   --->   Operation 99 'partselect' 'p_Result_513_i' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_202 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_513_i, i8 %p_Result_i"   --->   Operation 100 'bitconcatenate' 'p_Result_202' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%lhs = partselect i4 @_ssdm_op_PartSelect.i4.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 196, i32 199"   --->   Operation 101 'partselect' 'lhs' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %lhs, i2 0"   --->   Operation 102 'bitconcatenate' 'ret' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i6 %ret"   --->   Operation 103 'zext' 'zext_ln1541' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.67ns)   --->   "%icmp_ln1068 = icmp_ne  i16 %p_Result_202, i16 %zext_ln1541"   --->   Operation 104 'icmp' 'icmp_ln1068' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.65ns)   --->   "%icmp_ln1080 = icmp_ugt  i4 %lhs, i4 5"   --->   Operation 105 'icmp' 'icmp_ln1080' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.12ns)   --->   "%or_ln457 = or i1 %icmp_ln1080, i1 %icmp_ln1068" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:457]   --->   Operation 106 'or' 'or_ln457' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln457 = br i1 %or_ln457, void %.critedge.i, void %.critedge267.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:457]   --->   Operation 107 'br' 'br_ln457' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i) | (tmp_i & !firstWord_load & pkgValid_loc_0_i)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_516_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 152, i32 159"   --->   Operation 108 'partselect' 'p_Result_516_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_517_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 144, i32 151"   --->   Operation 109 'partselect' 'p_Result_517_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_518_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 136, i32 143"   --->   Operation 110 'partselect' 'p_Result_518_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_519_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 128, i32 135"   --->   Operation 111 'partselect' 'p_Result_519_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_520_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 184, i32 191"   --->   Operation 112 'partselect' 'p_Result_520_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_521_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 176, i32 183"   --->   Operation 113 'partselect' 'p_Result_521_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_522_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 168, i32 175"   --->   Operation 114 'partselect' 'p_Result_522_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_523_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 160, i32 167"   --->   Operation 115 'partselect' 'p_Result_523_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_525_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 216, i32 223"   --->   Operation 116 'partselect' 'p_Result_525_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_526_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 208, i32 215"   --->   Operation 117 'partselect' 'p_Result_526_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_528_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 88, i32 95"   --->   Operation 118 'partselect' 'p_Result_528_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_529_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 80, i32 87"   --->   Operation 119 'partselect' 'p_Result_529_i' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_203 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_529_i, i8 %p_Result_528_i"   --->   Operation 120 'bitconcatenate' 'p_Result_203' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%meta_dataOffset_V_1 = partselect i4 @_ssdm_op_PartSelect.i4.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 196, i32 199"   --->   Operation 121 'partselect' 'meta_dataOffset_V_1' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %meta_dataOffset_V_1, i2 0"   --->   Operation 122 'bitconcatenate' 'shl_ln3' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln229_3 = zext i6 %shl_ln3"   --->   Operation 123 'zext' 'zext_ln229_3' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.78ns)   --->   "%meta_length_V_1 = sub i16 %p_Result_203, i16 %zext_ln229_3"   --->   Operation 124 'sub' 'meta_length_V_1' <Predicate = (tmp_i & tmp_i_325 & !metaWritten_1_load) | (tmp_i & !firstWord_load & !metaWritten_1_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %p_Val2_44_in_i_in_in, i32 204" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 125 'bitselect' 'tmp_283' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %p_Val2_44_in_i_in_in, i32 202" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 126 'bitselect' 'tmp_284' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %p_Val2_44_in_i_in_in, i32 201" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 127 'bitselect' 'tmp_285' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %p_Val2_44_in_i_in_in, i32 200" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 128 'bitselect' 'tmp_286' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i12.i4.i7.i1.i7.i1.i7.i1.i7.i1.i16.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i12 0, i4 %meta_dataOffset_V_1, i7 0, i1 %tmp_286, i7 0, i1 %tmp_285, i7 0, i1 %tmp_284, i7 0, i1 %tmp_283, i16 %meta_length_V_1, i16 0, i8 %p_Result_526_i, i8 %p_Result_525_i, i8 %p_Result_523_i, i8 %p_Result_522_i, i8 %p_Result_521_i, i8 %p_Result_520_i, i8 %p_Result_519_i, i8 %p_Result_518_i, i8 %p_Result_517_i, i8 %p_Result_516_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 129 'bitconcatenate' 'p_0' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.13ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %rxEng_headerMetaFifo, i160 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 130 'write' 'write_ln173' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 16> <FIFO>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%p_010 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 112, i32 127"   --->   Operation 131 'partselect' 'p_010' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %rxEng2portTable_check_req, i16 %p_010" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 132 'write' 'write_ln173' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_44_in_i_in_in, i32 96, i32 127" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 133 'partselect' 'tmp_6' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i256 %p_Val2_44_in_i_in_in" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 134 'trunc' 'trunc_ln173' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%p_09 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i64, i32 %tmp_6, i64 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 135 'bitconcatenate' 'p_09' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %rxEng_tupleBuffer, i96 %p_09" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 136 'write' 'write_ln173' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_3 : Operation 137 [1/1] (0.67ns)   --->   "%icmp_ln1068_4 = icmp_ne  i16 %p_Result_203, i16 %zext_ln229_3"   --->   Operation 137 'icmp' 'icmp_ln1068_4' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.65ns)   --->   "%icmp_ln1080_4 = icmp_ugt  i4 %meta_dataOffset_V_1, i4 5"   --->   Operation 138 'icmp' 'icmp_ln1080_4' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.12ns)   --->   "%or_ln478 = or i1 %icmp_ln1080_4, i1 %icmp_ln1068_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:478]   --->   Operation 139 'or' 'or_ln478' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %or_ln478, void %._crit_edge10.i, void %.critedge268.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:478]   --->   Operation 140 'br' 'br_ln478' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 141 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3a, i577 %rxEng_dataBuffer2_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 141 'write' 'write_ln173' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & or_ln457) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & or_ln457)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln460 = br void %.critedge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:460]   --->   Operation 142 'br' 'br_ln460' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & or_ln457) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & or_ln457)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln229 = add i4 %meta_dataOffset_V_1, i4 11"   --->   Operation 143 'add' 'add_ln229' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i4.i4, i1 %tmp_285, i4 0, i4 %add_ln229" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 144 'bitconcatenate' 'tmp_s' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i9 %tmp_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 145 'zext' 'zext_ln173' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %rxEng_optionalFieldsMetaFifo, i16 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 146 'write' 'write_ln173' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln481 = br void %._crit_edge10.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:481]   --->   Operation 147 'br' 'br_ln481' <Predicate = (tmp_i & tmp_i_325 & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478) | (tmp_i & !firstWord_load & pkgValid_loc_0_i & !metaWritten_1_load & or_ln478)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.41ns
The critical path consists of the following:
	fifo read operation ('rxEng_dataBuffer2_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'rxEng_dataBuffer2' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [52]  (1.17 ns)
	'or' operation ('or_ln492', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:492) [157]  (0.122 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 1.83ns
The critical path consists of the following:
	'load' operation ('header_idx_2_load', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:58) on static variable 'header_idx_2' [55]  (0 ns)
	'icmp' operation ('icmp_ln414') [62]  (0.687 ns)
	'select' operation ('select_ln414_20') [69]  (0 ns)
	'and' operation ('and_ln414') [70]  (0.426 ns)
	'and' operation ('and_ln414_23') [73]  (0.426 ns)
	'or' operation ('__Result__') [74]  (0.294 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('__Val2__') ('__Result__') [81]  (0 ns)
	'sub' operation ('meta.length.V') [126]  (0.785 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'rxEng_headerMetaFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [134]  (1.14 ns)

 <State 4>: 1.88ns
The critical path consists of the following:
	'add' operation ('add_ln229') [146]  (0.708 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'rxEng_optionalFieldsMetaFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [149]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
