-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matmul_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_0_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_0_EN_A : OUT STD_LOGIC;
    a_0_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_0_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_0_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_0_Clk_A : OUT STD_LOGIC;
    a_0_Rst_A : OUT STD_LOGIC;
    a_1_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_1_EN_A : OUT STD_LOGIC;
    a_1_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_1_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_1_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_1_Clk_A : OUT STD_LOGIC;
    a_1_Rst_A : OUT STD_LOGIC;
    a_2_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_2_EN_A : OUT STD_LOGIC;
    a_2_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_2_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_2_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_2_Clk_A : OUT STD_LOGIC;
    a_2_Rst_A : OUT STD_LOGIC;
    a_3_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_3_EN_A : OUT STD_LOGIC;
    a_3_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_3_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_3_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_3_Clk_A : OUT STD_LOGIC;
    a_3_Rst_A : OUT STD_LOGIC;
    b_0_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_0_EN_A : OUT STD_LOGIC;
    b_0_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_0_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_0_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_0_Clk_A : OUT STD_LOGIC;
    b_0_Rst_A : OUT STD_LOGIC;
    b_1_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_1_EN_A : OUT STD_LOGIC;
    b_1_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_1_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_1_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_1_Clk_A : OUT STD_LOGIC;
    b_1_Rst_A : OUT STD_LOGIC;
    b_2_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_2_EN_A : OUT STD_LOGIC;
    b_2_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_2_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_2_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_2_Clk_A : OUT STD_LOGIC;
    b_2_Rst_A : OUT STD_LOGIC;
    b_3_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_3_EN_A : OUT STD_LOGIC;
    b_3_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_3_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_3_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_3_Clk_A : OUT STD_LOGIC;
    b_3_Rst_A : OUT STD_LOGIC;
    c_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_EN_A : OUT STD_LOGIC;
    c_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    c_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    c_Clk_A : OUT STD_LOGIC;
    c_Rst_A : OUT STD_LOGIC );
end;


architecture behav of matmul_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.701000,HLS_SYN_LAT=25,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=16,HLS_SYN_FF=1057,HLS_SYN_LUT=2050}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_270 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_281 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_reg_292 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond_flatten_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_309_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal j_mid2_fu_327_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_mid2_reg_1238 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter1_j_mid2_reg_1238 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter2_j_mid2_reg_1238 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter3_j_mid2_reg_1238 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter4_j_mid2_reg_1238 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter5_j_mid2_reg_1238 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter6_j_mid2_reg_1238 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter7_j_mid2_reg_1238 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_mid2_fu_347_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_mid2_reg_1244 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_mid2_v_fu_355_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_mid2_v_reg_1264 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_1264 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_1_mid2_v_reg_1264 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_1_mid2_v_reg_1264 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_1_mid2_v_reg_1264 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_1_mid2_v_reg_1264 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_1_mid2_v_reg_1264 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_1_mid2_v_reg_1264 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_379_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_reg_1295 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_1_fu_383_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_row_3_1_fu_454_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_3_1_reg_1326 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_2_1_fu_462_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_2_1_reg_1331 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_1_1_fu_470_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_1_1_reg_1336 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_0_1_fu_478_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_0_1_reg_1341 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_901_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_1346 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_914_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_1351 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_927_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_1356 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_940_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_reg_1361 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1053_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_1366 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1057_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_1_reg_1371 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1061_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_2_reg_1376 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1065_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_3_reg_1381 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal i_phi_fu_285_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_mid2_fu_363_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_371_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_cast_fu_1089_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a_row_0_2_fu_82 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_1_2_fu_86 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_2_2_fu_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_row_3_2_fu_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_11_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_18_fu_894_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_8_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_17_fu_887_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_12_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_16_fu_880_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_1_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_3_fu_873_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_11_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_18_fu_866_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_8_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_17_fu_859_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_12_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_16_fu_852_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_1_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_3_fu_845_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_11_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_18_fu_838_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_8_fu_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_17_fu_831_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_12_fu_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_16_fu_824_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_1_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_3_fu_817_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_11_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_18_fu_810_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_8_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_17_fu_803_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_12_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_16_fu_796_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_1_fu_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_3_fu_789_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_0_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_1_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_0_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_2_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_3_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal c_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_315_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_mid1_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_copy_0_3_fu_491_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp4_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_copy_0_3_4_fu_504_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_5_fu_525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_6_fu_533_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_9_fu_549_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_fu_573_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_4_fu_581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_5_fu_597_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_6_fu_605_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_9_fu_621_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_fu_645_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_4_fu_653_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_5_fu_669_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_6_fu_677_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_9_fu_693_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_fu_717_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_4_fu_725_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_5_fu_741_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_6_fu_749_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_9_fu_765_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_2_fu_733_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_7_fu_757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_14_fu_773_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_3_3_15_fu_781_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_2_fu_661_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_7_fu_685_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_14_fu_701_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_2_3_15_fu_709_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_2_fu_589_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_7_fu_613_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_14_fu_629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_1_3_15_fu_637_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_2_fu_517_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_7_fu_541_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_14_fu_557_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_copy_0_3_15_fu_565_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_901_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_901_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_901_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_901_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_914_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_914_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_914_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_914_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_927_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_927_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_927_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_927_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_940_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_940_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_940_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_940_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_1069_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_cast_fu_1076_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_cast_fu_1080_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_fu_1083_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp9_fu_1094_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_fu_1098_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);

    component matmul_hw_mux_42_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_hw_mul_32scud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    matmul_hw_mux_42_bkb_U1 : component matmul_hw_mux_42_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => tmp_4_fu_901_p1,
        din2 => tmp_4_fu_901_p2,
        din3 => tmp_4_fu_901_p3,
        din4 => tmp_4_fu_901_p4,
        din5 => tmp_reg_1295,
        dout => tmp_4_fu_901_p6);

    matmul_hw_mux_42_bkb_U2 : component matmul_hw_mux_42_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => tmp_5_fu_914_p1,
        din2 => tmp_5_fu_914_p2,
        din3 => tmp_5_fu_914_p3,
        din4 => tmp_5_fu_914_p4,
        din5 => tmp_reg_1295,
        dout => tmp_5_fu_914_p6);

    matmul_hw_mux_42_bkb_U3 : component matmul_hw_mux_42_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => tmp_7_fu_927_p1,
        din2 => tmp_7_fu_927_p2,
        din3 => tmp_7_fu_927_p3,
        din4 => tmp_7_fu_927_p4,
        din5 => tmp_reg_1295,
        dout => tmp_7_fu_927_p6);

    matmul_hw_mux_42_bkb_U4 : component matmul_hw_mux_42_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => tmp_8_fu_940_p1,
        din2 => tmp_8_fu_940_p2,
        din3 => tmp_8_fu_940_p3,
        din4 => tmp_8_fu_940_p4,
        din5 => tmp_reg_1295,
        dout => tmp_8_fu_940_p6);

    matmul_hw_mul_32scud_U5 : component matmul_hw_mul_32scud
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_4_reg_1346,
        din1 => a_row_0_1_reg_1341,
        ce => ap_const_logic_1,
        dout => grp_fu_1053_p2);

    matmul_hw_mul_32scud_U6 : component matmul_hw_mul_32scud
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_5_reg_1351,
        din1 => a_row_1_1_reg_1336,
        ce => ap_const_logic_1,
        dout => grp_fu_1057_p2);

    matmul_hw_mul_32scud_U7 : component matmul_hw_mul_32scud
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_7_reg_1356,
        din1 => a_row_2_1_reg_1331,
        ce => ap_const_logic_1,
        dout => grp_fu_1061_p2);

    matmul_hw_mul_32scud_U8 : component matmul_hw_mul_32scud
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_8_reg_1361,
        din1 => a_row_3_1_reg_1326,
        ce => ap_const_logic_1,
        dout => grp_fu_1065_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((exitcond_flatten_fu_303_p2 = ap_const_lv1_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_303_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((exitcond_flatten_fu_303_p2 = ap_const_lv1_0))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
            end if;
        end if;
    end process;


    i_reg_281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1229 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                i_reg_281 <= tmp_1_mid2_v_reg_1264;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_281 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_303_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_270 <= indvar_flatten_next_fu_309_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                indvar_flatten_reg_270 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j_reg_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_303_p2 = ap_const_lv1_0))) then 
                j_reg_292 <= j_1_fu_383_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                j_reg_292 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1229 = ap_const_lv1_0))) then
                a_row_0_1_reg_1341 <= a_row_0_1_fu_478_p3;
                a_row_1_1_reg_1336 <= a_row_1_1_fu_470_p3;
                a_row_2_1_reg_1331 <= a_row_2_1_fu_462_p3;
                a_row_3_1_reg_1326 <= a_row_3_1_fu_454_p3;
                tmp_4_reg_1346 <= tmp_4_fu_901_p6;
                tmp_5_reg_1351 <= tmp_5_fu_914_p6;
                tmp_7_reg_1356 <= tmp_7_fu_927_p6;
                tmp_8_reg_1361 <= tmp_8_fu_940_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1229 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then
                a_row_0_2_fu_82 <= a_row_0_1_fu_478_p3;
                a_row_1_2_fu_86 <= a_row_1_1_fu_470_p3;
                a_row_2_2_fu_90 <= a_row_2_1_fu_462_p3;
                a_row_3_2_fu_94 <= a_row_3_1_fu_454_p3;
                b_copy_0_3_11_fu_98 <= b_copy_0_3_18_fu_894_p3;
                b_copy_0_3_12_fu_106 <= b_copy_0_3_16_fu_880_p3;
                b_copy_0_3_1_fu_110 <= b_copy_0_3_3_fu_873_p3;
                b_copy_0_3_8_fu_102 <= b_copy_0_3_17_fu_887_p3;
                b_copy_1_3_11_fu_114 <= b_copy_1_3_18_fu_866_p3;
                b_copy_1_3_12_fu_122 <= b_copy_1_3_16_fu_852_p3;
                b_copy_1_3_1_fu_126 <= b_copy_1_3_3_fu_845_p3;
                b_copy_1_3_8_fu_118 <= b_copy_1_3_17_fu_859_p3;
                b_copy_2_3_11_fu_130 <= b_copy_2_3_18_fu_838_p3;
                b_copy_2_3_12_fu_138 <= b_copy_2_3_16_fu_824_p3;
                b_copy_2_3_1_fu_142 <= b_copy_2_3_3_fu_817_p3;
                b_copy_2_3_8_fu_134 <= b_copy_2_3_17_fu_831_p3;
                b_copy_3_3_11_fu_146 <= b_copy_3_3_18_fu_810_p3;
                b_copy_3_3_12_fu_154 <= b_copy_3_3_16_fu_796_p3;
                b_copy_3_3_1_fu_158 <= b_copy_3_3_3_fu_789_p3;
                b_copy_3_3_8_fu_150 <= b_copy_3_3_17_fu_803_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1229 <= exitcond_flatten_reg_1229;
                ap_pipeline_reg_pp0_iter1_j_mid2_reg_1238 <= j_mid2_reg_1238;
                ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_1264 <= tmp_1_mid2_v_reg_1264;
                exitcond_flatten_reg_1229 <= exitcond_flatten_fu_303_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_const_boolean_1)) then
                ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1229 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1229;
                ap_pipeline_reg_pp0_iter2_j_mid2_reg_1238 <= ap_pipeline_reg_pp0_iter1_j_mid2_reg_1238;
                ap_pipeline_reg_pp0_iter2_tmp_1_mid2_v_reg_1264 <= ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_1264;
                ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1229 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1229;
                ap_pipeline_reg_pp0_iter3_j_mid2_reg_1238 <= ap_pipeline_reg_pp0_iter2_j_mid2_reg_1238;
                ap_pipeline_reg_pp0_iter3_tmp_1_mid2_v_reg_1264 <= ap_pipeline_reg_pp0_iter2_tmp_1_mid2_v_reg_1264;
                ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1229 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1229;
                ap_pipeline_reg_pp0_iter4_j_mid2_reg_1238 <= ap_pipeline_reg_pp0_iter3_j_mid2_reg_1238;
                ap_pipeline_reg_pp0_iter4_tmp_1_mid2_v_reg_1264 <= ap_pipeline_reg_pp0_iter3_tmp_1_mid2_v_reg_1264;
                ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1229 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1229;
                ap_pipeline_reg_pp0_iter5_j_mid2_reg_1238 <= ap_pipeline_reg_pp0_iter4_j_mid2_reg_1238;
                ap_pipeline_reg_pp0_iter5_tmp_1_mid2_v_reg_1264 <= ap_pipeline_reg_pp0_iter4_tmp_1_mid2_v_reg_1264;
                ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1229 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1229;
                ap_pipeline_reg_pp0_iter6_j_mid2_reg_1238 <= ap_pipeline_reg_pp0_iter5_j_mid2_reg_1238;
                ap_pipeline_reg_pp0_iter6_tmp_1_mid2_v_reg_1264 <= ap_pipeline_reg_pp0_iter5_tmp_1_mid2_v_reg_1264;
                ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1229 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1229;
                ap_pipeline_reg_pp0_iter7_j_mid2_reg_1238 <= ap_pipeline_reg_pp0_iter6_j_mid2_reg_1238;
                ap_pipeline_reg_pp0_iter7_tmp_1_mid2_v_reg_1264 <= ap_pipeline_reg_pp0_iter6_tmp_1_mid2_v_reg_1264;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_303_p2 = ap_const_lv1_0))) then
                j_mid2_reg_1238 <= j_mid2_fu_327_p3;
                tmp_mid2_reg_1244 <= tmp_mid2_fu_347_p3;
                tmp_reg_1295 <= tmp_fu_379_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_303_p2 = ap_const_lv1_0))) then
                tmp_1_mid2_v_reg_1264 <= tmp_1_mid2_v_fu_355_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1229 = ap_const_lv1_0)) then
                tmp_2_1_reg_1371 <= grp_fu_1057_p2;
                tmp_2_2_reg_1376 <= grp_fu_1061_p2;
                tmp_2_3_reg_1381 <= grp_fu_1065_p2;
                tmp_s_reg_1366 <= grp_fu_1053_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond_flatten_fu_303_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter8) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter7)))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((exitcond_flatten_fu_303_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((exitcond_flatten_fu_303_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    a_0_Addr_A <= std_logic_vector(shift_left(unsigned(a_0_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    a_0_Addr_A_orig <= tmp_1_mid2_fu_363_p1(32 - 1 downto 0);
    a_0_Clk_A <= ap_clk;
    a_0_Din_A <= ap_const_lv32_0;

    a_0_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            a_0_EN_A <= ap_const_logic_1;
        else 
            a_0_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_0_Rst_A <= ap_rst;
    a_0_WEN_A <= ap_const_lv4_0;
    a_1_Addr_A <= std_logic_vector(shift_left(unsigned(a_1_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    a_1_Addr_A_orig <= tmp_1_mid2_fu_363_p1(32 - 1 downto 0);
    a_1_Clk_A <= ap_clk;
    a_1_Din_A <= ap_const_lv32_0;

    a_1_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            a_1_EN_A <= ap_const_logic_1;
        else 
            a_1_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_1_Rst_A <= ap_rst;
    a_1_WEN_A <= ap_const_lv4_0;
    a_2_Addr_A <= std_logic_vector(shift_left(unsigned(a_2_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    a_2_Addr_A_orig <= tmp_1_mid2_fu_363_p1(32 - 1 downto 0);
    a_2_Clk_A <= ap_clk;
    a_2_Din_A <= ap_const_lv32_0;

    a_2_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            a_2_EN_A <= ap_const_logic_1;
        else 
            a_2_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_2_Rst_A <= ap_rst;
    a_2_WEN_A <= ap_const_lv4_0;
    a_3_Addr_A <= std_logic_vector(shift_left(unsigned(a_3_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    a_3_Addr_A_orig <= tmp_1_mid2_fu_363_p1(32 - 1 downto 0);
    a_3_Clk_A <= ap_clk;
    a_3_Din_A <= ap_const_lv32_0;

    a_3_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            a_3_EN_A <= ap_const_logic_1;
        else 
            a_3_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_3_Rst_A <= ap_rst;
    a_3_WEN_A <= ap_const_lv4_0;
    a_row_0_1_fu_478_p3 <= 
        a_0_Dout_A when (tmp_3_fu_449_p2(0) = '1') else 
        a_row_0_2_fu_82;
    a_row_1_1_fu_470_p3 <= 
        a_1_Dout_A when (tmp_3_fu_449_p2(0) = '1') else 
        a_row_1_2_fu_86;
    a_row_2_1_fu_462_p3 <= 
        a_2_Dout_A when (tmp_3_fu_449_p2(0) = '1') else 
        a_row_2_2_fu_90;
    a_row_3_1_fu_454_p3 <= 
        a_3_Dout_A when (tmp_3_fu_449_p2(0) = '1') else 
        a_row_3_2_fu_94;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state11 <= ap_CS_fsm(2 downto 2);

    ap_done_assign_proc : process(ap_CS_fsm_state11)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_0_Addr_A <= std_logic_vector(shift_left(unsigned(b_0_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    b_0_Addr_A_orig <= tmp_6_fu_371_p1(32 - 1 downto 0);
    b_0_Clk_A <= ap_clk;
    b_0_Din_A <= ap_const_lv32_0;

    b_0_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            b_0_EN_A <= ap_const_logic_1;
        else 
            b_0_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_0_Rst_A <= ap_rst;
    b_0_WEN_A <= ap_const_lv4_0;
    b_1_Addr_A <= std_logic_vector(shift_left(unsigned(b_1_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    b_1_Addr_A_orig <= tmp_6_fu_371_p1(32 - 1 downto 0);
    b_1_Clk_A <= ap_clk;
    b_1_Din_A <= ap_const_lv32_0;

    b_1_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            b_1_EN_A <= ap_const_logic_1;
        else 
            b_1_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_1_Rst_A <= ap_rst;
    b_1_WEN_A <= ap_const_lv4_0;
    b_2_Addr_A <= std_logic_vector(shift_left(unsigned(b_2_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    b_2_Addr_A_orig <= tmp_6_fu_371_p1(32 - 1 downto 0);
    b_2_Clk_A <= ap_clk;
    b_2_Din_A <= ap_const_lv32_0;

    b_2_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            b_2_EN_A <= ap_const_logic_1;
        else 
            b_2_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_2_Rst_A <= ap_rst;
    b_2_WEN_A <= ap_const_lv4_0;
    b_3_Addr_A <= std_logic_vector(shift_left(unsigned(b_3_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    b_3_Addr_A_orig <= tmp_6_fu_371_p1(32 - 1 downto 0);
    b_3_Clk_A <= ap_clk;
    b_3_Din_A <= ap_const_lv32_0;

    b_3_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            b_3_EN_A <= ap_const_logic_1;
        else 
            b_3_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_3_Rst_A <= ap_rst;
    b_3_WEN_A <= ap_const_lv4_0;
    b_copy_0_3_14_fu_557_p3 <= 
        b_copy_0_3_8_fu_102 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_0_3_9_fu_549_p3;
    b_copy_0_3_15_fu_565_p3 <= 
        b_0_Dout_A when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_0_3_11_fu_98;
    b_copy_0_3_16_fu_880_p3 <= 
        b_copy_0_3_7_fu_541_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_0_3_12_fu_106;
    b_copy_0_3_17_fu_887_p3 <= 
        b_copy_0_3_14_fu_557_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_0_3_8_fu_102;
    b_copy_0_3_18_fu_894_p3 <= 
        b_copy_0_3_15_fu_565_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_0_3_11_fu_98;
    b_copy_0_3_2_fu_517_p3 <= 
        b_copy_0_3_1_fu_110 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_0_3_4_fu_504_p3;
    b_copy_0_3_3_fu_873_p3 <= 
        b_copy_0_3_2_fu_517_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_0_3_1_fu_110;
    b_copy_0_3_4_fu_504_p3 <= 
        b_copy_0_3_1_fu_110 when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_0_3_fu_491_p3;
    b_copy_0_3_5_fu_525_p3 <= 
        b_0_Dout_A when (sel_tmp_fu_486_p2(0) = '1') else 
        b_copy_0_3_12_fu_106;
    b_copy_0_3_6_fu_533_p3 <= 
        b_copy_0_3_12_fu_106 when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_0_3_5_fu_525_p3;
    b_copy_0_3_7_fu_541_p3 <= 
        b_copy_0_3_12_fu_106 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_0_3_6_fu_533_p3;
    b_copy_0_3_9_fu_549_p3 <= 
        b_0_Dout_A when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_0_3_8_fu_102;
    b_copy_0_3_fu_491_p3 <= 
        b_copy_0_3_1_fu_110 when (sel_tmp_fu_486_p2(0) = '1') else 
        b_0_Dout_A;
    b_copy_1_3_14_fu_629_p3 <= 
        b_copy_1_3_8_fu_118 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_1_3_9_fu_621_p3;
    b_copy_1_3_15_fu_637_p3 <= 
        b_1_Dout_A when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_1_3_11_fu_114;
    b_copy_1_3_16_fu_852_p3 <= 
        b_copy_1_3_7_fu_613_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_1_3_12_fu_122;
    b_copy_1_3_17_fu_859_p3 <= 
        b_copy_1_3_14_fu_629_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_1_3_8_fu_118;
    b_copy_1_3_18_fu_866_p3 <= 
        b_copy_1_3_15_fu_637_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_1_3_11_fu_114;
    b_copy_1_3_2_fu_589_p3 <= 
        b_copy_1_3_1_fu_126 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_1_3_4_fu_581_p3;
    b_copy_1_3_3_fu_845_p3 <= 
        b_copy_1_3_2_fu_589_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_1_3_1_fu_126;
    b_copy_1_3_4_fu_581_p3 <= 
        b_copy_1_3_1_fu_126 when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_1_3_fu_573_p3;
    b_copy_1_3_5_fu_597_p3 <= 
        b_1_Dout_A when (sel_tmp_fu_486_p2(0) = '1') else 
        b_copy_1_3_12_fu_122;
    b_copy_1_3_6_fu_605_p3 <= 
        b_copy_1_3_12_fu_122 when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_1_3_5_fu_597_p3;
    b_copy_1_3_7_fu_613_p3 <= 
        b_copy_1_3_12_fu_122 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_1_3_6_fu_605_p3;
    b_copy_1_3_9_fu_621_p3 <= 
        b_1_Dout_A when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_1_3_8_fu_118;
    b_copy_1_3_fu_573_p3 <= 
        b_copy_1_3_1_fu_126 when (sel_tmp_fu_486_p2(0) = '1') else 
        b_1_Dout_A;
    b_copy_2_3_14_fu_701_p3 <= 
        b_copy_2_3_8_fu_134 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_2_3_9_fu_693_p3;
    b_copy_2_3_15_fu_709_p3 <= 
        b_2_Dout_A when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_2_3_11_fu_130;
    b_copy_2_3_16_fu_824_p3 <= 
        b_copy_2_3_7_fu_685_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_2_3_12_fu_138;
    b_copy_2_3_17_fu_831_p3 <= 
        b_copy_2_3_14_fu_701_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_2_3_8_fu_134;
    b_copy_2_3_18_fu_838_p3 <= 
        b_copy_2_3_15_fu_709_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_2_3_11_fu_130;
    b_copy_2_3_2_fu_661_p3 <= 
        b_copy_2_3_1_fu_142 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_2_3_4_fu_653_p3;
    b_copy_2_3_3_fu_817_p3 <= 
        b_copy_2_3_2_fu_661_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_2_3_1_fu_142;
    b_copy_2_3_4_fu_653_p3 <= 
        b_copy_2_3_1_fu_142 when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_2_3_fu_645_p3;
    b_copy_2_3_5_fu_669_p3 <= 
        b_2_Dout_A when (sel_tmp_fu_486_p2(0) = '1') else 
        b_copy_2_3_12_fu_138;
    b_copy_2_3_6_fu_677_p3 <= 
        b_copy_2_3_12_fu_138 when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_2_3_5_fu_669_p3;
    b_copy_2_3_7_fu_685_p3 <= 
        b_copy_2_3_12_fu_138 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_2_3_6_fu_677_p3;
    b_copy_2_3_9_fu_693_p3 <= 
        b_2_Dout_A when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_2_3_8_fu_134;
    b_copy_2_3_fu_645_p3 <= 
        b_copy_2_3_1_fu_142 when (sel_tmp_fu_486_p2(0) = '1') else 
        b_2_Dout_A;
    b_copy_3_3_14_fu_773_p3 <= 
        b_copy_3_3_8_fu_150 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_3_3_9_fu_765_p3;
    b_copy_3_3_15_fu_781_p3 <= 
        b_3_Dout_A when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_3_3_11_fu_146;
    b_copy_3_3_16_fu_796_p3 <= 
        b_copy_3_3_7_fu_757_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_3_3_12_fu_154;
    b_copy_3_3_17_fu_803_p3 <= 
        b_copy_3_3_14_fu_773_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_3_3_8_fu_150;
    b_copy_3_3_18_fu_810_p3 <= 
        b_copy_3_3_15_fu_781_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_3_3_11_fu_146;
    b_copy_3_3_2_fu_733_p3 <= 
        b_copy_3_3_1_fu_158 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_3_3_4_fu_725_p3;
    b_copy_3_3_3_fu_789_p3 <= 
        b_copy_3_3_2_fu_733_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_3_3_1_fu_158;
    b_copy_3_3_4_fu_725_p3 <= 
        b_copy_3_3_1_fu_158 when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_3_3_fu_717_p3;
    b_copy_3_3_5_fu_741_p3 <= 
        b_3_Dout_A when (sel_tmp_fu_486_p2(0) = '1') else 
        b_copy_3_3_12_fu_154;
    b_copy_3_3_6_fu_749_p3 <= 
        b_copy_3_3_12_fu_154 when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_3_3_5_fu_741_p3;
    b_copy_3_3_7_fu_757_p3 <= 
        b_copy_3_3_12_fu_154 when (sel_tmp4_fu_512_p2(0) = '1') else 
        b_copy_3_3_6_fu_749_p3;
    b_copy_3_3_9_fu_765_p3 <= 
        b_3_Dout_A when (sel_tmp2_fu_499_p2(0) = '1') else 
        b_copy_3_3_8_fu_150;
    b_copy_3_3_fu_717_p3 <= 
        b_copy_3_3_1_fu_158 when (sel_tmp_fu_486_p2(0) = '1') else 
        b_3_Dout_A;
    c_Addr_A <= std_logic_vector(shift_left(unsigned(c_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    c_Addr_A_orig <= tmp_10_cast_fu_1089_p1(32 - 1 downto 0);
    c_Clk_A <= ap_clk;
    c_Din_A <= std_logic_vector(unsigned(tmp9_fu_1094_p2) + unsigned(tmp2_fu_1098_p2));

    c_EN_A_assign_proc : process(ap_enable_reg_pp0_iter8)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter8)) then 
            c_EN_A <= ap_const_logic_1;
        else 
            c_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    c_Rst_A <= ap_rst;

    c_WEN_A_assign_proc : process(ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1229, ap_enable_reg_pp0_iter8)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter8) and (ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1229 = ap_const_lv1_0)))) then 
            c_WEN_A <= ap_const_lv4_F;
        else 
            c_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;

    exitcond_flatten_fu_303_p2 <= "1" when (indvar_flatten_reg_270 = ap_const_lv5_10) else "0";
    exitcond_fu_321_p2 <= "1" when (j_reg_292 = ap_const_lv3_4) else "0";
    i_1_fu_315_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(i_phi_fu_285_p4));

    i_phi_fu_285_p4_assign_proc : process(i_reg_281, exitcond_flatten_reg_1229, ap_CS_fsm_pp0_stage0, tmp_1_mid2_v_reg_1264, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1229 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            i_phi_fu_285_p4 <= tmp_1_mid2_v_reg_1264;
        else 
            i_phi_fu_285_p4 <= i_reg_281;
        end if; 
    end process;

    indvar_flatten_next_fu_309_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_270) + unsigned(ap_const_lv5_1));
    j_1_fu_383_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(j_mid2_fu_327_p3));
    j_mid2_fu_327_p3 <= 
        ap_const_lv3_0 when (exitcond_fu_321_p2(0) = '1') else 
        j_reg_292;
    sel_tmp2_fu_499_p2 <= "1" when (tmp_reg_1295 = ap_const_lv2_1) else "0";
    sel_tmp4_fu_512_p2 <= "1" when (tmp_reg_1295 = ap_const_lv2_0) else "0";
    sel_tmp_fu_486_p2 <= "1" when (tmp_reg_1295 = ap_const_lv2_2) else "0";
    tmp1_fu_341_p2 <= "1" when (i_phi_fu_285_p4 = ap_const_lv3_0) else "0";
    tmp2_fu_1098_p2 <= std_logic_vector(unsigned(tmp_2_3_reg_1381) + unsigned(tmp_2_2_reg_1376));
    tmp9_fu_1094_p2 <= std_logic_vector(unsigned(tmp_2_1_reg_1371) + unsigned(tmp_s_reg_1366));
    tmp_10_cast_fu_1089_p1 <= std_logic_vector(resize(unsigned(tmp_9_fu_1083_p2),64));
    tmp_1_fu_1069_p3 <= (ap_pipeline_reg_pp0_iter7_tmp_1_mid2_v_reg_1264 & ap_const_lv2_0);
    tmp_1_mid2_fu_363_p1 <= std_logic_vector(resize(unsigned(tmp_1_mid2_v_fu_355_p3),64));
    tmp_1_mid2_v_fu_355_p3 <= 
        i_1_fu_315_p2 when (exitcond_fu_321_p2(0) = '1') else 
        i_phi_fu_285_p4;
    tmp_3_fu_449_p2 <= "1" when (j_mid2_reg_1238 = ap_const_lv3_0) else "0";
    tmp_4_fu_901_p1 <= 
        b_copy_0_3_15_fu_565_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_0_3_11_fu_98;
    tmp_4_fu_901_p2 <= 
        b_copy_0_3_14_fu_557_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_0_3_8_fu_102;
    tmp_4_fu_901_p3 <= 
        b_copy_0_3_7_fu_541_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_0_3_12_fu_106;
    tmp_4_fu_901_p4 <= 
        b_copy_0_3_2_fu_517_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_0_3_1_fu_110;
    tmp_5_fu_914_p1 <= 
        b_copy_1_3_15_fu_637_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_1_3_11_fu_114;
    tmp_5_fu_914_p2 <= 
        b_copy_1_3_14_fu_629_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_1_3_8_fu_118;
    tmp_5_fu_914_p3 <= 
        b_copy_1_3_7_fu_613_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_1_3_12_fu_122;
    tmp_5_fu_914_p4 <= 
        b_copy_1_3_2_fu_589_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_1_3_1_fu_126;
    tmp_6_cast_fu_1080_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter7_j_mid2_reg_1238),6));
    tmp_6_fu_371_p1 <= std_logic_vector(resize(unsigned(j_mid2_fu_327_p3),64));
    tmp_7_fu_927_p1 <= 
        b_copy_2_3_15_fu_709_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_2_3_11_fu_130;
    tmp_7_fu_927_p2 <= 
        b_copy_2_3_14_fu_701_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_2_3_8_fu_134;
    tmp_7_fu_927_p3 <= 
        b_copy_2_3_7_fu_685_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_2_3_12_fu_138;
    tmp_7_fu_927_p4 <= 
        b_copy_2_3_2_fu_661_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_2_3_1_fu_142;
    tmp_8_fu_940_p1 <= 
        b_copy_3_3_15_fu_781_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_3_3_11_fu_146;
    tmp_8_fu_940_p2 <= 
        b_copy_3_3_14_fu_773_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_3_3_8_fu_150;
    tmp_8_fu_940_p3 <= 
        b_copy_3_3_7_fu_757_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_3_3_12_fu_154;
    tmp_8_fu_940_p4 <= 
        b_copy_3_3_2_fu_733_p3 when (tmp_mid2_reg_1244(0) = '1') else 
        b_copy_3_3_1_fu_158;
    tmp_9_cast_fu_1076_p1 <= std_logic_vector(resize(unsigned(tmp_1_fu_1069_p3),6));
    tmp_9_fu_1083_p2 <= std_logic_vector(unsigned(tmp_9_cast_fu_1076_p1) + unsigned(tmp_6_cast_fu_1080_p1));
    tmp_fu_379_p1 <= j_mid2_fu_327_p3(2 - 1 downto 0);
    tmp_mid1_fu_335_p2 <= "1" when (i_1_fu_315_p2 = ap_const_lv3_0) else "0";
    tmp_mid2_fu_347_p3 <= 
        tmp_mid1_fu_335_p2 when (exitcond_fu_321_p2(0) = '1') else 
        tmp1_fu_341_p2;
end behav;
