INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/17389/Desktop/Electronic Engineering Department/Digital Design/Lab/Part5/Part5.srcs/sources_1/new/dual_port_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dual_port_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/17389/Desktop/Electronic Engineering Department/Digital Design/Lab/Part5/Part5.srcs/sources_1/new/mmu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mmu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/17389/Desktop/Electronic Engineering Department/Digital Design/Lab/Part5/Part5.srcs/sources_1/new/out_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity out_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/17389/Desktop/Electronic Engineering Department/Digital Design/Lab/Part5/Part5.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/17389/Desktop/Electronic Engineering Department/Digital Design/Lab/Part5/Part5.srcs/sim_1/new/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_tb
