// For Unicorn Engine. AUTO-GENERATED FILE, DO NOT EDIT [arm_const.rs]

// ARM registers

pub const ARM_REG_INVALID : u32 = 0;
pub const ARM_REG_APSR : u32 = 1;
pub const ARM_REG_APSR_NZCV : u32 = 2;
pub const ARM_REG_CPSR : u32 = 3;
pub const ARM_REG_FPEXC : u32 = 4;
pub const ARM_REG_FPINST : u32 = 5;
pub const ARM_REG_FPSCR : u32 = 6;
pub const ARM_REG_FPSCR_NZCV : u32 = 7;
pub const ARM_REG_FPSID : u32 = 8;
pub const ARM_REG_ITSTATE : u32 = 9;
pub const ARM_REG_LR : u32 = 10;
pub const ARM_REG_PC : u32 = 11;
pub const ARM_REG_SP : u32 = 12;
pub const ARM_REG_SPSR : u32 = 13;
pub const ARM_REG_D0 : u32 = 14;
pub const ARM_REG_D1 : u32 = 15;
pub const ARM_REG_D2 : u32 = 16;
pub const ARM_REG_D3 : u32 = 17;
pub const ARM_REG_D4 : u32 = 18;
pub const ARM_REG_D5 : u32 = 19;
pub const ARM_REG_D6 : u32 = 20;
pub const ARM_REG_D7 : u32 = 21;
pub const ARM_REG_D8 : u32 = 22;
pub const ARM_REG_D9 : u32 = 23;
pub const ARM_REG_D10 : u32 = 24;
pub const ARM_REG_D11 : u32 = 25;
pub const ARM_REG_D12 : u32 = 26;
pub const ARM_REG_D13 : u32 = 27;
pub const ARM_REG_D14 : u32 = 28;
pub const ARM_REG_D15 : u32 = 29;
pub const ARM_REG_D16 : u32 = 30;
pub const ARM_REG_D17 : u32 = 31;
pub const ARM_REG_D18 : u32 = 32;
pub const ARM_REG_D19 : u32 = 33;
pub const ARM_REG_D20 : u32 = 34;
pub const ARM_REG_D21 : u32 = 35;
pub const ARM_REG_D22 : u32 = 36;
pub const ARM_REG_D23 : u32 = 37;
pub const ARM_REG_D24 : u32 = 38;
pub const ARM_REG_D25 : u32 = 39;
pub const ARM_REG_D26 : u32 = 40;
pub const ARM_REG_D27 : u32 = 41;
pub const ARM_REG_D28 : u32 = 42;
pub const ARM_REG_D29 : u32 = 43;
pub const ARM_REG_D30 : u32 = 44;
pub const ARM_REG_D31 : u32 = 45;
pub const ARM_REG_FPINST2 : u32 = 46;
pub const ARM_REG_MVFR0 : u32 = 47;
pub const ARM_REG_MVFR1 : u32 = 48;
pub const ARM_REG_MVFR2 : u32 = 49;
pub const ARM_REG_Q0 : u32 = 50;
pub const ARM_REG_Q1 : u32 = 51;
pub const ARM_REG_Q2 : u32 = 52;
pub const ARM_REG_Q3 : u32 = 53;
pub const ARM_REG_Q4 : u32 = 54;
pub const ARM_REG_Q5 : u32 = 55;
pub const ARM_REG_Q6 : u32 = 56;
pub const ARM_REG_Q7 : u32 = 57;
pub const ARM_REG_Q8 : u32 = 58;
pub const ARM_REG_Q9 : u32 = 59;
pub const ARM_REG_Q10 : u32 = 60;
pub const ARM_REG_Q11 : u32 = 61;
pub const ARM_REG_Q12 : u32 = 62;
pub const ARM_REG_Q13 : u32 = 63;
pub const ARM_REG_Q14 : u32 = 64;
pub const ARM_REG_Q15 : u32 = 65;
pub const ARM_REG_R0 : u32 = 66;
pub const ARM_REG_R1 : u32 = 67;
pub const ARM_REG_R2 : u32 = 68;
pub const ARM_REG_R3 : u32 = 69;
pub const ARM_REG_R4 : u32 = 70;
pub const ARM_REG_R5 : u32 = 71;
pub const ARM_REG_R6 : u32 = 72;
pub const ARM_REG_R7 : u32 = 73;
pub const ARM_REG_R8 : u32 = 74;
pub const ARM_REG_R9 : u32 = 75;
pub const ARM_REG_R10 : u32 = 76;
pub const ARM_REG_R11 : u32 = 77;
pub const ARM_REG_R12 : u32 = 78;
pub const ARM_REG_S0 : u32 = 79;
pub const ARM_REG_S1 : u32 = 80;
pub const ARM_REG_S2 : u32 = 81;
pub const ARM_REG_S3 : u32 = 82;
pub const ARM_REG_S4 : u32 = 83;
pub const ARM_REG_S5 : u32 = 84;
pub const ARM_REG_S6 : u32 = 85;
pub const ARM_REG_S7 : u32 = 86;
pub const ARM_REG_S8 : u32 = 87;
pub const ARM_REG_S9 : u32 = 88;
pub const ARM_REG_S10 : u32 = 89;
pub const ARM_REG_S11 : u32 = 90;
pub const ARM_REG_S12 : u32 = 91;
pub const ARM_REG_S13 : u32 = 92;
pub const ARM_REG_S14 : u32 = 93;
pub const ARM_REG_S15 : u32 = 94;
pub const ARM_REG_S16 : u32 = 95;
pub const ARM_REG_S17 : u32 = 96;
pub const ARM_REG_S18 : u32 = 97;
pub const ARM_REG_S19 : u32 = 98;
pub const ARM_REG_S20 : u32 = 99;
pub const ARM_REG_S21 : u32 = 100;
pub const ARM_REG_S22 : u32 = 101;
pub const ARM_REG_S23 : u32 = 102;
pub const ARM_REG_S24 : u32 = 103;
pub const ARM_REG_S25 : u32 = 104;
pub const ARM_REG_S26 : u32 = 105;
pub const ARM_REG_S27 : u32 = 106;
pub const ARM_REG_S28 : u32 = 107;
pub const ARM_REG_S29 : u32 = 108;
pub const ARM_REG_S30 : u32 = 109;
pub const ARM_REG_S31 : u32 = 110;
pub const ARM_REG_ENDING : u32 = 111;

// alias registers
pub const ARM_REG_R13 : u32 = 12;
pub const ARM_REG_R14 : u32 = 10;
pub const ARM_REG_R15 : u32 = 11;
pub const ARM_REG_SB : u32 = 75;
pub const ARM_REG_SL : u32 = 76;
pub const ARM_REG_FP : u32 = 77;
pub const ARM_REG_IP : u32 = 78;

