verilog xil_defaultlib  \
"../../../../PCB_test.srcs/sources_1/ip/DDR_out_distribute_ram/sim/DDR_out_distribute_ram.v" \

verilog xil_defaultlib "glbl.v"

nosort
