# Awesome open source ASIC resources

[Terminology](https://zerotoasiccourse.com/terminology/)

## Digital focussed tools

* [OpenLane](https://openlane-docs.readthedocs.io/en/rtd-develop/) - end to end ASIC flow
* [OpenROAD](https://github.com/The-OpenROAD-Project) - provides many of the tools in OpenLane
* [Silicon Compiler](https://www.siliconcompiler.com/) - end to end ASIC flow
* [Coriolis 2](http://coriolis.lip6.fr/) - end to end ASIC flow
* [OSS Cad Suite](https://github.com/YosysHQ/oss-cad-suite-build) - lots of open source tools useful for digital design
* [OSFPGA](https://github.com/os-fpga) - end to end FPGA flow with open source tools such as Yosys, VTR and VPR
* [VHDL support - with GHDL](https://docs.google.com/document/d/1RAQWjmxpJndlEJdLWXK8irIqWuYTstqu7pU3tOIFccc/edit)
* [Awesome list of verification tools](https://github.com/troyguo/awesome-dv)
* [Awesome list of HDL tools / libraries / cores ...](https://hdl.github.io/awesome/)
* [SemiWiki's list of open EDA tools](https://semiwiki.com/wikis/industry-wikis/eda-open-source-tools-wiki/)
* [Andreas' list of awesome hardware tools](https://github.com/aolofsson/awesome-hardware-tools)

## High level synthesis (HLS)

* [Amaranth](https://github.com/amaranth-lang)
* [XLS](https://google.github.io/xls/)
* [Spinal](https://github.com/SpinalHDL/SpinalHDL)

## Analogue focussed tools

* [Magic](http://opencircuitdesign.com/magic/) - old school, layout drawing tool; still a requirement in the modern flows. [Cheatsheet](https://github.com/hpretl/iic-osic/blob/main/magic-cheatsheet/magic_cheatsheet.pdf).
* [Klayout](https://www.klayout.de/) - modern style layout drawing tool.
* [Xschem](https://xschem.sourceforge.io/stefan/index.html) - old school, schematic capture
* [Mosaic](https://nyancad.github.io/Mosaic/) - schematic capture (experimental)
* [Ngspice](http://ngspice.sourceforge.net/) - simulation
* [Xyce](https://xyce.sandia.gov/) - simulation
* [gdsfactory](https://gdsfactory.github.io/gdsfactory/) -  EDA tool to Layout and simulate Integrated Circuits.
 
## Generators

* [OpenRAM](https://openram.soe.ucsc.edu/) - SRAM generator
* [DFFRAM](https://github.com/Cloud-V/DFFRAM) - Memory Compiler using FF/Latch cells
* [OpenFASoC](https://github.com/idea-fasoc/OpenFASOC) - Analogue IP generator (LDO, temperature sense etc)
* [MOSAIC_BAG2](https://gitlab.com/mosaic_group/mosaic_BAG/virtuoso_template) - Analogue IP generator framework (w/minimum working example)
* [RgGen](https://github.com/rggen/rggen) - CSR generator (SystemVerilog/Verilog/VHDL RTL, UVM reg model etc)

## PDK

* [Sky130](https://skywater-pdk.readthedocs.io/en/main/)
* [GF180MCU](https://gf180mcu-pdk.readthedocs.io/en/latest/)
* Watch this space!

## Community

* [Skywater PDK Slack](https://join.slack.com/t/skywater-pdk/shared_invite/zt-ggcxts4x-4V5AwC950Zv9YgbZ4g~sMQ)
* [Twitter list](https://twitter.com/i/lists/1510948904736628736)

## Videos

* Zero to ASIC course videos, interviews, news [https://www.youtube.com/zerotoasic](https://www.youtube.com/zerotoasic) 
* Asianometry - the promise of open source EDA tools [https://www.youtube.com/watch?v=OmEbzRp_NGg](https://www.youtube.com/watch?v=OmEbzRp_NGg) 

## How to get started with the Google sponsored shuttle

* [Quickstart guide](https://caravel-user-project.readthedocs.io/en/latest/quickstart.html)
* Then [join the community slack](https://join.slack.com/t/skywater-pdk/shared_invite/zt-ggcxts4x-4V5AwC950Zv9YgbZ4g~sMQ) #shuttle & #caravel channels.
* Check the [FAQ](https://docs.google.com/document/d/1Y7LuP_0dJ_vmD8G_Twc6qc97fj7aW5pRV5nAjN2oOUk/edit#heading=h.dabsoa4nkp71)
* See the projects submitted here: [https://platform.efabless.com/projects/public](https://platform.efabless.com/projects/public) 

## Conferences

* [The open source digital design conference](https://orconf.org/)
* OpenTapeout [https://www.youtube.com/playlist?list=PLyynFETmdQDQdLCIu_HJBFNY17AAFp5W7](https://www.youtube.com/playlist?list=PLyynFETmdQDQdLCIu_HJBFNY17AAFp5W7) 
* FOSSi events: [https://www.fossi-foundation.org/events](https://www.fossi-foundation.org/events) 
* Free silicon conference: [https://wiki.f-si.org/index.php/FSiC2022](https://wiki.f-si.org/index.php/FSiC2022)

## Courses

* [Zero To ASIC course](https://zerotoasiccourse.com/)
* [VSD VLSI courses on Udemy](https://www.udemy.com/course/vlsi-academy-custom-layout/)

## Articles

* [https://www.theregister.com/2020/07/03/open_chip_hardware/](https://www.theregister.com/2020/07/03/open_chip_hardware/)
* [http://olofkindgren.blogspot.com/2019/12/2019-year-of-risc-v-and-open-source.html](http://olofkindgren.blogspot.com/2019/12/2019-year-of-risc-v-and-open-source.html) 
* [https://zerotoasiccourse.com/post/](https://zerotoasiccourse.com/post/) 

## Mailing lists / newsletters

* El correo libre: [https://medium.com/librecores/el-correo-libre-issue-46-11028b1d0e63#ead0](https://medium.com/librecores/el-correo-libre-issue-46-11028b1d0e63#ead0) 
* [https://zerotoasiccourse.com/newsletter/](https://zerotoasiccourse.com/newsletter/) 

## Interest groups

* [FOSSi](https://www.fossi-foundation.org/) - FOSSi Foundation is a non-profit foundation with the mission to promote and assist free and open digital hardware designs and their related ecosystems. 
* [Chips Alliance](https://chipsalliance.org/) - CHIPS (Common Hardware for Interfaces, Processors and Systems) Alliance harnesses the energy of open source collaboration to accelerate hardware development
* [WOSET](https://woset-workshop.github.io/) - The WOSET workshop aims to galvanize the open-source EDA movement.

## Companies

* [ChipFlow](https://www.chipflow.io/) - Helping product companies to make their own chips with open source tools
* [Efabless](https://efabless.com/) - simplifying chip creation
* [LibreSilicon](https://libresilicon.com/) - open source manufacturing process standard
* [LowRISC](https://lowrisc.org/open-silicon/) - open source silicon designs and tools
* [Skywater Technology](https://www.skywatertechnology.com/) - foundry that first published open source PDK
* [OpenHW Group](https://www.openhwgroup.org/) - open-source cores, verification, software and standards
* [YosysHQ](https://www.yosyshq.com/) - open source EDA & Formal Verification
* [ZeroASIC](https://www.zeroasic.com/) - makers of silicon compiler ASIC tool flow

## Work in progress

* [Luna PnR](https://github.com/asicsforthemasses)
