// Seed: 4209537964
module module_0;
  wire id_1, id_2;
endmodule
macromodule module_1 (
    output wand id_0,
    input tri0 id_1,
    output wor id_2,
    input uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    output wire id_6,
    input tri0 id_7,
    input wire id_8,
    input wand id_9,
    input uwire id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wand id_13,
    output wire id_14,
    output supply0 id_15
);
  wire id_17;
  xor (id_0, id_1, id_10, id_11, id_12, id_13, id_17, id_3, id_4, id_7, id_8, id_9);
  module_0();
  wire id_18;
endmodule
