GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DDR\data\ddr_138k.v'
Analyzing included file 'ddr_param.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DDR\data\ddr_138k.v":1)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DDR\data\ddr_138k.v'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DDR\data\ddr_138k.v":1)
Compiling module 'Gowin_DDR_1'("D:\Program Files\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DDR\data\ddr_138k.v":402)
NOTE  (EX0101) : Current top module is "Gowin_DDR_1"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\ren'ren\Documents\fpga\fpgaProject\test1\src\gowin_ddr\temp\DDR\gowin_ddr.vg" completed
Generate template file "D:\ren'ren\Documents\fpga\fpgaProject\test1\src\gowin_ddr\temp\DDR\gowin_ddr_tmp.v" completed
[100%] Generate report file "D:\ren'ren\Documents\fpga\fpgaProject\test1\src\gowin_ddr\temp\DDR\gowin_ddr_syn.rpt.html" completed
GowinSynthesis finish
