Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jul 11 20:23:34 2024
| Host         : DESKTOP-1H1RL0L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1279 |
|    Minimum number of control sets                        |  1279 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1214 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1279 |
| >= 0 to < 4        |   437 |
| >= 4 to < 6        |   114 |
| >= 6 to < 8        |    54 |
| >= 8 to < 10       |   123 |
| >= 10 to < 12      |    18 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     8 |
| >= 16              |   504 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4091 |         1095 |
| No           | No                    | Yes                    |            1214 |          611 |
| No           | Yes                   | No                     |             631 |          245 |
| Yes          | No                    | No                     |            5086 |         1552 |
| Yes          | No                    | Yes                    |            6347 |         1677 |
| Yes          | Yes                   | No                     |            5237 |         1257 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                          Clock Signal                                         |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/cpu_clk_div2                                 |                                                                                                                                                                                                                                                                  | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2_n_0                                                                                                                                                    | design_1_i/axi_interconnect_0/s00_mmu/inst/p_0_in_0                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
| ~design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[1]_1                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s01_mmu/inst/p_0_in_0                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/M_AXI_ARVALID_i_reg[0]                                                                                                                                                                 | design_1_i/axi_interconnect_0/s01_mmu/inst/p_0_in_0                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/i___164_n_0                                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/FSM_onehot_vec_cur_state_reg[1]_1[0]                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/ctrl_ex1_fp_inst_vld                                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_special/lpmd_b[1]_i_1_n_0                                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/ctrl_ex1_expt_type0                                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/FSM_onehot_inv_cur_st_reg_n_0_[2]                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ibus_unalign_reg                                                                                                                 | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/sel_ex1_pipedown                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/ex2_op_max0                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/dc_src1_reg0                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[11]_1[0]                                                                                                                             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[1]_0[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[0]_5[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/cbus_ex2_inst_int_reg[0]                                                                                                                             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/ag_addr_ff0                                                                                                                                          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_stb/x_pa_lsu_stb_entry_1/req_burst_vld_reg[0]                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/p_5_in                                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_ebreak_reg_4[0]                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/bkpt_req_split_lsu_trigger_buf                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/mhint_local_en                                                                                                                                       | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_sel0                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/E[0]                                                                                                                                                                 | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HSIZE_i0                                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AHB_IF/AXI_ABURST_i[1]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AHB_IF/AXI_ABURST_i[1]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/req_mask[1]_i_1__1_n_0                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2_n_0                                                                                                                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/p_0_in_0                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AHB_IF/S_AHB_HSIZE_i0                                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_2[0]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/M_AXI_BREADY_i_reg[0]                                                                                                                                                                               | design_1_i/axi_interconnect_0/s01_mmu/inst/p_0_in_0                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_iahbl_top/x_pa_ahbl_if/req_mask[1]_i_1__0_n_0                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[32]_0[0]                                                                                                                                                               | design_1_i/axi_interconnect_0/s01_mmu/inst/p_0_in_0                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_iahbl_top/x_pa_ahbl_if/req_sel0                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sahbl_top/x_pa_ahbl_if/hready_mask                                                                                                                                                 | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1_n_0                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__2_n_0                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1__0_n_0                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/SR[0]                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv_1[0]                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sahbl_top/x_pa_ahbl_if/req_mask[1]_i_1_n_0                                                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__1_n_0                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1__0_n_0                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[1]_1                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1_n_0                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__2_n_0                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__1_n_0                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1__0_n_0                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s01_mmu/inst/aresetn_d_reg_n_0_[0]                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_mmu/inst/aresetn_d_reg_n_0_[0]                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/dca_sel0                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                      | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/M_AXI_BREADY_i_reg[0]                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_mmu/inst/p_0_in_0                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[3]_rep_3[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[3]_rep_2[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__4_4[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__4_5[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_17[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_0[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_34[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_33[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_6[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__5_0[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_23[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_25[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__5_1[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_18[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__5_2[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__4_2[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_36[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_13[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_3[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_14[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_15[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_10[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_12[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_16[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_27[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_29[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_31[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_38[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_39[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_26[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_35[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_30[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_5[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_21[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_24[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_11[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_4[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_7[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_9[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__4_1[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_8[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_28[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_0[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_22[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_1[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_2[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__5[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_10[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_19[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_37[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_11[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_1[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_2[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_3[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_4[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_5[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_6[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_40[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_32[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__4_3[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_20[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3_41[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__4[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/E[0]                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_20[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_2[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_20[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_13[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_15[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_21[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_22[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_23[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_24[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_26[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_27[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_13[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_11[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_28[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_25[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_29[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_8[0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_3[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_18[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_5[0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_1[0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_30[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_31[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_18[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_32[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_15[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_0[0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_3[0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_6[0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_21[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_12[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_10[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_4[0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_7[0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_14[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_9[0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_0[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_10[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_12[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_14[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_17[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_19[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_19[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep[0]                                                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_16[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_1[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_16[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_17[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_2[0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep_22[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_11[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_33[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_6[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_16[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_1[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_19[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_18[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_27[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_14[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_4[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_5[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_13[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_8[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_13[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_20[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_15[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_11[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_14[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_16[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_8[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_6[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_34[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_32[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_17[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_22[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_23[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_2[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_30[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_11[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_18[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_19[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_2[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_0[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_9[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_24[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_7[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_9[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_0[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_12[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_10[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_1[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_10[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_4[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_34[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_20[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_21[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_21[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_22[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_3[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_23[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_5[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_29[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_35[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_12[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_15[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_33[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_35[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_25[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_17[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_28[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__0_7[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_26[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__1_31[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_27[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_29[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_7[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_6[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_8[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_9[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__3[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_28[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_31[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_33[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_25[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_34[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_24[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_32[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_35[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_36[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_4[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_5[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_3[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_30[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__2_26[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_18[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_7[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_10[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_34[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_15[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_13[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_17[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_22[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_26[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_14[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_1[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_11[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_28[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_35[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_24[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_9[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_14[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_10[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_12[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_1[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_8[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_29[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_4[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_7[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_8[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_11[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_21[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_25[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_30[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_16[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_0[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_19[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_31[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_23[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_6[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_18[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_21[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_19[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_3[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_3[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_13[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_22[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_4[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_27[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_12[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_2[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_20[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_5[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_6[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_20[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_7[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_15[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_0[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_17[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_8[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__8_9[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_32[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_5[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__6_9[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_2[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_33[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__7_16[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[3]_rep_1[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg_n_0_[0]                                             |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]_6[0]                                                                                                                                                                                          | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]_3[0]                                                                                                                                                                                          | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/p_10_in                                                                                                                                                                                                            | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[39].ram_instance/FSM_onehot_ref_cur_st_reg[0]_1[0] | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg_n_0_[0]                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[2]_3[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[0]_6[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[7]_3[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[39].ram_instance/FSM_onehot_ref_cur_st_reg[0]_2[0] | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[2]_1[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[7]_2[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[0]_5[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[2]_0[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[2]_2[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[0]                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[1]                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2_n_0                                                                                                                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/p_0_in_0                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AHB_IF/nonseq_detected                                                                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AHBLITE_AXI_CONTROL/axi_waddr_done_i                                                                                                                                                                                          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_iahbl_top/x_pa_ahbl_if/burst_cnt[2]_i_1_n_0                                                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AXI_RCHANNEL/axi_rd_avlbl0                                                                                                                                                                                                    | design_1_i/ahblite_axi_bridge_1/U0/AXI_RCHANNEL/axi_last_avlbl                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/axi_waddr_done_i                                                                                                                                                                                          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/axi_rd_avlbl0                                                                                                                                                                                                    | design_1_i/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/axi_last_avlbl                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected                                                                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/burst_cnt[2]_i_1__0_n_0                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/retire_buf_async_trap_vld                                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/pcfifo_freeze_reg[0]                                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/pcfifo_freeze_reg[0]                                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[1]_7[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/ex2_op_fle0                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_sel_reg[0]_0[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_offset_ff[2]_i_1_n_0                                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/req_cnt[2]_i_1_n_0                                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/data_cnt[2]_i_1_n_0                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/dahbif_stb_grant                                                                                                                                 | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep_2[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep_5[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[3]_rep_0[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_penable_reg_7[0]                                                                                                                                                                                            | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep_9[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep_7[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[6]_rep_0[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_penable_reg_9[0]                                                                                                                                                                                            | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[6]_rep_2[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[6]_rep_3[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[6]_rep_4[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_apb_reg/uart_iir_iid[2]_i_1_n_0                                                                                                                                                                                   | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_receive/da_conter                                                                                                                                                                                                 | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/conter                                                                                                                                                                                                      | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_ctrl/srt_cnt[3]_i_1_n_0                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/ex2_rm0                                                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/id_fp_ex1_unit_sel_reg[2]_0                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/FSM_sequential_flush_cur_state_reg[0][0]                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/FSM_sequential_ipop_cur_st[2]_i_3[0]                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/cbus_ex2_inst_int_reg_0[0]                                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/fpu_wb_float_fflags0                                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/i___244_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_ibus_if/bus_sel_f0                                                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__5_3[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dahbl_top/x_pa_ahbl_if/S_AHB_HREADY_OUT_i_reg_0[0]                                                                                                                                 | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]_0                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_mmu/inst/p_0_in_0                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sahbl_top/x_pa_ahbl_if/E[0]                                                                                                                                                        | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dtif/dt_rdata_vld0                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/ram_wen_vec_40                    |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[1]_1                                                |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/dp_ex1_func_reg[5][0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/ras_pop[3]_i_1_n_0                                                                                                                 | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/iui_csr_wen_f_reg_1                                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/dp_ex1_src1_reg[0]_4                                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_ebreak_reg_0                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_iahbl_top/x_pa_ahbl_if/S_AHB_HREADY_OUT_i_reg_0[0]                                                                                                                                 | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_falu_top/x_pa_falu_ctrl/fadd_ex2_pipedown                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_falu_top/x_pa_falu_ctrl/fcnvt_ex2_pipedown                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/id_fp_ex1_func_reg[0]_8                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/i___292_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/replace_index                                                                                                                                       | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/dca_type[1]_i_1_n_0                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/rdl_arb_data_req                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/ram0_wen                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/ram1_wen                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/ram2_wen                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_1                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_ctrl/srt_remainder[0]                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/FSM_onehot_vec_cur_state_reg[1]                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/stack_cnt[3]_i_1_n_0                                                                                                                                 | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_icc/data_offset_f                                                                                                                                       | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_pwrite_reg_3[0]                                                                                                                                                                                             | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/div_oper_is_signed_flop_reg_0[0]                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/mxstatus_local_en                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_0                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_bmu_top/x_pa_bmu_dbus_if/bus_sel_f0                                                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AHB_IF/ahb_hburst_incr_i_reg_0[0]                                                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AHB_IF/ahb_hburst_incr_i_reg_0[0]                                                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AHB_IF/E[0]                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[2]_2[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/id_fp_ex1_func_reg[0]_54[0]                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/x_pa_lsu_vb_entry_0/wb_cur_state_reg[0]                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[0]_1[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[2]_3[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[2]_1[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/cpu_clk_div2                                 |                                                                                                                                                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/sync_sys_apb_rst_b                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_func_reg[0]_2[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_func_reg[0]_3[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[2]_4[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/x_pa_iu_div_kernel/div_iter_count[4]_i_1_n_0                                                                                                          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_preg_updt_vld                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_func_reg[0]_4[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/M_AXI_ARVALID_i_reg[0]                                                                                                                                                                 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[1]_1                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_ctrl/FSM_onehot_vec_cur_state_reg[1][0]                                                                                                  |                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_falu_top/x_pa_falu_ctrl/rbus_wb_wb0_vld_reg[0]                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/mie_bit_reg_1[0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[4][0]                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/E[0]                                                                                                                                                                 | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr[15]_i_1_n_0                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                               | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AHB_IF/E[0]                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/M_AXI_RREADY_i_reg[0]                                                                                                                                                                  | design_1_i/axi_interconnect_0/s01_mmu/inst/p_0_in_0                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/entry_vld_reg[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_int_reg_11[0]                                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                 |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/id_fp_ex1_unit_sel0                                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___312_n_0                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/pmp4cfg_lock_reg[0]                                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/req_create_en                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/pmp1cfg_lock_reg[0]                                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_penable_reg_4[0]                                                                                                                                                                                            | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/ctrl_ex1_dst_idx0                                                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/mexstatus_local_en                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/M_AXI_BREADY_i_reg[0]                                                                                                                                                                  | design_1_i/axi_interconnect_0/s01_mmu/inst/p_0_in_0                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                            | design_1_i/axi_interconnect_0/s01_mmu/inst/p_0_in_0                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_baud_gen/trans_clk_en                                                                                                                                                                                             | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/cp0_write_dcsr                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/s_ready_i_reg_0[0]                                                                                                                                                                     | design_1_i/axi_interconnect_0/s00_mmu/inst/p_0_in_0                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/dc_src1_reg0                                                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___5_n_0                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                            | design_1_i/axi_interconnect_0/s00_mmu/inst/p_0_in_0                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/ncb_sign_ext0                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/wb_entry_sc_inst_reg_1                                                                                 |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_1/ncb_sign_ext0                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/iu_ex1_fwd_dp_clk_en                                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/FSM_onehot_split_cur_state_reg[1]_4                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/pmp0cfg_lock_reg                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/pmp6cfg_lock_reg                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/pmp5cfg_lock_reg[0]                                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/pmp7cfg_lock_reg                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/iui_csr_wen_f_reg_0[0]                                                                                                                             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/pmp3cfg_lock_reg                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/pmp2cfg_lock_reg[0]                                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10__12                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_0/tdata3_mvalue0                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0                                                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0                                                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/id_fp_ex1_func_reg[0]_8                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/id_fp_ex1_func_reg[0]_7                                                                                                  |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[1]_2                                                                                                                                 | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_falu_top/x_pa_falu_ctrl/falu_preg_ex2_pipedown                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/FSM_sequential_flush_cur_state_reg[0]_0[0]                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/axi_awready0                                                                                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00__12                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_3                                                                                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1[0]                                                                                                       |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/tselect_lowbits_reg[0]_0[0]                                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/tselect_lowbits_reg[1]_0[0]                                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[2]_2[0]                                                                                                                                                                                           | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[2]_1[0]                                                                                                                                                                                           | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[6]_0[0]                                                                                                                                                                                           | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/uart_dlh_wen                                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_icc/icc_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/uart_dll_wen                                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[1]_1                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AHB_IF/burst_term_txer_cnt_i0                                                                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/FSM_onehot_icc_cur_state_reg[2]_0[0]                                                                                                                |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_pwrite_reg_4[0]                                                                                                                                                                                             | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/pm_reg[1]_rep__5_4[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_receive/receive_shift_reg_0                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_receive/ctrl_rbr_write_en_sample_reg[0]                                                                                                                                                                           | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_int_reg_8[0]                                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_0/mcontrol0_is_ldst_addr                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[3]_3[0]                                                                                                                                                                                           | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/icache_tag_cen                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_falu_top/x_pa_falu_ctrl/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_int_reg_21[0]                                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[3]_2[0]                                                                                                                                                                                           | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/replace_index                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[5]_1[0]                                                                                                                                                                                           | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_txer_cnt_i0                                                                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_0/tdata1_timing_reg_0[3]                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_1/mcontrol1_is_ldst_addr                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_1/p_7_in_1[3]                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_2/mcontrol2_is_ldst_addr                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[3]_0[0]                                                                                                                                                                                           | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/minhv_tail_reg[0]                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                | design_1_i/axi_interconnect_0/s01_mmu/inst/p_0_in_0                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_icc/FSM_onehot_icc_cur_state_reg[2]_0[0]                                                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_2/p_6_in[3]                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_falu_top/x_pa_fadd_single/ex3_e_adjust0                                                                                                                     |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/inv_cnt_en                                                                                                                       | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_trans/trans_shift_reg                                                                                                                                                                                             | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[6]_1[0]                                                                                                                                                                                           | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fpu_ctrl/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_171_in                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_16[0]                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/FSM_onehot_bht_inv_cur_st_reg_n_0_[1]                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_15[0]                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_16[0]                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_18[0]                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_14[0]                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_19[0]                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_171_in                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[3]_3[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/axi_arready0                                                                                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[31]_0[0]                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_18[0]                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_21[0]                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_17[0]                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_0[0]                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_3[0]                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/FSM_onehot_vec_cur_state_reg[1]_0                                                                                                                                |                                                                                                                                                                                                                                         |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_7[0]                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[15].ram_instance/bpe_reg                                    |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_1[0]                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_4[0]                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_5[0]                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_6[0]                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                               | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_2[0]                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RREADY_i_reg                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_20[0]                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_1[0]                                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_0[0]                                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_3[0]                                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_2[0]                                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RREADY_i_reg                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_7[0]                                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_6[0]                                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_4[0]                                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_5[0]                                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_19[0]                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[31]_0[0]                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_14[0]                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_17[0]                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_15[0]                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_21[0]                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]_20[0]                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_WLAST_i_reg                                                               |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/i___660_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___242_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/record_cause_reg                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01__6                                                                                                                                                 |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___231_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___209_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___220_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s01_mmu/inst/p_0_in_0                                                                                                                                                                                     |                6 |             11 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_ext_csr/FSM_onehot_rst_bht_inv_reg[1]_0[0]                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/FSM_onehot_ref_cur_st_reg[3]      |                                                                                                                                                                                                                                         |                9 |             11 |         1.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/FSM_onehot_ref_cur_st_reg[3]_0    |                                                                                                                                                                                                                                         |               10 |             11 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/mcnten_local_en                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src0_reg[10]_1[0]                                                                                                                             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/cp0_write_tdata1_f                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/FSM_onehot_vec_cur_state_reg[1][0]                                                                                                                |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/ex1_pipedown                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/FSM_onehot_lockup_cur_st_reg[2]_0[0]                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/FSM_onehot_rst_bht_inv_reg[1][0]                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/write_tdata1_6                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_hs/FSM_sequential_ipop_cur_st_reg[0]_0[0]                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_0/write_tdata1                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/FSM_onehot_vec_cur_state_reg[0]                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/write_tdata1                                                                                                                                       | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry2/FSM_sequential_dt_cur_state_reg[2][0]                                                                                       | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             14 |         1.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_pending_spec_halt_info_data[14]_i_1_n_0                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               10 |             14 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                         |                9 |             14 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/bju_cur_state_reg_0[0]                                                                                                                             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             14 |         2.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/x_pa_clic_cpuif_2cycle/clic_int_il_raw_reg[6][0]                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                8 |             14 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry2/i___35_i_1                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/mb_fls0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[15]_i_1_n_0                                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ncb/x_pa_lsu_wb_entry_0/mb_size_reg[0]                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_add/ex2_special_cmplt_reg                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/i___90_n_0                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_entry0/E[0]                                                                                                                          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/entry_vld_reg_3[0]                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/push0_reg[2]_0[0]                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/push0_reg[5]_0[0]                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/push0_reg[3]_0[0]                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/push0_reg[0][0]                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/push0_reg[1]_0[0]                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/bht_dout_bypass[15]_i_1_n_0                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/bht_dout_ff0                                                                                                                       | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/ram_wen_vec_8[0]                            |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[1].ram_instance/ram_wen_vec_9[0]                            |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[2].ram_instance/ram_wen_vec_2[0]                            |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[3].ram_instance/ram_wen_vec_3[0]                            |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[4].ram_instance/ram_wen_vec_4[0]                            |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[5].ram_instance/ram_wen_vec_5[0]                            |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[6].ram_instance/ram_wen_vec_6[0]                            |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[7].ram_instance/ram_wen_vec_7[0]                            |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_22[0]                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_apb_reg/receive_clk_en                                                                                                                                                                                            | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_uart/x_uart_apb_reg/uart_dll_reg[0]_0[0]                                                                                                                                                                                      | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/l0btb_reg[0]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_pcgen/E[0]                                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[1]_8[0]                                                                                                                |                                                                                                                                                                                                                                         |               14 |             16 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[1]_5[0]                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[1]_4[0]                                                                                                                |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[1]_7[0]                                                                                                                |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[1]_2[0]                                                                                                                |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[1]_3[0]                                                                                                                |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[1]_6[0]                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |               10 |             17 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry1_create_en                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             17 |         1.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_37[0]                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               12 |             17 |         1.42 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/FSM_onehot_vec_cur_state_reg[0]                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[7]_0[0]                                                                                       |               10 |             18 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_dcache_top/x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram1/E[0]                                                                          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               10 |             19 |         1.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[0]_0[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[7]_0[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                6 |             20 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg[0]                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             20 |         2.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[7]_1[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               10 |             20 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[0]_2[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                8 |             20 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/wb_entry_clk_en                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             20 |         1.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[0]_3[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                8 |             20 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[1]_0[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                8 |             20 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                        |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[0]_4[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                6 |             20 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_addr_reg[0]_1[0]                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/wb_entry_clk_en_0                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             20 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dc/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             21 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dc/FSM_onehot_vec_cur_state_reg[1][0]                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             21 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/pf_cache_hit_ff                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             21 |         2.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/dc_addr0                                                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___319_n_0                                                                                                                             |                9 |             21 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fmau_top/x_pa_fmau_dp/ex3_sub_vld0                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             21 |         2.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_smem_ctrl/hready_s1                                                                                                                                                                                                                 | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               17 |             22 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry1/entry1_upd                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/FSM_onehot_vec_cur_state_reg[1]_0[0]                                                                                                              |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             24 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry3/entry3_upd                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               12 |             24 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry0/entry0_upd                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/id_fp_ex1_func_reg[3]_0[0]                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             24 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/x_pa_ifu_ras/x_pa_ifu_ras_entry2/entry2_upd                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               13 |             24 |         1.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |         8.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_data[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_add/ex2_special_cmplt_reg                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_shift/ex2_mac_reg                                                                             |                4 |             25 |         6.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_pmp_top/x_pa_pmp_regs/pmp_updt_pmpaddr0                                                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               13 |             26 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_pmp_top/x_pa_pmp_regs/pmp_updt_pmpaddr5                                                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               13 |             26 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_pmp_top/x_pa_pmp_regs/pmp_updt_pmpaddr3                                                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             26 |         2.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_pmp_top/x_pa_pmp_regs/pmp_updt_pmpaddr1                                                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               12 |             26 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_ctrl/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_pmp_top/x_pa_pmp_regs/pmp_updt_pmpaddr6                                                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             26 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/pmp7cfg_lock_reg_0[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                9 |             26 |         2.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[2]_2[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               19 |             26 |         1.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_pmp_top/x_pa_pmp_regs/pmp_updt_pmpaddr4                                                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               10 |             26 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_pmp_top/x_pa_pmp_regs/pmp_updt_pmpaddr2                                                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               12 |             26 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[1]_8[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               23 |             26 |         1.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_ctrl/srt_remainder[0]                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             27 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                9 |             28 |         3.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/x_pa_lsu_vb_entry_0/vb_addr_clk_en                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               14 |             28 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_vb/x_pa_lsu_vb_entry_0/vb_addr_clk_en_0                                                                                                                 | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               15 |             28 |         1.87 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/buf_upd_en                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               10 |             28 |         2.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                         |                4 |             29 |         7.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                         |                4 |             29 |         7.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry2/dp_ex1_func0                                                                                                                |                                                                                                                                                                                                                                         |               18 |             29 |         1.61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry1/btb_entry_upd[1]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |             30 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                6 |             30 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                5 |             30 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/ctrl_ex1_halt_info_reg[0]_3[0]                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               23 |             30 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry6/btb_entry_upd[6]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               13 |             30 |         2.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/cbus_ex2_chgflw_vld0                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             30 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                6 |             30 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry4/btb_entry_upd[4]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             30 |         2.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry12/btb_entry_upd[12]                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                9 |             30 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry3/btb_entry_upd[3]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               10 |             30 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry2/btb_entry_upd[2]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                9 |             30 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry5/btb_entry_upd[5]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             30 |         2.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry15/btb_entry_upd[15]                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               10 |             30 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry14/btb_entry_upd[14]                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               10 |             30 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fdsu_top/x_pa_fdsu_ctrl/FSM_sequential_fdsu_cur_state_reg[0]_1[0]                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/FSM_onehot_vec_cur_state_reg[1]                                                                                                         |               20 |             30 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry11/btb_entry_upd[11]                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               10 |             30 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_entry_upd[10]                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                9 |             30 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry9/btb_entry_upd[9]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             30 |         2.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry8/btb_entry_upd[8]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             30 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                5 |             30 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry0/btb_entry_upd[0]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                8 |             30 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry7/btb_entry_upd[7]                                                                                                                | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               12 |             30 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry13/btb_entry_upd[13]                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                9 |             30 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_branch_reg_6[0]                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             31 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_branch_reg_7[0]                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               15 |             31 |         2.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/da_dest_reg_reg[0]_0[0]                                                                                                                                          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               18 |             31 |         1.72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_branch_reg_1[0]                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               13 |             31 |         2.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_branch_reg_0[0]                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               13 |             31 |         2.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/FSM_onehot_lockup_cur_st_reg[2]_1[0]                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               15 |             31 |         2.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_branch_reg_5[0]                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             31 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_branch_reg_4[0]                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             31 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_branch_reg_3[0]                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               13 |             31 |         2.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/FSM_onehot_vec_cur_state_reg[1][0]                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             31 |         1.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_inst_branch_reg_2[0]                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               13 |             31 |         2.38 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |         5.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/FSM_onehot_vec_cur_state_reg[1]_0[0]                                                                                                               |                                                                                                                                                                                                                                         |               21 |             31 |         1.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/ctrl_ex1_dst_vld_reg_0[0]                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             31 |         1.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_falu_top/x_pa_falu_ctrl/fcnvt_ex2_pipedown                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_falu_top/x_pa_fcnvt_single/ex3_result[30]_i_1_n_0                                                                                  |               13 |             31 |         2.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_write_reg_0[0]                                                                                                                                             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/x_pa_iu_div_kernel/E[0]                                                                                                                               | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_xx_write_reg_1[0]                                                                                                                                             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_src1_reg[0]_4[0]                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/cbus_ex2_ebreak_reg[0]                                                                                                                             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/mexstatus_spswapen_reg[0]                                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_stimer/timer_2/counter[0]_i_1__21_n_0                                                                                                                                                                                         | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_stimer/timer_3/counter[0]_i_1__22_n_0                                                                                                                                                                                         | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_stimer/timer_4/counter[0]_i_1__23_n_0                                                                                                                                                                                         | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_nmi_wake/timer_3/counter[0]_i_1__18_n_0                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_nmi_wake/timer_4/counter[0]_i_1__19_n_0                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_stimer/timer_1/counter[0]_i_1__20_n_0                                                                                                                                                                                         | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_pmu/counter[0]_i_1__10_n_0                                                                                                                                                                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_nmi_wake/timer_1/counter[0]_i_1__16_n_0                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_nmi_wake/timer_2/counter[0]_i_1__17_n_0                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]_1                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[15]_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[15]_1                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/FSM_onehot_vec_cur_state_reg[1]_3[0]                                                                                                              |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/E[0]                                                                                                                                                                                                               | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]_2[0]                                                                                                                                                                                          | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]_5[0]                                                                                                                                                                                          | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]_7[0]                                                                                                                                                                                          | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[2]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]_4[0]                                                                                                                                                                                          | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry0/FSM_onehot_vec_cur_state_reg[1]_0[0]                                                                                      |                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  design_1_i/soc_e906_0/x_apb/x_pmu/pmu_apb_prdata0                                            |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep_0[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep_10[0]                                                                                                                                                                                      | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep_3[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep_4[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/btb_tar_vld_reg_0[0]                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/E[0]                                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep__1_0[0]                                                                                                                                                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep_6[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/ref_vld0                                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_penable_reg_6[0]                                                                                                                                                                                            | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_penable_reg_10[0]                                                                                                                                                                                           | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_penable_reg_5[0]                                                                                                                                                                                            | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_penable_reg_8[0]                                                                                                                                                                                            | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep__1_2[0]                                                                                                                                                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr_reg[4]_rep_8[0]                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_pwrite_reg_5[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_pwrite_reg_2[0]                                                                                                                                                                                             | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_pwrite_reg_1[0]                                                                                                                                                                                             | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/ag_mtval_ff                                                                                                                                          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/SR[0]                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/nxt_state__0[2]                                                                                                                                                                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_ahb_fifo/x_ahb_fifo_entry0/hwrite_ff_reg[0]                                                                                                                                                                                         | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___464_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dahbif/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/i___363_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_addr_ff0                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_25                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_timer1/timer_4/counter[0]_i_1__27_n_0                                                                                                                                                                                         | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_timer1/timer_1/counter[0]_i_1__24_n_0                                                                                                                                                                                         | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_timer1/timer_2/counter[0]_i_1__25_n_0                                                                                                                                                                                         | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_timer1/timer_3/counter[0]_i_1__26_n_0                                                                                                                                                                                         | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_timer/timer_1/counter[0]_i_1__12_n_0                                                                                                                                                                                          | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_timer/timer_2/counter[0]_i_1__13_n_0                                                                                                                                                                                          | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_timer/timer_3/counter[0]_i_1__14_n_0                                                                                                                                                                                          | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_timer/timer_4/counter[0]_i_1__15_n_0                                                                                                                                                                                          | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_19                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_30                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_0                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_12                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_29                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_5                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg_rden__0                                                                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_remainder_reg                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/SR[0]                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/div_remainder_reg[31]_i_1_n_0                                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_9                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_18                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[39].ram_instance/icache_ca_ff_reg_1[0]             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_16                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_6                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_2                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[1]_9[0]                                                                                                                |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_7                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[39].ram_instance/E[0]                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/ras_pred_pc_update                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_id_pred/E[0]                                                                                                                                            | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_1                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/tselect_lowbits_reg[1][0]                                                                                                                          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_10                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[13][1]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/tselect_lowbits_reg[0][0]                                                                                                                          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_20                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/iui_csr_wen_f_reg_3[0]                                                                                                                             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_8                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_11                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[11][1]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[5][1]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[12][0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[14][1]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_3                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[10][0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[6][1]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[12][1]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[0][1]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[0][0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_ebreak_reg_3[0]                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/cy_reg[1]                                                                                                                                          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/cy_reg[0]                                                                                                                                          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_cbus/cbus_ex2_pending_spec_halt_info_reg_1[0]                                                                                                           |                                                                                                                                                                                                                                         |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[11][0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/cbus_ex2_split_inst_reg_0[0]                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/cbus_ex2_split_inst_reg_0[1]                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_0/write_tdata2                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[6][0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/local_wdata0                                                                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/M_AXI_WDATA_i[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_24                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/FSM_onehot_nc_cur_state_reg[0]                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_RREADY_i_reg_1[0]                                                                                                                                                                                          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata0                                                                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/M_AXI_WDATA_i[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AXI_RCHANNEL/M_AXI_RREADY_i_reg_1[0]                                                                                                                                                                                          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___134_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___136_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[14][0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[5][0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[1][1]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___282_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[1][0]                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___317_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[13][0]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/p_13_in                                                                                                                                                          | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/hpm_reg[10][1]                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_22                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_14                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               24 |             32 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_27                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_28                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0                                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_23                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_4                                                                                                                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_26                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_13                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sahbl_top/x_pa_ahbl_if/req_buf_wdata_create_en                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_15                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_17                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_reg_dout0_21                                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/split_pmp_mtval0                                                                                                                                     |                                                                                                                                                                                                                                         |               26 |             33 |         1.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/hwrite_latch                                                                                                                                                                                                       | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               20 |             33 |         1.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_ag/async_ld_inst_f_i_1_n_0                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               26 |             33 |         1.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/slv_reg0[0]_i_1_n_0                                                                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               29 |             33 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               16 |             33 |         2.06 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___1_n_0                                                                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |                8 |             34 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/x_pa_iu_div_kernel/ctrl_ex1_unit_sel_reg[2][0]                                                                                                        | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               12 |             35 |         2.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                       |                                                                                                                                                                                                                                         |               14 |             35 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___133_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             35 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___135_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               19 |             35 |         1.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             35 |         2.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             35 |         2.50 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_tcipif_dbus/tcipif_acc_err_reg_1[0]                                                                                                                                              | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               18 |             36 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[39].ram_instance/FSM_onehot_ref_cur_st_reg[0]_3[0] | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               19 |             36 |         1.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sahbl_top/x_pa_ahbl_if/entry_vld_reg_1[0]                                                                                                                                          | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               22 |             36 |         1.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               18 |             37 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[39].ram_instance/icache_ca_ff_reg_0[0]             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               22 |             37 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/wb_entry_clk_en                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___249_n_0                                                                                                                             |               13 |             38 |         2.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_iu_top/x_pa_iu_div/FSM_onehot_vec_cur_state_reg[1][0]                                                                                                                    |                                                                                                                                                                                                                                         |               26 |             38 |         1.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/dc_addr0                                                                                                                                            |                                                                                                                                                                                                                                         |               25 |             38 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/wb_entry_clk_en_0                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___284_n_0                                                                                                                             |               12 |             38 |         3.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_1/U0/AHB_IF/AXI_ALEN_i0                                                                                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               11 |             39 |         3.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ahblite_axi_bridge_0/U0/AHB_IF/AXI_ALEN_i0                                                                                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               11 |             39 |         3.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sahbl_top/x_pa_ahbl_if/req_buf_create_en                                                                                                                                           | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               15 |             39 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/id_fp_ex1_func_reg[1]_1                                                                                                                           |                                                                                                                                                                                                                                         |               22 |             40 |         1.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             41 |         6.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dc/lfb_addr0                                                                                                                                            |                                                                                                                                                                                                                                         |               30 |             41 |         1.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_dtif/dt_addr_ff0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             42 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_falu_top/x_pa_falu_ctrl/fadd_ex2_nocmp_pipedown                                                                                                             |                                                                                                                                                                                                                                         |               18 |             43 |         2.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/i___164_n_0                                                                                                                                                      | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/FSM_onehot_vec_cur_state_reg[1]                                                                                                         |               21 |             45 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_rtu_top/x_pa_rtu_retire/E[0]                                                                                                                                             | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               34 |             45 |         1.32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                     |                                                                                                                                                                                                                                         |               19 |             46 |         2.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                     |                                                                                                                                                                                                                                         |               20 |             46 |         2.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                     |                                                                                                                                                                                                                                         |               21 |             46 |         2.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                     |                                                                                                                                                                                                                                         |               20 |             46 |         2.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_apb/x_apb_bridge/apb_xx_paddr[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               23 |             46 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/mr_axi_arvalid                                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |             47 |         2.35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |               15 |             47 |         3.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                |               14 |             47 |         3.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             47 |         2.24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             47 |         2.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             47 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ipack/x_pa_ifu_ipack_entry1/entry_vld_reg_38[0]                                                                                                         | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               26 |             48 |         1.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_sys_io/ccvr_h_updt                                                                                                                                                                 | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |               11 |             52 |         4.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/ex2_rm0                                                                                                                                            |                                                                                                                                                                                                                                         |               37 |             52 |         1.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/FSM_onehot_vec_cur_state_reg[1]_2[0]                                                                                                               |                                                                                                                                                                                                                                         |               22 |             58 |         2.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_id_fp/id_fp_ex1_func_reg[0]_8                                                                                                                           |                                                                                                                                                                                                                                         |               31 |             59 |         1.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___6_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___7_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___9_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___8_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_12                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_4                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_8                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_9                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_1                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/vb_data1_clk_en_1                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               42 |             64 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/vb_data3_clk_en                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               42 |             64 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/vb_data2_clk_en_2                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               42 |             64 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/vb_data0_clk_en_0                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               39 |             64 |         1.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/vb_data0_clk_en                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               41 |             64 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/vb_data2_clk_en                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               41 |             64 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/vb_data3_clk_en_3                                                                                                                                   | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               37 |             64 |         1.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___12_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_13                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_7                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_10                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_rdl/vb_data1_clk_en                                                                                                                                     | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[6]_0[0]                                                                                       |               39 |             64 |         1.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_dp/dp_ex1_func_reg[2]_10[0]                                                                                                                             |                                                                                                                                                                                                                                         |               25 |             64 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___19_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___11_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_3                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___13_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___10_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___18_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_0                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___15_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___14_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___16_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___17_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_11                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___21_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_6                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_14                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_2                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/i___20_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_lfb/addr_holding_reg[9]_5                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               27 |             65 |         2.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fmau_top/x_pa_fmau_ctrl/ex4_mac_expnt0                                                                                                                      |                                                                                                                                                                                                                                         |               21 |             67 |         3.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_vec/FSM_onehot_vec_cur_state_reg[1]_13[0]                                                                                                               |                                                                                                                                                                                                                                         |               40 |             71 |         1.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               24 |             72 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_icc/ram_wen_vec_19[0]                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_lsu_top/x_pa_lsu_icc/ram_wen_vec_39[0]                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/ram_wen_vec_39[0]                 |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/ram_wen_vec_17[0]                 |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/id_fp_ex1_unit_sel0                                                                                                                                              |                                                                                                                                                                                                                                         |               44 |             81 |         1.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_fpu_top/x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_add/ex2_special_cmplt_reg                                                                                              |                                                                                                                                                                                                                                         |               32 |             81 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                        |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               20 |            103 |         5.15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               68 |            122 |         1.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_idu_top/x_pa_idu_ctrl/FSM_onehot_vec_cur_state_reg[1]_1[0]                                                                                                               |                                                                                                                                                                                                                                         |               46 |            128 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg_0[0]                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               30 |            129 |         4.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg_0[0]                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               25 |            129 |         5.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                                                         |               43 |            130 |         3.02 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                       |                                                                                                                                                                                                                                         |               43 |            130 |         3.02 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                                                         |               32 |            130 |         4.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                       |                                                                                                                                                                                                                                         |               32 |            130 |         4.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                         |               23 |            131 |         5.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                         |               23 |            131 |         5.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/axi2rst_0/inst/u_EGRET_CFG_axi/egret_rstn                                                                                                                                                                                    |               85 |            236 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/icache_refill_fifo_reg_63         |                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/icache_refill_fifo_reg_23         |                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/icache_refill_fifo_reg_27         |                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/icache_refill_fifo_reg_26         |                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/icache_refill_fifo_reg_59         |                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/icache_refill_fifo_reg_60         |                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/icache_refill_fifo_reg_24         |                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_core_top/x_pa_core/x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/icache_refill_fifo_reg_62         |                                                                                                                                                                                                                                         |               32 |            256 |         8.00 |
|  design_1_i/soc_e906_0/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/clic_clk |                                                                                                                                                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |              174 |            265 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  | design_1_i/soc_e906_0/inst/x_cpu_sub_system_ahb/x_e906_top/x_pa_clkrst_top/x_pa_rst_top/cpurst_b                                                                                                                                        |              327 |            569 |         1.74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                    |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |             1057 |           4228 |         4.00 |
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


