
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'einsx7' on host 'u13-einsx7' (Linux_x86_64 version 4.4.0-169-generic) on Fri May 15 20:11:06 PDT 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/tmp/vivado-hls-oorsjc_r'
Sourcing Tcl script '/tmp/vivado-hls-oorsjc_r/commands.tcl'
INFO: [HLS 200-10] Creating and opening project '/tmp/run-hls-_fk2_e34/project'.
INFO: [HLS 200-10] Adding design file '/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/run-hls-_fk2_e34/project/EdgeMem'.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1161] The maximum of name length is set into 253.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 80989 ; free virtual = 86149
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 80988 ; free virtual = 86149
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read' into 'EdgeMem' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp:139).
INFO: [XFORM 203-603] Inlining function 'tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write' into 'EdgeMem' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp:140).
INFO: [XFORM 203-603] Inlining function 'tlp::istream<unsigned int>::empty' into 'EdgeMem' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp:144).
INFO: [XFORM 203-603] Inlining function 'tlp::istream<unsigned int>::peek' into 'EdgeMem' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp:145).
INFO: [XFORM 203-603] Inlining function 'tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_addr_try_write' into 'EdgeMem' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp:145).
INFO: [XFORM 203-603] Inlining function 'tlp::istream<unsigned int>::read' into 'EdgeMem' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp:146).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 81133 ; free virtual = 86300
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 967.684 ; gain = 537.879 ; free physical = 81178 ; free virtual = 86348
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'edges.read_data.V.data.V' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp:126).
INFO: [XFORM 203-1101] Packing variable 'edge_req_q.fifo.V' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp:125) into a 33-bit variable.
INFO: [XFORM 203-1101] Packing variable 'edge_req_q.peek_val' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp:125) into a 33-bit variable.
INFO: [XFORM 203-1101] Packing variable 'edge_resp_q.fifo.V' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp:125) into a 513-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 970.840 ; gain = 541.035 ; free physical = 81164 ; free virtual = 86337
WARNING: [XFORM 203-561] 'Loop-1' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/EdgeMem.cpp:139:2) in function 'EdgeMem' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 971.840 ; gain = 542.035 ; free physical = 81143 ; free virtual = 86317
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'EdgeMem' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EdgeMem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.81 seconds; current allocated memory: 136.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 136.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EdgeMem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'EdgeMem/edge_req_q_fifo_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EdgeMem/edge_req_q_peek_val' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EdgeMem/edge_resp_q_fifo_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EdgeMem/edges_read_addr_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EdgeMem/edges_read_data_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EdgeMem/edges_read_peek_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EdgeMem/edges_write_addr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EdgeMem/edges_write_data_V_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'EdgeMem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'EdgeMem/edges_read_peek_data_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'EdgeMem/edges_write_addr_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'EdgeMem/edges_write_data_V_data_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'EdgeMem'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 136.878 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 358.94 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 971.840 ; gain = 542.035 ; free physical = 81003 ; free virtual = 86189
INFO: [VHDL 208-304] Generating VHDL RTL for EdgeMem with prefix EdgeMem_.
INFO: [VLOG 209-307] Generating Verilog RTL for EdgeMem with prefix EdgeMem_.
INFO: [HLS 200-112] Total elapsed time: 31.2 seconds; peak allocated memory: 136.878 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri May 15 20:11:37 2020...
