#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Mar 30 18:27:02 2016
# Process ID: 2068
# Log file: D:/Git/DIG_Assignment1/Projeckt/Assemble/planAhead_run_1/planAhead.log
# Journal file: D:/Git/DIG_Assignment1/Projeckt/Assemble/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Git/DIG_Assignment1/Projeckt/Assemble/pa.fromNetlist.tcl
# create_project -name Assemble -dir "D:/Git/DIG_Assignment1/Projeckt/Assemble/planAhead_run_1" -part xc3s500efg320-4
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 441.797 ; gain = 43.496
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Git/DIG_Assignment1/Projeckt/Assemble/Assemble.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Git/DIG_Assignment1/Projeckt/Assemble} }
# set_property target_constrs_file "PINS.ucf" [current_fileset -constrset]
Adding file 'D:/Git/DIG_Assignment1/Projeckt/Assemble/PINS.ucf' to fileset 'constrs_1'
# add_files [list {PINS.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Assemble.ngc ...
WARNING:NetListWriters:298 - No output is written to Assemble.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_12/Mcompar_output_cmp_lt0000_lut<9
   : 1> on block Assemble is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus XLXN_57<2 : 0> on block Assemble is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Assemble.edif ...
ngc2edif: Total memory usage is 83896 kilobytes

Parsing EDIF File [./planAhead_run_1/Assemble.data/cache/Assemble_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Assemble.data/cache/Assemble_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/Git/DIG_Assignment1/Projeckt/Assemble/PINS.ucf]
Finished Parsing UCF File [D:/Git/DIG_Assignment1/Projeckt/Assemble/PINS.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: cb583e35
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 579.348 ; gain = 133.039
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/Git/DIG_Assignment1/Projeckt/Assemble\planAhead_pid2068.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Mar 30 18:28:29 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
