{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622565548005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622565548017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 01:39:07 2021 " "Processing started: Wed Jun 02 01:39:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622565548017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565548017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565548018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622565548692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622565548692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560056 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "date.v " "Can't analyze file -- file date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622565560065 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "watch_date.v " "Can't analyze file -- file watch_date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622565560072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2bcd.v(18) " "Verilog HDL information at bin2bcd.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622565560078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560078 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm.v " "Can't analyze file -- file fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622565560087 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mode_aram.v " "Can't analyze file -- file mode_aram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622565560095 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stopwatch.v " "Can't analyze file -- file stopwatch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622565560103 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(104) " "Verilog HDL warning at mode_stopwatch.v(104): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622565560108 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(109) " "Verilog HDL warning at mode_stopwatch.v(109): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622565560108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_stopwatch " "Found entity 1: mode_stopwatch" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_clk_100hz.v 1 1 " "Found 1 design units, including 1 entities, in source file en_clk_100hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_100hz " "Found entity 1: en_clk_100hz" {  } { { "en_clk_100hz.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk_100hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(36) " "Verilog HDL Implicit Net warning at digital_clock.v(36): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622565560204 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data_mode4 digital_clock.v(32) " "Verilog HDL warning at digital_clock.v(32): object data_mode4 used but never assigned" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1622565560204 "|digital_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_sw0 digital_clock.v(34) " "Verilog HDL or VHDL warning at digital_clock.v(34): object \"data_sw0\" assigned a value but never read" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622565560204 "|digital_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_sw4 digital_clock.v(34) " "Verilog HDL or VHDL warning at digital_clock.v(34): object \"data_sw4\" assigned a value but never read" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622565560204 "|digital_clock"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "digital_clock.v(62) " "Verilog HDL Case Statement information at digital_clock.v(62): all case item expressions in this case statement are onehot" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622565560205 "|digital_clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_sw3 digital_clock.v(62) " "Verilog HDL Always Construct warning at digital_clock.v(62): inferring latch(es) for variable \"data_sw3\", which holds its previous value in one or more paths through the always construct" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622565560205 "|digital_clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_sw2 digital_clock.v(62) " "Verilog HDL Always Construct warning at digital_clock.v(62): inferring latch(es) for variable \"data_sw2\", which holds its previous value in one or more paths through the always construct" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622565560205 "|digital_clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_sw1 digital_clock.v(62) " "Verilog HDL Always Construct warning at digital_clock.v(62): inferring latch(es) for variable \"data_sw1\", which holds its previous value in one or more paths through the always construct" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622565560205 "|digital_clock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_mode4 0 digital_clock.v(32) " "Net \"data_mode4\" at digital_clock.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622565560206 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[0\] digital_clock.v(62) " "Inferred latch for \"data_sw1\[0\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560206 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[1\] digital_clock.v(62) " "Inferred latch for \"data_sw1\[1\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560206 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[2\] digital_clock.v(62) " "Inferred latch for \"data_sw1\[2\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560206 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[3\] digital_clock.v(62) " "Inferred latch for \"data_sw1\[3\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560206 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[0\] digital_clock.v(62) " "Inferred latch for \"data_sw2\[0\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560207 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[1\] digital_clock.v(62) " "Inferred latch for \"data_sw2\[1\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560207 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[2\] digital_clock.v(62) " "Inferred latch for \"data_sw2\[2\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560207 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[3\] digital_clock.v(62) " "Inferred latch for \"data_sw2\[3\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560207 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw3\[0\] digital_clock.v(62) " "Inferred latch for \"data_sw3\[0\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560207 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw3\[1\] digital_clock.v(62) " "Inferred latch for \"data_sw3\[1\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560207 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw3\[2\] digital_clock.v(62) " "Inferred latch for \"data_sw3\[2\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560207 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw3\[3\] digital_clock.v(62) " "Inferred latch for \"data_sw3\[3\]\" at digital_clock.v(62)" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560207 "|digital_clock"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_clk.v 1 1 " "Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_clk " "Found entity 1: debouncer_clk" {  } { { "debouncer_clk.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622565560241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_clk debouncer_clk:sw0 " "Elaborating entity \"debouncer_clk\" for hierarchy \"debouncer_clk:sw0\"" {  } { { "digital_clock.v" "sw0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560243 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622565560271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div debouncer_clk:sw0\|clk_div:U0 " "Elaborating entity \"clk_div\" for hierarchy \"debouncer_clk:sw0\|clk_div:U0\"" {  } { { "debouncer_clk.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.v 1 1 " "Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560297 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622565560297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff debouncer_clk:sw0\|d_ff:U1 " "Elaborating entity \"d_ff\" for hierarchy \"debouncer_clk:sw0\|d_ff:U1\"" {  } { { "debouncer_clk.v" "U1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560299 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560346 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622565560346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_100hz en_clk_100hz:U1 " "Elaborating entity \"en_clk_100hz\" for hierarchy \"en_clk_100hz:U1\"" {  } { { "digital_clock.v" "U1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560351 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(90) " "Verilog HDL warning at watch_time.v(90): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622565560376 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(99) " "Verilog HDL warning at watch_time.v(99): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622565560376 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(108) " "Verilog HDL warning at watch_time.v(108): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622565560376 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(117) " "Verilog HDL warning at watch_time.v(117): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622565560376 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(126) " "Verilog HDL warning at watch_time.v(126): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622565560376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "watch_time.v 1 1 " "Using design file watch_time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch_time " "Found entity 1: watch_time" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622565560378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_time watch_time:TIME " "Elaborating entity \"watch_time\" for hierarchy \"watch_time:TIME\"" {  } { { "digital_clock.v" "TIME" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560380 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_time.v(80) " "Verilog HDL Case Statement warning at watch_time.v(80): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 80 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1622565560382 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(117) " "Verilog HDL Casex/Casez warning at watch_time.v(117): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 117 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622565560382 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(126) " "Verilog HDL Casex/Casez warning at watch_time.v(126): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 126 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622565560382 "|digital_clock|watch_time:TIME"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch.v 1 1 " "Using design file mode_watch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch " "Found entity 1: mode_watch" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622565560405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch mode_watch:MODE0 " "Elaborating entity \"mode_watch\" for hierarchy \"mode_watch:MODE0\"" {  } { { "digital_clock.v" "MODE0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch.v(84) " "Verilog HDL assignment warning at mode_watch.v(84): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560409 "|digital_clock|mode_watch:MODE0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd mode_watch:MODE0\|bin2bcd:CVT_second " "Elaborating entity \"bin2bcd\" for hierarchy \"mode_watch:MODE0\|bin2bcd:CVT_second\"" {  } { { "mode_watch.v" "CVT_second" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(35) " "Verilog HDL assignment warning at bin2bcd.v(35): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560411 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(33) " "Verilog HDL assignment warning at bin2bcd.v(33): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560412 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch_set.v 1 1 " "Using design file mode_watch_set.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch_set " "Found entity 1: mode_watch_set" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560439 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622565560439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch_set mode_watch_set:MODE1 " "Elaborating entity \"mode_watch_set\" for hierarchy \"mode_watch_set:MODE1\"" {  } { { "digital_clock.v" "MODE1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch_set.v(46) " "Verilog HDL assignment warning at mode_watch_set.v(46): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560444 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(105) " "Verilog HDL assignment warning at mode_watch_set.v(105): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560444 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(107) " "Verilog HDL assignment warning at mode_watch_set.v(107): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560444 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(109) " "Verilog HDL assignment warning at mode_watch_set.v(109): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560444 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(166) " "Verilog HDL assignment warning at mode_watch_set.v(166): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(168) " "Verilog HDL assignment warning at mode_watch_set.v(168): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(171) " "Verilog HDL assignment warning at mode_watch_set.v(171): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(173) " "Verilog HDL assignment warning at mode_watch_set.v(173): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(175) " "Verilog HDL assignment warning at mode_watch_set.v(175): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(177) " "Verilog HDL assignment warning at mode_watch_set.v(177): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(179) " "Verilog HDL assignment warning at mode_watch_set.v(179): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(181) " "Verilog HDL assignment warning at mode_watch_set.v(181): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(188) " "Verilog HDL assignment warning at mode_watch_set.v(188): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(190) " "Verilog HDL assignment warning at mode_watch_set.v(190): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(192) " "Verilog HDL assignment warning at mode_watch_set.v(192): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(194) " "Verilog HDL assignment warning at mode_watch_set.v(194): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(196) " "Verilog HDL assignment warning at mode_watch_set.v(196): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(198) " "Verilog HDL assignment warning at mode_watch_set.v(198): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560445 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_stopwatch1.v 1 1 " "Using design file mode_stopwatch1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_stopwatch1 " "Found entity 1: mode_stopwatch1" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560475 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622565560475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_stopwatch1 mode_stopwatch1:MODE2 " "Elaborating entity \"mode_stopwatch1\" for hierarchy \"mode_stopwatch1:MODE2\"" {  } { { "digital_clock.v" "MODE2" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560476 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minute mode_stopwatch1.v(50) " "Verilog HDL Always Construct warning at mode_stopwatch1.v(50): inferring latch(es) for variable \"minute\", which holds its previous value in one or more paths through the always construct" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622565560478 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "second mode_stopwatch1.v(50) " "Verilog HDL Always Construct warning at mode_stopwatch1.v(50): inferring latch(es) for variable \"second\", which holds its previous value in one or more paths through the always construct" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622565560478 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "millis mode_stopwatch1.v(50) " "Verilog HDL Always Construct warning at mode_stopwatch1.v(50): inferring latch(es) for variable \"millis\", which holds its previous value in one or more paths through the always construct" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622565560478 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "millis\[0\] mode_stopwatch1.v(50) " "Inferred latch for \"millis\[0\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "millis\[1\] mode_stopwatch1.v(50) " "Inferred latch for \"millis\[1\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "millis\[2\] mode_stopwatch1.v(50) " "Inferred latch for \"millis\[2\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "millis\[3\] mode_stopwatch1.v(50) " "Inferred latch for \"millis\[3\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "millis\[4\] mode_stopwatch1.v(50) " "Inferred latch for \"millis\[4\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "millis\[5\] mode_stopwatch1.v(50) " "Inferred latch for \"millis\[5\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "millis\[6\] mode_stopwatch1.v(50) " "Inferred latch for \"millis\[6\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "millis\[7\] mode_stopwatch1.v(50) " "Inferred latch for \"millis\[7\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[0\] mode_stopwatch1.v(50) " "Inferred latch for \"second\[0\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[1\] mode_stopwatch1.v(50) " "Inferred latch for \"second\[1\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[2\] mode_stopwatch1.v(50) " "Inferred latch for \"second\[2\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[3\] mode_stopwatch1.v(50) " "Inferred latch for \"second\[3\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[4\] mode_stopwatch1.v(50) " "Inferred latch for \"second\[4\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[5\] mode_stopwatch1.v(50) " "Inferred latch for \"second\[5\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560479 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[6\] mode_stopwatch1.v(50) " "Inferred latch for \"second\[6\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560480 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[7\] mode_stopwatch1.v(50) " "Inferred latch for \"second\[7\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560480 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[0\] mode_stopwatch1.v(50) " "Inferred latch for \"minute\[0\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560480 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[1\] mode_stopwatch1.v(50) " "Inferred latch for \"minute\[1\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560480 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[2\] mode_stopwatch1.v(50) " "Inferred latch for \"minute\[2\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560480 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[3\] mode_stopwatch1.v(50) " "Inferred latch for \"minute\[3\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560480 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[4\] mode_stopwatch1.v(50) " "Inferred latch for \"minute\[4\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560480 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[5\] mode_stopwatch1.v(50) " "Inferred latch for \"minute\[5\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560480 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[6\] mode_stopwatch1.v(50) " "Inferred latch for \"minute\[6\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560480 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[7\] mode_stopwatch1.v(50) " "Inferred latch for \"minute\[7\]\" at mode_stopwatch1.v(50)" {  } { { "mode_stopwatch1.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565560480 "|digital_clock|mode_stopwatch1:MODE2"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_alarm.v 1 1 " "Using design file mode_alarm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_alarm " "Found entity 1: mode_alarm" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622565560517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_alarm mode_alarm:MODE3 " "Elaborating entity \"mode_alarm\" for hierarchy \"mode_alarm:MODE3\"" {  } { { "digital_clock.v" "MODE3" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_alarm mode_alarm.v(34) " "Verilog HDL or VHDL warning at mode_alarm.v(34): object \"set_alarm\" assigned a value but never read" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_alarm.v(42) " "Verilog HDL assignment warning at mode_alarm.v(42): truncated value with size 32 to match size of target (1)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(101) " "Verilog HDL assignment warning at mode_alarm.v(101): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(103) " "Verilog HDL assignment warning at mode_alarm.v(103): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(105) " "Verilog HDL assignment warning at mode_alarm.v(105): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_alarm.v(162) " "Verilog HDL assignment warning at mode_alarm.v(162): truncated value with size 32 to match size of target (3)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_alarm.v(164) " "Verilog HDL assignment warning at mode_alarm.v(164): truncated value with size 32 to match size of target (3)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(167) " "Verilog HDL assignment warning at mode_alarm.v(167): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(169) " "Verilog HDL assignment warning at mode_alarm.v(169): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(171) " "Verilog HDL assignment warning at mode_alarm.v(171): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(173) " "Verilog HDL assignment warning at mode_alarm.v(173): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(175) " "Verilog HDL assignment warning at mode_alarm.v(175): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(177) " "Verilog HDL assignment warning at mode_alarm.v(177): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(189) " "Verilog HDL assignment warning at mode_alarm.v(189): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(191) " "Verilog HDL assignment warning at mode_alarm.v(191): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(193) " "Verilog HDL assignment warning at mode_alarm.v(193): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(195) " "Verilog HDL assignment warning at mode_alarm.v(195): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(197) " "Verilog HDL assignment warning at mode_alarm.v(197): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(199) " "Verilog HDL assignment warning at mode_alarm.v(199): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560523 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622565560553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_clock.v" "LCLK" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(34) " "Verilog HDL Declaration information at lcd_driver.v(34): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622565560578 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565560582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622565560582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "digital_clock.v" "DRV" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565560584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(201) " "Verilog HDL or VHDL warning at lcd_driver.v(201): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622565560586 "|digital_clock|lcd_driver:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(48) " "Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622565560586 "|digital_clock|lcd_driver:comb_4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod0\"" {  } { { "watch_time.v" "Mod0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622565562161 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod1\"" {  } { { "watch_time.v" "Mod1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622565562161 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1622565562161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod0\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565562242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod0 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622565562242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622565562242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622565562242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622565562242 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622565562242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_p9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565562311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565562311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565562344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565562344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565562382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565562382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565562455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565562455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565562524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565562524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod1\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565562548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod1 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622565562548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622565562548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622565562548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622565562548 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622565562548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r9m " "Found entity 1: lpm_divide_r9m" {  } { { "db/lpm_divide_r9m.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_r9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565562620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565562620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565562660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565562660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m4f " "Found entity 1: alt_u_div_m4f" {  } { { "db/alt_u_div_m4f.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/alt_u_div_m4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622565562719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565562719 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622565563086 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622565563117 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622565563118 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622565566654 "|digital_clock|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622565566654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622565566810 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622565569461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565569548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622565569748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622565569748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1670 " "Implemented 1670 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622565569896 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622565569896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1649 " "Implemented 1649 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622565569896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622565569896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622565569927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 01:39:29 2021 " "Processing ended: Wed Jun 02 01:39:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622565569927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622565569927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622565569927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622565569927 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1622565571285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622565571297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 01:39:30 2021 " "Processing started: Wed Jun 02 01:39:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622565571297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1622565571297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1622565571297 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1622565571507 ""}
{ "Info" "0" "" "Project  = digital_clock" {  } {  } 0 0 "Project  = digital_clock" 0 0 "Fitter" 0 0 1622565571508 ""}
{ "Info" "0" "" "Revision = digital_clock" {  } {  } 0 0 "Revision = digital_clock" 0 0 "Fitter" 0 0 1622565571508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1622565571611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1622565571612 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_clock EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"digital_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622565571634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622565571697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622565571697 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622565571822 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622565571832 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622565572228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622565572228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622565572228 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622565572228 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622565572233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622565572233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622565572233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622565572233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622565572233 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622565572233 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622565572236 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1622565572801 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_clock.sdc " "Synopsys Design Constraints File file not found: 'digital_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622565572803 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622565572803 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1622565572826 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1622565572827 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622565572828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622565572976 ""}  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622565572976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~0  " "Automatically promoted node Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622565572976 ""}  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622565572976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~1  " "Automatically promoted node Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622565572976 ""}  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622565572976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux0~0  " "Automatically promoted node Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622565572976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_driver:DRV\|Selector1~1 " "Destination node lcd_driver:DRV\|Selector1~1" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572976 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622565572976 ""}  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622565572976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw0\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw0\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw0\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw0\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622565572977 ""}  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622565572977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw1\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw1\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw1\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw1\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622565572977 ""}  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622565572977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw2\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw2\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw2\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw2\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622565572977 ""}  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622565572977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw3\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw3\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw3\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw3\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622565572977 ""}  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622565572977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_alarm:MODE3\|bin_alarm\[0\] " "Destination node mode_alarm:MODE3\|bin_alarm\[0\]" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_alarm:MODE3\|bin_alarm\[47\] " "Destination node mode_alarm:MODE3\|bin_alarm\[47\]" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_alarm:MODE3\|bin_alarm\[46\] " "Destination node mode_alarm:MODE3\|bin_alarm\[46\]" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_alarm:MODE3\|bin_alarm\[45\] " "Destination node mode_alarm:MODE3\|bin_alarm\[45\]" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_alarm:MODE3\|bin_alarm\[44\] " "Destination node mode_alarm:MODE3\|bin_alarm\[44\]" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_alarm:MODE3\|bin_alarm\[43\] " "Destination node mode_alarm:MODE3\|bin_alarm\[43\]" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_alarm:MODE3\|bin_alarm\[42\] " "Destination node mode_alarm:MODE3\|bin_alarm\[42\]" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_alarm:MODE3\|bin_alarm\[41\] " "Destination node mode_alarm:MODE3\|bin_alarm\[41\]" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_alarm:MODE3\|bin_alarm\[40\] " "Destination node mode_alarm:MODE3\|bin_alarm\[40\]" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_alarm:MODE3\|bin_alarm\[39\] " "Destination node mode_alarm:MODE3\|bin_alarm\[39\]" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622565572977 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1622565572977 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622565572977 ""}  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622565572977 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622565573287 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622565573289 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622565573289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622565573291 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622565573294 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622565573300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622565573300 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622565573301 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622565573375 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1622565573378 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622565573378 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622565573422 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1622565573427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622565573961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622565574427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622565574445 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622565577396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622565577396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622565577769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1622565578973 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622565578973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1622565580390 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622565580390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622565580394 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.61 " "Total time spent on timing analysis during the Fitter is 1.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1622565580538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622565580553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622565580808 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622565580810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622565581147 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622565581920 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.fit.smsg " "Generated suppressed messages file C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622565582255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5502 " "Peak virtual memory: 5502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622565582806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 01:39:42 2021 " "Processing ended: Wed Jun 02 01:39:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622565582806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622565582806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622565582806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622565582806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1622565584035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622565584045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 01:39:43 2021 " "Processing started: Wed Jun 02 01:39:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622565584045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1622565584045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1622565584045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1622565584387 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1622565584708 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1622565584724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622565584898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 01:39:44 2021 " "Processing ended: Wed Jun 02 01:39:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622565584898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622565584898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622565584898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1622565584898 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1622565585549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1622565586339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622565586350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 01:39:45 2021 " "Processing started: Wed Jun 02 01:39:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622565586350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1622565586350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digital_clock -c digital_clock " "Command: quartus_sta digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1622565586350 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1622565586604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1622565587094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1622565587094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565587142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565587142 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1622565587334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_clock.sdc " "Synopsys Design Constraints File file not found: 'digital_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1622565587382 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565587382 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622565587387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dip_sw\[0\] dip_sw\[0\] " "create_clock -period 1.000 -name dip_sw\[0\] dip_sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622565587387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw2\|clk_div:U0\|myclk debouncer_clk:sw2\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw2\|clk_div:U0\|myclk debouncer_clk:sw2\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622565587387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw0\|clk_div:U0\|myclk debouncer_clk:sw0\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw0\|clk_div:U0\|myclk debouncer_clk:sw0\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622565587387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw1\|clk_div:U0\|myclk debouncer_clk:sw1\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw1\|clk_div:U0\|myclk debouncer_clk:sw1\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622565587387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw3\|clk_div:U0\|myclk debouncer_clk:sw3\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw3\|clk_div:U0\|myclk debouncer_clk:sw3\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622565587387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name en_clk:U0\|en_1hz en_clk:U0\|en_1hz " "create_clock -period 1.000 -name en_clk:U0\|en_1hz en_clk:U0\|en_1hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622565587387 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622565587387 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1622565587404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622565587407 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1622565587407 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1622565587417 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1622565587515 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622565587515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.518 " "Worst-case setup slack is -9.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.518           -2402.713 clk  " "   -9.518           -2402.713 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.739             -24.310 dip_sw\[0\]  " "   -2.739             -24.310 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -0.197 debouncer_clk:sw2\|clk_div:U0\|myclk  " "   -0.197              -0.197 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.012               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.013               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.013               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 en_clk:U0\|en_1hz  " "    0.114               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565587517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 dip_sw\[0\]  " "    0.409               0.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 en_clk:U0\|en_1hz  " "    0.497               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.526               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.528               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.528               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.726               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565587531 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622565587537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622565587544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -904.122 clk  " "   -3.000            -904.122 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dip_sw\[0\]  " "   -3.000              -3.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 en_clk:U0\|en_1hz  " "   -1.487              -1.487 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565587551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565587551 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622565587696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1622565587725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1622565588149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622565588363 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1622565588390 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622565588390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.837 " "Worst-case setup slack is -8.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.837           -2210.190 clk  " "   -8.837           -2210.190 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.615             -23.209 dip_sw\[0\]  " "   -2.615             -23.209 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -0.095 debouncer_clk:sw2\|clk_div:U0\|myclk  " "   -0.095              -0.095 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.113               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.113               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.113               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 en_clk:U0\|en_1hz  " "    0.208               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565588394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.276 " "Worst-case hold slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 dip_sw\[0\]  " "    0.276               0.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk  " "    0.400               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 en_clk:U0\|en_1hz  " "    0.445               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.493               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.493               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.493               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.669               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565588417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622565588420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622565588428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -904.122 clk  " "   -3.000            -904.122 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dip_sw\[0\]  " "   -3.000              -3.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 en_clk:U0\|en_1hz  " "   -1.487              -1.487 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565588432 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622565588594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622565588766 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1622565588776 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622565588776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.480 " "Worst-case setup slack is -3.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.480            -764.834 clk  " "   -3.480            -764.834 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688              -4.225 dip_sw\[0\]  " "   -0.688              -4.225 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.499               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.566               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.567               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.567               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 en_clk:U0\|en_1hz  " "    0.626               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565588780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 dip_sw\[0\]  " "    0.133               0.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 clk  " "    0.164               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.205               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.205               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.205               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 en_clk:U0\|en_1hz  " "    0.208               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.280               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565588795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622565588802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622565588815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -651.263 clk  " "   -3.000            -651.263 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dip_sw\[0\]  " "   -3.000              -3.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 en_clk:U0\|en_1hz  " "   -1.000              -1.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622565588820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622565588820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622565589388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622565589389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622565589498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 01:39:49 2021 " "Processing ended: Wed Jun 02 01:39:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622565589498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622565589498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622565589498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1622565589498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1622565590695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622565590706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 01:39:50 2021 " "Processing started: Wed Jun 02 01:39:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622565590706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622565590706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622565590706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1622565591439 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_85c_slow.vo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_85c_slow.vo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622565591933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_0c_slow.vo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_0c_slow.vo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622565592184 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_min_1200mv_0c_fast.vo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_min_1200mv_0c_fast.vo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622565592426 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock.vo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock.vo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622565592695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_85c_v_slow.sdo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622565592883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_0c_v_slow.sdo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622565593072 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_min_1200mv_0c_v_fast.sdo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622565593256 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_v.sdo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_v.sdo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622565593441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622565593509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 01:39:53 2021 " "Processing ended: Wed Jun 02 01:39:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622565593509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622565593509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622565593509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1622565593509 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus Prime Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1622565594182 ""}
