INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gabri/OneDrive/Desktop/Vivado Projects/test_v/test_v.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/gabri/OneDrive/Desktop/Vivado Projects/test_v/test_v.srcs/sources_1/new/test.v:11]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gabri/OneDrive/Desktop/Vivado Projects/test_v/test_v.srcs/sim_1/new/test_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_tb'
