#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Oct  5 10:09:14 2024
# Process ID: 1957890
# Current directory: /home/george/Projects/CameraFPGA/camera.runs/impl_1
# Command line: vivado -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file: /home/george/Projects/CameraFPGA/camera.runs/impl_1/top_wrapper.vdi
# Journal file: /home/george/Projects/CameraFPGA/camera.runs/impl_1/vivado.jou
# Running On        :george-MacBookPro
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i9-9980HK CPU @ 2.40GHz
# CPU Frequency     :2399.531 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :67320 MB
# Swap memory       :2147 MB
# Total Virtual     :69468 MB
# Available Virtual :53439 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1350.977 ; gain = 2.992 ; free physical = 25020 ; free virtual = 50840
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/george/Projects/ip_repo/axis_spi_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/george/Projects/ip_repo/spi_dma_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/george/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top top_wrapper -part xc7z020clg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Device 21-9227] Part: xc7z020clg484-2 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1763.129 ; gain = 0.000 ; free physical = 24638 ; free virtual = 50446
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0_board.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0_board.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0_board.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0_board.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.262 ; gain = 523.766 ; free physical = 24132 ; free virtual = 49930
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0_board.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0_board.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0_board.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0_board.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc] for cell 'top_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc:54]
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc:50]
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc]
WARNING: [Constraints 18-619] A clock with name 'ddr_clk_p_i_0_0' already exists, overwriting the previous clock with the same name. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:129]
INFO: [Timing 38-2] Deriving generated clocks [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:130]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[0]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:182]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:182]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[1]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:183]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:183]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[2]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:184]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:184]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[3]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:185]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:185]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[4]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:186]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:186]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[5]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:187]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:187]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[6]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:188]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:188]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[7]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:189]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:189]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[8]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:190]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:190]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[9]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:191]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:191]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[10]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:192]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:192]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[11]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:193]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:193]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[12]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:194]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:194]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[13]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:195]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:195]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[14]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:196]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:196]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[15]' is not a valid endpoint. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:197]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_hs_p'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[3]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[2]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[1]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[0]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[3]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[3]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[2]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[2]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[1]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[1]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[0]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[0]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_hs_p'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_hs_n'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[3]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[2]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[1]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[0]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[3]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[2]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[1]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[0]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_p'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_n'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_n'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_p'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[3]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[2]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[1]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[0]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[3]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[2]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[1]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[0]'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:235]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:235]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:248]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:249]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:249]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk'. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:250]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:250]
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc]
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_register_slice_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:16]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:19]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:25]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:28]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:31]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:34]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:38]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:41]
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_register_slice_0/inst'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
INFO: [Project 1-1714] 28 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 24 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.340 ; gain = 0.000 ; free physical = 23951 ; free virtual = 49769
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

17 Infos, 69 Warnings, 55 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2820.340 ; gain = 1436.492 ; free physical = 23951 ; free virtual = 49769
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2820.340 ; gain = 0.000 ; free physical = 24006 ; free virtual = 49810

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 115082c39

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2820.340 ; gain = 0.000 ; free physical = 24004 ; free virtual = 49808

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 115082c39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23706 ; free virtual = 49524

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 115082c39

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23706 ; free virtual = 49524
Phase 1 Initialization | Checksum: 115082c39

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23706 ; free virtual = 49524

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 115082c39

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23706 ; free virtual = 49524

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 115082c39

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23706 ; free virtual = 49524
Phase 2 Timer Update And Timing Data Collection | Checksum: 115082c39

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23706 ; free virtual = 49524

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 24 inverters resulting in an inversion of 158 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1452f0c96

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23710 ; free virtual = 49529
Retarget | Checksum: 1452f0c96
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 86 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: e1520eb5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23710 ; free virtual = 49529
Constant propagation | Checksum: e1520eb5
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 10e478944

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23719 ; free virtual = 49535
Sweep | Checksum: 10e478944
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 460 cells
INFO: [Opt 31-1021] In phase Sweep, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 10e478944

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23719 ; free virtual = 49535
BUFG optimization | Checksum: 10e478944
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 10e478944

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23719 ; free virtual = 49535
Shift Register Optimization | Checksum: 10e478944
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 10e478944

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23719 ; free virtual = 49535
Post Processing Netlist | Checksum: 10e478944
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 140938b45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23721 ; free virtual = 49537

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23722 ; free virtual = 49539
Phase 9.2 Verifying Netlist Connectivity | Checksum: 140938b45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23722 ; free virtual = 49539
Phase 9 Finalization | Checksum: 140938b45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23722 ; free virtual = 49539
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |              86  |                                             13  |
|  Constant propagation         |               8  |              16  |                                              2  |
|  Sweep                        |               0  |             460  |                                              6  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 140938b45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2834.113 ; gain = 0.000 ; free physical = 23722 ; free virtual = 49539

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 110a197d0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23581 ; free virtual = 49400
Ending Power Optimization Task | Checksum: 110a197d0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.012 ; gain = 308.898 ; free physical = 23581 ; free virtual = 49400

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 110a197d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23581 ; free virtual = 49400

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23581 ; free virtual = 49400
Ending Netlist Obfuscation Task | Checksum: 82e3e999

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23581 ; free virtual = 49400
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 69 Warnings, 55 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3143.012 ; gain = 322.672 ; free physical = 23581 ; free virtual = 49400
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/george/Projects/CameraFPGA/camera.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23578 ; free virtual = 49385
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23578 ; free virtual = 49385
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23577 ; free virtual = 49385
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23564 ; free virtual = 49385
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23564 ; free virtual = 49385
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23564 ; free virtual = 49386
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23564 ; free virtual = 49386
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraFPGA/camera.runs/impl_1/top_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23578 ; free virtual = 49398
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 409b2ff5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23578 ; free virtual = 49398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23578 ; free virtual = 49398

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-461] A non-muxed BUFG 'top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg' is driven by another global buffer 'top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG'. Remove non-muxed BUFG if it is not desired.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f3f3dc90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23583 ; free virtual = 49405

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e77d037a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23603 ; free virtual = 49413

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e77d037a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23603 ; free virtual = 49413
Phase 1 Placer Initialization | Checksum: 1e77d037a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23603 ; free virtual = 49413

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cc44e176

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23627 ; free virtual = 49435

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2673b0b3c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23627 ; free virtual = 49435

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22a9098ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23627 ; free virtual = 49435

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f3ba9b0b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:12 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23628 ; free virtual = 49435

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 119 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 45 nets or LUTs. Breaked 0 LUT, combined 45 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23628 ; free virtual = 49435

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             45  |                    45  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             45  |                    45  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15a856f45

Time (s): cpu = 00:00:45 ; elapsed = 00:00:13 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23615 ; free virtual = 49435
Phase 2.4 Global Placement Core | Checksum: 10426303b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23615 ; free virtual = 49435
Phase 2 Global Placement | Checksum: 10426303b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23615 ; free virtual = 49435

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f17b96fa

Time (s): cpu = 00:00:48 ; elapsed = 00:00:14 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23615 ; free virtual = 49435

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b5b679a2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23616 ; free virtual = 49436

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 227f3345f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23622 ; free virtual = 49442

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22fe71d37

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23622 ; free virtual = 49441

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19fb530ef

Time (s): cpu = 00:00:54 ; elapsed = 00:00:16 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23622 ; free virtual = 49444

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f0661335

Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23621 ; free virtual = 49443

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bc19fd3e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23620 ; free virtual = 49442

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d9333aed

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23620 ; free virtual = 49442

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1dd7617bf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:21 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23616 ; free virtual = 49436
Phase 3 Detail Placement | Checksum: 1dd7617bf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:21 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23616 ; free virtual = 49436

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 203df28a9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.800 | TNS=-8224.282 |
Phase 1 Physical Synthesis Initialization | Checksum: 15331536f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49432
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2275a63d5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49432
Phase 4.1.1.1 BUFG Insertion | Checksum: 203df28a9

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49432

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.762. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d31948bb

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49434

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49434
Phase 4.1 Post Commit Optimization | Checksum: 1d31948bb

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49434

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d31948bb

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49434

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d31948bb

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49434
Phase 4.3 Placer Reporting | Checksum: 1d31948bb

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49434

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49434

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49434
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14edfc828

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49434
Ending Placer Task | Checksum: c66ecc2d

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49434
88 Infos, 70 Warnings, 55 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23612 ; free virtual = 49434
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23565 ; free virtual = 49385
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23533 ; free virtual = 49353
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23530 ; free virtual = 49352
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23505 ; free virtual = 49336
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23505 ; free virtual = 49336
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23505 ; free virtual = 49337
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23505 ; free virtual = 49337
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23505 ; free virtual = 49338
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23505 ; free virtual = 49338
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraFPGA/camera.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23493 ; free virtual = 49319
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.61s |  WALL: 1.03s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23493 ; free virtual = 49319

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.762 | TNS=-8215.130 |
Phase 1 Physical Synthesis Initialization | Checksum: 156e988b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23501 ; free virtual = 49327
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.762 | TNS=-8215.130 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 156e988b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23501 ; free virtual = 49327

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.762 | TNS=-8215.130 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.762 | TNS=-8214.790 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.762 | TNS=-8214.450 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.762 | TNS=-8214.110 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.758 | TNS=-8213.770 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.758 | TNS=-8213.748 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.758 | TNS=-8213.726 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.758 | TNS=-8213.704 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8213.682 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8213.693 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8213.704 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/Q[5].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/par_data_o_reg[5]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8213.501 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/Q[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/par_data_o_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8213.297 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/edge_cap_0/inc_delay.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/edge_cap_0/rising_o_reg
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/edge_cap_0/inc_delay. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8212.869 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8212.741 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8212.612 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8212.482 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8212.353 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/edge_cap0/capture_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/edge_cap0/capture_reg_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/edge_cap0/capture_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8212.044 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/data0.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/data0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8211.736 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/edge_cap0/E[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/edge_cap0/rising_o_reg
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/edge_cap0/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8211.427 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/data9.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/par_data_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/data9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8211.117 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/edge_cap0/E[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/edge_cap0/rising_o_reg
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/edge_cap0/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8210.955 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_reg_n_0_[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8210.839 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-8210.851 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.741 | TNS=-8210.862 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[4].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[4]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.741 | TNS=-8210.623 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[5].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[5]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.741 | TNS=-8210.383 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[6].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[6]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.741 | TNS=-8210.429 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-8210.341 |
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/hold_off_timer_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/sel. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.699 | TNS=-8203.540 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.699 | TNS=-8203.100 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.699 | TNS=-8202.661 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.699 | TNS=-8202.221 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.691 | TNS=-8201.780 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.691 | TNS=-8201.661 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.691 | TNS=-8201.542 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.691 | TNS=-8201.423 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8201.305 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8201.315 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8201.325 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8201.289 |
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/idelay2_0_i_1
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8130.633 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/data10.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/data10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8130.438 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/data6.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/par_data_reg[5]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/data6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8130.280 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/data3.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/par_data_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/data3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8130.088 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/data2.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/par_data_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/data2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8129.929 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/data3.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/par_data_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/data3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8129.738 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/data7.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/par_data_reg[6]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/data7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8129.579 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/data9.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/par_data_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/data9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8129.387 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/data7.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_reg[6]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/data7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8129.244 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/data8.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/data8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8129.099 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8128.733 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8128.368 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8128.001 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8127.636 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/Q[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/par_data_o_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8127.439 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/Q[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/par_data_o_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8127.244 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8127.263 |
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8127.263 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23559 ; free virtual = 49372
Phase 3 Critical Path Optimization | Checksum: 14a272856

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23571 ; free virtual = 49378

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8127.263 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8127.276 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8127.323 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8127.258 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8127.195 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.689 | TNS=-8127.130 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.663 | TNS=-8127.066 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[4].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[4]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.663 | TNS=-8126.975 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[5].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[5]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.663 | TNS=-8126.883 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[6].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[6]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.663 | TNS=-8126.791 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.656 | TNS=-8126.698 |
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/sel. Net driver top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer[0]_i_1__29 was replaced.
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/sel. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.628 | TNS=-8075.586 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.628 | TNS=-8075.588 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.628 | TNS=-8075.590 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.628 | TNS=-8075.593 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.627 | TNS=-8075.594 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.627 | TNS=-8075.481 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.627 | TNS=-8075.366 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.627 | TNS=-8075.252 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8075.139 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8075.102 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8075.064 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8075.080 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8075.113 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8075.147 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8075.182 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8075.130 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8075.077 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8075.025 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8074.973 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/data11.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/data11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8074.769 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8074.462 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8074.157 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.624 | TNS=-8074.201 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-8074.247 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-8074.388 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-8074.530 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-8074.672 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/timer_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/timer_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/timer_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/timer_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/timer_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/timer_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/timer_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/timer_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/timer_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/Q[6].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o_reg[6]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23549 ; free virtual = 49375
Phase 4 Critical Path Optimization | Checksum: 22c1c8eb9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23549 ; free virtual = 49375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23549 ; free virtual = 49375
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.619 | TNS=-8065.499 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.143  |        149.631  |            0  |              0  |                   107  |           0  |           2  |  00:00:13  |
|  Total          |          0.143  |        149.631  |            0  |              0  |                   107  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23549 ; free virtual = 49375
Ending Physical Synthesis Task | Checksum: ff741923

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23549 ; free virtual = 49375
INFO: [Common 17-83] Releasing license: Implementation
420 Infos, 70 Warnings, 55 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23549 ; free virtual = 49375
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23547 ; free virtual = 49374
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23520 ; free virtual = 49358
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23520 ; free virtual = 49358
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23520 ; free virtual = 49358
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23520 ; free virtual = 49359
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23520 ; free virtual = 49360
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23520 ; free virtual = 49360
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraFPGA/camera.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 52518eb7 ConstDB: 0 ShapeSum: 54e05dd8 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 32b1ed16 | NumContArr: 968f1c20 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e92fe70

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23303 ; free virtual = 49127

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e92fe70

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23303 ; free virtual = 49127

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e92fe70

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23312 ; free virtual = 49136
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21e2d3581

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23303 ; free virtual = 49127
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.493 | TNS=-7719.114| WHS=-0.360 | THS=-247.722|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 23e2fb357

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23314 ; free virtual = 49135
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.493 | TNS=-7716.546| WHS=-0.360 | THS=-51.101|

Phase 2.4 Update Timing for Bus Skew | Checksum: 14ebd7b9d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23314 ; free virtual = 49136

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7711
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7711
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 182e7c982

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23298 ; free virtual = 49119

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 182e7c982

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23298 ; free virtual = 49119

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 29427c4c8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23289 ; free virtual = 49125
Phase 4 Initial Routing | Checksum: 29427c4c8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3143.012 ; gain = 0.000 ; free physical = 23289 ; free virtual = 49125
INFO: [Route 35-580] Design has 55 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===================================+===================================+===============================================================================================+
| Launch Setup Clock                | Launch Hold Clock                 | Pin                                                                                           |
+===================================+===================================+===============================================================================================+
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_o_reg[5]/D |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_o_reg[1]/D |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_o_reg[4]/D |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/par_data_o_reg[2]/D |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_o_reg[0]/D |
+-----------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 718
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.543 | TNS=-7991.754| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 30a921965

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 3151.094 ; gain = 8.082 ; free physical = 23300 ; free virtual = 49136

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.555 | TNS=-8012.096| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 23325f866

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 3151.094 ; gain = 8.082 ; free physical = 23301 ; free virtual = 49137
Phase 5 Rip-up And Reroute | Checksum: 23325f866

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 3151.094 ; gain = 8.082 ; free physical = 23301 ; free virtual = 49137

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f1dd6b80

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 3151.094 ; gain = 8.082 ; free physical = 23271 ; free virtual = 49137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.543 | TNS=-7991.754| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 3415b122a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 23071 ; free virtual = 49019

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 3415b122a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 23071 ; free virtual = 49019
Phase 6 Delay and Skew Optimization | Checksum: 3415b122a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 23071 ; free virtual = 49019

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.543 | TNS=-7990.090| WHS=0.072  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2fe34c066

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 23097 ; free virtual = 49010
Phase 7 Post Hold Fix | Checksum: 2fe34c066

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 23097 ; free virtual = 49010

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.74278 %
  Global Horizontal Routing Utilization  = 2.09145 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2fe34c066

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 23095 ; free virtual = 49009

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2fe34c066

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 23094 ; free virtual = 49001

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 3106467f2

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 22930 ; free virtual = 48911

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 3106467f2

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 22930 ; free virtual = 48911

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.543 | TNS=-7990.090| WHS=0.072  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 3106467f2

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 22930 ; free virtual = 48911
Total Elapsed time in route_design: 38.08 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: f77deacd

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 22934 ; free virtual = 48912
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: f77deacd

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 22933 ; free virtual = 48924

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
437 Infos, 71 Warnings, 55 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 3176.094 ; gain = 33.082 ; free physical = 22934 ; free virtual = 48924
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/george/Projects/CameraFPGA/camera.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/george/Projects/CameraFPGA/camera.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
457 Infos, 72 Warnings, 56 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 3264.137 ; gain = 88.043 ; free physical = 22399 ; free virtual = 48533
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3264.137 ; gain = 0.000 ; free physical = 22380 ; free virtual = 48536
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3264.137 ; gain = 0.000 ; free physical = 22328 ; free virtual = 48542
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3264.137 ; gain = 0.000 ; free physical = 22328 ; free virtual = 48542
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3264.137 ; gain = 0.000 ; free physical = 22319 ; free virtual = 48532
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3264.137 ; gain = 0.000 ; free physical = 22319 ; free virtual = 48532
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3264.137 ; gain = 0.000 ; free physical = 22319 ; free virtual = 48521
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3264.137 ; gain = 0.000 ; free physical = 22319 ; free virtual = 48514
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraFPGA/camera.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/peripherals_0/axi_quad_spi_disp>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/peripherals_0/axi_quad_spi_disp>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer badc_spi_0_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer badc_spi_0_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer disp_spi_0_io0_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer disp_spi_0_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer disp_spi_0_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg is driven by another global buffer top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG. Remove non-muxed BUFG if it is not desired
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
473 Infos, 80 Warnings, 56 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3491.336 ; gain = 227.199 ; free physical = 22317 ; free virtual = 48287
INFO: [Common 17-206] Exiting Vivado at Sat Oct  5 10:12:39 2024...
