<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2014</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/pact2014">PACT 2014:
Edmonton, AB, Canada</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/IEEEpact/pact2014">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/IEEEpact/pact2014">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/pact2014">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/pact2014">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/IEEEpact/index.html">back to PACT</a></p><ul>
</ul>

 

<h2>Keynote I</h2>
 

<ul>
</ul>



<h2>Best papers</h2>
 

<ul>
<li id="DieguesRR14"><a href="http://dblp.dagstuhl.de/pers/hc/d/Diegues:Nuno">Nuno Diegues</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Romano:Paolo">Paolo Romano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rodrigues:Lu=iacute=s">Lu&#237;s Rodrigues</a>:<br /><b>Virtues and limitations of commodity hardware transactional memory.</b> 3-14<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628080"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DieguesRR14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DieguesRR14.xml">XML</a></small></small></li>
<li id="SartorHBEM14"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sartor:Jennifer_B=">Jennifer B. Sartor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Heirman:Wim">Wim Heirman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blackburn:Stephen_M=">Stephen M. Blackburn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKinley:Kathryn_S=">Kathryn S. McKinley</a>:<br /><b>Cooperative cache scrubbing.</b> 15-26<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628083"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SartorHBEM14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SartorHBEM14.xml">XML</a></small></small></li>
<li id="HarshvardhanFAR14"><a href="http://dblp.dagstuhl.de/pers/hc/h/Harshvardhan:">Harshvardhan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fidel:Adam">Adam Fidel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amato:Nancy_M=">Nancy M. Amato</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rauchwerger:Lawrence">Lawrence Rauchwerger</a>:<br /><b>KLA: a new algorithmic paradigm for parallel graph computations.</b> 27-38<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628091"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HarshvardhanFAR14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HarshvardhanFAR14.xml">XML</a></small></small></li>
<li id="BondhugulaBCPV14"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bondhugula:Uday">Uday Bondhugula</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bandishti:Vinayaka">Vinayaka Bandishti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cohen:Albert">Albert Cohen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Potron:Guillain">Guillain Potron</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vasilache:Nicolas">Nicolas Vasilache</a>:<br /><b>Tiling and optimizing time-iterated computations on periodic domains.</b> 39-50<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628106"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BondhugulaBCPV14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BondhugulaBCPV14.xml">XML</a></small></small></li>
</ul>



<h2>Session 2A:
cache hierarchies (I)</h2>
 

<ul>
<li id="HuangN14"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Cheng=Chieh">Cheng-Chieh Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nagarajan:Vijay">Vijay Nagarajan</a>:<br /><b>ATCache: reducing DRAM cache latency via a small SRAM tag cache.</b> 51-60<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628089"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HuangN14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HuangN14.xml">XML</a></small></small></li>
<li id="ZhangSSFZF14"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Lunkai">Lunkai Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Strukov:Dmitri_B=">Dmitri B. Strukov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Saadeldeen:Hebatallah">Hebatallah Saadeldeen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fan:Dongrui">Dongrui Fan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Mingzhe">Mingzhe Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franklin:Diana">Diana Franklin</a>:<br /><b>SpongeDirectory: flexible sparse directories utilizing multi-level memristors.</b> 61-74<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628081"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhangSSFZF14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhangSSFZF14.xml">XML</a></small></small></li>
<li id="ChadhaMN14"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chadha:Gaurav">Gaurav Chadha</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Narayanasamy:Satish">Satish Narayanasamy</a>:<br /><b>EFetch: optimizing instruction fetch for event-driven webapplications.</b> 75-86<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628103"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ChadhaMN14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ChadhaMN14.xml">XML</a></small></small></li>
<li id="PandaB14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Panda:Biswabandan">Biswabandan Panda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balachandran:Shankar">Shankar Balachandran</a>:<br /><b>XStream: cross-core spatial streaming based MLC prefetchers for parallel applications in CMPs.</b> 87-98<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628073"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PandaB14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PandaB14.xml">XML</a></small></small></li>
</ul>



<h2>Session 2B1:
parallelism studies</h2>
 

<ul>
<li id="SeguljaA14"><a href="http://dblp.dagstuhl.de/pers/hc/s/Segulja:Cedomir">Cedomir Segulja</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abdelrahman:Tarek_S=">Tarek S. Abdelrahman</a>:<br /><b>What is the cost of weak determinism?</b> 99-112<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628099"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SeguljaA14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SeguljaA14.xml">XML</a></small></small></li>
<li id="FatehiG14"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fatehi:Ehsan">Ehsan Fatehi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gratz:Paul">Paul Gratz</a>:<br /><b>ILP and TLP in shared memory applications: a limit study.</b> 113-126<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628093"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/FatehiG14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/FatehiG14.xml">XML</a></small></small></li>
</ul>



<h2>Session 2B2:
algorithms</h2>
 

<ul>
<li id="JungPL14"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jung:Wookeun">Wookeun Jung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Jongsoo">Jongsoo Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaejin">Jaejin Lee</a>:<br /><b>Versatile and scalable parallel histogram construction.</b> 127-138<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628108"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JungPL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JungPL14.xml">XML</a></small></small></li>
<li id="CameronSSH0HL14"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cameron:Robert_D=">Robert D. Cameron</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shermer:Thomas_C=">Thomas C. Shermer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shriraman:Arrvindh">Arrvindh Shriraman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Herdy:Kenneth_S=">Kenneth S. Herdy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin_0003:Dan">Dan Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hull:Benjamin_R=">Benjamin R. Hull</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Meng">Meng Lin</a>:<br /><b>Bitwise data parallelism in regular expression matching.</b> 139-150<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628079"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CameronSSH0HL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CameronSSH0HL14.xml">XML</a></small></small></li>
</ul>



<h2>Session 3A:
gpus (I)</h2>
 

<ul>
<li id="KaleemBSLHP14"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kaleem:Rashid">Rashid Kaleem</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Barik:Rajkishore">Rajkishore Barik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shpeisman:Tatiana">Tatiana Shpeisman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lewis:Brian_T=">Brian T. Lewis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Chunling">Chunling Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pingali:Keshav">Keshav Pingali</a>:<br /><b>Adaptive heterogeneous scheduling for integrated GPUs.</b> 151-162<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628088"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KaleemBSLHP14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KaleemBSLHP14.xml">XML</a></small></small></li>
<li id="JablinJMH14"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jablin:James_A=">James A. Jablin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jablin:Thomas_B=">Thomas B. Jablin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Herlihy:Maurice">Maurice Herlihy</a>:<br /><b>Warp-aware trace scheduling for GPUs.</b> 163-174<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628101"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JablinJMH14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JablinJMH14.xml">XML</a></small></small></li>
<li id="LeeW14"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Shin=Ying">Shin-Ying Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Carole=Jean">Carole-Jean Wu</a>:<br /><b>CAWS: criticality-aware warp scheduling for GPGPU workloads.</b> 175-186<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628107"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeW14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeW14.xml">XML</a></small></small></li>
</ul>



<h2>Session 3B:
transactional memory</h2>
 

<ul>
<li id="CalciuGSPH14"><a href="http://dblp.dagstuhl.de/pers/hc/c/Calciu:Irina">Irina Calciu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gottschlich:Justin">Justin Gottschlich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shpeisman:Tatiana">Tatiana Shpeisman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pokam:Gilles">Gilles Pokam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Herlihy:Maurice">Maurice Herlihy</a>:<br /><b>Invyswell: a hybrid transactional memory for haswell's restricted transactional memory.</b> 187-200<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628086"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CalciuGSPH14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CalciuGSPH14.xml">XML</a></small></small></li>
<li id="ZhaoD14"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Lihang">Lihang Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Draper:Jeffrey_T=">Jeffrey T. Draper</a>:<br /><b>Consolidated conflict detection for hardware transactional memory.</b> 201-212<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628076"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhaoD14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhaoD14.xml">XML</a></small></small></li>
<li id="RavichandranGP14"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ravichandran:Kaushik">Kaushik Ravichandran</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gavrilovska:Ada">Ada Gavrilovska</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pande:Santosh">Santosh Pande</a>:<br /><b>DeSTM: harnessing determinism in STMs for application development.</b> 213-224<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628094"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RavichandranGP14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RavichandranGP14.xml">XML</a></small></small></li>
</ul>



<h2>Session 4A:
energy efficiency</h2>
 

<ul>
<li id="XuA14"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xu:Qiumin">Qiumin Xu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Annavaram:Murali">Murali Annavaram</a>:<br /><b>PATS: pattern aware scheduling and power gating for GPGPUs.</b> 225-236<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628105"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/XuA14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/XuA14.xml">XML</a></small></small></li>
<li id="LukefahrPDDWM14"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lukefahr:Andrew">Andrew Lukefahr</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Padmanabha:Shruti">Shruti Padmanabha</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Reetuparna">Reetuparna Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dreslinski:Ronald_G=">Ronald G. Dreslinski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>Heterogeneous microarchitectures trump voltage scaling for low-power cores.</b> 237-250<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628078"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LukefahrPDDWM14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LukefahrPDDWM14.xml">XML</a></small></small></li>
<li id="GhasemiK14"><a href="http://dblp.dagstuhl.de/pers/hc/g/Ghasemi:Hamid_Reza">Hamid Reza Ghasemi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>:<br /><b>RCS: runtime resource and core scaling for power-constrained multi-core processors.</b> 251-262<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628095"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GhasemiK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GhasemiK14.xml">XML</a></small></small></li>
</ul>



<h2>Session 4B:
runtime systems</h2>
 

<ul>
<li id="TreichlerBA14"><a href="http://dblp.dagstuhl.de/pers/hc/t/Treichler:Sean">Sean Treichler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bauer:Michael">Michael Bauer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aiken:Alex">Alex Aiken</a>:<br /><b>Realm: an event-based low-level runtime for distributed memory architectures.</b> 263-276<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628084"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/TreichlerBA14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/TreichlerBA14.xml">XML</a></small></small></li>
<li id="DienerCNBH14"><a href="http://dblp.dagstuhl.de/pers/hc/d/Diener:Matthias">Matthias Diener</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cruz:Eduardo_Henrique_Molina_da">Eduardo Henrique Molina da Cruz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Navaux:Philippe_Olivier_Alexandre">Philippe Olivier Alexandre Navaux</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Busse:Anselm">Anselm Busse</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hei=szlig=:Hans=Ulrich">Hans-Ulrich Hei&#223;</a>:<br /><b>kMAF: automatic kernel-level management of thread and data affinity.</b> 277-288<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628085"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DienerCNBH14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DienerCNBH14.xml">XML</a></small></small></li>
<li id="PusukuriGB14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pusukuri:Kishore_Kumar">Kishore Kumar Pusukuri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Rajiv">Rajiv Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bhuyan:Laxmi_N=">Laxmi N. Bhuyan</a>:<br /><b>Shuffling: a framework for lock contention aware thread scheduling for multicore multiprocessor systems.</b> 289-300<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628074"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PusukuriGB14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PusukuriGB14.xml">XML</a></small></small></li>
</ul>



<h2>Keynote II</h2>
 

<ul>
</ul>



<h2>Session 5A1:
compiler frameworks</h2>
 

<ul>
<li id="AnselKVRBOA14"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ansel:Jason">Jason Ansel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kamil:Shoaib">Shoaib Kamil</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Veeramachaneni:Kalyan">Kalyan Veeramachaneni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ragan=Kelley:Jonathan">Jonathan Ragan-Kelley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bosboom:Jeffrey">Jeffrey Bosboom</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Reilly:Una=May">Una-May O'Reilly</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amarasinghe:Saman_P=">Saman P. Amarasinghe</a>:<br /><b>OpenTuner: an extensible framework for program autotuning.</b> 303-316<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628092"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/AnselKVRBOA14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/AnselKVRBOA14.xml">XML</a></small></small></li>
<li id="GargH14"><a href="http://dblp.dagstuhl.de/pers/hc/g/Garg:Rahul">Rahul Garg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hendren:Laurie_J=">Laurie J. Hendren</a>:<br /><b>Velociraptor: an embedded compiler toolkit for numerical programs targeting CPUs and GPUs.</b> 317-330<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628097"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GargH14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GargH14.xml">XML</a></small></small></li>
</ul>



<h2>Session 5A2:
scheduling</h2>
 

<ul>
<li id="WangSSK14"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Hao">Hao Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Singh:Ripudaman">Ripudaman Singh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schulte:Michael_J=">Michael J. Schulte</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>:<br /><b>Memory scheduling towards high-throughput cooperative heterogeneous computing.</b> 331-342<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628096"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WangSSK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WangSSK14.xml">XML</a></small></small></li>
<li id="SbirleaBS14"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sbirlea:Dragos">Dragos Sbirlea</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Budimlic:Zoran">Zoran Budimlic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sarkar:Vivek">Vivek Sarkar</a>:<br /><b>Bounded memory scheduling of dynamic task graphs.</b> 343-356<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628090"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SbirleaBS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SbirleaBS14.xml">XML</a></small></small></li>
</ul>



<h2>Session 6A:
cache hierarchies (II)</h2>
 

<ul>
<li id="DingKGJDY14"><a href="http://dblp.dagstuhl.de/pers/hc/d/Ding:Wei">Wei Ding</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Guttman:Diana">Diana Guttman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jog:Adwait">Adwait Jog</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yedlapalli:Praveen">Praveen Yedlapalli</a>:<br /><b>Trading cache hit rate for memory performance.</b> 357-368<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628082"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DingKGJDY14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DingKGJDY14.xml">XML</a></small></small></li>
<li id="PiccoliSRPBP14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Piccoli:Guilherme">Guilherme Piccoli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Santos:Henrique_Nazar=eacute=">Henrique Nazar&#233; Santos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rodrigues:Raphael_Ernani">Raphael Ernani Rodrigues</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pousa:Christiane">Christiane Pousa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Borin:Edson">Edson Borin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pereira:Fernando_Magno_Quint=atilde=o">Fernando Magno Quint&#227;o Pereira</a>:<br /><b>Compiler support for selective page migration in NUMA architectures.</b> 369-380<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628077"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PiccoliSRPBP14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PiccoliSRPBP14.xml">XML</a></small></small></li>
<li id="YeWCL14"><a href="http://dblp.dagstuhl.de/pers/hc/y/Ye:Ying">Ying Ye</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/West:Richard">Richard West</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cheng:Zhuoqun">Zhuoqun Cheng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Ye">Ye Li</a>:<br /><b>COLORIS: a dynamic cache partitioning system using page coloring.</b> 381-392<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628104"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/YeWCL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/YeWCL14.xml">XML</a></small></small></li>
</ul>



<h2>Session 6B:
performance tools and i/o</h2>
 

<ul>
<li id="BhattacharyyaH14"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bhattacharyya:Arnamoy">Arnamoy Bhattacharyya</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hoefler:Torsten">Torsten Hoefler</a>:<br /><b>PEMOGEN: automatic adaptive performance modeling during program runtime.</b> 393-404<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628100"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BhattacharyyaH14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BhattacharyyaH14.xml">XML</a></small></small></li>
<li id="LiuSM14"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Xu">Xu Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sharma:Kamal">Kamal Sharma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mellor=Crummey:John_M=">John M. Mellor-Crummey</a>:<br /><b>ArrayTool: a lightweight profiler to guide array regrouping.</b> 405-416<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628102"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiuSM14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiuSM14.xml">XML</a></small></small></li>
<li id="TavakkolAS14"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tavakkol:Arash">Arash Tavakkol</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Arjomand:Mohammad">Mohammad Arjomand</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sarbazi=Azad:Hamid">Hamid Sarbazi-Azad</a>:<br /><b>Design for scalability in enterprise SSDs.</b> 417-430<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628098"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/TavakkolAS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/TavakkolAS14.xml">XML</a></small></small></li>
</ul>



<h2>Session 7:
gpus (II)</h2>
 

<ul>
<li id="JamshidiSM14"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jamshidi:Davoud_Anoushe">Davoud Anoushe Jamshidi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Samadi:Mehrzad">Mehrzad Samadi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>D<sup>2</sup>MA: accelerating coarse-grained data transfer for GPUs.</b> 431-442<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628072"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JamshidiSM14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JamshidiSM14.xml">XML</a></small></small></li>
<li id="LeeSM14"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Janghaeng">Janghaeng Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Samadi:Mehrzad">Mehrzad Samadi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>VAST: the illusion of a large memory space for GPUs.</b> 443-454<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628075"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeSM14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeSM14.xml">XML</a></small></small></li>
<li id="MagniDO14"><a href="http://dblp.dagstuhl.de/pers/hc/m/Magni:Alberto">Alberto Magni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubach:Christophe">Christophe Dubach</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Boyle:Michael_F=_P=">Michael F. P. O'Boyle</a>:<br /><b>Automatic optimization of thread-coarsening for graphics processors.</b> 455-466<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628087"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MagniDO14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MagniDO14.xml">XML</a></small></small></li>
</ul>



<h2>Poster session</h2>
 

<ul>
<li id="CabezasVGJNH14"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cabezas:Javier">Javier Cabezas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vilanova:Llu=iacute=s">Llu&#237;s Vilanova</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gelado:Isaac">Isaac Gelado</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jablin:Thomas_B=">Thomas B. Jablin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Navarro:Nacho">Nacho Navarro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Automatic execution of single-GPU computations across multiple GPUs.</b> 467-468<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628109"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CabezasVGJNH14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CabezasVGJNH14.xml">XML</a></small></small></li>
<li id="HaritatosGANKK14"><a href="http://dblp.dagstuhl.de/pers/hc/h/Haritatos:Alexandros=Herodotos">Alexandros-Herodotos Haritatos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goumas:Georgios_I=">Georgios I. Goumas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Anastopoulos:Nikos">Nikos Anastopoulos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nikas:Konstantinos">Konstantinos Nikas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kourtis:Kornilios">Kornilios Kourtis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Koziris:Nectarios">Nectarios Koziris</a>:<br /><b>LCA: a memory link and cache-aware co-scheduling approach for CMPs.</b> 469-470<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628123"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HaritatosGANKK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HaritatosGANKK14.xml">XML</a></small></small></li>
<li id="HolmbackaLL14"><a href="http://dblp.dagstuhl.de/pers/hc/h/Holmbacka:Simon">Simon Holmbacka</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lafond:S=eacute=bastien">S&#233;bastien Lafond</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lilius:Johan">Johan Lilius</a>:<br /><b>A run-time power manager exploiting software parallelism.</b> 471-472<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628116"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HolmbackaLL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HolmbackaLL14.xml">XML</a></small></small></li>
<li id="Jahre14"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jahre:Magnus">Magnus Jahre</a>:<br /><b>Graph-based performance accounting for chip multiprocessor memory systems.</b> 473-474<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628111"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Jahre14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Jahre14.xml">XML</a></small></small></li>
<li id="KumarSS0P14"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar:Snehasish">Snehasish Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shriraman:Arrvindh">Arrvindh Shriraman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Vijayalakshmi">Vijayalakshmi Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin_0003:Dan">Dan Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Phillips:Jordon">Jordon Phillips</a>:<br /><b>SQRL: hardware accelerator for collecting software data structures.</b> 475-476<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628118"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KumarSS0P14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KumarSS0P14.xml">XML</a></small></small></li>
<li id="LuoT14"><a href="http://dblp.dagstuhl.de/pers/hc/l/Luo:Yulong">Yulong Luo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tan:Guangming">Guangming Tan</a>:<br /><b>Optimizing stencil code via locality of computation.</b> 477-478<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628121"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LuoT14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LuoT14.xml">XML</a></small></small></li>
<li id="MajetiMBS14"><a href="http://dblp.dagstuhl.de/pers/hc/m/Majeti:Deepak">Deepak Majeti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Meel:Kuldeep_S=">Kuldeep S. Meel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Barik:Rajkishore">Rajkishore Barik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sarkar:Vivek">Vivek Sarkar</a>:<br /><b>ADHA: automatic data layout framework for heterogeneous architectures.</b> 479-480<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628122"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MajetiMBS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MajetiMBS14.xml">XML</a></small></small></li>
<li id="OgilviePWL14"><a href="http://dblp.dagstuhl.de/pers/hc/o/Ogilvie:William_F=">William F. Ogilvie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Petoumenos:Pavlos">Pavlos Petoumenos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Zheng">Zheng Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Leather:Hugh">Hugh Leather</a>:<br /><b>Active learning accelerated automatic heuristic construction for parallel program mapping.</b> 481-482<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628128"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/OgilviePWL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/OgilviePWL14.xml">XML</a></small></small></li>
<li id="PaiGT14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pai:Sreepathi">Sreepathi Pai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:R=">R. Govindarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thazhuthaveetil:Matthew_J=">Matthew J. Thazhuthaveetil</a>:<br /><b>Preemptive thread block scheduling with online structural runtime prediction for concurrent GPGPU kernels.</b> 483-484<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628117"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PaiGT14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PaiGT14.xml">XML</a></small></small></li>
<li id="PanT14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pan:Xiang">Xiang Pan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Teodorescu:Radu">Radu Teodorescu</a>:<br /><b>Using STT-RAM to enable energy-efficient near-threshold chip multiprocessors.</b> 485-486<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628132"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PanT14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PanT14.xml">XML</a></small></small></li>
<li id="PariharBDH14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Parihar:Raj">Raj Parihar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brock:Jacob">Jacob Brock</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Ding:Chen">Chen Ding</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>:<br /><b>Protection and utilization in shared cache through rationing.</b> 487-488<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628120"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PariharBDH14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PariharBDH14.xml">XML</a></small></small></li>
<li id="RatnalikarC14"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ratnalikar:Pushkar">Pushkar Ratnalikar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chauhan:Arun">Arun Chauhan</a>:<br /><b>Automatic parallelism through macro dataflow in high-level array languages.</b> 489-490<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628131"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RatnalikarC14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RatnalikarC14.xml">XML</a></small></small></li>
<li id="SrinivasankKRK14"><a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Sudarshan">Sudarshan Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/kurella:Nithesh">Nithesh kurella</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Koren:Israel">Israel Koren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rodrigues:Rance">Rance Rodrigues</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kundu:Sandip">Sandip Kundu</a>:<br /><b>A runtime support mechanism for fast mode switching of a self-morphing core for power efficiency.</b> 491-492<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628124"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SrinivasankKRK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SrinivasankKRK14.xml">XML</a></small></small></li>
<li id="ThwaitesPEYMPMM14"><a href="http://dblp.dagstuhl.de/pers/hc/t/Thwaites:Bradley">Bradley Thwaites</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pekhimenko:Gennady">Gennady Pekhimenko</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Esmaeilzadeh:Hadi">Hadi Esmaeilzadeh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yazdanbakhsh:Amir">Amir Yazdanbakhsh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Jongse">Jongse Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mururu:Girish">Girish Mururu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>:<br /><b>Rollback-free value prediction with approximate loads.</b> 493-494<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628110"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ThwaitesPEYMPMM14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ThwaitesPEYMPMM14.xml">XML</a></small></small></li>
<li id="TomuskDO14"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tomusk:Erik">Erik Tomusk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubach:Christophe">Christophe Dubach</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Boyle:Michael_F=_P=">Michael F. P. O'Boyle</a>:<br /><b>Measuring flexibility in single-ISA heterogeneous processors.</b> 495-496<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628125"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/TomuskDO14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/TomuskDO14.xml">XML</a></small></small></li>
<li id="WuCLSV14"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Bo">Bo Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Guoyang">Guoyang Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Dong">Dong Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:Xipeng">Xipeng Shen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vetter:Jeffrey_S=">Jeffrey S. Vetter</a>:<br /><b>SM-centric transformation: circumventing hardware restrictions for flexible GPU scheduling.</b> 497-498<br /><small><a href="http://doi.acm.org/10.1145/2628071.2628130"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WuCLSV14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WuCLSV14.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
