/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*******************************************************************************
 * Filename:
 * ---------
 * nvram_editor_data_item.h
 *
 * Project:
 * --------
 *   Maui
 *
 * Description:
 * ------------
 *   This file is intends for NVRAM editor.
 *
 * Author:
 * -------
 * -------
 *
 *==============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *==============================================================================
 ****************************************************************************/

#ifndef NVRAM_EDTIOR_DATA_ITEM_SYSTEM_H
#define NVRAM_EDTIOR_DATA_ITEM_SYSTEM_H

#ifndef NVRAM_NOT_PRESENT
/*****************************************************************************
* Include
*****************************************************************************/
#include "kal_general_types.h"

#ifdef GEN_FOR_PC
#include "m12190.h"
#include "l1cal.h"
#include "batparm.h"
#if defined(__WIFI_SUPPORT__)
#include "wndrv_cal.h"
#endif
#include "sysconf_statistics.h" /* stack_statistics_struct */
#endif



#ifndef __L1_STANDALONE__
#include "device.h"
#include "tcm_api.h"
#endif /* __L1_STANDALONE__ */

#include "ps_public_enum.h" /* MAX_PDP_ADDR_LEN */
#include "ps_public_struct.h"  /* rtc_alarm_info_struct */
#include "nvram_data_items.h"
#include "custom_nvram_sec.h"

#ifdef __GAIN_TABLE_SUPPORT__
#include "gain_table.h"
#endif /* __GAIN_TABLE_SUPPORT__ */

#include "adc_cali.h"

#include "svc_sap.h"

#include "ul1_nvram_def.h"

#include "custom_recovery_timer.h"

#ifdef __HMU_ENABLE__
#include "hmu_conf_data.h"
#endif

/*****************************************************************************
 *
 * Constant value used in structure
 *
 *****************************************************************************/


/*****************************************************************************
 *
 * Verno of Data Item
 *
 *****************************************************************************/

/* verno of data items */
#define  NVRAM_EF_SYS_LID_VERNO                              "000"
#define  NVRAM_EF_BRANCH_VERNO_LID_VERNO                     "000"
#define  NVRAM_EF_FLAVOR_VERNO_LID_VERNO                     "001"
#define  NVRAM_EF_CUSTPACK_VERNO_LID_VERNO                   "000"
#define  NVRAM_EF_SECUPACK_VERNO_LID_VERNO                   "001"
#define  NVRAM_EF_NVRAM_CONFIG_LID_VERNO                     "000"
#define  NVRAM_EF_SYS_STATISTICS_LID_VERNO                   "000"
#define  NVRAM_EF_IMPT_COUNTER_LID_VERNO                     "000"

#define  NVRAM_EF_L1_AGCPATHLOSS_LID_VERNO                   "002"
#define  NVRAM_EF_L1_RAMPTABLE_GSM850_LID_VERNO              "002"
#define  NVRAM_EF_L1_RAMPTABLE_GSM900_LID_VERNO              "002"
#define  NVRAM_EF_L1_RAMPTABLE_DCS1800_LID_VERNO             "002"
#define  NVRAM_EF_L1_RAMPTABLE_PCS1900_LID_VERNO             "002"
#define  NVRAM_EF_L1_EPSK_RAMPTABLE_GSM850_LID_VERNO         "002"
#define  NVRAM_EF_L1_EPSK_RAMPTABLE_GSM900_LID_VERNO         "002"
#define  NVRAM_EF_L1_EPSK_RAMPTABLE_DCS1800_LID_VERNO        "002"
#define  NVRAM_EF_L1_EPSK_RAMPTABLE_PCS1900_LID_VERNO        "002"
#define  NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM850_LID_VERNO    "002"
#define  NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM900_LID_VERNO    "002"
#define  NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_DCS1800_LID_VERNO   "002"
#define  NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_LID_VERNO   "002"
#define  NVRAM_EF_L1_AFCDATA_LID_VERNO                       "002"
#define  NVRAM_EF_L1_TXIQ_LID_VERNO                          "004"
#define  NVRAM_EF_L1_RFSPECIALCOEF_LID_VERNO                 "006"
#define  NVRAM_EF_L1_INTERSLOT_RAMP_GSM850_LID_VERNO         "002"
#define  NVRAM_EF_L1_INTERSLOT_RAMP_GSM900_LID_VERNO         "002"
#define  NVRAM_EF_L1_INTERSLOT_RAMP_DCS1800_LID_VERNO        "002"
#define  NVRAM_EF_L1_INTERSLOT_RAMP_PCS1900_LID_VERNO        "002"
#define  NVRAM_EF_L1_CRYSTAL_AFCDATA_LID_VERNO               "003"
#define  NVRAM_EF_L1_CRYSTAL_CAPDATA_LID_VERNO               "002"
        /*Chuwei: for TX power rollback*/
#define  NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_LID_VERNO  "000"
#define  NVRAM_EF_L1_EPSK_TX_POWER_ROLLBACK_TABLE_LID_VERNO  "000"
/*for TX power control*/
#define  NVRAM_EF_L1_GMSK_TXPC_LID_VERNO                     "000"
#define  NVRAM_EF_L1_EPSK_TXPC_LID_VERNO                     "000"
/*for LNA Middle/Low mode*/
#define  NVRAM_EF_L1_LNAPATHLOSS_LID_VERNO                   "000"
#define  NVRAM_EF_L1_2G_RF_PARAMETER_LID_VERNO               "001"
/*for Temperature ADC*/
#define  NVRAM_EF_L1_TEMPERATURE_ADC_LID_VERNO               "000"
/*for CLoad freq offset*/
#define  NVRAM_EF_L1_CLOAD_FREQ_OFFSET_LID_VERNO             "000"
/*for TX gain rf cal */
#define  NVRAM_EF_L1_GAINRF_LID_VERNO                        "000"
/*for MIPI NVRAM CTRL TABLE */
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_LID_VERNO         "000"
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_LID_VERNO         "000"
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_LID_VERNO        "000"
#define NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_LID_VERNO        "000"
/* for 2g Tx power Offset */
#define NVRAM_EF_L1_2G_RF_PARAMETER_EXT_LID_VERNO            "000"
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM850_LID_VERNO    "000"
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM900_LID_VERNO    "000"
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_DCS_LID_VERNO       "000"
#define NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_PCS_LID_VERNO       "000"
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM850_LID_VERNO    "000"
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM900_LID_VERNO    "000"
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_DCS_LID_VERNO       "000"
#define NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_PCS_LID_VERNO       "000"
/* for 2G DRDI Status */
#define NVRAM_EF_L1_CUSTOM_DRDI_STATUS_DEBUGINFO_LID_VERNO   "001"
/* for 2G TAS */
#define NVRAM_EF_L1_TAS_CUSTOM_PARAMES_LID_VERNO             "001"
#define NVRAM_EF_L1_TAS_CUSTOM_PDATA_LID_VERNO               "000"
#if defined(__TAS_INTERNAL_NVRAM_VISIBLE__)
#define NVRAM_EF_L1_TAS_LIB_PARAMES_LID_VERNO                "001"
#endif

// #define NVRAM_EF_UL1_TEMP_DAC_LID_VERNO                      "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND1_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND2_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND3_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND4_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND5_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND6_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND7_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND8_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND9_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND10_LID_VERNO               "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND11_LID_VERNO               "000"
// #define NVRAM_EF_UL1_PATHLOSS_BAND19_LID_VERNO               "000"
// #define NVRAM_EF_UL1_TXDAC_BAND1_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND2_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND3_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND4_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND5_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND6_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND7_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND8_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND9_LID_VERNO                   "000"
// #define NVRAM_EF_UL1_TXDAC_BAND10_LID_VERNO                  "000"
// #define NVRAM_EF_UL1_TXDAC_BAND11_LID_VERNO                  "000"
// #define NVRAM_EF_UL1_TXDAC_BAND19_LID_VERNO                  "000"

#ifdef __LTE_RAT__
#define NVRAM_EF_EL1_PWRONCAL_LID_VERNO                 "000"

#define NVRAM_EF_EL1_DSPLOGFILTER_LID_VERNO                 "000"

#define NVRAM_EF_EL1_FREQADJTBL_LID_VERNO                 "000"

#define NVRAM_EF_EL1_RSSIGAINTBL_1STBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_2NDBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_3RDBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_4THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_5THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_6THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_7THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_8THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_9THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_10THBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_11THBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_12THBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_13THBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_RSSIGAINTBL_14THBAND_LID_VERNO                "000"

#define NVRAM_EF_EL1_CTRL_REG_RW_LID_VERNO                 "000"

#define NVRAM_EF_EL1_TXDAC_1STBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_TXDAC_2NDBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_TXDAC_3RDBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_TXDAC_4THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_TXDAC_5THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_TXDAC_6THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_TXDAC_7THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_TXDAC_8THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_TXDAC_9THBAND_LID_VERNO                 "000"
#define NVRAM_EF_EL1_TXDAC_10THBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_TXDAC_11THBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_TXDAC_12THBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_TXDAC_13THBAND_LID_VERNO                "000"
#define NVRAM_EF_EL1_TXDAC_14THBAND_LID_VERNO                "000"

#define NVRAM_EF_EL1_TXPAOCTLEV_1STBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_2NDBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_3RDBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_4THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_5THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_6THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_7THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_8THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_9THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_10THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_11THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_12THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_13THBAND_LID_VERNO           "000"
#define NVRAM_EF_EL1_TXPAOCTLEV_14THBAND_LID_VERNO           "000"

#define NVRAM_EF_EL1_ETVINLUTDATA_1STBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_2NDBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_3RDBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_4THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_5THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_6THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_7THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_8THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_9THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_10THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_11THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_12THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_13THBAND_LID_VERNO            "000"
#define NVRAM_EF_EL1_ETVINLUTDATA_14THBAND_LID_VERNO            "000"

#define NVRAM_EF_EL1_ETCOMPPARAM_LID_VERNO                      "000"
#define NVRAM_EF_EL1_TEMPERATUREDAC_LID_VERNO                   "000"
#define NVRAM_EF_EL1_MPRADJTBL_LID_VERNO                        "000"
#define NVRAM_EF_EL1_AMPRADJTBL_LID_VERNO                       "000"

#define NVRAM_EF_EL1_BAND_INDICATOR_LID_VERNO         "000"
#define NVRAM_EF_EL1_RX_PDATABASE_LID_VERNO           "000"
#define NVRAM_EF_EL1_TX_PDATABASE_LID_VERNO           "000"
#define NVRAM_EF_EL1_RXON_BPIOFFSET_LID_VERNO         "000"
#define NVRAM_EF_EL1_TXON_BPIOFFSET_LID_VERNO         "000"
#define NVRAM_EF_EL1_RXOFF_BPIOFFSET_LID_VERNO        "000"
#define NVRAM_EF_EL1_TXOFF_BPIOFFSET_LID_VERNO        "000"
#define NVRAM_EF_EL1_RF_IO_LID_VERNO                  "000"

/* Dynamic Radio-setting Dedicated Image (DRDI) */
#define NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_LID_VERNO        "000"
#define NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_DEBUG_LID_VERNO  "003"

/* Single ANT Feature */
#define NVRAM_EF_EL1_RF_RX_PATH_CONFIG_LID_VERNO      "000"

#define NVRAM_EF_EL1_MIPI_FEATURE_LID_VERNO           "000"

#define NVRAM_EF_EL1_MIPI_RX_EVENT_1STBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_2NDBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_3RDBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_4THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_5THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_6THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_7THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_8THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_9THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_10THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_11THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_12THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_13THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_RX_EVENT_14THBAND_LID_VERNO "000"

#define NVRAM_EF_EL1_MIPI_TX_EVENT_1STBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_2NDBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_3RDBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_4THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_5THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_6THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_7THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_8THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_9THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_10THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_11THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_12THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_13THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_TX_EVENT_14THBAND_LID_VERNO "000"

#define NVRAM_EF_EL1_MIPI_TPC_EVENT_1STBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_2NDBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_3RDBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_4THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_5THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_6THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_7THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_8THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_9THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_10THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_11THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_12THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_13THBAND_LID_VERNO "000"
#define NVRAM_EF_EL1_MIPI_TPC_EVENT_14THBAND_LID_VERNO "000"

#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_1STBAND_LID_VERNO   "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_2NDBAND_LID_VERNO   "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_3RDBAND_LID_VERNO   "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_4THBAND_LID_VERNO   "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_5THBAND_LID_VERNO   "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_6THBAND_LID_VERNO   "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_7THBAND_LID_VERNO   "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_8THBAND_LID_VERNO   "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_9THBAND_LID_VERNO   "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_10THBAND_LID_VERNO  "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_11THBAND_LID_VERNO  "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_12THBAND_LID_VERNO  "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_13THBAND_LID_VERNO  "002"
#define NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_14THBAND_LID_VERNO  "002"

#define NVRAM_EF_EL1_MIPI_RX_DATA_1STBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_2NDBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_3RDBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_4THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_5THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_6THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_7THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_8THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_9THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_10THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_11THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_12THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_13THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_RX_DATA_14THBAND_LID_VERNO "001"

#define NVRAM_EF_EL1_MIPI_TX_DATA_1STBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_2NDBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_3RDBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_4THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_5THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_6THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_7THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_8THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_9THBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_10THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_11THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_12THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_13THBAND_LID_VERNO "001"
#define NVRAM_EF_EL1_MIPI_TX_DATA_14THBAND_LID_VERNO "001"

/*** MIPI BYPASS Feature ***/
#define NVRAM_EF_EL1_MIPI_BYPASS_FEATURE_LID_VERNO           "000"

#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_1STBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_2NDBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_3RDBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_4THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_5THBAND_LID_VERNO  "000"

#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_1STBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_2NDBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_3RDBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_4THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_5THBAND_LID_VERNO  "000"

#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_1STBAND_LID_VERNO   "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_2NDBAND_LID_VERNO   "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_3RDBAND_LID_VERNO   "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_4THBAND_LID_VERNO   "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_5THBAND_LID_VERNO   "000"

#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_1STBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_2NDBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_3RDBAND_LID_VERNO  "001"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_4THBAND_LID_VERNO  "000"
#define NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_5THBAND_LID_VERNO  "000"

#if IS_4G_TX_POWER_OFFSET_SUPPORT
/* TX Power Offset Feature */
#define NVRAM_EF_EL1_4G_TPO_PARAMETER_LID_VERNO           "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_1STBAND_LID_VERNO    "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_2NDBAND_LID_VERNO    "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_3RDBAND_LID_VERNO    "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_4THBAND_LID_VERNO    "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_5THBAND_LID_VERNO    "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_6THBAND_LID_VERNO    "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_7THBAND_LID_VERNO    "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_8THBAND_LID_VERNO    "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_9THBAND_LID_VERNO    "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_10THBAND_LID_VERNO   "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_11THBAND_LID_VERNO   "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_12THBAND_LID_VERNO   "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_13THBAND_LID_VERNO   "000"
#define NVRAM_EF_EL1_TX_POWER_OFFSET_14THBAND_LID_VERNO   "000"
#endif

/* Transmit Antenna Selection Feature */
#if defined(__TAS_SUPPORT__)
#define NVRAM_EF_EL1_TAS_PARAMETER_LID_VERNO              "001"
   #if defined(__TAS_INTERNAL_NVRAM_VISIBLE__)
#define NVRAM_EF_EL1_TAS_OTHER_LID_VERNO                  "000"
   #endif
#endif

#define NVRAM_EF_EPSLOCI_EPSNSC_TIN_LID_VERNO                "002"
#if (defined(__SGLTE__) || defined(__SGLTE_DSDS__))
#define NVRAM_EF_LTE_PREFERENCE_LID_VERNO                    "003"
#else
#define NVRAM_EF_LTE_PREFERENCE_LID_VERNO                    "004"
#endif /* __SGLTE__ || __SGLTE_DSDS__ */

#define NVRAM_EF_ERRC_STORED_CARRIER_LID_VERNO     "000"
#define NVRAM_EF_ERRC_PERFORMANCE_PARA_LID_VERNO   "001"
#define NVRAM_EF_ERRC_FINGER_PRINT_LID_VERNO       "000"
#define NVRAM_EF_ERRC_LEARNED_MCC_LID_VERNO       "000"
#define NVRAM_EF_ERRC_STORED_CELL_LID_VERNO       "000"
#define NVRAM_EF_ERRC_AFR_SETTING_LID_VERNO       "000"
#define NVRAM_EF_LTE_CAP_LID_VERNO                 "002"
#define NVRAM_EF_UE_EUTRA_CAP_CSFB_LID_VERNO            "000"
#define NVRAM_EF_UE_EUTRA_CAP_MMDC_LID_VERNO            "000"
#endif

#ifdef __AST_TL1_TDD__
#define NVRAM_EF_AST_TL1_TEMP_DAC_LID_VERNO                  "000"
#define NVRAM_EF_AST_TL1_AFC_DATA_LID_VERNO                  "000"
#define NVRAM_EF_AST_TL1_PATHLOSS_BAND33_35_37_39_LID_VERNO  "000"
#define NVRAM_EF_AST_TL1_PATHLOSS_BAND34_LID_VERNO           "000"
#define NVRAM_EF_AST_TL1_PATHLOSS_BAND36_LID_VERNO           "000"
#define NVRAM_EF_AST_TL1_PATHLOSS_BAND38_LID_VERNO           "000"
#define NVRAM_EF_AST_TL1_PATHLOSS_BAND40_LID_VERNO           "000"
#define NVRAM_EF_AST_TL1_TXDAC_BAND33_35_37_39_LID_VERNO     "001"
#define NVRAM_EF_AST_TL1_TXDAC_BAND34_LID_VERNO              "001"
#define NVRAM_EF_AST_TL1_TXDAC_BAND36_LID_VERNO              "001"
#define NVRAM_EF_AST_TL1_TXDAC_BAND38_LID_VERNO              "001"
#define NVRAM_EF_AST_TL1_TXDAC_BAND40_LID_VERNO              "001"
#define NVRAM_EF_AST_TL1_ABB_CAL_LID_VERNO                   "000"
#define NVRAM_EF_AST_TL1_CAP_DATA_LID_VERNO                  "000"
#define NVRAM_EF_AST_TL1_TXCLPC_BAND33_35_37_39_LID_VERNO    "000"
#define NVRAM_EF_AST_TL1_TXCLPC_BAND34_LID_VERNO             "000"
#define NVRAM_EF_AST_TL1_TXCLPC_BAND36_LID_VERNO             "000"
#define NVRAM_EF_AST_TL1_TXCLPC_BAND38_LID_VERNO             "000"
#define NVRAM_EF_AST_TL1_TXCLPC_BAND40_LID_VERNO             "000"
#define NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_LID_VERNO           "000"
#define NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_DEBUG_LID_VERNO     "000"
#ifdef __AST_TL1_TDD_RF_TIMESEQ_SUPPORT__
#define NVRAM_EF_AST_TL1_RF_TIMESEQ_LID_VERNO                  "000"
#endif
#ifdef __AST_TL1_TDD_RF_PARAMETER_SUPPORT__
#define NVRAM_EF_AST_TL1_RF_PARAM_LID_VERNO                  "001"
#endif
#ifdef __3G_TDD_MIPI_SUPPORT__
#define NVRAM_EF_AST_TL1_RFFE_PARAM_LID_VERNO                "000"
#endif

#endif // end of __AST_TL1_TDD__

#define  NVRAM_EF_WNDRV_MAC_ADDRESS_LID_VERNO                "000"
#define  NVRAM_EF_WNDRV_TX_POWER_2400M_LID_VERNO             "010"
#define  NVRAM_EF_WNDRV_TX_POWER_5000M_LID_VERNO             "020"
#define  NVRAM_EF_WNDRV_DAC_DC_OFFSET_LID_VERNO              "030"
#define  NVRAM_EF_WNDRV_TX_ALC_POWER_LID_VERNO               "040"
#define  NVRAM_EF_WNDRV_ALC_SLOPE_LID_VERNO                  "050"
#define  NVRAM_EF_WNDRV_EXT_SETTING_TRIMVAL_THERMOVAL_LID_VERNO    "060"
#define  NVRAM_EF_WNDRV_TPCFF_LID_VERNO      "000"

#define	NVRAM_EF_BTRADIO_RFMD3500_LID_VERNO                  "001"
#define	NVRAM_EF_BTRADIO_MT6601_LID_VERNO                    "002"
#define NVRAM_EF_BTRADIO_MT6611_LID_VERNO                    "002"
//#define NVRAM_EF_BTRADIO_MT6612_LID_VERNO                    "000"
//#define NVRAM_EF_BTRADIO_MT6616_LID_VERNO                    "000"
//#define NVRAM_EF_BTRADIO_MT6236_LID_VERNO                    "000"
//#define NVRAM_EF_BTRADIO_MT6256_LID_VERNO                    "000"
//#define NVRAM_EF_BTRADIO_MT6276_LID_VERNO                    "000"
#define NVRAM_EF_BTRADIO_MTK_BT_CHIP_LID_VERNO               "000"

#define  NVRAM_EF_AS_BAND_SETTING_LID_VERNO                  "000"
#define  NVRAM_EF_EQ_PLMN_LID_VERNO                          "000"
#define  NVRAM_EF_BAND_INFO_LID_VERNO                        "000"
#define  NVRAM_EF_TST_FILTER_LID_VERNO                       "003"
#define  NVRAM_EF_DHL_FILTER_LID_VERNO                       "000"
#define  NVRAM_EF_SMSAL_COMMON_PARAM_LID_VERNO               "002"
#define  NVRAM_EF_SMSAL_MAILBOX_ADDR_LID_VERNO               "001"
#define  NVRAM_EF_SMSAL_SMS_LID_VERNO                        "001"
#define  NVRAM_EF_CB_DEFAULT_CH_LID_VERNO                    "000"
#define  NVRAM_EF_SMSAL_SMSP_LID_VERNO                       "000"
#ifndef __CB_CHANNEL_ONLY_STORED_IN_NVRAM__
#define  NVRAM_EF_CB_CH_INFO_LID_VERNO                       "002"
#else
#define  NVRAM_EF_CB_CH_INFO_LID_VERNO                       "003"
#endif
#define NVRAM_EF_SMSAL_MWIS_LID_VERNO                        "000"
#define  NVRAM_EF_CFU_FLAG_LID_VERNO                         "000"
#define  NVRAM_EF_CSM_ESSP_LID_VERNO                         "000"
#ifdef __REL6__
#define  NVRAM_EF_MM_LOCIGPRS_LID_VERNO                      "001"
#else
#define  NVRAM_EF_MM_LOCIGPRS_LID_VERNO                      "000"
#endif
#define  NVRAM_EF_MSCAP_LID_VERNO                            "001"
#define  NVRAM_EF_ALS_LINE_ID_LID_VERNO                      "002"
#define NVRAM_EF_CLASSMARK_RACAP_LID_VERNO                   "005"
#define NVRAM_EF_SIM_ASSERT_LID_VERNO                        "000"
#define NVRAM_EF_RTC_DATA_LID_VERNO                          "000"

#define NVRAM_EF_NET_PAR_LID_VERNO                           "009"

#ifdef __BAND_BLOCK__
#define NVRAM_EF_BAND_BLOCK_LID_VERNO                        "001"
#endif

#define NVRAM_EF_UMTS_PLMN_LID_VERNO                         "000"
#define NVRAM_EF_UMTS_IMSI_LID_VERNO                         "000"
#define NVRAM_EF_UMTS_START_HFN_LID_VERNO                    "000"
#define NVRAM_EF_UMTS_CSE_CACHE_INFO_LID_VERNO               "000"
#define NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_LID_VERNO        "018"
#define NVRAM_EF_UMTS_FREQUENCY_REPOSITORY_LID_VERNO         "003"

#if (defined(__3G_CSG_SUPPORT__) || defined(__LTE_RAT__))
#define NVRAM_EF_PREV_VISITED_CELL_INFO_LID_VERNO            "000"
#endif

//#ifdef __BAND_PRIORITY_SEARCH__
#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__)
#define NVRAM_EF_UMTS_BAND_PRIORITY_LID_VERNO                "000"
#endif /* __UMTS_RAT__ && __UMTS_FDD_MODE_ */
//#endif /* __BAND_PRIORITY_SEARCH__ */

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && defined(__UMTS_R7__)
#define NVRAM_EF_UMTS_DMCR_SETTING_LID_VERNO                 "000"
#define NVRAM_EF_UMTS_SIB_SKIP_SETTING_LID_VERNO             "000"
#endif /* __UMTS_RAT__ && __UMTS_FDD_MODE__ && __UMTS_R7__ */

#define NVRAM_EF_UMTS_URR_CONFIGURATION_LID_VERNO            "001"
#define NVRAM_EF_L1_3G_CAL_DATA_LID_VERNO                    "000"
#define NVRAM_EF_FLC_STATISTICS_LID_VERNO                    "000"
#if defined (__E_COMPASS_SENSOR_SUPPORT__)
#define NVRAM_EF_ECOMPASS_DATA_LID_VERNO                     "000"
#endif  /* __E_COMPASS_SENSOR_SUPPORT__ */
/*DRM*/
#define NVRAM_EF_DRM_SETTING_LID_VERNO                  "002"
#define NVRAM_EF_DRM_STIME_LID_VERNO                    "002"
#define NVRAM_EF_DRM_CERPATH_LID_VERNO                  "001"

//#define NVRAM_EF_ADC_LID_VERNO                              "000"
#define NVRAM_EF_ATCMD_ON_OFF_CHECK_LID_VERNO               "000"
#define NVRAM_EF_ETWS_SETTING_LID_VERNO               "000"
#define NVRAM_EF_PS_L2COPRO_FILTER_SETTINGS_LID_VERNO       "000"
#define NVRAM_EF_BARCODE_NUM_LID_VERNO                      "001"
#define NVRAM_EF_CAL_FLAG_LID_VERNO                         "000"
#define NVRAM_EF_CAL_DATA_CHECK_LID_VERNO                   "000"
#define NVRAM_EF_IMEI_IMEISV_LID_VERNO                      "001"
#define NVRAM_EF_SML_LID_VERNO                              "004"
#ifdef __SMART_PHONE_MODEM__
#define NVRAM_EF_SIM_LOCK_LID_VERNO					        "001"
#endif
#define NVRAM_EF_MS_SECURITY_LID_VERNO                      "003"
#define NVRAM_EF_GPS_SETTING_DATA_LID_VERNO                 "000"
#define NVRAM_EF_MNL_SETTING_DATA_LID_VERNO                 "000"
#define NVRAM_EF_TCM_CID_0_PROFILE_LID_VERNO                "002"
#define NVRAM_EF_TCM_PDP_PROFILE_LID_VERNO                  "003"
#define NVRAM_EF_IMS_PROFILE_LID_VERNO                      "001"
#define NVRAM_EF_LTECSR_PROFILE_LID_VERNO                   "000"
#ifndef __PHB_STORAGE_BY_MMI__
#define NVRAM_EF_PHB_LID_VERNO                              "003"
#endif
#define NVRAM_EF_PHB_LN_ENTRY_LID_VERNO                     "003"
#define NVRAM_EF_PHB_LN_TYPE_SEQ_LID_VERNO                  "000"
/* UEM*/
#define NVRAM_EF_CUST_HW_LEVEL_TBL_LID_VERNO            "004"
#define NVRAM_EF_UEM_MANUFACTURE_DATA_LID_VERNO         "000"
#define NVRAM_EF_UEM_RMI_DATA_LID_VERNO                 "002"

#define NVRAM_EF_PORT_SETTING_LID_VERNO                     "004"
#define NVRAM_EF_BWCS_SETTING_DATA_LID_VERNO                "000"



#define NVRAM_EF_SYS_CACHE_OCTET_LID_VERNO              "004"
#define NVRAM_EF_NVRAM_UNIT_TEST_LID_VERNO              "000"


// RF Calibration history NVRAM items
#ifdef __TC01__
#define NVRAM_EF_RF_CAL_ENV_LID_VERNO                        "000"
#define NVRAM_EF_RF_CAL_LOSS_SETTING_LID_VERNO               "000"
#define NVRAM_EF_RF_TEST_POWER_RESULT_LID_VERNO              "000"
#endif // #ifdef __TC01__

#if defined (__MTK_UL1_FDD__)
#if defined (__UL1_PLATFORM__)
#define NVRAM_EF_UL1_RF_CUSTPACK_DATA_SELECT_LID_VERNO       "000"
#define NVRAM_EF_UL1_RF_CUSTOM_DATA_LID_VERNO                "000"
#endif
#if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__)
#define NVRAM_EF_UL1_3G_RF_PARAMETER_LID_VERNO               "001"
#endif
#endif


#define NVRAM_EF_PS_CONFORMANCE_TESTMODE_LID_VERNO           "000"
#define NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_LID_VERNO "000"   //__MOBILE_BROADBAND_PROVISION_CONTEXT__
#define NVRAM_EF_MSQ_LIST_LID_VERNO                          "001"    //__MEDIATEK_SMART_QOS__ (MSQ)

#define  NVRAM_EF_MM_IMSI_LOCI_GLOCI_LID_VERNO               "000"
#define  NVRAM_EF_RAC_PREFERENCE_LID_VERNO                   "010"
#define  NVRAM_EF_NWSEL_DATA_LID_VERNO                       "000"

/* PA 8-level control (For MT6276, MT6573) */
// #if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__)
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND1_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND2_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND3_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND4_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND5_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND6_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND7_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND8_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND9_LID_VERNO              "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND10_LID_VERNO             "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND11_LID_VERNO             "000"
// #define NVRAM_EF_UL1_TXPAOCTLEV_BAND19_LID_VERNO             "000"
// #endif

// /* RXD & PA drift Comp (MT6280) */
// #if defined(__UMTS_R8__)
// #define NVRAM_EF_UL1_PATHLOSS2_BAND1_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND2_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND3_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND4_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND5_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND6_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND7_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND8_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND9_LID_VERNO                "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND10_LID_VERNO               "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND11_LID_VERNO               "000"
// #define NVRAM_EF_UL1_PATHLOSS2_BAND19_LID_VERNO               "000"

// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND1_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND2_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND3_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND4_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND5_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND6_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND7_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND8_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND9_LID_VERNO            "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND10_LID_VERNO           "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND11_LID_VERNO           "000"
// #define NVRAM_EF_UL1_TXPADRIFTCOMP_BAND19_LID_VERNO           "000"
// #endif

#ifdef __MINI_LOG_SUPPORT__
//#define NVRAM_EF_MINI_LOG_LID_VERNO                       "001"
#define NVRAM_EF_MINI_LOG_01_LID_VERNO                       "001"
#define NVRAM_EF_MINI_LOG_02_LID_VERNO                       "001"
#define NVRAM_EF_MINI_LOG_03_LID_VERNO                       "001"
#define NVRAM_EF_MINI_LOG_04_LID_VERNO                       "001"
#define NVRAM_EF_MINI_LOG_05_LID_VERNO                       "001"
#endif
#define NVRAM_EF_TST_CONFIG_LID_VERNO                     "001"

#ifdef __SYSSEL_SUPPORT__
#define NVRAM_EF_SYSSEL_SETTING_LID_VERNO "000"
#endif

#ifdef __HMU_ENABLE__
#define NVRAM_EF_HMU_CONFIG_LID_VERNO                        "001"
#define NVRAM_EF_HMU_HD_CONFIG_LID_VERNO                     "001"
#endif

#ifdef __NMU_ENABLE__
#define NVRAM_EF_NMU_CONFIG_LID_VERNO                        "000"
#endif

#define NVRAM_EF_REGIONAL_PHONE_MODE_LID_VERNO "000"

#define NVRAM_EF_SBP_MODEM_CONFIG_LID_VERNO "004"
#define NVRAM_EF_SBP_MODEM_DATA_CONFIG_LID_VERNO "000"

#ifdef __VOLTE_SUPPORT__
#define NVRAM_EF_VDM_ADS_PROFILE_LID_VERNO                    "001"
#endif 


/*****************************************************************************
* Typedef
*****************************************************************************/
#ifdef __AST_TL1_TDD__
typedef struct
{
	kal_uint16 TL1_DRDI_STATUS;
}nvram_ast_tl1_dynamic_init_struct;
	
typedef struct
{
	Tl1CustomDynamicInitDebug custom_dynamic_init_debug_info;
}nvram_ast_tl1_dynamic_init_debug_struct;
#endif

typedef struct
{
    kal_uint32 total_rx_data;
    kal_uint32 total_tx_data;
    kal_uint32 last_rx_data;
    kal_uint32 last_tx_data;
} nvram_ef_tcm_statistics_struct;

#ifdef __CCM_NO_RESET__
typedef struct
{
    kal_uint8 als_line_id[2];
    kal_uint8 last_ccm[4];
} nvram_ef_als_line_id_struct;
#else
typedef struct
{
	kal_uint8 als_line_id[2];
}nvram_ef_als_line_id_struct;
#endif

typedef struct
{
    kal_uint8 byte1;
    kal_uint8 byte2;
    kal_uint8 byte3;
    kal_uint8 byte4;
    kal_uint16 byte5_byte6;
    kal_uint8 byte7;
    kal_uint8 byte8;
    kal_uint8 byte9;
    kal_uint8 byte10;
    kal_uint8 byte11;
    kal_uint8 byte12;
    kal_uint8 byte13;
    kal_uint8 byte14;
    kal_uint8 byte15;
    kal_uint8 byte16;
    kal_uint8 byte17;
    kal_uint8 byte18;
    kal_uint8 byte19;
    kal_uint8 byte20;
} nvram_ef_classmark_racap_struct;

typedef struct
{
    kal_uint8 cfu_flag[2];
} nvram_ef_cfu_flag_struct;

typedef struct
{
    kal_uint8 cfu_flag[NVRAM_EF_CSM_ESSP_SIZE];
} nvram_ef_csm_essp_struct;

typedef struct
{
    kal_uint8 message_waiting_indication_status[5];
    kal_uint8 pad;
} nvram_ef_smsal_mwis_struct;

typedef struct
{
    kal_uint8 nvram_ef_tst_filter[NVRAM_EF_TST_FILTER_SIZE];
} nvram_ef_tst_filter_struct;
typedef struct
{
    kal_uint8 nvram_ef_dhl_filter[NVRAM_EF_DHL_FILTER_SIZE];
} nvram_ef_dhl_filter_struct;

typedef struct
{
    kal_uint8 gsm_band[NVRAM_EF_AS_GSM_BAND_SETTING_SIZE];
    kal_uint8 umts_band[NVRAM_EF_AS_UMTS_BAND_SETTING_SIZE];
    kal_uint8 lte_band[NVRAM_EF_AS_LTE_BAND_SETTING_SIZE];
} nvram_ef_as_band_setting_struct;

typedef struct
{
    kal_uint8 raw_data[NVRAM_EF_EQ_PLMN_SIZE];
} nvram_ef_eq_plmn_struct;

typedef struct
{
    kal_uint8 raw_data[NVRAM_EF_BAND_INFO_SIZE];
} nvram_ef_band_info_struct;

typedef struct
{
    kal_uint16 cbmi_mask;
    kal_uint16 cbmir_mask;
    kal_uint16 dcs_mask;
} nvram_ef_cb_mask_struct;

typedef struct
{
    kal_uint8 raw_data[NVRAM_EF_MM_LOCIGPRS_SIZE];
} nvram_ef_mm_eqplmn_locigprs_struct;

typedef struct
{
	kal_uint8  mcc1;
	kal_uint8  mcc2;
	kal_uint8  mcc3;
	kal_uint8  mnc1;
	kal_uint8  mnc2;
	kal_uint8  mnc3;
}nvram_plmn_id_struct;

typedef enum{
    NVRAM_EF_RAT_NONE     = 0, 
    NVRAM_EF_RAT_GSM      = 1,
    NVRAM_EF_RAT_UMTS     = 2,
    NVRAM_EF_RAT_GSM_UMTS = 3,
    NVRAM_EF_RAT_LTE      = 4,
    NVRAM_EF_RAT_GSM_LTE  = NVRAM_EF_RAT_GSM | NVRAM_EF_RAT_LTE,
    NVRAM_EF_RAT_UMTS_LTE = NVRAM_EF_RAT_UMTS | NVRAM_EF_RAT_LTE,
    NVRAM_EF_RAT_GSM_UMTS_LTE = NVRAM_EF_RAT_GSM | NVRAM_EF_RAT_UMTS | NVRAM_EF_RAT_LTE
}nvram_rat_enum;
/* shall be the same as rat enum
typedef enum{
    RAT_NONE     = 0, 
    RAT_GSM      = 1,
    RAT_UMTS     = 2,
    RAT_GSM_UMTS = 3,
    RAT_LTE      = 4,
    RAT_GSM_LTE  = RAT_GSM | RAT_LTE,
    RAT_UMTS_LTE = RAT_UMTS | RAT_LTE,
    RAT_GSM_UMTS_LTE = RAT_GSM | RAT_UMTS | RAT_LTE
}rat_enum;
*/

typedef struct
{
    nvram_plmn_id_struct plmn_id; 
    nvram_rat_enum rat;
}nvram_plmn_id_rat_struct;

typedef struct
{
    nvram_rat_enum rplmn_rat;    
    kal_uint8 num_of_eq_plmn;
    nvram_plmn_id_struct eq_plmn[EF_MAX_NUM_EQ_PLMN];
#if defined(__CSG_SUPPORT__) || defined (UNIT_TEST)/* CSG R9 */
    nvram_plmn_id_rat_struct csg_previous_rplmn;
    kal_uint32 csg_id;
#endif
    kal_uint32 recovery_timer_interval[MAX_RECOVERY_TIMER_NUM];
#if defined(__UE_EFOPLMN__) || defined (UNIT_TEST) 
    kal_uint8 ue_oplmn_ver[2];
    kal_uint16 no_oplmn_entry;
    kal_uint8 oplmn_data[MAX_UE_OPLMN_ENTRY*5];
#endif
} nvram_ef_nwsel_data_struct;

typedef struct
{
    kal_uint8 speech_version;
    kal_uint8 speech_version_byte2;
    kal_uint8 umts_supported_speech;
    kal_uint8 umts_supported_speech_byte2;
    kal_uint8 data_cap1; /*second byte for GSM supported speech codec*/
    kal_uint8 data_cap2; /*first byte for UMTS supported speech codec*/
    kal_uint8 channel_coding; /*second byte for UMTS supported speech codec*/
    kal_uint8 disable_call; /*customer utilize nvram value to disable call*/
    kal_uint8 rr_cap; /* Customized random L2 fill bit and VAMOS support level */
    kal_uint8 mm_non_drx_timer_value; /* Customized mm_non_drx_timer value*/
} nvram_ef_mscap_struct;


#ifndef __CB_CHANNEL_ONLY_STORED_IN_NVRAM__
typedef struct _nvram_ef_cb_ch_info_struct
{
    kal_uint8   cbmir_mask[4];      // = (SMSAL_CB_MAX_ENTRY+7)/8
    kal_uint8   cbmir_me_mask[4];   // = (SMSAL_CB_MAX_ENTRY+7)/8

    kal_uint8   dcs_mask[4];        // = (SMSAL_CB_MAX_ENTRY+7)/8
    kal_uint16  dcs[30];            // = SMSAL_CB_MAX_ENTRY

    kal_uint8   cbmi_me_mask[3];    // = (SMSAL_CBMI_ME_ENTRY+7)/8
    kal_uint8   cbmi_sim_mask[3];   // = (SMSAL_CBMI_SIM_ENTRY+7)/8
    kal_uint16  cbmi[20];           // = SMSAL_CBMI_ME_ENTRY
    kal_uint16  cbmir[60];          // = SMSAL_CB_MAX_ENTRY*2
} nvram_ef_cb_ch_info_struct;
#else
typedef struct _nvram_ef_cb_ch_info_struct
{
    kal_uint8   cbmir_mask[4];      // = (SMSAL_CB_MAX_ENTRY+7)/8
    kal_uint8   cbmir_me_mask[4];   // = (SMSAL_CB_MAX_ENTRY+7)/8

    kal_uint8   dcs_mask[4];        // = (SMSAL_CB_MAX_ENTRY+7)/8
    kal_uint16  dcs[30];            // = SMSAL_CB_MAX_ENTRY

    kal_uint8   cbmi_me_mask[5];    // = (SMSAL_CBMI_ME_ENTRY+7)/8
    kal_uint8   cbmi_sim_mask[3];   // = (SMSAL_CBMI_SIM_ENTRY+7)/8
    kal_uint16  cbmi[40];           // = SMSAL_CBMI_ME_ENTRY
    kal_uint16  cbmir[60];          // = SMSAL_CB_MAX_ENTRY*2
} nvram_ef_cb_ch_info_struct;
#endif

typedef struct
{
    kal_uint32 data[4];
}nvram_ef_sim_assert_struct;

typedef struct
{
	kal_uint8		rtc_sec;    /* seconds after the minute   - [0,59]  */
	kal_uint8		rtc_min;    /* minutes after the hour     - [0,59]  */
	kal_uint8		rtc_hour;   /* hours after the midnight   - [0,23]  */
	kal_uint8		rtc_day;    /* day of the month           - [1,31]  */
	kal_uint8		rtc_mon;    /* months 		               - [1,12] */
	kal_uint8		rtc_wday;   /* days in a week 		      - [1,7] */
	kal_uint8		rtc_year;   /* years                      - [0,127] */
} nvram_ef_rtc;


typedef struct
{
    kal_uint8     time_valid;
    nvram_ef_rtc        rtc_time;
    kal_uint8     ticks_diff_valid;
    kal_int32    ticks_diff_per_hour;
} nvram_ef_rtc_calibration;


typedef struct
{
   kal_uint8 BluetoothAddress[6];
   kal_uint8 MinEncryptionSize[1];
   kal_uint8 MaxEncryptionSize[1];
   kal_uint8 HCITransportLayerParameters[3];
   kal_uint8 FixedPIN[16];
   kal_uint8 FixedPINLength[1];
   kal_uint8 SleepEnableMask[1];
   kal_uint8 LowPowerClockParameter[8];
   kal_uint8 PowerControlConfiguration[13];
   kal_uint8 SleepControlParameters[12];
   kal_uint8 DebugControl[4];
   kal_uint8 LCandRMOverrideEnable[4];
   kal_uint8 RadioRegisterOverride[6];
   kal_uint8 CodecConfiguration[8];
   kal_uint8 CVSDGainVolumeSettings[6];
   kal_uint8 VoiceSettings[2];
   kal_uint8 UserBaudRate[3];
//   kal_uint8 CoexistenceParameters[4];
   kal_uint8 LowPowerDriftRate[1];
   kal_uint8 MaxTxPowerLevel[1];
   kal_uint8 AdaptiveFrequencyHoppingParameters[29];
   kal_uint8 BufferSize[4];
   kal_uint8 GpioMapping[16];
   kal_uint8 GpioPolarity[4];
}  nvram_ef_btradio_rfmd3500_struct;
#ifndef  __NVRAM_EF_BTRADIO_RFMD3500_STRUCT__
#define  __NVRAM_EF_BTRADIO_RFMD3500_STRUCT__
#endif

typedef struct
{
    unsigned char BDAddr[6];
    unsigned char ClassOfDevice[3];
    unsigned char LinkKeyType[1];
    unsigned char UnitKey[16];
    unsigned char Encryption[3];
    unsigned char PinCodeType[1];
    unsigned char Voice[2];
    unsigned char Codec[1];
    unsigned char Radio[30];
    unsigned char Sleep[6];
    unsigned char MainOscillatorInfo[5];
    unsigned char LPOInfo[4];
    unsigned char AFH[9];
    unsigned char PTA[49];
    unsigned char WDT[2];
    unsigned char Debug[1];
    unsigned char UART[2];
}  nvram_ef_btradio_mt6601_struct;
#ifndef  __NVRAM_EF_BTRADIO_MT6601_STRUCT__
#define  __NVRAM_EF_BTRADIO_MT6601_STRUCT__
#endif

typedef struct
{
    unsigned char BDAddr[6];
    unsigned char CapId[1];
    unsigned char LinkKeyType[1];
    unsigned char UnitKey[16];
    unsigned char Encryption[3];
    unsigned char PinCodeType[1];
    unsigned char Voice[2];
    unsigned char Codec[1];
    unsigned char Radio[6];
    unsigned char Sleep[7];
    unsigned char Reserved[2];
}  nvram_ef_btradio_mt6611_struct;
#ifndef  __NVRAM_EF_BTRADIO_MT6611_STRUCT__
#define  __NVRAM_EF_BTRADIO_MT6611_STRUCT__
#endif

#if 0
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifndef  __NVRAM_EF_BTRADIO_MT6612_STRUCT__
/* under construction !*/
#endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifndef  __NVRAM_EF_BTRADIO_MT6616_STRUCT__
/* under construction !*/
#endif
#endif

#if 0
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifndef  __NVRAM_EF_BTRADIO_MT6236_STRUCT__
/* under construction !*/
#endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifndef  __NVRAM_EF_BTRADIO_MT6256_STRUCT__
/* under construction !*/
#endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifndef  __NVRAM_EF_BTRADIO_MT6276_STRUCT__
/* under construction !*/
#endif
#endif

typedef struct
{
    unsigned char BDAddr[6];
    unsigned char CapId[1];
    unsigned char LinkKeyType[1];
    unsigned char UnitKey[16];
    unsigned char Encryption[3];
    unsigned char PinCodeType[1];
    unsigned char Voice[2];
    unsigned char Codec[1];
    unsigned char Radio[6];
    unsigned char Sleep[7];
    unsigned char Reserved[2];
    unsigned char ECLK_SEL;
}  nvram_ef_btradio_mtk_bt_chip_struct;
#ifndef  __NVRAM_EF_BTRADIO_MTK_BT_CHIP_STRUCT__
#define  __NVRAM_EF_BTRADIO_MTK_BT_CHIP_STRUCT__
#endif

#if defined (__E_COMPASS_SENSOR_SUPPORT__)
typedef struct
{
    kal_int16       usr_moffset_x;
    kal_int16       usr_moffset_y;
    kal_int16       usr_moffset_z;
    kal_uint8       cali_result;

    kal_int32       x_axis_sensitivity;		/*x axis data sensitivity*/
    kal_int32       y_axis_sensitivity;		/*y axis data sensitivity*/
    kal_int16       x_max;			/*sample point maximum of x coordinate*/
    kal_int16       x_min;			/*sample point minimum of x coordinate*/
    kal_int16       y_max;			/*sample point maximum of y coordinate*/
    kal_int16       y_min;			/*sample point minimum of y coordinate*/

    kal_int32       ext_para1;
    kal_int32       ext_para2;
    kal_int32       ext_para3;
    kal_int16       ext_para4;
    kal_int16       ext_para5;
    kal_int16       ext_para6;
    kal_int16       ext_para7;
    kal_int16       ext_para8;
    kal_int16       ext_para9;
} nvram_ef_ecompass_calibration;
#endif  /* __E_COMPASS_SENSOR_SUPPORT__ */

typedef  struct
{
    kal_uint8 data[NVRAM_EF_NET_PAR_SIZE];
} nvram_ef_net_par_struct;

#ifdef __BAND_BLOCK__

typedef  struct
{
    kal_uint8 data[52]; /* 1 byte for length plus 5 bytes data x 10 sets */
} nvram_band_block_struct;

#endif /* __BAND_BLOCK__ */

#ifdef __UMTS_RAT__
/* currently useless
typedef  struct
{
    kal_uint8 data[4];
} nvram_ef_umts_plmn_struct;
*/

typedef  struct
{
    kal_uint8 data[NVRAM_EF_UMTS_IMSI_SIZE];
} nvram_ef_umts_imsi_struct;


typedef  struct
{
    kal_uint8 data[NVRAM_EF_UMTS_START_HFN_SIZE];
} nvram_ef_umts_start_hfn_struct;

#ifdef __UMTS_FDD_MODE__
typedef  struct
{
// R99 CAP #40
    kal_uint8       pdcp_support;
    kal_uint8       pdcp_maxHeaderCompressLength;

    kal_uint8       rlc_totalAmBufferSize;
    kal_uint8       rlc_maxWinodwSize;
    kal_uint8       rlc_maxAmEntityNumber;

    kal_uint8       ulTrch_modeSpecificInfoSelect;
    kal_uint8       ulTrch_maxNoBitsTransmitted;
    kal_uint8       ulTrch_maxConvCodeBitsTransmitted;
    kal_uint8       ulTrch_turboEncodingSupportSelect;
    kal_uint8       ulTrch_turboEncodingBitLength;
    kal_uint8       ulTrch_maxSimultaneousTransChs;
    kal_uint8       ulTrch_maxTransmittedBlocks;
    kal_uint8       ulTrch_maxNumberOfTFC;
    kal_uint8       ulTrch_maxNumberOfTF;
    kal_uint8       ulTrch_maxSimultaneousCCTrCHCount;

    kal_uint8       dlTrch_maxNoBitsReceived;
    kal_uint8       dlTrch_maxConvCodeBitsReceived;
    kal_uint8       dlTrch_turboDecodingSupportSelect;
    kal_uint8       dlTrch_turboDecodingBitLength;
    kal_uint8       dlTrch_maxSimultaneousTransChs;
    kal_uint8       dlTrch_maxSimultaneousCCTrCHCount;
    kal_uint8       dlTrch_maxReceivedTransportBlocks;
    kal_uint8       dlTrch_maxNumberOfTFC;
    kal_uint8       dlTrch_maxNumberOfTF;

    kal_uint8       wcdma_prefered_offset;
    kal_uint8       band_reserved2;
    kal_uint8       band_powerClass;
    kal_uint8       powerClass_reserved1;
    kal_uint8       powerClass_reserved2;

    kal_uint8       pdcp_losslessSRNSRelocationSupport;
    kal_uint8       cipher_cap1;
    kal_uint8       cipher_cap2;
    kal_uint8       integrity_cap1;
    kal_uint8       integrity_cap2;

    kal_uint8       rrce_feature_cap;
    kal_uint8       smart_paging_3g_fdd;
    kal_uint8       integrity_protection_3g_fdd;

    kal_uint8       access_stratum_release;

    kal_uint8       dlPhyCh_maxNoDPCH_PDSCH_Codes;

    kal_uint8       r3_cap1;
    kal_uint8       r3_cap2;
    kal_uint8       r3_cap3;

// R4 CAP  #3
#if defined(__UMTS_R4__) || defined(__UMTS_R5__)
    kal_uint8       r4_cap1;
    kal_uint8       reverseCompressionDepthHighByte;
    kal_uint8       reverseCompressionDepthLowByte;
#endif

// R5 CAP #3
#ifdef __UMTS_R5__
    kal_uint8       r5_cap1;
#endif /* __UMTS_R5__*/

// R6 CAP #2
#ifdef __UMTS_R6__
    kal_uint8       r6_cap1;
#endif

// R7 CAP #2
#ifdef __UMTS_R7__
    kal_uint8       r7_cap1;
    kal_uint8       r7_cap2;
#endif

// R8 CAP #3
#ifdef __UMTS_R8__
    kal_uint8       r8_cap1;
    kal_uint8       r8_cap2;
#endif
}nvram_ef_umts_usime_rrc_dynamic_struct;
#endif

#ifdef __UMTS_TDD128_MODE__
typedef  struct
{
// R99 CAP #29
    kal_uint8       pdcp_support;
    kal_uint8       pdcp_maxHeaderCompressLength;

    kal_uint8       rlc_totalAmBufferSize;
    kal_uint8       rlc_maxWinodwSize;
    kal_uint8       rlc_maxAmEntityNumber;

    kal_uint8       ulTrch_modeSpecificInfoSelect;
    kal_uint8       ulTrch_maxNoBitsTransmitted;
    kal_uint8       ulTrch_maxConvCodeBitsTransmitted;
    kal_uint8       ulTrch_turboEncodingSupportSelect;
    kal_uint8       ulTrch_turboEncodingBitLength;
    kal_uint8       ulTrch_maxSimultaneousTransChs;
    kal_uint8       ulTrch_maxTransmittedBlocks;
    kal_uint8       ulTrch_maxNumberOfTFC;
    kal_uint8       ulTrch_maxNumberOfTF;
    kal_uint8       ulTrch_maxSimultaneousCCTrCHCount;

    kal_uint8       dlTrch_maxNoBitsReceived;
    kal_uint8       dlTrch_maxConvCodeBitsReceived;
    kal_uint8       dlTrch_turboDecodingSupportSelect;
    kal_uint8       dlTrch_turboDecodingBitLength;
    kal_uint8       dlTrch_maxSimultaneousTransChs;
    kal_uint8       dlTrch_maxSimultaneousCCTrCHCount;
    kal_uint8       dlTrch_maxReceivedTransportBlocks;
    kal_uint8       dlTrch_maxNumberOfTFC;
    kal_uint8       dlTrch_maxNumberOfTF;

    kal_uint8       wcdma_prefered_offset;
    kal_uint8       band_reserved2;
    kal_uint8       band_powerClass1;
    kal_uint8       band_powerClass2;
    kal_uint8       band_powerClass3;
// R99 CAP Additional part #5
    kal_uint8       pdcp_losslessSRNSRelocationSupport;
    kal_uint8       cipher_cap1;
    kal_uint8       cipher_cap2;
    kal_uint8       integrity_cap1;
    kal_uint8       integrity_cap2;

    kal_uint8       rrce_feature_cap;
    kal_uint8       smart_paging_3g_fdd;

    kal_uint8       access_stratum_release;

    kal_uint8       dlPhyCh_maxNoDPCH_PDSCH_Codes;

    kal_uint8       r3_cap1;
    kal_uint8       r3_cap2;
    kal_uint8       r3_cap3;

// R4 CAP  #3
#if defined(__UMTS_R4__) || defined(__UMTS_R5__)
    kal_uint8       r4_cap1;
    kal_uint8       reverseCompressionDepthHighByte;
    kal_uint8       reverseCompressionDepthLowByte;
#endif

// R5 CAP #3
#ifdef __UMTS_R5__
    kal_uint8       r5_cap1;
#endif /* __UMTS_R5__*/

// R6 CAP #2
#ifdef __UMTS_R6__
    kal_uint8       r6_cap1;
#endif

// R7 CAP #2
#ifdef __UMTS_R7__
    kal_uint8       r7_cap1;
    kal_uint8       r7_cap2;
#endif
// R9 CAP #3
#ifdef __UMTS_R9__
    kal_uint8       r9_cap1;
    kal_uint8       r9_cap2;
    kal_uint8       r9_cap3;
#endif

}nvram_ef_umts_usime_rrc_dynamic_struct;
#endif


typedef  struct
{
    kal_uint8 data[NVRAM_EF_UMTS_FREQUENCY_REPOSITORY_SIZE];
} nvram_ef_umts_frequency_repository_struct;

//#ifdef __BAND_PRIORITY_SEARCH__
#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__)
typedef  struct
{
    kal_uint8 band[NVRAM_EF_UMTS_BAND_PRIORITY_SIZE];
} nvram_ef_umts_band_priority_struct;
#endif /* __UMTS_RAT__ && __UMTS_FDD_MODE_ */
//#endif /* __BAND_PRIORITY_SEARCH__ */

#if defined(__UMTS_FDD_MODE__) && defined(__UMTS_R7__)
typedef struct
{
    nvram_plmn_id_struct disable_PLMN[NVRAM_MAX_UMTS_DMCR_DISABLE_PLMN_NUM];    
} nvram_ef_umts_dmcr_setting_struct;

typedef struct
{
    nvram_plmn_id_struct enable_PLMN[NVRAM_MAX_UMTS_SIB_SKIP_ENABLE_PLMN_NUM];
} nvram_ef_umts_sib_skip_setting_struct;
#endif /* __UMTS_FDD_MODE__ && __UMTS_R7__ */

//#if defined(__UMTS_TDD128_MODE__) && defined(__UMTS_R7__)
//#ifdef __SEARCH_ALL_EHPLMN_TOGETHER__
#if (defined(__UMTS_TDD128_MODE__) && defined(__UMTS_R7__)) || (defined(__SEARCH_ALL_EHPLMN_TOGETHER__))
typedef  struct
{
    kal_uint8 slce;
    kal_uint8 cse;
} nvram_ef_umts_urr_configuration_struct;
#endif

#endif /* __UMTS_RAT__ */

#if (defined(__3G_CSG_SUPPORT__) || defined(__LTE_RAT__))
typedef  struct
{
    kal_uint8 data[NVRAM_EF_PREV_VISITED_CELL_INFO_SIZE];
} nvram_ef_prev_visited_cell_info_struct;
#endif

#if defined(__MA_L1__) || defined(__UMTS_RAT__)
typedef struct
{
    kal_uint8 L1_3G_CAL_DATA[NVRAM_EF_L1_3G_CAL_DATA_SIZE];
}nvram_ef_l1_3g_cal_data_struct;
#endif

#if 0 //!defined(__LOW_COST_SUPPORT_COMMON__) && defined(__FLC_SUPPORT__ )&& defined(__MTK_INTERNAL__)
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif /* !__LOW_COST_SUPPORT_COMMON__&&__MTK_INTERNAL__ && __FLC_SUPPORT__ */

#if defined(__TST_DNT_LOGGING__)
typedef struct
{
    kal_uint8 nvram_ef_ps_l2copro_filter[NVRAM_EF_PS_L2COPRO_FILTER_SETTINGS_SIZE];
} nvram_ef_ps_l2copro_filter_struct;
#endif  //#if defined(__TST_DNT_LOGGING__)

#define ATCMD_CHECK_ENABLE 0xF1F1F1F1

/* For AT command no/off check */
typedef struct {
    kal_uint32  magic_head[4];
    kal_uint32  enable_flag;
    kal_uint32 magic_tail[3];
} atcmd_check_context_struct;
typedef atcmd_check_context_struct nvram_atcmd_check_context_struct;

extern const nvram_atcmd_check_context_struct NVRAM_EF_ATCMD_ONOFF_CHECK_DEFAULT;


typedef struct {
    kal_uint8 etws_setting;
} nvram_ef_etws_setting_struct;

extern const nvram_ef_etws_setting_struct NVRAM_EF_ETWS_SETTING_DEFAULT;

#if defined (__PS_SERVICE__) && defined (__MOD_TCM__)
typedef struct
{
    kal_uint8 context_id;

    kal_uint8 pdp_addr_type;
    kal_uint8 pdp_addr_len;
    kal_uint8 addr_val[MAX_PDP_ADDR_LEN];

    kal_uint8 apn_len;
    kal_uint8 apn[100];
    kal_uint8 pcomp_algo;
    kal_uint8 dcomp_algo;

    kal_uint8 context_type;
    kal_uint8 primary_context_id;

    kal_uint8 reserved; /* AT_definition */
    kal_uint16 req_n201u; //erica 20070112

    kal_uint8 p_cscf_discovery;         //R10
    kal_uint8 im_cn_signalling_flag;    //R10
    kal_uint8 request_type;             //R12
    kal_uint8 reserved2;
} nvram_ef_tcm_PDP_profile_record_struct;
#endif // ~ #if defined (__PS_SERVICE__) && defined (__MOD_TCM__)

#if defined (__MOD_IMC__)
typedef struct{
  kal_uint32     local_port;                // 5060
  kal_uint32     ipsec_local_port_start;    // 50000
  kal_uint32     ipsec_local_port_range;    // 50
  kal_uint32     rtp_rtcp_local_port_start; // 40000
  kal_uint32     rtp_rtcp_local_port_range; // 5000
  kal_uint32     rtcp_interval;             // 5000
  kal_uint32     dscp;                  // 0
  kal_uint32     register_expiry;       // 600000
  kal_uint32     UA_reg_t1_timer;       // 2000
  kal_uint32     UA_reg_t2_timer;       // 16000 
  kal_uint32     UA_reg_t4_timer;       // 17000
  kal_uint32     UA_reg_retry_base_time;       // ??
  kal_uint32     UA_reg_retry_max_time;       // ??
  kal_uint32     UA_call_conf_subtimer;      // 3600
  kal_uint32     UA_call_session_timer;   // 60000
  kal_uint32     UA_call_amr_fmt_variant; // 0
  
  kal_uint8      VoLTE_Setting_SIP_Force_Use_UDP; // 0:, 1(default)
  kal_uint8      VoLTE_Setting_SIP_TCP_On_Demand; // 0:, 1(default)
  kal_uint16     VoLTE_Setting_SIP_TCP_MTU_Size;  // 1300(default) 
  
  kal_uint16     UA_call_session_min_se;  // 1800
  kal_uint16     UA_call_rej_code;        // 486
  kal_uint16     UA_call_no_resource_code;// 480
  kal_uint16     UA_call_rej_media_code;  // 488
  kal_uint16     UA_call_rej_by_user_code; // 603
  kal_uint16     operator_code;
  kal_uint16     sms_rspcode;             //200
  kal_uint16     pad1;
  kal_uint8      local_sip_protocol_type;   // 1 = UDP, 2 = TCP, default 1
  kal_uint8      UA_g711_ptime;         // 20
  kal_uint8      UA_g726_ptime;         // 20
  kal_uint8      UA_call_codec_order1;  // 1
  kal_uint8      UA_call_codec_order2;  // 2
  kal_uint8      UA_call_codec_order3;  // 5
  kal_uint8      UA_call_def_max_ptime; // 80
  kal_uint8      UA_call_def_ptime;     // 20
  kal_uint8      UA_call_amr_pt;        // 97
  kal_uint8      UA_call_amr_wb_pt;     // 98
  kal_uint8      UA_call_h264_pt;       // 99
  kal_uint8      UA_call_g729_annexb;   // 1
  kal_uint8      UA_call_g729_ptime;    // 20
  kal_uint8      UA_call_priority;      // 0
  kal_uint8      UA_call_privacy;       // 0
  kal_uint8      UA_call_session_flag;    // 1
  kal_uint8      UA_call_tel_evt;         // 1
  kal_uint8      UA_call_tel_evt_pt;      // 101
  kal_uint8      UA_call_precondition;
  kal_uint8      early_media;             //0
  kal_uint8      mwi_license;             //0:disable, 1:enable, default 0
  kal_uint8      UA_reg_keep_alive;    // 1
  kal_uint8      uri_type;             // bitmap: sip=0x01, tel=0x02, urn=0x04
  kal_uint8      UA_net_ipsec;           //0:disable, 1:enable
  kal_uint8      UA_reg_uri_with_port;   //0:disable, 1:enable
  kal_uint8      UA_reg_ipsec_algo;
  kal_uint8      UA_reg_http_digest;    //0:disable, 1:enable          
  kal_uint8      UA_reg_specific_ipsec_algo;
  kal_uint8      UA_call_mo_invite_to_bw_cnf_time;  // 0
  kal_uint8      pad2;
  kal_uint8      pad3;
  kal_uint8      pad4;
  kal_uint8      user_agent[32];          // VoLTE UA
  kal_uint8      UA_call_amr_mode_set[16];      // string: 0,1,2,3,4,5,6,7
  kal_uint8      UA_call_amr_wb_mode_set[20];   // string: 0,1,2,3,4,5,6,7,8
  kal_uint8      UA_icsi_1[64]; // string: urn:urn-7:3gpp-service.ims.icsi.mmtel
  kal_uint8      UA_icsi_2[64]; // string: urn:urn-7:3gpp-service.ims.icsi.mmtel
  kal_uint8      UA_icsi_3[64]; // string: urn:urn-7:3gpp-service.ims.icsi.mmtel
  kal_uint8      UA_icsi_4[64]; // string: urn:urn-7:3gpp-service.ims.icsi.mmtel
  kal_uint8      UA_phone_context[64];
  kal_uint8      UA_reg_auth_name[64];      // +18860000042@srnims3.srnnam.nsn-rdnet.net
  kal_uint8      UA_reg_auth_password[32];  // ims123456
  kal_uint8      UA_phone_context_associated_impu[128];
  kal_uint8      UA_conf_factory_uri[128];
} nvram_ua_struct;

typedef struct{
  /* TO IMCB */
  kal_uint32    resouce_retain_timer;                 // 3000ms
  kal_uint32    emergency_pdn_retain_timer;           // 10000ms
  kal_uint32    auto_re_reg_timer;                    // 5000ms
  kal_uint32    poweroff_detach_timer;                // 0?
  kal_uint32    poweroff_ims_dereg_timer;             // 0?
  kal_uint32    emergency_reg_retain_timer;           // 10s, in ms
  kal_uint8     pcscf_priority_list[8];               // reference enum in imcb_imc_struct.h
  kal_uint8     set_pcscf_discovery_via_nas;          // 1 (default set the flag)
  kal_uint8     voice_bearer_ctrl;                    // 0: Use dedicated bearer, 1: Use signalling bearer, 2: force to signalling bearer
  kal_uint8     default_pcscf_address_is_v4;          // 0:v6, 1:v4
  kal_uint8     force_user_accout_by_manual;          // 0 (default is derived IMPI/IMPU/Domain Name from ISIM: 0)
  kal_uint8     set_ue_im_cn_signaling_flag;          // 1 (default set the flag)
  kal_uint8     check_nw_im_cn_signaling_flag;        // 0 (default not check)
  kal_uint8     ims_signaling_qci;                    // 5
  kal_uint8     ims_voice_qci;                        // 1
  kal_uint8     ims_video_qci;                        // 2
  kal_uint8     ims_v4v6_preference;                  // 0=v4_only, 1=v6_only, 2=v4_prefer, 3=v6_prefer, default 3
  /* pcscf_manual_list?? */
  kal_bool      pcscf_manual_support;                 // 0
  kal_bool      pcscf_mo_support;                     // 0
  kal_bool      pcscf_sim_support;                    // 1
  kal_bool      pcscf_pco_renew_support;              // 1
  /* IMC internal used */
  kal_bool      emergency_call_learning_support;      // 1
  kal_bool      home_detected_emergency_call_support; // 1
  kal_bool      sms_support;                          // 1
  kal_bool      voice_support;                        // 1
  kal_bool      video_over_ps_support;                // 1
  kal_uint8     resource_allocation_mode;             // 0  (NW initial:0, UE initial: 1)
  kal_uint8     icsi_resource_allocation_mode_1;      // 0
  kal_uint8     icsi_resource_allocation_mode_2;      // 0
  kal_uint8     icsi_resource_allocation_mode_3;      // 0
  
  kal_uint8     icsi_resource_allocation_mode_4;      // 0
  kal_uint8     pcscf_manual_list[16];               // default pcscsf address, 192.168.0.1
  kal_uint8     default_psismsc[64];                 // sip:smsc@ims.mnc001.mcc001.3gppnetwork.org
  kal_uint8     manual_impi[64];                     // 310886000000042@ims.mnc688.mcc310.3gppnetwork.org
  kal_uint8     manual_impu[64];                     // sip:+18860000042@srnims3.srnnam.nsn-rdnet.net
  kal_uint8     manual_domain_name[64];              // srnims3.srnnam.nsn-rdnet.net
} nvram_imc_struct;

typedef struct{
  nvram_ua_struct   ua_config;
  nvram_imc_struct  imc_config;
} nvram_ef_ims_profile_record_struct;

typedef struct{
  kal_bool dtx_enable;
  kal_uint32 silence_dropcall_threshold;
  kal_uint16 jbm_load_params_enable;
  kal_uint16 jbm_prebuf_len;
  kal_uint16 jbm_jitter_max_depth;
  kal_uint16 jbm_jitter_full_offset;
  kal_uint16 silence_to_rrc_report_threshold;
  kal_uint16 ltecsr_common_para0;
  kal_uint16 ltecsr_common_para1;
  kal_uint16 ltecsr_common_para2;
  kal_uint16 ltecsr_common_para3;
  kal_uint16 ltecsr_common_para4;
} nvram_ef_ltecsr_profile_record_struct;
#endif /* __MOD_IMC__ */


#ifdef __VOLTE_SUPPORT__

typedef struct
{
    kal_uint8 allow_cs;
    kal_uint8 allow_ims;
    kal_uint8 max_attempt_total_num;
    kal_uint8 max_attempt_consecutive_cs_num;
    
    kal_uint8 max_attempt_consecutive_ims_num;
    kal_uint8 allow_recursive_cs;
    kal_uint8 allow_recursive_ims;
    kal_uint8 max_nw_selection_count;
    
    kal_uint8 ads_guard_timer_length;
    kal_uint8 wait_for_oos;
    kal_uint8 wait_for_irat;
    kal_uint8 wait_for_nas_nwsel;
    
    kal_uint8 allow_csfb_when_nas_detached;
    kal_uint8 allow_ims_when_nas_detached;
    kal_uint8 allow_ims_when_ims_unreged;
    kal_uint8 allow_ims_with_negative_imsvops_eutran;
    
    kal_uint8 allow_ims_with_negative_imsvops_utran;
    kal_uint8 reserved1;
    kal_uint8 reserved2;
    kal_uint8 reserved3;
} nvram_vdm_ads_general_profile_struct;


typedef struct
{
    // Below are the parameters which also exit in Emergency Call profile
    nvram_vdm_ads_general_profile_struct general_setting_normal;

    // Below are the parameters which only exit in Normal Call profile
    kal_uint8 allow_cs_during_ssac_barring;
    kal_uint8 reset_ssac_barring_lte_mobility;
    kal_uint8 reset_ssac_barring_4g32_mobility;
    kal_uint8 reserved3;

} nvram_vdm_ads_profile_normal_struct;


typedef struct
{
    // Below are the parameters which also exit in Normal Call profile
    nvram_vdm_ads_general_profile_struct general_setting_emerg;

    // Below are the parameters which only exit in Emergency Call profile
    kal_uint8 allow_ims_with_negative_emb_eutran;
    kal_uint8 allow_ims_with_negative_emb_utran;
    kal_uint8 allow_ims_with_negative_sib_emc_eutran;
    kal_uint8 allow_ims_with_negative_sib_emc_utran;
    
    kal_uint8 prefer_ims_in_lte_limited_srv;
    kal_uint8 reserved1;
    kal_uint8 reserved2;
    kal_uint8 reserved3;

} nvram_vdm_ads_profile_emerg_struct;


typedef struct
{
    // Normal call settings
    nvram_vdm_ads_profile_normal_struct profile_normal;
    
    // Emergency call settings 
    nvram_vdm_ads_profile_emerg_struct profile_emerg;

} nvram_ef_vdm_ads_profile_struct;
#endif /* __VOLTE_SUPPORT__ */

/*****************
 * Barcode number
 *****************/
typedef struct
{
    kal_uint8 nvram_ef_barcode_num[NVRAM_EF_BARCODE_NUM_SIZE];
} nvram_ef_barcode_num_struct;

/************************
 * CAL FLAG & CAL CHECK
 ************************/
typedef struct
{
	 kal_uint8   u1CalFlag;
	 kal_uint8   u1CalDscrpt[30];
}nvram_cal_flag_entry_struct;
typedef struct
{
	 kal_uint8   u1CalAllFlag;
	 kal_uint8   u1CalMarkNumber;
	 nvram_cal_flag_entry_struct CalFlagMarks[10];
}nvram_cal_flag_struct;

#define nvram_cal_data_entry_num 225
typedef struct
{
	kal_uint16    u2LidEnumVal;
	kal_uint16    u2LidRec;
	kal_uint16    u2CheckVal;

}nvram_cal_data_entry_struct;

typedef struct
{
   kal_uint8  u1ValidNum;
   nvram_cal_data_entry_struct CalDataCheck[nvram_cal_data_entry_num];
}nvram_cal_data_check_struct;  // can not exceed 2K

typedef struct
{
    kal_uint8 imei[8];
    kal_uint8 svn;
    kal_uint8 pad;
} nvram_ef_imei_imeisv_struct;


#if 0
#ifdef __GPS_SUPPORT__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#ifdef __MNL_SUPPORT__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif /* __MNL_SUPPORT__ */
#endif /* __GPS_SUPPORT__ */
#endif


#if defined(__WIFI_BT_SINGLE_ANTENNA_SUPPORT__)
typedef struct
{
    kal_uint32 nvram_ef_bwcs_setting_data[NVRAM_EF_BWCS_SETTING_DATA_SIZE/4];
}nvram_ef_bwcs_setting_data_struct;
#endif /* __WIFI_BT_SINGLE_ANTENNA_SUPPORT__ */



/* UEM*/
//MODEM only #include "custom_hw_default.h"

#if !defined(__L1_STANDALONE__)
typedef struct
{
#if 1 /* MODEM only*/
#if 0//__BK_LIGHT_20LEVEL_SUPPORT__
/* under construction !*/
#else
    kal_uint32 PWM1[5][2];  /* freq, duty */
#endif
    kal_uint32 PWM2[5][2];  /* freq, duty */
    kal_uint32 PWM3[5][2];  /* freq, duty */
#if defined(__MULTI_LEVEL_BACKLIGHT_SUPPORT__)
    kal_uint32 BacklightLevel[20][2];
#endif
    kal_uint32 MainLCD_Contrast[15];
    kal_uint32 MainLCD_Bias[5];
    kal_uint32 MainLCD_Linerate[5];
    kal_uint32 MainLCD_Temp[5];
    kal_uint32 SubLCD_Contrast[15];
    kal_uint32 SubLCD_Bias[5];
    kal_uint32 SubLCD_Linerate[5];
    kal_uint32 SubLCD_Temp[5];
    kal_uint32 BatteryLevel[10];
    kal_uint32 PMIC6318BLPWM[5][2];  /* freq, duty */
#else
/* under construction !*/
#endif /* MODEM only*/
} custom_hw_level_struct;

typedef struct
{
    kal_uint8 me_manufacture_id[MAX_ME_ID_NUM][MAX_ME_ID_LEN];
} uem_context_manufacture_struct;

typedef struct
{
    kal_uint8 text_length;
    kal_uint8 text_dcs;
    kal_uint8 text[UEM_GREETING_LEN];
} rmi_greeting_text_struct;

typedef struct
{

    kal_uint8 audio_mute_flag;  /* AUDIO_DEVICE_SPEAKER,... */

    kal_uint8 gpio_status[MAX_GPIO_DEVICE_NUM];
    kal_uint8 silent_mode;

    kal_uint8 alert_mode;

    kal_uint8 country_code;
    kal_uint8 lang_id[2];

    kal_uint8 date_mode;
    kal_uint8 time_mode;

    kal_uint8 greeting_mode;
    rmi_greeting_text_struct greeting_text;

    rtc_alarm_info_struct alarm_info[MAX_ALARM_NUM];
} uem_context_rmi_struct;
#endif

/*----------------------------------------------------------------------------*/
/* L4 Start: Please put L4 NVRAM info here                                    */
/*----------------------------------------------------------------------------*/



/*------------------------------------------------------------*/
/* L4PHB-CallLog Start                                        */
/*------------------------------------------------------------*/

/* Can not wrap compile option as it's used by other L4 modules such as ATcmd */
#ifndef L4_NOT_PRESENT

typedef struct
{
    kal_uint8 alpha_id[62];
    kal_uint8 BCD_length;
    kal_uint8 TON_NPI;
    kal_uint8 DialNum[20];
    kal_uint8 cc_ident;
    kal_uint8 pad;
} nvram_ef_phb_struct;

typedef struct
{
    kal_uint8 name_length;
    kal_uint8 name_dcs;
    kal_uint8 name[PHB_LN_NAME_SIZE];
    kal_uint8 count;
    kal_uint8 addr_length;
    rtc_format_struct time;
    kal_uint8 addr_type;   /* voice call or voip call */
    kal_uint8 addr_bcd[PHB_LN_NUM_SIZE];
    kal_uint8 accu_times;        /* for accumulated times */
    kal_uint8 is_new_event; /* for is a new event */
    kal_uint8 adn_record_index; /* for padding */
    kal_int32 call_duration;
} phb_ln_entry_struct;

typedef struct
{
    kal_uint8 no_entry;
    kal_uint8 padding1;
    kal_uint8 padding2;
    kal_uint8 padding3;
    phb_ln_entry_struct array[NVRAM_EF_PHB_LN_SIZE];
} nvram_ef_phb_ln_struct;

typedef struct
{
    kal_uint8 type_seq[NVRAM_EF_PHB_LN_TYPE_SEQ_SIZE];
} nvram_ef_phb_ln_type_seq_struct;
/*------------------------------------------------------------*/
/* L4PHB-CallLog End                                          */
/*------------------------------------------------------------*/

typedef struct
{
#ifdef __MAX_MAILBOX_NAME_UPDATA_TO_30__
    kal_uint8 alpha_id[30];
#else
    kal_uint8 alpha_id[10];
#endif
    kal_uint8 BCD_length;
    kal_uint8 TON_NPI;
    kal_uint8 DialNum[20];
    kal_uint8 cc_ident;
    kal_uint8 pad;
} nvram_ef_smsal_mailbox_addr_struct;

typedef struct
{
    kal_uint8 status;
    kal_uint8 remainder[183];
} nvram_ef_smsal_sms_struct;

typedef struct
{
    kal_uint8 profile_name[12]; /* store alpha-identifier */
    kal_uint8 para_ind;         /* Parameter Indicator */
    kal_uint8 da[12];           /* Destination Address */
    kal_uint8 sca[12];          /* Service Centre Address */
    kal_uint8 pid;              /* Protocol identifier */
    kal_uint8 dcs;              /* Data coding scheme */
    kal_uint8 vp;               /* Validity period */
} nvram_ef_smsal_smsp_struct;

typedef struct _nvram_smsal_common_param_struct
{
    kal_uint8 bearer_service;
    kal_uint8 status_report;
    kal_uint8 reply_path;
    kal_uint8 vp_format;
    kal_uint8 prefer_mem1;
    kal_uint8 prefer_mem2;
    kal_uint8 prefer_mem3;
    kal_uint8 cbch_req;
    kal_uint8 all_lang_on;
    kal_uint8 rmi_act_pfile_id;
    kal_uint8 fo;
    kal_uint8 sms_fdn_off;
    kal_uint8 last_used_tp_mr;
    kal_uint8 mem_capacity_available;
    kal_uint8 selected_msp;
    kal_uint8 reserve;
} nvram_ef_smsal_common_param_struct;

typedef struct
{
    kal_uint16 cbmi[10];
} nvram_ef_cb_default_ch_struct;

#endif  /* L4_NOT_PRESENT */

typedef  struct
{
    kal_uint8 data[NVRAM_EF_PS_CONFORMANCE_TESTMODE_SIZE];
} nvram_ef_ps_conformance_testmode_struct;

typedef struct
{
    kal_uint32 context_id;
    kal_uint8  context_type;        //None, Internet, Vpn, Voice, VideoShare, Custom
    kal_uint8  access_string[100];
    kal_uint8  user_name[32];
    kal_uint8  pass_word[32];
    kal_uint8  compression;         //None, Enable
    kal_uint8  auth_type;           //None, Pap, Chap, MsChapV2
    kal_uint8  plmn_in_digit[7];    //Ex. '4','6','6','9','2','\0'
    kal_uint16 status;              //0: empty, 1: occupied
} nvram_ef_mobile_broadband_provision_context_struct; //__MOBILE_BROADBAND_PROVISION_CONTEXT__

/** __MEDIATEK_SMART_QOS__:
 *  Macro defines for MSQ
 */
#define MSQ_PLMN_ID_LEN         7       /* Length of a plmn_id. */
#define MSQ_MAX_ENTRY_COUNT     100     /* Number of MSQ entry supported in MSQ list. */
                                        /* !Caution: Also need to adjust NVRAM_EF_MSQ_LID_VERNO when it is changed. */

/** __MEDIATEK_SMART_QOS__:
 *  Elements of each entry in MSQ list
 */
typedef struct
{
    kal_uint8   entry_id ;                    /* Range: 1 ~ MSQ_MAX_ENTRY_COUNT  */
    kal_uint8   plmn_id[MSQ_PLMN_ID_LEN] ;    /* PLMN ID: 5 ~ 6 digits, plus a nul-terminator in tail. */
    kal_uint8   check_nw ;                    /* True: Check plmn_id[] against the current NW's PLMN ID. */
    kal_uint8   check_sim ;                   /* True: Check plmn_id[] against the current SIM's PLMN ID. */
} nvram_ef_msq_entry_struct ;

/** __MEDIATEK_SMART_QOS__
 *  The MSQ list
 */
typedef struct
{
    kal_uint8                   is_msq_on ;     /* True: Use R6 QOS if the current PLMN (NW/SIM) is on MSQ list. */
    kal_uint8                   padding ;   /* padding to cover data alignment problems. */
    nvram_ef_msq_entry_struct   msq_entry[MSQ_MAX_ENTRY_COUNT] ;
} nvram_ef_msq_list_struct ;

typedef struct
{
    kal_uint8 mode;
} nvram_ef_regional_phone_mode_struct;

/*----------------------------------------------------------------------------*/
/* L4 End: Please put L4 NVRAM info above                                     */
/*----------------------------------------------------------------------------*/

typedef struct
{
    kal_uint8 CacheByte[NVRAM_EF_SYS_CACHE_OCTET_SIZE];
} nvram_sys_cache_octet_struct;

typedef struct
{
    kal_uint8 data[128];
} nvram_ef_nvram_unit_test_struct;

#ifndef L4_NOT_PRESENT
typedef struct
{
    kal_uint8 volume_gain[MAX_VOL_CATE][MAX_VOL_TYPE][MAX_VOL_LEVEL];
    kal_uint8 volume[MAX_VOL_CATE][MAX_VOL_TYPE];
    kal_uint8 max_melody_volume_gain[MAX_VOL_CATE + 1];
    kal_uint8 melody_volume_gain_step[MAX_VOL_CATE + 1];
    kal_uint8 tv_out_volume_gain[MAX_VOL_LEVEL];
} custom_acoustic_struct;
#endif


typedef struct
{
    kal_uint8 band;
    kal_uint8 arg1;
    kal_uint8 rat_mode;
    kal_uint8 preferred_rat;
    kal_uint8 umts_prefered_band[4];
    kal_uint8 preference;
    kal_uint8 roaming_setting;
    kal_uint8 mm_ivt;
    kal_uint8 utran_vdp;
} nvram_ef_rac_preference_struct;

// RF Calibration history NVRAM items
#ifdef __TC01__
typedef struct
{
    kal_uint8 callogicver;
    kal_uint8 nvini;
    kal_uint8 xmlver;
    kal_uint8 xmlsequence;
    kal_uint8 xmlcalsetup;
    kal_uint8 exeTachyon;
    kal_uint8 dllTachyonlogic;
    kal_uint8 dllInstrument;
    kal_uint8 dllPhncmd;
} RfCalVersion;
typedef struct
{
    RfCalVersion rfCalVersion;
    kal_uint8    sgCalSectionPclp[6];
    kal_uint8    CalSection;
    kal_uint32   dwCalDate;
    kal_uint8    Ezlooks;
    kal_uint8    calnTest;
    kal_uint8    Testonly;
    kal_uint8    sgEquipmentSerial[32];
    kal_uint32   dwCalFailcode;
} nvram_ef_rf_cal_env_struct;

typedef struct
{
    kal_int16    loss[20];
} nvram_ef_rf_cal_loss_setting_struct;

typedef struct
{
    kal_uint16   TestPower[4][3];
} nvram_ef_rf_test_power_result_struct;
#endif // #ifdef __TC01__

#ifdef __LTE_RAT__
typedef struct
{
    kal_uint8       epsloci[NVRAM_EPSLOCI_SIZE];
    kal_uint8       epsnsc[NVRAM_EPSNSC_SIZE];
    kal_uint32      tin;
} nvram_ef_epsloci_epsnsc_tin_struct;

typedef struct
{
    kal_uint8       ue_usage_setting;
    kal_uint8       voice_domain_preference;
    kal_uint8       sms_over_ip;
    kal_uint8       sms_over_sgs;
    kal_uint8       ue_mode_profile;
    kal_uint8       ue_mode;
    kal_uint8       reserved1;
    kal_uint8       reserved2;
    kal_uint8       feature_config[NVRAM_LTE_FEATURE_CONFIG_SIZE];
} nvram_ef_lte_preference_struct;

typedef struct
{
    kal_uint16 earfcn;
    kal_uint8  numElements;
    kal_uint32 cellid[NVRAM_LTE_FINGERPRINT_CELL_ID_NUM];
}nvram_errc_fingerprint_per_freq_struct;

typedef struct
{
    kal_uint16           earfcn;
    kal_uint16           pci;
    nvram_plmn_id_struct plmn_id;
    kal_uint32           csg_id;
    kal_uint8            numElements;
    nvram_errc_fingerprint_per_freq_struct frq[NVRAM_LTE_FINGERPRINT_FREQ_NUM];
}nvram_ef_errc_fingerprint_record_struct;

typedef struct
{
    kal_uint8 band;
    kal_uint8 freq_num;
    kal_uint8 freq_oldest_idx; //init as 0
    kal_uint16 earfcn[NVRAM_LTE_LEARNED_FREQ_NUM];
} nvram_ef_errc_learned_band_record_struct;

typedef struct
{
    kal_uint8 mcc[3];
    kal_uint8 is_valid;
    kal_uint8 band_num;
    kal_uint8 band_oldest_idx; //init as 0
    kal_uint32 timestamp;
    nvram_ef_errc_learned_band_record_struct band[NVRAM_LTE_LEARNED_BAND_NUM];
    
    kal_uint8 is_detected_by_latest_search; //copy from is_detected_by_current_search when full band end
    kal_uint8 is_detected_by_cell;
    kal_uint8 is_detected_by_current_search;
} nvram_ef_errc_learned_mcc_record_struct;

typedef struct 
{
    kal_uint16 earfcn;
    kal_uint16 pci;
    kal_uint32 cell_id;
    kal_uint8 is_valid;
    kal_uint8 is_detected_by_latest_search;
    kal_uint8 is_detected_by_cell;
    kal_uint8 is_detected_by_current_search;
} nvram_ef_errc_stored_cell_record_struct;

typedef struct
{
    nvram_ef_errc_stored_cell_record_struct cell[NVRAM_LTE_STORED_CELL_NUM_MAX];
} nvram_ef_errc_stored_cell_struct;

typedef struct
{
    nvram_plmn_id_struct plmnid;
    kal_bool csfb_2g_afr; /* KAL_TRUE: enable; KAL_FALSE: disable */
    kal_bool csfb_3g_afr; /* KAL_TRUE: enable; KAL_FALSE: disable */
} nvram_afr_setting_record_struct;

typedef struct
{
    nvram_afr_setting_record_struct hplmn_afr_mapping[NVRAM_MAX_STORED_HPLMN_NUM];
} nvram_ef_errc_afr_setting_struct;

typedef struct
{
	kal_uint16           earfcn;
    nvram_plmn_id_struct plmnid;
}nvram_carrier_data_struct;

typedef struct
{
    kal_uint8                  stored_carr_num;
    nvram_carrier_data_struct  stored_carr[NVRAM_STORED_CARR_NUM ];
}nvram_ef_errc_stored_carrier_struct;

typedef struct
{
	kal_uint8   interval_k0;
	kal_uint8   interval_k1;
	kal_uint8   interval_k2;
	kal_uint8   interval_k3;
	kal_uint8   interval_k4;
	kal_uint8   interval_k5;
	kal_uint8   interval_k6;
	kal_uint8   interval_k7;
	kal_uint8   interval_k8;
	kal_uint8   interval_k9;
	kal_uint8   interval_k10;
	kal_uint8   interval_k11;
	kal_uint8   interval_k12;
	kal_uint8   interval_k13;
	kal_uint8   interval_k14;
	kal_uint8   interval_k15;
	kal_uint8   interval_k16;
	kal_uint8   interval_k17;
	kal_uint8   interval_k18;
	kal_uint8   interval_k19;
} nvram_filter_coef_interval_struct;

typedef struct {
    nvram_plmn_id_struct plmn_id;
    kal_uint16 earfcn;
} nvram_errc_designated_freq_record_struct;

typedef struct {
    nvram_plmn_id_struct plmn_id;
    kal_uint16 earfcn;
    kal_uint8 bandwidth;
} nvram_errc_designated_black_freq_record_struct;

typedef struct {
    nvram_plmn_id_struct plmn_id;
    kal_uint8 band_num;
    kal_uint8 band_list[NVRAM_LTE_BAND_NUM];
} nvram_errc_priority_band_record_struct;

typedef struct {
    kal_uint8 freq_num;
    nvram_errc_designated_freq_record_struct freq_list[NVRAM_DESIGNATED_FREQ_NUM_MAX];

    kal_uint8 black_freq_num;
    nvram_errc_designated_black_freq_record_struct black_freq_list[NVRAM_DESIGNATED_BLACK_FREQ_NUM_MAX];

    kal_uint8 priority_band_inf_num;
    nvram_errc_priority_band_record_struct priority_band_inf[NVRAM_PRIORITY_BAND_INF_NUM_MAX];
} nvram_errc_designated_carrier_inf_struct;

typedef struct
{
	kal_uint8   tband_ind;
   	kal_uint8   tbarred_cell;
   	kal_uint8   tbarred_freq;
   	kal_uint8   tcsg_cell;
	kal_uint8   carrs_interval;
    kal_uint8   list1_used_carr_max;
	kal_int16   skip_bw_rsrp_th;
   	kal_int16   skip_bw_rsrq_th;
	kal_uint8   tsib_ng_rej;
	kal_uint8   nsib_ng_max;
	kal_uint8   tnsib_clear;
	kal_uint8   est_s_rxlev_th;
	kal_uint8   est_s_qual_th;
	kal_uint16  trach;

	nvram_filter_coef_interval_struct filter_coef_interval[NVRAM_FILTER_COEF_INTERVAL_NUM];
	kal_uint8   eutran_neighbour_cellreport_flg;
	kal_uint8   iir_filter_coef_rsrp;
	kal_uint8   iir_filter_coef_rsrq;
	kal_uint16  th0_interval;
	kal_uint16  th1_interval;
	kal_uint16  th2_interval;
	kal_uint16  th3_interval;
    kal_uint16  th4_interval;

	kal_uint8   max_kraerr;
	kal_uint8   traerr;
	kal_uint8   tvalid_raerr;

	kal_uint8   mib_crc_ng_max;
	kal_uint8   sib1_crc_ng_max;
	kal_uint8   si1_crc_ng_max;
	kal_uint8   si_crc_ng_max;
	kal_uint8   sib10_crc_ng_max;
	kal_uint8   sib11_crc_ng_max;
	kal_uint8   sib12_crc_ng_max;
	kal_uint8   mib_sib1_protect_tim_val;
	kal_uint8   sib2_9_protect_tim_val;
	kal_uint8   crc_ng_tim_shift;
	kal_uint8   standby_mib_sib1_protect_tim_val;
	kal_uint8   standby_sib2_9_protect_tim_val;

	kal_uint8   csfb_enhancement_item_status;
	kal_uint8   csfb_enhancement_item_status_in_test_mode;

    kal_uint8   is_eia0_by_sp1;

    kal_uint8   background_search_status_in_test_mode;

    nvram_errc_designated_carrier_inf_struct  designated_carrier_inf;
    kal_uint8   afr_timer;

    kal_uint8   csfb_enhancement_item_status_2;
    kal_uint8   csfb_enhancement_item_status_2_in_test_mode;
} nvram_ef_errc_performance_para_struct;

typedef struct
{
    kal_uint8 raw_data[NVRAM_EF_LTE_CAP_SIZE];
} nvram_ef_lte_cap_struct;

typedef struct
{
	kal_uint8	rohc_profiles[NVRAM_ERRC_CAP_ROHC_PROFILES_NUM];
	kal_uint8	max_num_rohc_sessions;
} nvram_errc_capa_pdcp_param_struct;

typedef struct
{
	kal_uint8	ue_tx_ante_sel_fdd;
    kal_uint8	ue_tx_ante_sel_tdd;
	kal_uint8	ue_specific_ref_sigs;
} nvram_errc_capa_phylayer_param_struct;

typedef struct
{
	kal_uint8   enhancedDualLayerFDD_r9;
	kal_uint8   enhancedDualLayerTDD_r9;
} nvram_errc_capa_phylayer_param_v920_struct;

typedef struct
{
	kal_uint8   dtm_r9;
	kal_uint8   e_RedirectionGERAN_r9;
} nvram_errc_capa_irat_param_geram_v920_struct;

typedef struct
{
	kal_uint8   e_RedirectionUTRA_r9_fdd;
    kal_uint8   e_RedirectionUTRA_r9_tdd;
} nvram_errc_capa_irat_param_utra_v920_struct;

typedef struct
{
	kal_uint8   intraFreqProximityIndication_r9;
	kal_uint8   interFreqProximityIndication_r9;
	kal_uint8   utran_ProximityIndication_r9;
} nvram_errc_capa_csg_prox_ind_param_r9_struct;

typedef struct
{
	kal_uint8   intraFreqSI_AcquisitionForHO_r9_fdd;
    kal_uint8   intraFreqSI_AcquisitionForHO_r9_tdd;
	kal_uint8   interFreqSI_AcquisitionForHO_r9_fdd;
    kal_uint8   interFreqSI_AcquisitionForHO_r9_tdd;
	kal_uint8   utran_SI_AcquisitionForHO_r9_fdd;
    kal_uint8   utran_SI_AcquisitionForHO_r9_tdd;
} nvram_errc_capa_nei_cell_si_acq_r9_struct;

typedef struct
{
	kal_uint8   rach_Report_r9;
} nvram_errc_capa_son_param_r9_struct;

typedef struct
{
	nvram_errc_capa_phylayer_param_struct               phylayer_param_r9;
    kal_uint32                                          feature_group_ind_r9;
    kal_uint32                                          feature_group_ind_add_r9;
    nvram_errc_capa_irat_param_utra_v920_struct         irat_param_utra_r9;
    nvram_errc_capa_nei_cell_si_acq_r9_struct           nei_cell_si_acq_r9;
} nvram_errc_capa_add_ue_eutra_cap_r9_struct;

typedef struct
{
    kal_uint8   voiceOverPS_HS_UTRA_FDD_r9;
    kal_uint8   voiceOverPS_HS_UTRA_TDD128_r9;
    kal_uint8   srvcc_FromUTRA_FDD_ToUTRA_FDD_r9;
    kal_uint8   srvcc_FromUTRA_FDD_ToGERAN_r9;
    kal_uint8   srvcc_FromUTRA_TDD128_ToUTRA_TDD128_r9;
    kal_uint8   srvcc_FromUTRA_TDD128_ToGERAN_r9;
} nvram_errc_capa_irat_param_utra_v9c0_struct;

typedef struct
{
	kal_uint8   tm5_FDD_r9;
	kal_uint8   tm5_TDD_r9;
} nvram_errc_capa_phylayer_param_v9d0_struct;

typedef struct
{
	kal_uint8   e_RedirectionUTRA_TDD_r10_fdd;
    kal_uint8   e_RedirectionUTRA_TDD_r10_tdd;
} nvram_errc_capa_irat_param_utra_tdd_v1020_struct;

typedef struct
{
	kal_uint8   tdd_SpecialSubframe_r11;
} nvram_errc_capa_phylayer_param_v1130_struct;

typedef struct
{
    //MTK related
    kal_uint8                                           ue_eutra_cap_ver;

    //spec related
	kal_uint8                                           access_stratum_release;
	kal_uint8                                           ue_category;
	nvram_errc_capa_pdcp_param_struct                   pdcp_param;
	nvram_errc_capa_phylayer_param_struct               phylayer_param;
	kal_uint32                                          feature_group_ind_fdd;
    kal_uint32                                          feature_group_ind_tdd;
	nvram_errc_capa_phylayer_param_v920_struct          phylayer_param_v920;
    nvram_errc_capa_irat_param_geram_v920_struct        irat_param_geram_v920;
    nvram_errc_capa_irat_param_utra_v920_struct         irat_param_utra_v920;
	kal_uint8                                           deviceType_r9;
	nvram_errc_capa_csg_prox_ind_param_r9_struct        csg_prox_ind_param_r9;
    nvram_errc_capa_nei_cell_si_acq_r9_struct           nei_cell_si_acq_r9;
    nvram_errc_capa_son_param_r9_struct                 son_param_r9;
    kal_uint32                                          feature_group_ind_add_r9_fdd;
    kal_uint32                                          feature_group_ind_add_r9_tdd;
    nvram_errc_capa_add_ue_eutra_cap_r9_struct          fdd_add_ue_eutra_cap_r9;
    nvram_errc_capa_add_ue_eutra_cap_r9_struct          tdd_add_ue_eutra_cap_r9;
    nvram_errc_capa_irat_param_utra_v9c0_struct         irat_param_utra_v9c0;
    nvram_errc_capa_phylayer_param_v9d0_struct          phylayer_param_v9d0;
    nvram_errc_capa_irat_param_utra_tdd_v1020_struct    irat_param_utra_tdd_v1020;
    nvram_errc_capa_phylayer_param_v1130_struct         phylayer_param_v1130;
} nvram_ef_ue_eutra_cap_struct;

typedef struct
{
    LTE_Band lte_band[LTE_AUGMENTED_BAND_ARRAY_NUM];
} nvram_el1_band_ind_struct;

typedef struct
{
    ERF_RX_PDATABASE_T rx_pdata_by_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
} nvram_el1_rx_pdata_struct;

typedef struct
{
    ERF_TX_PDATABASE_T tx_pdata_by_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
} nvram_el1_tx_pdata_struct;

typedef struct
{
    ERF_RXON_BPIOFFSET_T rxon_bpioffset;
} nvram_el1_rxon_bpioffset_struct;

typedef struct
{
    ERF_TXON_BPIOFFSET_T txon_bpioffset;
} nvram_el1_txon_bpioffset_struct;

typedef struct
{
    ERF_RXOFF_BPIOFFSET_T rxoff_bpioffset;
} nvram_el1_rxoff_bpioffset_struct;

typedef struct
{
    ERF_TXOFF_BPIOFFSET_T txoff_bpioffset;
} nvram_el1_txoff_bpioffset_struct;

typedef struct
{
    LTE_MPRAdjust_T mpr_by_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
} nvram_el1_mpr_struct;

typedef struct
{
    LTE_AMPRAdjust_T ampr_by_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
} nvram_el1_ampr_struct;

typedef struct
{
    ERF_IOBASE_T rf_io_by_band[LTE_TARGET_MAX_SUPPORT_BAND_NUM];
}nvram_el1_rf_io_struct;

/* Dynamic Radio-setting Dedicated Image (DRDI) */
/* Data structure shown in NVRAM Editor */
typedef struct
{
    kal_uint16 DRDI_STATUS;
}nvram_el1_dynamic_init_struct;

typedef struct
{
    El1CustomDynamicInitDebug custom_dynamic_init_debug_info;
}nvram_el1_dynamic_init_debug_struct;

/* Single ANT Feature */
typedef struct
{
    kal_uint8 RF_RX_PATH0_EN;
    kal_uint8 RF_RX_PATH1_EN;
} nvram_el1_rf_rx_path_config_struct;

/* MIPI Feature */
typedef struct
{
    kal_uint16 MIPI_EN;
} nvram_el1_mipi_feature_struct;

/*** MIPI BYPASS Feature ***/
typedef struct
{
    kal_uint16 MIPI_BYPASS_EN;
} nvram_el1_mipi_bypass_feature_struct;

typedef struct
{
   LTE_MIPI_EVENT_TABLE_T mipi_rx_event[LTE_MIPI_RX_EVENT_NUM];
}nvram_el1_mipi_rx_event_struct;

typedef struct
{
   LTE_MIPI_EVENT_TABLE_T mipi_tx_event[LTE_MIPI_TX_EVENT_NUM];
}nvram_el1_mipi_tx_event_struct;

typedef struct
{
   LTE_MIPI_EVENT_TABLE_T mipi_tpc_event[LTE_MIPI_TPC_EVENT_NUM];
}nvram_el1_mipi_tpc_event_struct;

typedef struct
{
   LTE_MIPI_TPC_SECTION_TABLE_T mipi_tpc_sec_data[LTE_MIPI_SUBBAND_NUM_PER_DATA];
}nvram_el1_mipi_tpc_data_struct;

typedef struct
{
   LTE_MIPI_DATA_SUBBAND_TABLE_T mipi_rx_data[LTE_MIPI_RX_DATA_NUM];
}nvram_el1_mipi_rx_data_struct;

typedef struct
{
   LTE_MIPI_DATA_SUBBAND_TABLE_T mipi_tx_data[LTE_MIPI_TX_DATA_NUM];
}nvram_el1_mipi_tx_data_struct;

typedef struct
{
   LTE_MIPI_DATA_SUBBAND_TABLE_T mipi_bypass_tx_data[LTE_MIPI_TX_DATA_NUM];
}nvram_el1_mipi_bypass_tx_data_struct;

#endif /* __LTE_RAT__ */

/*****************************************************************************
 *
 * Bit Level Description Languagu, used for META NVRAM Editor
 *
 *****************************************************************************/
#ifdef GEN_FOR_PC

BEGIN_NVRAM_DATA

#if defined (__PS_SERVICE__) && defined (__MOD_TCM__) && defined (__EXT_PDP_CONTEXT_ON__)
LID_BIT VER_LID(NVRAM_EF_TCM_CID_0_PROFILE_LID)
     nvram_ef_tcm_PDP_profile_record_struct * NVRAM_EF_TCM_CID_0_PROFILE_TOTAL
     {
         context_id:"Context identifier"
         {
         };

         pdp_addr_type:"PDP address type"
         {
         };
         pdp_addr_len:"PDP address length"
         {
         };
         addr_val:"Static PDP address value, in MSB"
         {
         };

         apn_len:"APN length"
         {
         };
         apn:"APN string";
         pcomp_algo:"Protocol (header) compression algorithm"
         {
         };
         dcomp_algo:"Data compression algorithm"
         {
         };

         context_type:"Padding"
         {
         };
         primary_context_id:"Primary context identifier"
         {
         };

         reserved:"Reserved (AT-definition)"
         {
         };

         req_n201u:"Requested N201U"
         {
         };

         p_cscf_discovery:"p_cscf_discovery"
         {
         };

         im_cn_signalling_flag:"im_cn_signalling_flag"
         {
         };

         request_type:"request_type"
         {
         };
         reserved2:"reserved2"
         {
         };
     };

LID_BIT VER_LID(NVRAM_EF_TCM_PDP_PROFILE_LID)
     nvram_ef_tcm_PDP_profile_record_struct *NVRAM_EF_TCM_PDP_PROFILE_TOTAL
     {
         context_id:"Context identifier"
         {
         };

         pdp_addr_type:"PDP address type"
         {
         };
         pdp_addr_len:"PDP address length"
         {
         };
         addr_val:"Static PDP address value, in MSB"
         {
         };

         apn_len:"APN length"
         {
         };
         apn:"APN string";
         pcomp_algo:"Protocol (header) compression algorithm"
         {
         };
         dcomp_algo:"Data compression algorithm"
         {
         };

         context_type:"Padding"
         {
         };
         primary_context_id:"Primary context identifier"
         {
         };

         reserved:"Reserved (AT-definition)"
         {
         };

         req_n201u:"Requested N201U"
         {
         };

         p_cscf_discovery:"p_cscf_discovery"
         {
         };

         im_cn_signalling_flag:"im_cn_signalling_flag"
         {
         };

         request_type:"request_type"
         {
         };
         reserved2:"reserved2"
         {
         };
     };
#endif // ~ #if defined (__PS_SERVICE__) && defined (__MOD_TCM__) &&  defined (__EXT_PDP_CONTEXT_ON__)

#if defined (__MOD_IMC__)
LID_BIT VER_LID(NVRAM_EF_IMS_PROFILE_LID)
     nvram_ef_ims_profile_record_struct *NVRAM_EF_IMS_PROFILE_TOTAL
     {
     };
LID_BIT VER_LID(NVRAM_EF_LTECSR_PROFILE_LID)
     nvram_ef_ltecsr_profile_record_struct *NVRAM_EF_LTECSR_PROFILE_TOTAL
     {
     };
#endif

#ifdef __VOLTE_SUPPORT__
LID_BIT VER_LID(NVRAM_EF_VDM_ADS_PROFILE_LID) 
    nvram_ef_vdm_ads_profile_struct *NVRAM_EF_VDM_ADS_PROFILE_TOTAL
    {
        profile_normal:"settings for normal calls"{};
        profile_emerg:"settings for emergency calls"{};
    };
#endif

 /***********************************************************************
  *** This is a nvram data item bit level description for meta tools nvram editor
  ***
  *** Logical Data Item ID : NVRAM_EF_SYS_STATISTICS_LID
  ***
  *** Module: L1
  ***
  *** Description:
  ***
  *** Maintainer:
  ***
  ***********************************************************************/
     LID_BIT VER_LID(NVRAM_EF_SYS_STATISTICS_LID)
     stack_statistics_struct *NVRAM_EF_SYS_STATISTICS_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_SML_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: Lexel Yu
  ***
  ***********************************************************************/
#ifdef __NVRAM_SECRET_DATA__
    #ifdef __NVRAM_SML_ACCESSIBLE__

        LID_BIT VER_LID(NVRAM_EF_SML_LID)
            nvram_sml_context_struct *NVRAM_EF_SML_TOTAL
            {
            };
    #endif
#endif

/******************************
 ***  Section:  L1 Calibration Data
 ******************************/

 /*
  *
  * Notes:  The defination of L1 calibration data structure is located at
  *            "inc/l1cal.h". Here, provide decriptions only.
  */
 /***********************************************************************
  *** This is a nvram data item bit level description for meta tools nvram editor
  ***
  *** Logical Data Item ID : NVRAM_EF_L1_AGCPATHLOSS_LID
  ***
  *** Module: L1
  ***
  *** Description:
  ***
  *** Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_AGCPATHLOSS_LID)
     l1cal_agcPathLoss_T *NVRAM_EF_L1_AGCPATHLOSS_TOTAL
     {

     };


#ifdef __GSM850__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RAMPTABLE_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_RAMPTABLE_GSM850_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_RAMPTABLE_GSM850_TOTAL
     {

     };


#endif
#ifdef __EGSM900__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RAMPTABLE_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_RAMPTABLE_GSM900_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_RAMPTABLE_GSM900_TOTAL
     {

     };


#endif
#ifdef __DCS1800__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RAMPTABLE_DCS1800_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_RAMPTABLE_DCS1800_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_RAMPTABLE_DCS1800_TOTAL
     {
     };


#endif
#ifdef __PCS1900__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RAMPTABLE_PCS1900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_RAMPTABLE_PCS1900_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_RAMPTABLE_DCS1800_TOTAL
     {
     };


#endif


#if defined(__EPSK_TX__)


#ifdef __GSM850__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_RAMPTABLE_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_RAMPTABLE_GSM850_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_EPSK_RAMPTABLE_GSM850_TOTAL
     {

     };


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM850_LID)
     l1cal_EPSK_interRampData_T *NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM850_TOTAL
     {
     };


#endif
#ifdef __EGSM900__



/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_RAMPTABLE_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_RAMPTABLE_GSM900_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_EPSK_RAMPTABLE_GSM900_TOTAL
     {

     };


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM900_LID)
     l1cal_EPSK_interRampData_T *NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_GSM900_TOTAL
     {
     };


#endif
#ifdef __DCS1800__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RAMPTABLE_DCS1800_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_RAMPTABLE_DCS1800_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_EPSK_RAMPTABLE_DCS1800_TOTAL
     {
     };


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_DCS1800_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_DCS1800_LID)
     l1cal_EPSK_interRampData_T *NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_DCS1800_TOTAL
     {
     };


#endif
#ifdef __PCS1900__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_RAMPTABLE_PCS1900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_RAMPTABLE_PCS1900_LID)
     l1cal_rampTable_T *NVRAM_EF_L1_EPSK_RAMPTABLE_DCS1800_TOTAL
     {
     };


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_LID)
     l1cal_EPSK_interRampData_T *NVRAM_EF_L1_EPSK_INTERSLOT_RAMP_PCS1900_TOTAL
     {
     };


#endif
#endif /* defined(__EPSK_TX__) */

#if defined(__PS_SERVICE__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID :NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_LID)
     l1cal_tx_power_rollback_T *NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_TOTAL
     {

     };
#if defined(__EGPRS_MODE__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID :NVRAM_EF_L1_GMSK_TX_POWER_ROLLBACK_TABLE_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TX_POWER_ROLLBACK_TABLE_LID)
     l1cal_tx_power_rollback_T *NVRAM_EF_L1_EPSK_TX_POWER_ROLLBACK_TABLE_TOTAL
     {

     };
#endif /*__EGPRS_MODE__*/
#endif /*__PS_SERVICE__*/

#if defined(__2G_TX_POWER_CONTROL_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GMSK_TXPC_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TXPC_LID)
     l1cal_txpc_T *NVRAM_EF_L1_GMSK_TXPC_TOTAL
     {

     };

#if defined(__EPSK_TX__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_EPSK_TXPC_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TXPC_LID)
     l1cal_txpc_T *NVRAM_EF_L1_EPSK_TXPC_TOTAL
     {

     };
#endif /*__EPSK_TX__*/
#endif /*__2G_TX_POWER_CONTROL_SUPPORT__*/

#if defined(__MULTI_LNA_MODE_CALIBRATION_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_LNAPATHLOSS_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_LNAPATHLOSS_LID)
     l1cal_lnaPathLoss_T *NVRAM_EF_L1_LNAPATHLOSS_TOTAL
     {

     };
#endif /*__MULTI_LNA_MODE_CALIBRATION_SUPPORT__*/

#if defined(__F32_XOSC_REMOVAL_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_CLOAD_FREQ_OFFSET_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_CLOAD_FREQ_OFFSET_LID)
     l1cal_cload_freq_offset_T *NVRAM_EF_L1_CLOAD_FREQ_OFFSET_TOTAL
     {

     };
#endif /*__F32_XOSC_REMOVAL_SUPPORT__*/

#if defined(__2G_TX_GAIN_RF_CALIBRATION__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GAINRF_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GAINRF_LID)
l1cal_gainrf_T *NVRAM_EF_L1_GAINRF_LID_TOTAL
{

};
#endif

#if defined(__TX_POWER_OFFSET_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_2G_RF_PARAMETER_EXT_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_2G_RF_PARAMETER_EXT_LID)
l1_2g_rf_parameter_ext_t *NVRAM_EF_L1_2G_RF_PARAMETER_EXT_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM850_LID)
tx_power_offset_t *NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM850_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM900_LID)
tx_power_offset_t *NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_GSM900_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_DCS_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_DCS_LID)
tx_power_offset_t *NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_DCS_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_PCS_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_PCS_LID)
tx_power_offset_t *NVRAM_EF_L1_GMSK_TX_POWER_OFFSET_PCS_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM850_LID)
tx_power_offset_t *NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM850_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM900_LID)
tx_power_offset_t *NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_GSM900_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_DCS_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_DCS_LID)
tx_power_offset_t *NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_DCS_TOTAL
{

};

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_PCS_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_PCS_LID)
tx_power_offset_t *NVRAM_EF_L1_EPSK_TX_POWER_OFFSET_PCS_TOTAL
{

};
#endif   /* __TX_POWER_OFFSET_SUPPORT__ */

#if defined(__2G_RF_CUSTOM_TOOL_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_2G_RF_PARAMETER_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_2G_RF_PARAMETER_LID)
     l1d_rf_custom_input_data_T *NVRAM_EF_L1_2G_RF_PARAMETER_TOTAL
     {
      start:"#U_0x12345678_L_0x12345678";                    // the special pattern of start position
      version:"";                                            // Struct Version ID
      RF_Type:"";                                            // RF type
      is_data_update:"#U_1_L_1";                             // default is false, and will be changed  as true after tool update

      RF_BPI_Variable:"";

      RF_Timing_Variable:""{};
      RF_Timing_Variable.xQB_RX_FENA_2_FSYNC:"#U_32767"{};
      RF_Timing_Variable.xQB_RX_FSYNC_2_FENA:"#U_32767"{};
      RF_Timing_Variable.xQB_TX_FENA_2_FSYNC:"#U_32767"{};
      RF_Timing_Variable.xQB_TX_FSYNC_2_FENA:"#U_32767"{};
      RF_Timing_Variable.xQB_SR0:"#U_32767"{};
      RF_Timing_Variable.xQB_SR1:"#U_32767"{};
      RF_Timing_Variable.xQB_SR2:"#U_32767"{};
      RF_Timing_Variable.xQB_SR3:"#U_32767"{};
      RF_Timing_Variable.xQB_SR2M:"#U_32767"{};
      RF_Timing_Variable.xQB_PR1:"#U_32767"{};
      RF_Timing_Variable.xQB_PR2:"#U_32767"{};
      RF_Timing_Variable.xQB_PR2B:"#U_32767"{};
      RF_Timing_Variable.xQB_PR3:"#U_32767"{};
      RF_Timing_Variable.xQB_PR3A:"#U_32767"{};
      RF_Timing_Variable.xQB_PR2M1:"#U_32767"{};
      RF_Timing_Variable.xQB_PR2M2:"#U_32767"{};
      RF_Timing_Variable.xQB_ST0:"#U_32767"{};
      RF_Timing_Variable.xQB_ST1:"#U_32767"{};
      RF_Timing_Variable.xQB_ST2:"#U_32767"{};
      RF_Timing_Variable.xQB_ST2B:"#U_32767"{};
      RF_Timing_Variable.xQB_ST3:"#U_32767"{};
      RF_Timing_Variable.xQB_ST2M_G8:"#U_32767"{};
      RF_Timing_Variable.xQB_ST2M_8G:"#U_32767"{};
      RF_Timing_Variable.xQB_PT1:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2B:"#U_32767"{};
      RF_Timing_Variable.xQB_PT3:"#U_32767"{};
      RF_Timing_Variable.xQB_PT3A:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M1_G8:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M2_G8:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M3_G8:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M1_8G:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M2_8G:"#U_32767"{};
      RF_Timing_Variable.xQB_PT2M3_8G:"#U_32767"{};
      RF_Timing_Variable.xQB_APCON:"#U_32767"{};
      RF_Timing_Variable.xQB_APCMID:"#U_32767"{};
      RF_Timing_Variable.xQB_APCOFF:"#U_32767"{};
      RF_Timing_Variable.xQB_APCDACON:"#U_32767"{};

      RF_APC_Compensate_Variable:""{};
      RF_APC_Compensate_Variable.xBAT_VOLTAGE_SAMPLE_PERIOD:"#U_10000"{};
      RF_APC_Compensate_Variable.xBAT_VOLTAGE_AVERAGE_COUNT:"#U_10000"{};
      RF_APC_Compensate_Variable.xBAT_TEMPERATURE_SAMPLE_PERIOD:"#U_10000"{};
      RF_APC_Compensate_Variable.xBAT_TEMPERATURE_AVERAGE_COUNT:"#U_10000"{};
      RF_APC_Compensate_Variable.xBAT_LOW_VOLTAGE:"#U_10000"{};
      RF_APC_Compensate_Variable.xBAT_HIGH_VOLTAGE:"#U_10000"{};
      RF_APC_Compensate_Variable.xBAT_LOW_TEMPERATURE:"#U_10000"{};
      RF_APC_Compensate_Variable.xBAT_HIGH_TEMPERATURE:"#U_10000"{};
      RF_APC_Compensate_Variable.xRF_TEMPERATURE_SAMPLE_PERIOD:"#U_10000"{};
      RF_APC_Compensate_Variable.xRF_TEMPERATURE_AVERAGE_COUNT:"#U_10000"{};

      RF_PCL_Varaible:"";
      RF_Lbmod_GC_Variable:"";
      RF_Hbmod_GC_Variable:"";
      RF_ITC_PCL_Variable:"";

      RF_TX_PowerFeedback_Variable:""{};
      //RF_TX_PowerFeedback_Variable.xCLOSED_LOOP_TXPC_TYPE:"#U_127"{};
      RF_TX_PowerFeedback_Variable.xQB_TX_SAMPLE_OFFSET_GMSK:"#U_32767"{};
      RF_TX_PowerFeedback_Variable.xQB_TX_SAMPLE_OFFSET_EPSK:"#U_32767"{};
      RF_TX_PowerFeedback_Variable.xTXPC_EPSK_TP_SLOPE_LB:"#U_32767"{};
      RF_TX_PowerFeedback_Variable.xTXPC_EPSK_TP_SLOPE_HB:"#U_32767"{};

      RF_TX_Power_Rollback_Variable:""{};

      RF_RX_Band_Variable:""{};

      RF_Others_Variable:""{};
      RF_Others_Variable.xXO_CapID:"#U_10000"{};
      RF_Others_Variable.xafc_dac_default:"#U_32767"{};
      RF_Others_Variable.xafc_inv_slope:"#U_32767"{};
      RF_Others_Variable.xEGSM_DISABLE:"#U_127"{};
      RF_Others_Variable.xGSM850_GSM900_SWAP:"#U_127"{};
      RF_Others_Variable.xDCS1800_PCS1900_SWAP:"#U_127"{};
      RF_Others_Variable.xGSM_ERR_DET_ID:"#U_127"{};

      RF_AFC_Tracking_Variable:""{};
      RF_AFC_Tracking_Variable.xAFC_PREDICTION_ON:"#U_127"{};
      RF_AFC_Tracking_Variable.xAFC_PREDICTION_INTERVAL:"#U_32767"{};
      RF_AFC_Tracking_Variable.xAFC_PREDICTION_DECAYING_FACTOR:"#U_255"{};

      RF_CLK_Buffer_Variable:""{};

      end:"#U_0x87654321_L_0x87654321";                     // the special pattern of end1 position

     };
#endif

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_CUSTOM_DYNAMIC_INIT_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_CUSTOM_DRDI_STATUS_DEBUGINFO_LID)
     l1cal_l1CustomDRDIStautaDebugInfo_T *NVRAM_EF_L1_CUSTOM_DRDI_STATUS_DEBUGINFO_TOTAL
     {
      
     };

#if defined(__2G_MIPI_SUPPORT__)
   #ifdef __GSM850__
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_LID)
     l1cal_mipi_ctrl_table_band_T *NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM850_TOTAL
     {

     };
   #endif
   #ifdef __EGSM900__
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_LID)
     l1cal_mipi_ctrl_table_band_T *NVRAM_EF_L1_MIPI_CTRL_TABLE_GSM900_TOTAL
     {

     };
   #endif
   #ifdef __DCS1800__
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_LID)
     l1cal_mipi_ctrl_table_band_T *NVRAM_EF_L1_MIPI_CTRL_TABLE_DCS1800_TOTAL
     {

     };
   #endif
   #ifdef __PCS1900__
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_LID)
     l1cal_mipi_ctrl_table_band_T *NVRAM_EF_L1_MIPI_CTRL_TABLE_PCS1900_TOTAL
     {

     };
   #endif
#endif

#if defined(__2G_TX_POWER_CONTROL_SUPPORT__)
#if !defined(__UMTS_RAT__) || !defined(__MTK_UL1_FDD__)|| defined(__MULTI_RAT_AFC_TADC_SHARE_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_TEMPERATURE_ADC_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_TEMPERATURE_ADC_LID)
     l1cal_temperatureADC_T *NVRAM_EF_L1_TEMPERATURE_ADC_TOTAL
     {

     };
#endif /*!defined(__UMTS_RAT__) || !defined(__MTK_UL1_FDD__)|| defined(__MULTI_RAT_AFC_TADC_SHARE_SUPPORT__)*/
#endif /*__2G_TX_POWER_CONTROL_SUPPORT__*/

#if defined(__TAS_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_TAS_CUSTOM_PARAMES_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_TAS_CUSTOM_PARAMES_LID)
     l1_tas_custom_params_T *NVRAM_EF_L1_TAS_CUSTOM_PARAMES_TOTAL
     {

     };
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_TAS_CUSTOM_PDATA_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_TAS_CUSTOM_PDATA_LID)
     l1_tas_custom_pdata_T *NVRAM_EF_L1_TAS_CUSTOM_PDATA_TOTAL
     {

     };
   #if defined(__TAS_INTERNAL_NVRAM_VISIBLE__)

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID: NVRAM_EF_L1_TAS_CUSTOM_PARAMES_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_TAS_LIB_PARAMES_LID)
     l1_tas_lib_params_T *NVRAM_EF_L1_TAS_LIB_PARAMES_TOTAL
     {

     };
   #endif
#endif

#if defined(__UMTS_RAT__) && defined(__MTK_UL1_FDD__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TEMP_DAC_LID)
     ul1cal_tempdacData_T *NVRAM_EF_UL1_TEMP_DAC_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND1_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND2_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND3_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND4_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND5_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND6_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND7_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND8_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND9_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND10_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND11_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS_BAND19_LID)
     ul1cal_pathlossData_T *NVRAM_EF_UL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND1_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND2_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND3_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND4_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND5_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND6_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND7_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND8_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND9_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND10_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND11_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXDAC_BAND19_LID)
     ul1cal_txdacData_T *NVRAM_EF_UL1_TXDAC_BAND_TOTAL
     {

     };
#endif /* __UMTS_RAT__ && __MTK_UL1_FDD__ */
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_AFCDATA_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_AFCDATA_LID)
     l1cal_afcData_T *NVRAM_EF_L1_AFCDATA_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_TXIQ_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_TXIQ_LID)
     l1cal_txiq_T *NVRAM_EF_L1_TXIQ_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_RFSPECIALCOEF_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_RFSPECIALCOEF_LID)
     l1cal_rfspecialcoef_T *NVRAM_EF_L1_RFSPECIALCOEF_TOTAL
     {
     };


#ifdef __PS_SERVICE__
#ifdef __GSM850__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_INTERSLOT_RAMP_GSM850_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_INTERSLOT_RAMP_GSM850_LID)
     l1cal_interRampData_T *NVRAM_EF_L1_INTERSLOT_RAMP_GSM850_TOTAL
     {
     };


#endif
#ifdef __EGSM900__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_INTERSLOT_RAMP_GSM900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_INTERSLOT_RAMP_GSM900_LID)
     l1cal_interRampData_T *NVRAM_EF_L1_INTERSLOT_RAMP_GSM900_TOTAL
     {
     };


#endif
#ifdef __DCS1800__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_INTERSLOT_RAMP_DCS1800_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_INTERSLOT_RAMP_DCS1800_LID)
     l1cal_interRampData_T *NVRAM_EF_L1_INTERSLOT_RAMP_DCS1800_TOTAL
     {
     };



#endif
#ifdef __PCS1900__


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_INTERSLOT_RAMP_PCS1900_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_INTERSLOT_RAMP_PCS1900_LID)
     l1cal_interRampData_T *NVRAM_EF_L1_INTERSLOT_RAMP_PCS1900_TOTAL
     {
     };


#endif
#endif /* __PS_SERVICE__ */


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_CRYSTAL_AFCDATA_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_CRYSTAL_AFCDATA_LID)
     l1cal_crystalAfcData_T *NVRAM_EF_L1_CRYSTAL_AFCDATA_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_L1_CRYSTAL_CAPDATA_LID
  ***
  ***  Module: L1
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_L1_CRYSTAL_CAPDATA_LID)
     l1cal_crystalCapData_T *NVRAM_EF_L1_CRYSTAL_CAPDATA_TOTAL
     {
     };

 #if defined(__WIFI_SUPPORT__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_WNDRV_MAC_ADDRESS_LID
  ***
  ***  Module: WNDRV
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_MAC_ADDRESS_LID)
     wndrv_cal_mac_addr_struct *NVRAM_EF_WNDRV_MAC_ADDRESS_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_WNDRV_TX_POWER_2400M_LID
  ***
  ***  Module: WNDRV
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_TX_POWER_2400M_LID)
     wndrv_cal_txpwr_2400M_struct *NVRAM_EF_WNDRV_TX_POWER_2400M_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_WNDRV_TX_POWER_5000M_LID
  ***
  ***  Module: WNDRV
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_TX_POWER_5000M_LID)
     wndrv_cal_txpwr_5000M_struct *NVRAM_EF_WNDRV_TX_POWER_5000M_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_WNDRV_DAC_DC_OFFSET_LID
  ***
  ***  Module: WNDRV
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_DAC_DC_OFFSET_LID)
     wndrv_cal_dac_dc_offset_struct *NVRAM_EF_WNDRV_DAC_DC_OFFSET_TOTAL
     {
     };

     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_TX_ALC_POWER_LID)
     wndrv_cal_tx_ALC_2400M_struct *NVRAM_EF_WNDRV_TX_ALC_POWER_TOTAL
     {
     };

     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_EXT_SETTING_TRIMVAL_THERMOVAL_LID)
     wndrv_cal_setting_trim_thermo_struct *NVRAM_EF_WNDRV_EXT_SETTING_TRIMVAL_THERMOVAL_TOTAL
     {
     };

     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_ALC_SLOPE_LID)
     wndrv_cal_ALC_Slope_2400M_struct *NVRAM_EF_WNDRV_ALC_SLOPE_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_WNDRV_TPCFF_LID
  ***
  ***  Module: WNDRV
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_WNDRV_TPCFF_LID)
     wndrv_cal_txpwr_cal_free_flow_struct *NVRAM_EF_WNDRV_TPCFF_TOTAL
     {
     };

 #endif /* defined(__WIFI_SUPPORT__) */

 #ifndef __L1_STANDALONE__

     LID_BIT VER_LID(NVRAM_EF_AS_BAND_SETTING_LID) nvram_ef_as_band_setting_struct * NVRAM_EF_AS_BAND_SETTING_TOTAL{};

     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_BAND_INFO_LID)
     nvram_ef_band_info_struct *NVRAM_EF_BAND_INFO_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_TST_FILTER_LID
  ***
  ***  Module: TST
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
/* Lisen 0604 TST */
     LID_BIT VER_LID(NVRAM_EF_TST_FILTER_LID)
     nvram_ef_tst_filter_struct *NVRAM_EF_TST_FILTER_TOTAL
     {
         nvram_ef_tst_filter:"tst specific data"
         {
         };
     };
     LID_BIT VER_LID(NVRAM_EF_DHL_FILTER_LID)
     nvram_ef_dhl_filter_struct *NVRAM_EF_DHL_FILTER_TOTAL
     {
         nvram_ef_dhl_filter:"dhl-specific data"
         {
         };
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_CB_CH_INFO_LID
  ***
  ***  Module: SMS
  ***
  ***  Description:
  ***
  ***  Maintainer: Johnnie Chen
  ***
  ***********************************************************************/
LID_BIT VER_LID(NVRAM_EF_CB_CH_INFO_LID)
     nvram_ef_cb_ch_info_struct *NVRAM_EF_CB_CH_INFO_TOTAL
     {
         cbmir_mask:"CBMIR MASK"
         {
         };

         cbmir_me_mask:"CBMIR ME MASK"
         {
         };

         dcs_mask:"DCS MASK"
         {
         };

         dcs:"DCS storage in ME"
         {
         };

         cbmi_me_mask:"CBMI MASK"
         {
         };

         cbmi_sim_mask:"CBMI MASK"
         {
         };

         cbmi:"CBMI storage in ME";

         cbmir:"CBMIR storage in ME";
     };

LID_BIT VER_LID(NVRAM_EF_SMSAL_COMMON_PARAM_LID)
     nvram_ef_smsal_common_param_struct *NVRAM_EF_SMSAL_COMMON_PARAM_TOTAL
     {
         bearer_service:" Preferred Service"
         {
           bearer:8 "Prefered band"
             {
               0x0:"GPRS only";
                 0x1:"GSM only";
                 0x2:"GPRS prefer";
                 0x3:"GSM prefer";
             };
         };

       status_report:" Status Report"
         {
           status_rep:8 "Status Report"
             {
               0x0:"Not Supported (or request)";
               0x1:"Supported (or request)";
             };
         };

       reply_path:" Reply Path"
         {
           reply_p:8 "Reply Path"
             {
               0x0:"Not Supported (or request)";
               0x1:"Supported (or request)";
             };
         };

       vp_format:" VP Format"
         {
           vp_f:8 "VP Format"
             {
               0x0:"VP not present";
               0x1:"Enhanced format";
               0x2:"Relative format (default)";
               0x3:"Absolute format";
             };
         };

       prefer_mem1:" Preferred Memory 1"
         {
           p_mem1:8 "Preferred Memory 1"
             {
               0x0:"SIM";
               0x1:"ME";
               0x2:"SR";
               0x3:"BM";
               0x4:"TA";
               0x5:"SM_PREFER";
               0x6:"ME_PREFER";
               0x7:"Not Specified (default)";
             };
         };
       prefer_mem2:" Preferred Memory 2"
         {
           p_mem2:8 "Preferred Memory 2"
             {
               0x0:"SIM";
               0x1:"ME";
               0x2:"SR";
               0x3:"BM";
               0x4:"TA";
               0x5:"SM_PREFER";
               0x6:"ME_PREFER";
               0x7:"Not Specified (default)";
             };
         };
       prefer_mem3:" Preferred Memory 3"
         {
           p_mem3:8 "Preferred Memory 3"
             {
               0x0:"SIM";
               0x1:"ME";
               0x2:"SR";
               0x3:"BM";
               0x4:"TA";
               0x5:"SM_PREFER";
               0x6:"ME_PREFER";
               0x7:"Not Specified (default)";
             };
         };

       cbch_req:"CB status"
         {
           cb_req:8 "CB status"
             {
               0x0:"CB OFF";
               0x1:"CB ON";
             };
         };
       all_lang_on:"CB all language ON "
         {
           all_lang_is_on:8 "CB all language ON"
             {
               0x0:"CB All Language OFF";
               0x1:"CB All Language ON";
             };
         };
       rmi_act_pfile_id:"Activated profile ID for AT command"
         {
         };
       fo:"First Octet of TP Header"
         {
         };
       sms_fdn_off:"Turn Off SMS FDN"
         {
           sms_fdn_is_off:8 "Turn Off SMS FDN"
             {
               0x0:"Not Turn OFF";
               0x1:"Turn OFF";
             };
         };

       last_used_tp_mr:"last used tp message reference"
         {
         };

       mem_capacity_available:"mem_capacity_available"
         {
           mem_cap_available:8 "mem_capacity_available"
             {
               0x0:"means flag unset; memory capacity available";
               0x1:"means flag set";
             };
         };

       selected_msp:"last used msp"
         {
         };

       reserve:"not used"
         {
         };

     };

#if !defined(EXTERNAL_MMI)
LID_BIT VER_LID(NVRAM_EF_SMSAL_MAILBOX_ADDR_LID)
     nvram_ef_smsal_mailbox_addr_struct *NVRAM_EF_SMSAL_MAILBOX_ADDR_TOTAL
     {
         alpha_id:"Alpha identifier"
         {
         };

       BCD_length:"Length of BCD number"
         {
         };
       TON_NPI:"TON and NPI"
         {
         };
       DialNum:"Dailling number"
         {
         };
       cc_ident:"Capability/ configuration identifier"
         {
         };
       pad:"Extension 1 record identifier"
         {
         };
     };
#endif

#if !defined(__SMS_STORAGE_BY_MMI__) && (SMS_PHONE_ENTRY > 0)
LID_BIT VER_LID(NVRAM_EF_SMSAL_SMS_LID)
     nvram_ef_smsal_sms_struct *NVRAM_EF_SMSAL_SMS_TOTAL
     {
         status:"Status"
         {
         };

       remainder:"Reminder"
         {
         };

     };
#endif

LID_BIT VER_LID(NVRAM_EF_SMSAL_SMSP_LID)
     nvram_ef_smsal_smsp_struct *NVRAM_EF_SMSAL_SMSP_TOTAL
     {
         profile_name:"store alpha-identifier"
         {
         };

       para_ind:"Parameter Indicator"
         {
         };
       da:"Destination Address"
         {
         };
       sca:"Service Centre Address"
         {
         };
       pid:"Protocol identifier"
         {
         };
       dcs:"Data coding scheme"
         {
         };
       vp:"Validity period"
         {
         };
     };

LID_BIT VER_LID(NVRAM_EF_CB_DEFAULT_CH_LID)
     nvram_ef_cb_default_ch_struct *NVRAM_EF_CB_DEFAULT_CH_TOTAL
     {
         cbmi:"Default CB Channel ID";
     };

#if !defined(EXTERNAL_MMI)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_SMSAL_MWIS_LID
  ***
  ***  Module: SMSAL
  ***
  ***  Description:
  ***
  ***  Maintainer: Keven Chien
  ***
  ***********************************************************************/
LID_BIT VER_LID(NVRAM_EF_SMSAL_MWIS_LID)
     nvram_ef_smsal_mwis_struct *NVRAM_EF_SMSAL_MWIS_TOTAL
     {
         message_waiting_indication_status:"Message waiting indication status";
         message_waiting_indication_status[0]
         {
           vm:1 "Voice mail"
             {
               0x0:"Set indication active";
                 0x1:"Set indication inactive";
             };

           fax:1 "FAX"
             {
               0x0:"Set indication active";
               0x1:"Set indication inactive";
             };

           email:1 "Email"
             {
               0x0:"Set indication active";
               0x1:"Set indication inactive";
             };

           other:1 "Other"
             {
               0x0:"Set indication active";
               0x1:"Set indication inactive";
             };

           RFU:4 "RFU"
             {
               0x0:"Set indication active";
               0x1:"Set indication inactive";
             };
         };

         message_waiting_indication_status[1]
         {
           vm:8 "Number of Voicemail message waiting"
             {
             };
         };

         message_waiting_indication_status[2]
         {
           fm:8 "Number of fax mail message waiting"
             {
             };
         };

         message_waiting_indication_status[3]
         {
           em:8 "Number of email message waiting"
             {
             };
         };

         message_waiting_indication_status[4]
         {
           om:8 "Number of other message waiting"
             {
             };
         };

       pad:"Padding"
         {
         };
     };
#endif

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_CFU_FLAG_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: Paul Yuang
  ***
  ***********************************************************************/
LID_BIT VER_LID(NVRAM_EF_CFU_FLAG_LID)
     nvram_ef_cfu_flag_struct *NVRAM_EF_CFU_FLAG_TOTAL
     {
         cfu_flag:"CFU flag"
         {
         };
     };

LID_BIT VER_LID(NVRAM_EF_CSM_ESSP_LID)
     nvram_ef_csm_essp_struct *NVRAM_EF_CSM_ESSP_TOTAL
     {
     };

LID_BIT VER_LID(NVRAM_EF_MM_LOCIGPRS_LID)
     nvram_ef_mm_eqplmn_locigprs_struct * NVRAM_EF_MM_LOCIGPRS_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_MSCAP_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer:
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_MSCAP_LID)
     nvram_ef_mscap_struct *NVRAM_EF_MSCAP_TOTAL
     {
         speech_version:"Supported speech version"
         {
           FR:1 "FR"
             {
               0x0:"Not supported";
                 0x1:"Supported";
             };

           HR:1 "HR"
             {
               0x0:"Not supported";
               0x1:"Supported";
             };

           EFR:1 "EFR"
             {
               0x0:"Not supported";
               0x1:"Supported";
             };

           AMR_FR:1 "AMR FR"
             {
               0x0:"Not supported";
               0x1:"Supported";
             };

           AMR_HR:1 "AMR HR"
             {
               0x0:"Not supported";
               0x1:"Supported";
             };
         };
       speech_version_byte2:"speech_version_byte2"
         {
           AMR_WB:8 "2G AMR WB"
           {
             0x0:"Not supported";
             0x2:"supported";
           };
         };
       umts_supported_speech:"umts_supported_speech"
         {
           umts_supported_code:8 "umts_supported_code"
           {
             0x20:"TDD support CODEC";
             0x60:"FDD support CODEC";
           };
         };
       umts_supported_speech_byte2:"umts_supported_speech_byte2"
         {
           AMR_WB:8 "3G AMR WB"
           {
             0x00:"Not supported";
             0x04:"supported";
           };
         };


       data_cap1:"Supported speech version"
         {
           CSD:1 "CSD"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           trans_fax:1 "Transparent Fax"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           non_trans_fax:1 "Non-transparent Fax"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           trans_data_cs:1 "Transparent data circuit synchronous"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           non_trans_data_cs:1 "Non-transparent data circuit synchronous"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           trans_data_acs:1 "Transparent data circuit asynchronous"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           non_trans_data_acs:1 "Non-transparent data circuit asynchronous"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           trans_PAD_aa:1 "Transparent PAD access asynchronous"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };
         };

       data_cap2:"Supported speech version"
         {
           non_trans_PAD_aa:1 "Non-transparent PAD access asynchronous"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           trans_data_ps:1 "Transparent data packet synchronous"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           non_trans_PAD_pas:1 "Non-transparent data packet asynchronous"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           HSCSD_multislot:5 "HSCSD multislot class"
             {
             };

         };
         channel_coding:"Supported speech version"
         {
           tch_f48:1 "TCH/F4.8"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           tch_f96:1 "TCH/F9.6"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           tch_f144:1 "TCH/F14.4"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           tch_f288:1 "TCH/F28.8"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           tch_f32:1 "TCH/F32"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           tch_f432:1 "TCH/F43.2"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };
         };

         disable_call:"disable_call"
         {
            disable_call:8 "disable_call"
            {
              0x01:"call disabled" ;
              0x00:"call not disabled";
            };
         };

         rr_cap:"rr_cap"
         {
            spare_bits:5 "spare"
            {
            };

            vamos_support_level:2 "VAMOS Level"
            {
              0x00:"VAMOS disabled" ;
              0x01:"VAMOS level I supported";
              0x02:"VAMOS level II supported";
            };

            random_fill_bits:1 "Random fill bits support"
            {
              0x0:"random fill bit disabled" ;
              0x1:"random fill bit enabled";
            };
         };
         mm_non_drx_timer_value:"mm_non_drx_timer_value"
         {
            mm_non_drx_timer_value:8 "mm_non_drx_timer_value"
            {
            };
         };
     };

 #if defined (__CCM_NO_RESET__)
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_ALS_LINE_ID_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: Paul Yuang
  ***
  ***********************************************************************/
LID_BIT VER_LID(NVRAM_EF_ALS_LINE_ID_LID)
     nvram_ef_als_line_id_struct *NVRAM_EF_ALS_LINE_ID_TOTAL
     {
         als_line_id:"als_line_id"
         {
           als_line_id:8 "als_line_id"
           {
             0x00:"line 1";
             0x01:"line 2";
           };
         };
	 last_ccm: "last call cost"
	 {
	 };
     };
 #elif defined (__CPHS__)
 LID_BIT VER_LID(NVRAM_EF_ALS_LINE_ID_LID)
     nvram_ef_als_line_id_struct *NVRAM_EF_ALS_LINE_ID_TOTAL
     {
         als_line_id:"als_line_id"
         {
           als_line_id:8 "als_line_id"
           {
             0x00:"line 1";
             0x01:"line 2";
           };
         };
     };
 #endif

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_CLASSMARK_RACAP_LID)
     nvram_ef_classmark_racap_struct *NVRAM_EF_CLASSMARK_RACAP_TOTAL
     {
         byte1:""
         {
           a54:1 "A5/4"
             {
             };

           a55:1 "A5/5"
             {
             };
           a56:1 "A5/6"
             {
             };
           a57:1 "A5/7"
             {
             };
           band3:1 "Band 3"
             {
             };
           band2:1 "Band 2"
             {
             };
           band1:1 "Band 1"
             {
             };
           spare:1 "Spare"
             {
             };
         };

       byte2:""
         {
           radio_cap1:4
             {
             };
           radio_cap2:4
             {
             };
         };

       byte3:""
         {
           ucs2:1 "UCS2 treatment"
             {
             };
           hscsd_mtslot_cap:5 "HSCSD Multi slot capability"
             {
             };
           hscsd_mtslot_cap_p:1 "HSCSD Multi slot capability present"
             {
             };
           rsupport:1 "R-GSM support"
             {
             };
         };

       byte4:""
         {
           gsm400_p:1 "GSM400 present"
             {
             };
           ms_posi_method:5 "MS Positioning method"
             {
             };
           ms_posi_method_p:1 "MS Positioning method present"
             {
             };
           em_cap:1 "Extended Measurement Capability"
             {
             };
         };

       byte5_byte6:""
         {
           gsm1900_r_cap:4 "GSM1900 Radio Capability"
             {
             };
           gsm1900_r_cap_p:1 "GSM1900 Radio Capability present"
             {
             };
           gsm850_r_cap:4 "GSM850 Radio Capability"
             {
             };
           gsm850_r_cap_p:1 "GSM850 Radio Capability present"
             {
             };
           gsm400_r_cap:4 "GSM400 Radio Capability"
             {
             };
           gsm400_supp:2 "GSM400 Bands Supported"
             {
             };
         };

       byte7:"Octet3 of Mobile Station Classmark2 information element"
         {
           spare:3 "Spare"
             {
             };
           a51:1 "A5/1"
             {
             };
           es_ind:1 "ES IND"
             {
             };
           rev_level:2 "Revision level"
             {
             };
           spare:1 "Spare"
             {
             };
         };

         /* Default: 0x78, PS capability present, ss=3, MT-PP SMS supported, on support E-GSM */
       byte8:"Octet4 of Mobile Station Classmark2 information element"
         {
           spare:1 "Spare"
             {
             };
           vgcs:1 "VGCS"
             {
             };
           vbs:1 "VBS"
             {
             };
           sm_cap:1 "SM capability"
             {
             };
           SSScr_ind:2 "SS Screen Indicator"
             {
             };
           ps_cap:1 "PS capability"
             {
             };
           spare:1 "Spare"
             {
             };
         };

         /* Default: 0x81, Classmark3 present, A5/2 supported */
       byte9:"Octet5 of Mobile Station Classmark2 information element"
         {
           a52:1 "A5/2"
             {
             };
           a53:1 "A5/3"
             {
             };
           cmsp:1 "CMSP"
             {
             };
           solsa:1 "SoLSA"
             {
             };
           spare:1 "Spare"
             {
             };
           lcsva_cap:1 "LCSVA CAP"
             {
             };
           spare:1 "Spare"
             {
             };
           cm3:1 "Support options in Classmark 3"
             {
             };
         };

       byte10:"GPRS related parameters used in Mobile Station Radio Access Capability IE"
         {
           rev_level_ind:1 "Revision Level Indicator"
             {
             };
           gprs_ext_dyna_cap:1 "GPRS Extended Dynamic Allocation Capability"
             {
             };
           gprs_mtslot_cap:5 "GPRS Multi slot capability"
             {
             };
           gprs_mtslot_cap_p:1 "GPRS Multi slot capability present"
             {
             };
         };

       byte11:"GPRS related parameters used in Mobile network capability IE"
         {
           sm_cap_gprs:1 "SM capabilities via GPRS channels"
             {
             };
           gea_7:1 "GEA7"
             {
             };
           gea_6:1 "GEA6"
             {
             };
           gea_5:1 "GEA5"
             {
             };
           gea_4:1 "GEA4"
             {
             };
           gea_3:1 "GEA3"
             {
             };
           gea_2:1 "GEA2"
             {
             };
           gea_1:1 "GEA1"
             {
             };
         };

       byte12:"GPRS related parameters used in Mobile network capability IE"
         {
           pfc:1 "BSS packet flow proedure"
             {
             };
           spare:7 "Spare"
             {
             };
         };

       byte13:" "
         {
           spare:8 "Spare"
             {
             };
         };

       byte14:" "
         {
           spare:8 "Spare"
             {
             };
         };

       byte15:"R4 Capabilities"
         {
           spare:4 "Spare"
             {
             };
           extended_dtm:1 "Extended DTM GPRS/EDGE Multi Slot Class"
             {
             };
           geran_fp1:1 "GERAN Feature Package 1"
             {
             };
           tdd_support:1 "UMTS 1.28 Mcps TDD Radio Access Technology Capability"
             {
             };
           gsm_750:1 "GSM 750 Associated Radio Capability"
         {
             };
         };

       byte16:"R5 Capabilities"
         {
           spare:1 "Spare"
             {
             };
           Oct_psk_multislot:2 "8PSK Multislot Power Profile"
             {
             };
           gmsk_multislot:2 "GMSK Multislot Power Profile"
             {
             };
           geran_fp2:1 "GERAN Feature Package 2"
             {
             };
           geran_iu:1 "GERAN Iu Mode Capability"
             {
             };
           high_multislot:1 "High Multislot Capability"
             {
             };
         };

       byte17:"R6 Capabilities"
         {
           spare:1 "Spare"
             {
             };
           rptd_acch:1 "Repeated ACCH Capability"
             {
             };
           dtm_high_multislot:1 "DTM GPRS High Multi Slot Class"
             {
             };
           dtm_enhancement:1 "DTM Enhancements Capability"
             {
             };
           saic:2 "Downlink Advanced Receiver Performance"
             {
             };
           t_gsm_900:1 "T-GSM 900 Bands Supported"
             {
             };
           t_gsm_400:1 "T-GSM 400 Bands Supported"
             {
             };
         };

       byte18:"R7 Capabilities"
         {
           spare:4 "Spare"
             {
             };
           add_pos_cap:1 "Additional Positioning Capabilities"
             {
             };
           cphr_set:1 "Ciphering Mode Setting Capability"
             {
             };
           t_gsm_810:1 "T-GSM 810 Associated Radio Capability"
             {
             };
           t_gsm_710:1 "GSM 710 Associated Radio Capability"
             {
             };
         };

       byte19:"R8 Capabilities"
         {
           spare:4 "Spare"
             {
             };
           pbcr:1 "Priority-based reselection support"
             {
             };
           e_utra_meas:1 "E-UTRA Measurement and Reporting support"
             {
             };
           e_utra_tdd:1 "E-UTRA TDD support"
             {
             };
           e_utra_fdd:1 "E-UTRA FDD support"
             {
             };
         };

       byte20:"R9 Capabilities"
         {
           spare:5 "Spare"
             {
             };
           vamos:2 "VAMOS Level"
             {
             };
           csg_report:1 "UTRA CSG Cells Reporting"
             {
             };
         };
     };


LID_BIT VER_LID(NVRAM_EF_NET_PAR_LID) nvram_ef_net_par_struct * NVRAM_EF_NET_PAR_TOTAL{};

#ifdef __BAND_BLOCK__
LID_BIT VER_LID(NVRAM_EF_BAND_BLOCK_LID) nvram_band_block_struct * NVRAM_EF_BAND_BLOCK_TOTAL{};
#endif

#ifdef __UMTS_RAT__
/* currently useless
LID_BIT VER_LID(NVRAM_EF_UMTS_PLMN_LID) nvram_ef_umts_plmn_struct * NVRAM_EF_UMTS_PLMN_TOTAL{};
*/
LID_BIT VER_LID(NVRAM_EF_UMTS_IMSI_LID) nvram_ef_umts_imsi_struct * NVRAM_EF_UMTS_IMSI_TOTAL{};
LID_BIT VER_LID(NVRAM_EF_UMTS_START_HFN_LID) nvram_ef_umts_start_hfn_struct * NVRAM_EF_UMTS_START_HFN_TOTAL{};
LID_BIT VER_LID(NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_LID) nvram_ef_umts_usime_rrc_dynamic_struct * NVRAM_EF_UMTS_USIME_RRC_DYNAMIC_CAP_TOTAL{};
LID_BIT VER_LID(NVRAM_EF_UMTS_FREQUENCY_REPOSITORY_LID) nvram_ef_umts_frequency_repository_struct * NVRAM_EF_UMTS_FREQUENCY_REPOSITORY_TOTAL{};

//#if defined(__UMTS_TDD128_MODE__) && defined(__UMTS_R7__)
#if (defined(__UMTS_TDD128_MODE__) && defined(__UMTS_R7__)) || (defined(__SEARCH_ALL_EHPLMN_TOGETHER__))
LID_BIT VER_LID(NVRAM_EF_UMTS_URR_CONFIGURATION_LID) nvram_ef_umts_urr_configuration_struct * NVRAM_EF_UMTS_URR_CONFIGURATION_TOTAL{};
#endif

#if defined(__UMTS_FDD_MODE__) && defined(__UMTS_R7__)
LID_BIT VER_LID(NVRAM_EF_UMTS_DMCR_SETTING_LID) nvram_ef_umts_dmcr_setting_struct * NVRAM_EF_UMTS_DMCR_SETTING_TOTAL{};
LID_BIT VER_LID(NVRAM_EF_UMTS_SIB_SKIP_SETTING_LID) nvram_ef_umts_sib_skip_setting_struct * NVRAM_EF_UMTS_SIB_SKIP_SETTING_TOTAL{};
#endif /* __UMTS_FDD_MODE__ && __UMTS_R7__ */

#endif /* __UMTS_RAT__ */

#if (defined(__3G_CSG_SUPPORT__) || defined(__LTE_RAT__))
LID_BIT VER_LID(NVRAM_EF_PREV_VISITED_CELL_INFO_LID) nvram_ef_prev_visited_cell_info_struct * NVRAM_EF_PREV_VISITED_CELL_INFO_TOTAL{};
#endif

//#ifdef __BAND_PRIORITY_SEARCH__
#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__)
LID_BIT VER_LID(NVRAM_EF_UMTS_BAND_PRIORITY_LID) nvram_ef_umts_band_priority_struct * NVRAM_EF_UMTS_BAND_PRIORITY_TOTAL{};
#endif /* __UMTS_RAT__ && __UMTS_FDD_MODE_ */
//#endif /* __BAND_PRIORITY_SEARCH__ */

#if defined(__MA_L1__) || defined(__UMTS_RAT__)
LID_BIT VER_LID(NVRAM_EF_L1_3G_CAL_DATA_LID) nvram_ef_l1_3g_cal_data_struct * NVRAM_EF_L1_3G_CAL_DATA_TOTAL {};
#endif

#if 0 //!defined(__LOW_COST_SUPPORT_COMMON__) && defined(__FLC_SUPPORT__ )&& defined(__MTK_INTERNAL__)
/* under construction !*/
#endif /* !__LOW_COST_SUPPORT_COMMON__&&__MTK_INTERNAL__ && __FLC_SUPPORT__ */
 #endif /* __L1_STANDALONE__ */

#if defined (__E_COMPASS_SENSOR_SUPPORT__)
LID_BIT VER_LID(NVRAM_EF_ECOMPASS_DATA_LID) nvram_ef_ecompass_calibration* NVRAM_EF_ECOMPASS_DATA_TOTAL {};
#endif  /* __E_COMPASS_SENSOR_SUPPORT__ */

LID_BIT VER_LID(NVRAM_EF_SIM_ASSERT_LID) nvram_ef_sim_assert_struct* NVRAM_EF_SIM_ASSERT_TOTAL {};

/*
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_ADC_LID)
     ADC_CALIDATA *NVRAM_EF_ADC_TOTAL
     {
         ADCSlope:"ADC Slop";
         ADCOffset:"ADC Offset";
     };
*/

#ifdef  __BTMODULE_RFMD3500__
     LID_BIT VER_LID(NVRAM_EF_BTRADIO_RFMD3500_LID)
     nvram_ef_btradio_rfmd3500_struct *NVRAM_EF_BTRADIO_RFMD3500_TOTAL
     {
     };
#endif
#ifdef  __BTMODULE_MT6601__
     LID_BIT VER_LID(NVRAM_EF_BTRADIO_MT6601_LID)
     nvram_ef_btradio_mt6601_struct * NVRAM_EF_BTRADIO_MT6601_TOTAL
     {
     };
#endif
#ifdef  __BTMODULE_MT6611__
     LID_BIT VER_LID(NVRAM_EF_BTRADIO_MT6611_LID)
     nvram_ef_btradio_mt6611_struct * NVRAM_EF_BTRADIO_MT6611_TOTAL
     {
     };
#endif
#if 0
#ifdef  __BTMODULE_MT6612__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
#ifdef __BTMODULE_MT6616__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
#endif

#if 0
#ifdef __BTMODULE_MT6236__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
/* under construction !*/
#ifdef __BTMODULE_MT6256__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
/* under construction !*/
#ifdef __BTMODULE_MT6276__
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
#endif

#if  defined(__BTMODULE_MT6612__) || defined(__BTMODULE_MT6616__) || defined(__BTMODULE_MT6622__) || defined(__BTMODULE_MT6626__) ||defined(__BTMODULE_MT6236__) || defined(__BTMODULE_MT6256__) || defined(__BTMODULE_MT6276__)
     LID_BIT VER_LID(NVRAM_EF_BTRADIO_MTK_BT_CHIP_LID)
     nvram_ef_btradio_mtk_bt_chip_struct * NVRAM_EF_BTRADIO_MTK_BT_CHIP_TOTAL
     {
     };
#endif

#ifdef __AST_TL1_TDD__
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_TEMP_DAC_LID)
     ast_tl1cal_tempdacData_T *NVRAM_EF_AST_TL1_TEMP_DAC_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_AFC_DATA_LID)
     ast_tl1cal_afcData_T *NVRAM_EF_AST_TL1_AFC_DATA_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_PATHLOSS_BAND33_35_37_39_LID)
     ast_tl1cal_pathlossData_T *NVRAM_EF_AST_TL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_PATHLOSS_BAND34_LID)
     ast_tl1cal_pathlossData_T *NVRAM_EF_AST_TL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_PATHLOSS_BAND36_LID)
     ast_tl1cal_pathlossData_T *NVRAM_EF_AST_TL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_PATHLOSS_BAND38_LID)
     ast_tl1cal_pathlossData_T *NVRAM_EF_AST_TL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_PATHLOSS_BAND40_LID)
     ast_tl1cal_pathlossData_T *NVRAM_EF_AST_TL1_PATHLOSS_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_TXDAC_BAND33_35_37_39_LID)
     ast_tl1cal_txdacData_T *NVRAM_EF_AST_TL1_TXDAC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_TXDAC_BAND34_LID)
     ast_tl1cal_txdacData_T *NVRAM_EF_AST_TL1_TXDAC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_TXDAC_BAND36_LID)
     ast_tl1cal_txdacData_T *NVRAM_EF_AST_TL1_TXDAC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_TXDAC_BAND38_LID)
     ast_tl1cal_txdacData_T *NVRAM_EF_AST_TL1_TXDAC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_TXDAC_BAND40_LID)
     ast_tl1cal_txdacData_T *NVRAM_EF_AST_TL1_TXDAC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_ABB_CAL_LID)
     ast_tl1cal_abbData_T *NVRAM_EF_AST_TL1_ABB_CAL_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_TXCLPC_BAND34_LID)
     ast_tl1cal_txPdData_T *NVRAM_EF_AST_TL1_TXCLPC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_TXCLPC_BAND33_35_37_39_LID)
     ast_tl1cal_txPdData_T *NVRAM_EF_AST_TL1_TXCLPC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_TXCLPC_BAND36_LID)
     ast_tl1cal_txPdData_T *NVRAM_EF_AST_TL1_TXCLPC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_TXCLPC_BAND38_LID)
     ast_tl1cal_txPdData_T *NVRAM_EF_AST_TL1_TXCLPC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_TXCLPC_BAND40_LID)
     ast_tl1cal_txPdData_T *NVRAM_EF_AST_TL1_TXCLPC_BAND_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_LID)
     nvram_ast_tl1_dynamic_init_struct *NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_TOTAL
     {

   };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_DEBUG_LID)
     nvram_ast_tl1_dynamic_init_debug_struct *NVRAM_EF_AST_CUSTOM_DYNAMIC_INIT_DEBUG_TOTAL
     {

   };
#ifdef __AST_TL1_TDD_RF_TIMESEQ_SUPPORT__
LID_BIT VER_LID(NVRAM_EF_AST_TL1_RF_TIMESEQ_LID)
     T_RF_PROG_SEQ_STRUCT *NVRAM_EF_AST_TL1_RF_TIMESEQ_TOTAL
     {

   };
#endif

#ifdef __AST_TL1_TDD_RF_PARAMETER_SUPPORT__
LID_BIT VER_LID(NVRAM_EF_AST_TL1_RF_PARAM_LID)
     T_TD_CUSTOMIZATION_STRUCT *NVRAM_EF_AST_TL1_RF_PARAM_TOTAL
     {

   };
#endif

#ifdef __3G_TDD_MIPI_SUPPORT__
LID_BIT VER_LID(NVRAM_EF_AST_TL1_RFFE_PARAM_LID)
     T_MIPI_CUSTOMIZATION_STRUCT *NVRAM_EF_AST_TL1_RFFE_PARAM_TOTAL
     {

   };
#endif

#if !defined(__AST1001__) && !defined(__AST2001__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_AST_TL1_CAP_DATA_LID)
     ast_tl1cal_capData_T *NVRAM_EF_AST_TL1_CAP_DATA_TOTAL
     {

   };
#endif // #if !defined(__AST1001__) && !defined(__AST2001__)
#endif // __AST_TL1_TDD__

#if defined(__ATCMD_ONOFF_CHECK__)
LID_BIT VER_LID(NVRAM_EF_ATCMD_ON_OFF_CHECK_LID)
     atcmd_check_context_struct *NVRAM_EF_ATCMD_ON_OFF_CHECK_TOTAL
     {

   };

#endif

#if defined(__TST_DNT_LOGGING__)
     LID_BIT VER_LID(NVRAM_EF_PS_L2COPRO_FILTER_SETTINGS_LID)
     nvram_ef_ps_l2copro_filter_struct *NVRAM_EF_PS_L2COPRO_FILTER_SETTINGS_TOTAL
     {
         nvram_ef_ps_l2copro_filter:"l2copro specific data"
         {
         };
     };
#endif  //#if defined(__TST_DNT_LOGGING__)

#if defined(__ETWS_SUPPORT__)
LID_BIT VER_LID(NVRAM_EF_ETWS_SETTING_LID)
     nvram_ef_etws_setting_struct *NVRAM_EF_ETWS_SETTING_TOTAL
     {

    };

#endif

LID_BIT VER_LID(NVRAM_EF_PORT_SETTING_LID)
     port_setting_struct *NVRAM_EF_PORT_SETTING_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_BARCODE_NUM_LID
  ***
  ***  Module: FT
  ***
  ***  Description: ME barcode number
  ***
  ***  Maintainer: YH Sung (2010 Sept)
  ***
  ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_BARCODE_NUM_LID)
     nvram_ef_barcode_num_struct *NVRAM_EF_BARCODE_NUM_TOTAL
     {
         nvram_ef_barcode_num:"Barcode Serial Number"
         {
         };
     };
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_CAL_FLAG_LID
  ***
  ***  Module: FT
  ***
  ***  Description:
  ***
  ***  Maintainer: YH Sung
  ***
  ***********************************************************************/
LID_BIT VER_LID(NVRAM_EF_CAL_FLAG_LID)
     nvram_cal_flag_struct *NVRAM_EF_CAL_FLAG_TOTAL
     {
     	   u1CalAllFlag:"Calibration flag for this phone"
     	   {
     	   };
     	   u1CalMarkNumber:"The number valid element of calibration mark"
     	   {
     	   };
     	   CalFlagMarks:"The 10-element array of calibration flag"
     	   {
     	   };

     };
/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_CAL_DATA_CHECK_LID
  ***
  ***  Module: FT
  ***
  ***  Description:
  ***
  ***  Maintainer: YH Sung
  ***
  ***********************************************************************/
LID_BIT VER_LID(NVRAM_EF_CAL_DATA_CHECK_LID)
     nvram_cal_data_check_struct *NVRAM_EF_CAL_DATA_CHECK_TOTAL
     {
     	   u1ValidNum:"The number valid element of calibration data check"
     	   {
     	   };
     	   CalDataCheck:"The 225-element array of cal data check"
     	   {
     	   };
     };

 /***********************************************************************
   ***  This is a nvram data item bit level description for meta tools nvram editor
   ***
   ***  Logical Data Item ID : NVRAM_EF_IMEI_IMEISV_LID
   ***
   ***  Module:
   ***
   ***  Description:
   ***
   ***  Maintainer: Lexel Yu
   ***
   ***********************************************************************/
     LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_IMEI_IMEISV_LID)
     nvram_ef_imei_imeisv_struct *NVRAM_EF_IMEI_IMEISV_TOTAL
     {
         imei:"The IMEI is 15 digit"
         {
         };

       svn:"Software version number"
         {
         };
       pad:"Padding Byte"
         {
         };
     };


/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_MS_SECURITY_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: Lexel Yu
  ***
  ***********************************************************************/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_MS_SECURITY_LID)
     smu_security_info_struct *NVRAM_EF_MS_SECURITY_TOTAL
     {
       security_indication:"Security indication"
         {
           pl:1 "Phone lock"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           nl:1 "Network lock"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           nsbl:1 "Network subset lock"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           spl:1 "Service provide lock"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           cl:1 "Corporate lock"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           il:1 "IMSI lock"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           al:1 "Auto lock"
             {
               0x0:"Not Supported";
               0x1:"Supported";
             };

           res:1 "Reserved"
             {
                 /*
                  * 0x0: "Not Supported";
                  * 0x1: "Supported";
                  */
             };

         };
       phone_key:"Phone lock Password"
         {
         };
       last_imsi:"Last IMSI code"
         {
         };

       pin1:"Last IMSI code"
         {
         };
       pin1_valid:"Last IMSI code"
         {
         };
       phone_lock_verified:"Phone Lock verified"
         {
         };
       iccid:"ICCID"
         {
         };
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_GPS_SETTING_DATA_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: James Liu
  ***
  ***********************************************************************/
#ifdef __GPS_SUPPORT__
     LID_BIT VER_LID(NVRAM_EF_GPS_SETTING_DATA_LID)
     nvram_ef_gps_setting_data_struct *NVRAM_EF_GPS_SETTING_DATA_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_MNL_SETTING_DATA_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: James Liu
  ***
  ***********************************************************************/
#ifdef __MNL_SUPPORT__
     LID_BIT VER_LID(NVRAM_EF_MNL_SETTING_DATA_LID)
     nvram_ef_mnl_setting_data_struct *NVRAM_EF_MNL_SETTING_DATA_TOTAL
     {
     };
#endif /* __MNL_SUPPORT__ */
#endif /* __GPS_SUPPORT__ */

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_BWCS_SETTING_DATA_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: Saker Hsia
  ***
  ***********************************************************************/
#ifdef __WIFI_BT_SINGLE_ANTENNA_SUPPORT__
     LID_BIT VER_LID(NVRAM_EF_BWCS_SETTING_DATA_LID)
     nvram_ef_bwcs_setting_data_struct *NVRAM_EF_BWCS_SETTING_DATA_TOTAL
     {
     };
#endif /* __WIFI_BT_SINGLE_ANTENNA_SUPPORT__ */



#if !defined(L4_NOT_PRESENT)

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_PHB_LID
  ***
  ***  Module: PHB
  ***
  ***  Description:
  ***
  ***  Maintainer: Exce Lee, Amanda Gau
  ***
  ***********************************************************************/
#ifndef __PHB_STORAGE_BY_MMI__
#if NVRAM_EF_PHB_TOTAL
LID_BIT VER_LID(NVRAM_EF_PHB_LID)
     nvram_ef_phb_struct *NVRAM_EF_PHB_TOTAL
     {
         alpha_id:"Alpha identifier"
         {
         };

       BCD_length:"Length of BCD number"
         {
         };
       TON_NPI:"TON and NPI"
         {
         };
       DialNum:"Dailling number"
         {
         };
       cc_ident:"Capability/ configuration identifier"
         {
         };
       pad:"Extension 1 record identifier"
         {
         };
     };
#endif /* NVRAM_EF_PHB_TOTAL */
#endif /* !__PHB_STORAGE_BY_MMI__ */


#if !defined(__PHB_NO_CALL_LOG__) & !defined(__L1_STANDALONE__)

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_PHB_LN_ENTRY_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: Kefeng Lian
  ***
  ***********************************************************************/
LID_BIT VER_LID(NVRAM_EF_PHB_LN_ENTRY_LID)
     nvram_ef_phb_ln_struct *NVRAM_EF_PHB_LN_ENTRY_TOTAL
     {
         no_entry:"Numbers of entries"
         {
         };
         padding1:"padding1"
         {
         };

         padding2:"padding2"
         {
         };
         padding3:"padding3"
         {
         };
       array:"Last Number information"
         {
         };
       array.name_length:"name length"
         {
         };
       array.name_dcs:"name dcs"
         {
         };
       array.name:"name"
         {
         };
       array.count:"count"
         {
         };
       array.addr_length:"addr length"
         {
         };
       array.addr_type:"addr type"
         {
         };
       array.addr_bcd:"addr bcd"
         {
         };
       array.accu_times:"accu times"
         {
         };
       array.is_new_event:"is new event"
         {
         };
       array.adn_record_index:"adn record index"
         {
         };
       array.call_duration:"call duration"
         {
         };
       array.time:"Call time"
         {
         };
       array.time.rtc_sec:"Second"
         {
         };
       array.time.rtc_min:"Minute"
         {
         };
       array.time.rtc_hour:"Hour"
         {
         };
       array.time.rtc_day:"Day"
         {
         };
       array.time.rtc_mon:"Month"
         {
         };
       array.time.rtc_wday:"Week day"
         {
         };
       array.time.rtc_year:"Year"
         {
         };
     };

 /***********************************************************************
   ***  This is a nvram data item bit level description for meta tools nvram editor
   ***
   ***  Logical Data Item ID : NVRAM_EF_PHB_LN_TYPE_SEQ_LID
   ***
   ***  Module:
   ***
   ***  Description:
   ***
   ***  Maintainer: Kefeng Lian
   ***
   ***********************************************************************/
 LID_BIT VER_LID(NVRAM_EF_PHB_LN_TYPE_SEQ_LID)
     nvram_ef_phb_ln_type_seq_struct *NVRAM_EF_PHB_LN_TYPE_SEQ_TOTAL
     {
     };


#endif /*!defined(__PHB_NO_CALL_LOG__) & !defined(__L1_STANDALONE__) */

/* UEM*/
LID_BIT VER_LID(NVRAM_EF_CUST_HW_LEVEL_TBL_LID)
     custom_hw_level_struct *NVRAM_EF_CUST_HW_LEVEL_TBL_TOTAL
     {
     #if 1 /* MODEM only*/
         PWM1:" PWM1[Level][0]: freq, PWM1[Level][1]: duty";
         PWM2:" PWM2[Level][0]: freq, PWM2[Level][1]: duty";
         PWM3:" PWM3[Level][0]: freq, PWM3[Level][1]: duty";

         MainLCD_Contrast:" MainLCD Contrast [Level 1 ~ 15]";
         /*
          * MainLCD_Bias[LCD_PARAM_MAX_LEVEL];
          * MainLCD_Linerate[LCD_PARAM_MAX_LEVEL];
          * MainLCD_Temp[LCD_PARAM_MAX_LEVEL];
          */
         SubLCD_Contrast:" SubLCD Contrast [Level 1 ~ 15]";
         /*
          * SubLCD_Bias[LCD_PARAM_MAX_LEVEL];
          * SubLCD_Linerate[LCD_PARAM_MAX_LEVEL];
          * SubLCD_Temp[LCD_PARAM_MAX_LEVEL];
          */
         BatteryLevel:" Battery Level [Level 1 ~ 10 ] ";
     #else
/* under construction !*/
     #endif /* MODEM only*/
     };

LID_BIT VER_LID(NVRAM_EF_UEM_MANUFACTURE_DATA_LID)
     uem_context_manufacture_struct *NVRAM_EF_UEM_MANUFACTURE_DATA_TOTAL
     {
         me_manufacture_id:""
         {
         };
     };

LID_BIT VER_LID(NVRAM_EF_UEM_RMI_DATA_LID)
     uem_context_rmi_struct *NVRAM_EF_UEM_RMI_DATA_TOTAL
     {

         audio_mute_flag:"Audio mute flag"
         {
         };

       gpio_status:"GPIO status"
         {
         };
       silent_mode:"Silent mode ON/OFF"
         {
         };
       alert_mode:"Alert mode"
         {
         };
       country_code:"Country code"
         {
         };
       lang_id:"Language identifier"
         {
         };
       date_mode:"Date mode"
         {
         };
       time_mode:"Time mode"
         {
         };
       greeting_mode:"Greeting mode"
         {
         };
       greeting_text:"Greeting Text"
         {
         };
       greeting_text.text_dcs:"dcs"
         {
         };
       greeting_text.text_length:"Length"
         {
         };
       greeting_text.text:"context"
         {
         };

       alarm_info:"Alarm Information"
         {
         };
       alarm_info.alarm_format:"Alarm format"
         {
         };
       alarm_info.alarm_index:"Alarm index"
         {
         };
       alarm_info.type:"Alarm Type"
         {
         };
       alarm_info.text:"Alarm Text"
         {
         };
       alarm_info.recurr:"Alarm recurrence"
         {
         };

       alarm_info.data_time:"Alarm date and time"
         {
         };
       alarm_info.data_time.rtc_sec:"Second"
         {
         };
       alarm_info.data_time.rtc_min:"Minute"
         {
         };
       alarm_info.data_time.rtc_hour:"Hour"
         {
         };
       alarm_info.data_time.rtc_mon:"Month"
         {
         };
       alarm_info.data_time.rtc_wday:"Week day"
         {
         };
       alarm_info.data_time.rtc_year:"Year"
         {
         };
     };
#endif

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_SYS_CACHE_OCTET_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: YenHung Chen
  ***
  ***********************************************************************/
LID_BIT VER_LID(NVRAM_EF_SYS_CACHE_OCTET_LID)
     nvram_sys_cache_octet_struct *NVRAM_EF_SYS_CACHE_OCTET_TOTAL
     {
     };

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_NVRAM_UNIT_TEST_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: YenHung Chen
  ***
  ***********************************************************************/
#ifdef __NVRAM_UNIT_TEST__
LID_BIT VER_LID(NVRAM_EF_NVRAM_UNIT_TEST_LID)
    nvram_ef_nvram_unit_test_struct * NVRAM_EF_NVRAM_UNIT_TEST_TOTAL
    {
    };
#endif

// RF Calibration history NVRAM items
#ifdef __TC01__
LID_BIT VER_LID(NVRAM_EF_RF_CAL_ENV_LID)
     nvram_ef_rf_cal_env_struct *NVRAM_EF_RF_CAL_ENV_TOTAL
     {
     };
LID_BIT VER_LID(NVRAM_EF_RF_CAL_LOSS_SETTING_LID)
     nvram_ef_rf_cal_loss_setting_struct *NVRAM_EF_RF_CAL_LOSS_SETTING_TOTAL
     {
     };
LID_BIT VER_LID(NVRAM_EF_RF_TEST_POWER_RESULT_LID)
     nvram_ef_rf_test_power_result_struct *NVRAM_EF_RF_TEST_POWER_RESULT_TOTAL
     {
     };

#endif // #ifdef __TC01__


LID_BIT VER_LID(NVRAM_EF_PS_CONFORMANCE_TESTMODE_LID)
    nvram_ef_ps_conformance_testmode_struct* NVRAM_EF_PS_CONFORMANCE_TESTMODE_TOTAL
    {

};

//__MOBILE_BROADBAND_PROVISION_CONTEXT__
#ifdef __MOBILE_BROADBAND_PROVISION_CONTEXT__
LID_BIT VER_LID(NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_LID)
    nvram_ef_mobile_broadband_provision_context_struct *NVRAM_EF_MOBILE_BROADBAND_PROVISION_CONTEXT_TOTAL
    {
        context_id:"context_id"
        {
        };
        context_type:"context_type"
        {
        };
        access_string:"access_string"
        {
        };
        user_name:"user_name"
        {
        };
        pass_word:"pass_word"
        {
        };
        compression:"compression"
        {
        };
        auth_type:"auth_type"
        {
        };
        plmn_in_digit:"plmn_in_digit"
        {
        };
        status:"entry_status"
        {
        };
    };
#endif /* __MOBILE_BROADBAND_PROVISION_CONTEXT__ */

//__MEDIATEK_SMART_QOS__
#ifdef __MEDIATEK_SMART_QOS__
LID_BIT VER_LID(NVRAM_EF_MSQ_LIST_LID)
    nvram_ef_msq_list_struct *NVRAM_EF_MSQ_LIST_TOTAL
    {
        is_msq_on:"Switch ON/OFF of MSQ"
        {
            is_msq_on:8 "Switch ON/OFF of MSQ"
            {
                0x00: "MSQ: OFF";
                0x01: "MSQ: ON";
            };
        };

        msq_entry:"MSQ entries";
        #if 0
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
        #endif
    };
#endif /* __MEDIATEK_SMART_QOS__ */

LID_BIT VER_LID(NVRAM_EF_RAC_PREFERENCE_LID)
     nvram_ef_rac_preference_struct *NVRAM_EF_RAC_PREFERENCE_TOTAL
     {
         band:"Prefered band"
         {
           pf_band:8 "Prefered band"
             {
                 0x02: "GSM 900";
                 0x08: "DCS 1800";
                 0x10: "PCS 1900";
                 0x80: "GSM 850";
                 0x0A: "Dual mode, GSM 900 and DCS 1800";
                 0x90: "Dual mode, GSM 850 and PCS 1900";
                 0x1A: "Triple mode, GSM 900/1800/1900";
                 0x98: "Triple mode, GSM 850/1800/1900";
                 0x9A: "Quad mode, GSM 850/900/1800/1900";
             };
         };

         arg1:"PLMN selection mode / Preferred Service in NMO III"
         {
#ifdef __PLMN_LIST_PREF_SUPPORT__
           plmn_list_pref:1 "PLMN list preference"
             {
               0x0:"ACCURACY First";
               0x1:"SPEED First";
             };
#else
           unused:1 "Unused"
             {

             };

#endif
#ifdef __DYNAMIC_ROAMING_SUPPORT__
           roaming_support: 1 "Support Roaming"
             {
               0x0: "Not Allow Roaming";
               0x1: "Allow Roaming";
             };
#else
           unused:1 "Unused"
             {

             };
#endif
#ifdef __CSG_SUPPORT__
           csg_auto_search_preference:1 "CSG auto search preference"
             {
               0x0:"DISABLE";
               0x1:"ENABLE";
             };
#else
           unused:1 "Unused"
             {

             };
#endif /* __CSG_SUPPORT__ */
#ifdef __MM_INTEGRITY_PREF__
           mm_integrity_check_preference:1 "MM integrity check preference"
             {
               0x0:"enable integrity check";
               0x1:"disable integrity check when test SIM";
             };
#else
           unused:1 "Unused"
             {

             };
#endif
           conn_type:1 "GPRS Connection Type"
             {
               0x0:"When Needed";
               0x1:"Always on";
             };
           pf_serv:2 "Preferred service"
             {
               0x0:"CS_ONLY";
               0x1:"PS_ONLY";
               0x2:"BOTH_PREFER_CS";
               0x3:"BOTH_PREFER_PS";
             };
           plmn_sel_mode:1 "PLMN select mode"
             {
               0x0:"Manual";
               0x1:"Automatic";
             };
         };

         rat_mode: "RAT_MODE"
         {
           pf_rat_mode: 8 "Prefered RAT MODE"
             {
               0x1: "L4C_RAT_GSM";
               0x2: "L4C_RAT_UMTS";
               0x3: "L4C_RAT_GSM_UMTS";
               0x4: "L4C_RAT_LTE";
               0x5: "L4C_RAT_GSM_LTE";
               0x6: "L4C_RAT_UMTS_LTE";
               0x7: "L4C_RAT_GSM_UMTS_LTE";
             };
         };

         preferred_rat: "PREFERRED_RAT"
         {
           pf_rat: 4 "Preferred RAT"
             {
               0x0: "L4C_RAT_NONE";
               0x1: "L4C_RAT_GSM";
               0x2: "L4C_RAT_UMTS";
               0x4: "L4C_RAT_LTE";
             };

           pf_irat: 4 "IRAT"
             {
               0x0: "L4C_RAT_NONE";
               0x1: "L4C_RAT_GSM";
               0x2: "L4C_RAT_UMTS";
               0x3: "L4C_RAT_GSM_UMTS";
             };

         };

         umts_prefered_band:"UMTS PREFERRED BAND";
#ifdef __UMTS_TDD128_MODE__
         umts_prefered_band[0]
         {
           pf_umts_band_A:1 "UMTS-TDD Band A"
             {
               0x0: "Not Support";
#ifdef __UMTS_TDD128_BAND_A__
               0x1: "Support";
#endif
             };
           pf_umts_band_B:1 "UMTS-TDD Band B"
             {
               0x0: "Not Support";
#ifdef __UMTS_TDD128_BAND_B__
               0x1: "Support";
#endif
             };
           pf_umts_band_C:1 "UMTS-TDD Band C"
             {
               0x0: "Not Support";
#ifdef __UMTS_TDD128_BAND_C__
               0x1: "Support";
#endif
             };
           pf_umts_band_D:1 "UMTS-TDD Band D"
             {
               0x0: "Not Support";
#ifdef __UMTS_TDD128_BAND_D__
               0x1: "Support";
#endif
             };
           pf_umts_band_E:1 "UMTS-TDD Band E"
             {
               0x0: "Not Support";
#ifdef __UMTS_TDD128_BAND_E__
               0x1: "Support";
#endif
             };
           pf_umts_band_F:1 "UMTS-TDD Band F"
             {
               0x0: "Not Support";
#ifdef __UMTS_TDD128_BAND_F__
               0x1: "Support";
#endif
             };
           unused:2 "Unused"
             {
             };
         };
         umts_prefered_band[1]
         {
           unused:8 "Unused"
           {
           };
         };
         umts_prefered_band[2]
         {
           unused:8 "Unused"
           {
           };
         };
         umts_prefered_band[3]
         {
           unused:8 "Unused"
           {
           };
         };
#else
         umts_prefered_band[0]
         {
           pf_umts_high_band:4 "UMTS high band (Band I ~ IV)"
             {
               0x1: "Support Band I";
               0x2: "Support Band II";
               0x8: "Support Band IV";
               0x3: "Support Band I/II";
               0x9: "Support Band I/IV";
               0xA: "Support Band II/IV";
               0xF: "Determine By HW config";
             };
           pf_umts_low_band:4 "UMTS low band (Band V ~ VIII)"
             {
               0x1: "Support Band V";
               0x2: "Support Band VI";
               0x8: "Support Band VIII";
               0x3: "Support Band V/VI";
               0x9: "Support Band V/VIII";
               0xA: "Support Band VI/VIII";
               0xB: "Support Band V/VI/VIII";
               0xF: "Determine By HW config";
             };
         };
         umts_prefered_band[1]
         {
           pf_umts_band_2B:8 "3g_preferred_band_2B"
           {
               0xFF: "Determine By HW config";
           };
         };
         umts_prefered_band[2]
         {
           pf_umts_band_3B:8 "3g_preferred_band_3B"
           {
               0xFF: "Determine By HW config";
           };
         };
         umts_prefered_band[3]
         {
           pf_umts_band_4B:8 "3g_preferred_band_4B"
           {
               0xFF: "Determine By HW config";
           };
         };
#endif

         preference: "DATA TRANSFER PREFERENCE"
         {
#ifdef __MONITOR_PAGE_DURING_TRANSFER__
           pf_gprs_transfer: 2 "gprs transfer preference"
             {
               0x0: "DATA_PREFER";
               0x1: "CALL_PREFER";
             };
#else
           unused: 2 "Unused"
             {
             };
#endif
#ifdef __GEMINI_MONITOR_PAGE_DURING_TRANSFER__
           pf_peer_gprs_transfer: 2 "peer gprs transfer preference"
             {
               0x0: "NO_PREEMPTION";
               0x1: "PREEMPT_PEER_PS_TRANSFER";
             };
#else
           unused: 2 "Unused"
             {
             };
#endif
//#ifdef __HSPA_PREFERENCE_SETTING__
           pf_hspa_preference: 4 "hspa preference"
             {
               0x0: "HSPA_OFF";
               0x1: "HSDPA_ON";
               0x2: "HSDPA_HSUPA_ON";
               0x3: "HSPA_PLUS_ON";
             };
//#else
//           unused: 4 "Unused"
//             {
//             };
//#endif
         };
     roaming_setting: "ROAMING RELATED SETTING"
           {
           pf_iroaming: 1 "international roaming support"
               {
                 0x0: "ENABLE";
                 0x1: "DISABLE";
               };
           pf_nroaming: 1 "national roaming support"
               {
                 0x0: "ENABLE";
                 0x1: "DISABLE";
               };
           pf_hhplmn: 1 "auto return to high priority PLMN support"
               {
                 0x0: "ENABLE";
                 0x1: "DISABLE";
               };

           pf_roamingbroker: 1 "enable VIVO roaming broker"
               {
                 0x0: "DISABLE";
                 0x1: "ENABLE";
               };
           unused: 4 "Unused"
               {
               };
           };

    mm_ivt: "MOBILITY MANAGEMENT IMS VOICE TERMINATION"
    {
        mm_ivt:8 "mobility management IMS voice termination"
        {
            0x1: "DISABLED";
            0x2: "ENABLED";
        };
    };

    utran_vdp: "VOICE DOMAIN PREFERENCE FOR UTRAN"
    {
        utran_vdp:8 "voice domain preference for UTRAN"
        {
            0x1: "CS Voice only";
            0x2: "CS Voice preferred, IMS PS Voice as secondary";
            0x3: "IMS PS Voice preferred, CS Voice as secondary";
        };
    };
    
     };

#ifdef __LTE_RAT__
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_PWRONCAL_LID)
     RFC_DATABASE_T *NVRAM_EF_EL1_PWRONCAL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_FREQADJTBL_LID)
     LTE_FreqAdjustTable *NVRAM_EF_EL1_FREQADJTBL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_1STBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_2NDBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_3RDBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_4THBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_5THBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_6THBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_7THBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_8THBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_9THBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_10THBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_11THBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_12THBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_13THBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RSSIGAINTBL_14THBAND_LID)
     LTE_RSSIBandGainTable *NVRAM_EF_EL1_RSSIGAINTBL_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_1STBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_2NDBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_3RDBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_4THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_5THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_6THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_7THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_8THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_9THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_10THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_11THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_12THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_13THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXPAOCTLEV_14THBAND_LID)
     LTE_sPAOCTLVLSETTING *NVRAM_EF_EL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_1STBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_2NDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_3RDBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_4THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_5THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_6THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_7THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_8THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_9THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_10THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_11THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_12THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_13THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXDAC_14THBAND_LID)
     LTE_sRAMPDATA *NVRAM_EF_EL1_TXDAC_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_1STBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_2NDBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_3RDBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_4THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_5THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_6THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_7THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_8THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_9THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_10THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_11THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_12THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_13THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETVINLUTDATA_14THBAND_LID)
     LTE_RfcEtVinLutPerBand_T *NVRAM_EF_EL1_ETVINLUTDATA_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_ETCOMPPARAM_LID)
     LTE_RfcEtCompParam_T *NVRAM_EF_EL1_ETCOMPPARAM_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TEMPERATUREDAC_LID)
     LTE_TemperatureDac_T *NVRAM_EF_EL1_TEMPERATUREDAC_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MPRADJTBL_LID)
     nvram_el1_mpr_struct *NVRAM_EF_EL1_MPRADJTBL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_AMPRADJTBL_LID)
     nvram_el1_ampr_struct *NVRAM_EF_EL1_AMPRADJTBL_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_BAND_INDICATOR_LID)
     nvram_el1_band_ind_struct *NVRAM_EF_EL1_BAND_INDICATOR_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RX_PDATABASE_LID)
     nvram_el1_rx_pdata_struct *NVRAM_EF_EL1_RX_PDATABASE_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_PDATABASE_LID)
     nvram_el1_tx_pdata_struct *NVRAM_EF_EL1_TX_PDATABASE_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RXON_BPIOFFSET_LID)
     nvram_el1_rxon_bpioffset_struct *NVRAM_EF_EL1_RXON_BPIOFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXON_BPIOFFSET_LID)
     nvram_el1_txon_bpioffset_struct *NVRAM_EF_EL1_TXON_BPIOFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RXOFF_BPIOFFSET_LID)
     nvram_el1_rxoff_bpioffset_struct *NVRAM_EF_EL1_RXOFF_BPIOFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TXOFF_BPIOFFSET_LID)
     nvram_el1_txoff_bpioffset_struct *NVRAM_EF_EL1_TXOFF_BPIOFFSET_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RF_IO_LID)
     nvram_el1_rf_io_struct *NVRAM_EF_EL1_RF_IO_TOTAL
     {

     };

/* Dynamic Radio-setting Dedicated Image (DRDI) */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_LID)
     nvram_el1_dynamic_init_struct *NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_TOTAL
     {

     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_DEBUG_LID)
     nvram_el1_dynamic_init_debug_struct *NVRAM_EF_EL1_CUSTOM_DYNAMIC_INIT_DEBUG_TOTAL
     {
     	
     };

/* Single ANT Feature */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_RF_RX_PATH_CONFIG_LID)
     nvram_el1_rf_rx_path_config_struct *NVRAM_EF_EL1_RF_RX_PATH_CONFIG_TOTAL
     {

     };

/*MIPI Featulre*/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_FEATURE_LID)
     nvram_el1_mipi_feature_struct *NVRAM_EF_EL1_MIPI_FEATURE_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_1STBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_2NDBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_3RDBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_4THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_5THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_6THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_7THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_8THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_9THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_10THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_11THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_12THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_13THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_EVENT_14THBAND_LID)
     nvram_el1_mipi_rx_event_struct *NVRAM_EF_EL1_MIPI_RX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_1STBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_2NDBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_3RDBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_4THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_5THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_6THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_7THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_8THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_9THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_10THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_11THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_12THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_13THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_EVENT_14THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_1STBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_2NDBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_3RDBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_4THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_5THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_6THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_7THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_8THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_9THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_10THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_11THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_12THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_13THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TPC_EVENT_14THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_1STBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_2NDBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_3RDBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_4THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_5THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_6THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_7THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_8THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_9THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_10THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_11THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_12THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_13THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_14THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_1STBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_2NDBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_3RDBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_4THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_5THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_6THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_7THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_8THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_9THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_10THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_11THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_12THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_13THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_RX_DATA_14THBAND_LID)
     nvram_el1_mipi_rx_data_struct *NVRAM_EF_EL1_MIPI_RX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_1STBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_2NDBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_3RDBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_4THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_5THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_6THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_7THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_8THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_9THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_10THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_11THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_12THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_13THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_TX_DATA_14THBAND_LID)
     nvram_el1_mipi_tx_data_struct *NVRAM_EF_EL1_MIPI_TX_DATA_TOTAL
     {

     };
/*** MIPI BYPASS Feature ***/
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_FEATURE_LID)
     nvram_el1_mipi_bypass_feature_struct *NVRAM_EF_EL1_MIPI_BYPASS_FEATURE_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_1STBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_2NDBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_3RDBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_4THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_5THBAND_LID)
     nvram_el1_mipi_tx_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_1STBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_2NDBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_3RDBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_4THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_5THBAND_LID)
     nvram_el1_mipi_tpc_event_struct *NVRAM_EF_EL1_MIPI_BYPASS_TPC_EVENT_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_1STBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_2NDBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_3RDBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_4THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_5THBAND_LID)
     nvram_el1_mipi_tpc_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_PA_TPC_SECTION_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_1STBAND_LID)
     nvram_el1_mipi_bypass_tx_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_2NDBAND_LID)
     nvram_el1_mipi_bypass_tx_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_3RDBAND_LID)
     nvram_el1_mipi_bypass_tx_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_4THBAND_LID)
     nvram_el1_mipi_bypass_tx_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_5THBAND_LID)
     nvram_el1_mipi_bypass_tx_data_struct *NVRAM_EF_EL1_MIPI_BYPASS_TX_DATA_TOTAL
     {

     };

#if IS_4G_TX_POWER_OFFSET_SUPPORT
/* TX Power Offset Feature */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_4G_TPO_PARAMETER_LID)
     ERf_TPO_SETTING *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_1STBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_2NDBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_3RDBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_4THBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_5THBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_6THBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_7THBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_8THBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_9THBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_10THBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_11THBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_12THBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_13THBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TX_POWER_OFFSET_14THBAND_LID)
     ERf_TXPOWEROFFSETDATA *NVRAM_EF_EL1_4G_TPO_PARAMETER_TOTAL
     {

     };
#endif

#if defined(__TAS_SUPPORT__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TAS_PARAMETER_LID)
     EL1_TAS_PARAMETER *NVRAM_EF_EL1_TAS_PARAMETER_TOTAL
     {

     };

   #if defined(__TAS_INTERNAL_NVRAM_VISIBLE__)
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_EL1_TAS_OTHER_LID)
     EL1_TAS_OTHER *NVRAM_EF_EL1_TAS_OTHER_TOTAL
     {

     };
   #endif
#endif

LID_BIT VER_LID(NVRAM_EF_EPSLOCI_EPSNSC_TIN_LID)
    nvram_ef_epsloci_epsnsc_tin_struct * NVRAM_EF_EPSLOCI_EPSNSC_TIN_TOTAL
    {        
        epsloci:"EPSLOCI[18]"
        {        
        };
        epsnsc:"EPSNSC[54]"
        {        
        };
        tin:"TIN"
        {
            tin: 32 "TIN"
            {
                0x0000: "deleted";
                0x0001: "P-TMSI";
                0x0002: "RAT related TMSI";
                0x0003: "GUTI";
            };
        };    
    };

LID_BIT VER_LID(NVRAM_EF_LTE_PREFERENCE_LID) 
    nvram_ef_lte_preference_struct * NVRAM_EF_LTE_PREFERENCE_TOTAL
    {
        ue_usage_setting:"ue_usage_setting"
        {
            ue_usage_setting:8 "ue_usage_setting"
            {
                0x0: "Voice Centric";
                0x1: "Data Centric";
            };
        };
        voice_domain_preference:"voice_domain_preference"
        {
            voice_domain_preference:8 "voice_domain_preference"
            {
                0x1: "CS Voice only";
                0x2: "CS Voice preferred, IMS PS Voice as secondary";
                0x3: "IMS PS Voice preferred, CS Voice as secondary";
                0x3: "IMS PS Voice only";
            };
        };
        sms_over_ip:"sms_over_ip"
        {
            sms_over_ip:8 "sms_over_ip"
            {
                0x0: "SMS over IP not preferred";
                0x1: "SMS over IP preferred";
            };
        };
        sms_over_sgs:"sms_over_sgs"
        {
            sms_over_sgs:8 "sms_over_sgs"
            {
                0x0: "SMS over SGs not supported";
                0x1: "SMS over SGs supported";
            };
        };
        ue_mode_profile:"ue_mode_profile"
        {
            ue_mode_profile:8 "ue_mode_profile"
            {
                0x1: "Profile 1";
                0x6: "Profile 6";
            };
        };
        ue_mode:"ue_mode"
        {
            ue_mode:8 "ue_mode"
            {
                0x0: "PS mode 2";
                0x1: "CS/PS mode 1";
                0x2: "CS/PS mode 2";
                0x3: "PS mode 1";
            };
        };
        reserved1:"reserved1"
        {
        };
        reserved2:"reserved2"
        {
        };
        feature_config:"feature_config";
        feature_config[0]
        {
            general_feature:8 "General Feature[0]"
            {
            };
        };
        feature_config[1]
        {
            general_feature:8 "General Feature[1]"
            {
            };
        };
        feature_config[2]
        {
            general_feature:8 "General Feature[2]"
            {
            };
        };
        feature_config[3]
        {
            general_feature:8 "General Feature[3]"
            {
            };
        };
        feature_config[4]
        {
            r10_feature:8 "R10 Implementation[0]"
            {
            };
        };
        feature_config[5]
        {
            r10_feature:8 "R10 Implementation[1]"
            {
            };
        };
        feature_config[6]
        {
            r10_feature:8 "R10 Implementation[2]"
            {
            };
        };
        feature_config[7]
        {
            r10_feature:8 "R10 Implementation[3]"
            {
            };
        };
        feature_config[8]
        {
            r11_feature:8 "R11 Implementation[0]"
            {
            };
        };
        feature_config[9]
        {
            r11_feature:8 "R11 Implementation[1]"
            {
            };
        };
        feature_config[10]
        {
            r11_feature:8 "R11 Implementation[2]"
            {
            };
        };
        feature_config[11]
        {
            r11_feature:8 "R11 Implementation[3]"
            {
            };
        };
        feature_config[12]
        {
            r12_feature:8 "R12 Implementation[0]"
            {
            };
        };
        feature_config[13]
        {
            r12_feature:8 "R12 Implementation[1]"
            {
            };
        };
        feature_config[14]
        {
            r12_feature:8 "R12 Implementation[2]"
            {
            };
        };
        feature_config[15]
        {
            r12_feature:8 "R12 Implementation[3]"
            {
            };
        };
    };

LID_BIT VER_LID(NVRAM_EF_ERRC_STORED_CARRIER_LID) nvram_ef_errc_stored_carrier_struct * NVRAM_EF_ERRC_STORED_CARRIER_TOTAL{};

LID_BIT VER_LID(NVRAM_EF_ERRC_PERFORMANCE_PARA_LID) nvram_ef_errc_performance_para_struct * NVRAM_EF_ERRC_PERFORMANCE_PARA_TOTAL{};

LID_BIT VER_LID(NVRAM_EF_ERRC_FINGER_PRINT_LID) nvram_ef_errc_fingerprint_record_struct * NVRAM_EF_ERRC_FINGER_PRINT_TOTAL{};

LID_BIT VER_LID(NVRAM_EF_ERRC_LEARNED_MCC_LID) nvram_ef_errc_learned_mcc_record_struct * NVRAM_EF_ERRC_LEARNED_MCC_TOTAL{};

LID_BIT VER_LID(NVRAM_EF_ERRC_STORED_CELL_LID) nvram_ef_errc_stored_cell_struct * NVRAM_EF_ERRC_STORED_CELL_TOTAL{};

LID_BIT VER_LID(NVRAM_EF_ERRC_AFR_SETTING_LID) nvram_ef_errc_afr_setting_struct * NVRAM_EF_ERRC_AFR_SETTING_TOTAL{};

LID_BIT VER_LID(NVRAM_EF_LTE_CAP_LID) nvram_ef_lte_cap_struct * NVRAM_EF_LTE_CAP_TOTAL{};

LID_BIT VER_LID(NVRAM_EF_UE_EUTRA_CAP_CSFB_LID) nvram_ef_ue_eutra_cap_struct * NVRAM_EF_UE_EUTRA_CAP_CSFB_TOTAL{};

LID_BIT VER_LID(NVRAM_EF_UE_EUTRA_CAP_MMDC_LID) nvram_ef_ue_eutra_cap_struct * NVRAM_EF_UE_EUTRA_CAP_MMDC_TOTAL{};

#endif

#if defined (__MTK_UL1_FDD__)
   #if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__)
/* PA 8-level control (for MT6276, MT6573) */
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND1_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND2_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND3_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND4_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND5_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND6_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND7_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND8_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND9_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND10_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND11_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };

LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPAOCTLEV_BAND19_LID)
     ul1cal_txPaOctLevData_T *NVRAM_EF_UL1_TXPAOCTLEV_BAND_TOTAL
     {

     };
   #endif // #if defined (__UL1_HS_PLATFORM__) || defined (__UL1_HS_PLUS_PLATFORM__)

   #if defined(__UMTS_R8__)
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND1_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND2_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND3_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND4_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND5_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND6_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND7_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND8_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND9_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND10_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND11_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_PATHLOSS2_BAND19_LID)
        ul1cal_pathlossRxdData_T *NVRAM_EF_UL1_PATHLOSS2_BAND_TOTAL
        {

      };

   // add by Wilson
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND1_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND2_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND3_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND4_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND5_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND6_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND7_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND8_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND9_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND10_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND11_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   LID_BIT MULTIPLE_LID VER_LID(NVRAM_EF_UL1_TXPADRIFTCOMP_BAND19_LID)
        ul1cal_txPaDriftCompData_T *NVRAM_EF_UL1_TXPADRIFTCOMP_BAND_TOTAL
        {

      };
   #endif
#endif // #if defined (__MTK_UL1_FDD__)

// RF Calibration history NVRAM items
#ifdef __TC01__
LID_BIT VER_LID(NVRAM_EF_RF_CAL_ENV_LID)
     nvram_ef_rf_cal_env_struct *NVRAM_EF_RF_CAL_ENV_TOTAL
     {
     };
LID_BIT VER_LID(NVRAM_EF_RF_CAL_LOSS_SETTING_LID)
     nvram_ef_rf_cal_loss_setting_struct *NVRAM_EF_RF_CAL_LOSS_SETTING_TOTAL
     {
     };
LID_BIT VER_LID(NVRAM_EF_RF_TEST_POWER_RESULT_LID)
     nvram_ef_rf_test_power_result_struct *NVRAM_EF_RF_TEST_POWER_RESULT_TOTAL
     {
     };

#endif // #ifdef __TC01__

LID_BIT VER_LID(NVRAM_EF_TST_CONFIG_LID)
     tst_config_struct_t *NVRAM_EF_TST_CONFIG_TOTAL
     {
     };

#ifdef __HMU_ENABLE__
LID_BIT VER_LID(NVRAM_EF_HMU_CONFIG_LID)
    hmu_conf_struct *NVRAM_EF_HMU_CONFIG_TOTAL
    {
    };

LID_BIT VER_LID(NVRAM_EF_HMU_HD_CONFIG_LID)
    hmu_hd_conf_struct *NVRAM_EF_HMU_HD_CONFIG_TOTAL
    {
    };
#endif

#ifdef __NMU_ENABLE__
LID_BIT VER_LID(NVRAM_EF_NMU_CONFIG_LID)
    nmu_nvram_table_t *NVRAM_EF_NMU_CONFIG_TOTAL
    {
    };
#endif

/***********************************************************************
  ***  This is a nvram data item bit level description for meta tools nvram editor
  ***
  ***  Logical Data Item ID : NVRAM_EF_REGIONAL_PHONE_MODE_LID
  ***
  ***  Module:
  ***
  ***  Description:
  ***
  ***  Maintainer: Hong Yu
  ***
  ***********************************************************************/
LID_BIT VER_LID(NVRAM_EF_REGIONAL_PHONE_MODE_LID)
     nvram_ef_regional_phone_mode_struct *NVRAM_EF_REGIONAL_PHONE_MODE_TOTAL
     {
        mode: "RAT_MODE"
        {
            regional_phone_mode: 8 "Power-on annimation mode"
            {
                0x0: "Disable MCC/MNC specific power-on annimation";
                0x1: "Enable MCC/MNC specific power-on annimation";
            };
        };
     };

LID_BIT VER_LID(NVRAM_EF_SBP_MODEM_CONFIG_LID)
    nvram_ef_sbp_modem_config_struct *NVRAM_EF_SBP_MODEM_CONFIG_TOTAL
    {
        sbp_mode: "SBP ID"
        {
        };
        modem_sbp_config: "modem configuration";
        modem_sbp_config[0]
        {
            Permanent_Auto_Select: 1 "Permanent Auto Selection Mode"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            UMTS_CB_Off: 1 "UMTS CB Off"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            MM_Try_Abnormal_LAI_once_more: 1 "__MM_TRY_ABNORMAL_LAI_ONCE_MORE__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            MM_Disable_Retry_Abnormal_LAI: 1 "__MM_DISABLE_RETRY_ABNORMAL_LAI__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            Disable_Auto_Return_pre_RPLMN: 1 "__DISABLE_AUTO_RETURN_PRE_RPLMN__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            MM_HPLMN_1st_Attempt_Enhance: 1 "__MM_HPPLMN_1ST_ATTEMPT_ENHANCE__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            OOS_Early_IND: 1 "__OOS_EARLY_IND__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            L2_Random_Fill_BIT: 1 "__L2_RANDOM_FILL_BIT__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
        };
        modem_sbp_config[1]
        {
            CB_3G_Service_by_PLMN: 1 "__CB_3G_SERVICE_BY_PLMN__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            MM_Ignore_EQPLMN_In_Manual_Mode: 1 "__MM_IGNORE_EQPLMN_IN_MANUAL_MODE__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            MM_Ignore_YOIGO_EQPLMN: 1 "__MM_IGNORE_YOIGO_EQPLMN__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            MM_Ignore_PLAY_EQPLMN: 1 "__MM_IGNORE_PLAY_EQPLMN__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            MM_Ignore_EQPLMN_In_Auto_Mode: 1 "__MM_IGNORE_EQPLMN_IN_AUTO_MODE__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            MM_Disable_Previous_Rplmn_From_Nvram: 1 "__MM_DISABLE_PREVIOUS_RPLMN_FROM_NVRAM__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            NWSEL_Mm_International_Hpplmn_Search: 1 "__MM_INTERNATIONAL_HPPLMN_SEARCH__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            NWSEL_Atnt_Hpplmn_Search: 1 "__ATNT_HPPLMN_SEARCH__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
        };
        
        modem_sbp_config[2]
        {
            NWSEL_Hpplmn_Regardless_Any_Mcc: 1 "__HPPLMN_REGARDLESS_ANY_MCC__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            }; 

            NWSEL_Disable_Rplmn_From_Gloci: 1 "__DISABLE_RPLMN_FROM_GLOCI__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            NWSEL_Disable_Plmnsel_Oplmn_Coexist: 1 "__DISABLE_PLMNSEL_OPLMN_COEXIST__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            NWSEL_Disable_Display_Roaming_Hplmn_In_Eplmn: 1 "__DISABLE_DISPLAY_ROAMING_HPLMN_IN_EPLMN__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            NWSEL_Rplmn_Hplmn_Combined_Search: 1 "__RPLMN_HPLMN_COMBINED_SEARCH__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            NWSEL_Mm_Search_Hplmn_Before_Rplmn: 1 "__MM_SEARCH_HPLMN_BEFORE_RPLMN__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            NWSEL_Disable_Plmn_Sel_When_Access_Barred: 1 "__DISABLE_PLMN_SEL_WHEN_ACCESS_BARRED__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            NWSEL_Tmo_Plmn_Matching: 1 "__TMO_PLMN_MATCHING__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
        };

        modem_sbp_config[3]
        {
            NWSEL_Mm_Not_Try_Another_Rat_For_Lu_Abnormal: 1 "__MM_NOT_TRY_ANOTHER_RAT_FOR_LU_ABNORMAL__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            ENS: 1 "__ENS__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            NWSEL_Mm_Perform_Plmn_Search_After_Lu_Abnormal: 1 "__MM_PERFORM_PLMN_SEARCH_AFTER_LU_ABNORMAL__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            MM_Resume_GPRS_After_LU_Abnormal: 1 "__RESUME_GPRS_AFTER_LU_ABNORMAL__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            MM_TMO_ECC_Notification_Enable: 1 "__TMO_ECC_NOTIFICATION_ENABLE__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            ENS_RAT_Balancing_Enable: 1 "__ENS_RAT_BALANCING__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            ORANGE_H_Plus_Enable: 1 "__ORANGE_H_PLUS__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            USIM_CSP_Support_Enable: 1 "__U_CSP_SUPPORT__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
        };

        modem_sbp_config[4]
        {
            SAT_No_Evdl_in_Session: 1 "__SAT_NO_EVDL_IN_SESSION__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            IMEI_Lock_Support: 1 "__IMEI_LOCK_SUPPORT__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
   
            DOCOMO_IOT_SMS_Enable: 1 "__DOCOMO_IOT_SMS__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            USE_SM_QOS_SUBSCRIBED_Enable: 1 "__USE_SM_QOS_SUBSCRIBED__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            NO_SUPPORT_A5_3: 1 "__NO_SUPPORT_A5_3__"
            {
                0x0: "Enable A5_3";
                0x1: "Disable A5_3";
            };

            DOCOMO_IOT_CC_nable: 1 "__DOCOMO_IOT_CC__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            AT_ME_Identification_Without_Header_Enable: 1 "__AT_ME_IDENTIFICATION_WITHOUT_HEADER__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            Start_Short_String_As_Call_Enable: 1 "__STAR_SHORT_STRING_AS_CALL__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
        };

        modem_sbp_config[5]
        {
            Customized_Idle_String_As_Call_Enable: 1 "__CUSTOMIZED_IDLE_STRING_AS_CALL__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            Disable_Skip_New_Fplmn_Manual_Resel: 1 "__DISABLE_SKIP_NEW_FPLMN_MANUAL_RESEL__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            ADAPTIVE_PAGING_PERIOD_IN_UNACK_MODE: 1 "__ADAPTIVE_PAGING_PERIOD_IN_UNACK_MODE__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            Op01_Roaming_Rat_Order: 1 "__OP01_ROAMING_RAT_ORDER__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            Background_Search_2G4_FDD_Enable: 1 "__4G_BACKGROUND_SEARCH__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            Background_Search_3G4_FDD_Enable: 1 "__4G_BACKGROUND_SEARCH__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            Background_Search_2G4_TDD_Enable: 1 "__4G_BACKGROUND_SEARCH__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            Background_Search_3G4_TDD_Enable: 1 "__4G_BACKGROUND_SEARCH__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
        };
        
        modem_sbp_config[6]
        {
			Prefer_Search_3G: 1 "__PREFER_SEARCH_3G__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            }; 

            Prefer_Search_4G: 1 "__PREFER_SEARCH_4G__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            TMO_GBA_Enable: 1 "__TMO_GBA__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            TC01: 1 "OP01_TEST_MODE_CONSIDER_SIM"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            Disable_Eutran_After_Abnormal: 1 "__DISABLE_EUTRAN_AFTER_ABNORMAL__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            }; 

            Disable_Rplmn_From_Epsloci: 1 "__DISABLE_RPLMN_FROM_EPSLOCI__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };  

            Disable_Eutran_After_No_Suitable: 1 "__DISABLE_EUTRAN_AFTER_NO_SUITABLE__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            }; 

            Not_Stay_on_FBLA_for_REG_PROV: 1 "__MM_NOT_STAY_ON_FBLA_FOR_REG_PROV__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
        };

        modem_sbp_config[7]
        {
            No_Optional_RAU_after_CCO_Failure: 1 "__TMO_NO_OPTIONAL_RAU_AFTER_CCO_FAILURE__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            Enable_PROVIDE_LOCAL_PS_INFO_Support: 1 "Enable_PROVIDE_LOCAL_PS_INFO_Support"
            {
                0x0: "USAT get provide_local_info from 2G";
                0x1: "USAT get provide_local_info from 3/4G";
            };
            
            EMR_REPORTING_WITH_SI2Q_BSIC_PARA: 1 "__EMR_REPORTING_WITH_SI2Q_BSIC_PARA__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            AMR_WB_GSM: 1 "AMR_WB_GSM"
            {
                0x0: "Disable AMR_WB_GSM";
                0x1: "Enable AMR_WB_GSM";
            };
            
            AMR_WB_UMTS: 1 "AMR_WB_UMTS"
            {
                0x0: "Disable AMR_WB_UMTS";
                0x1: "Enable AMR_WB_UMTS";
            };

            TMO_Remote_SIM_Lock: 1 "__TMO_SIM_LOCK__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            }; 

            PS_ONLY_LTE_NETWORK_SUPPORT: 1 "PS_ONLY_LTE_NETWORK_SUPPORT"
            {
                0x0: "Disable PS_ONLY_LTE_NETWORK_SUPPORT";
                0x1: "Enable PS_ONLY_LTE_NETWORK_SUPPORT";
            };

            IGNORE_PLMN_CHANGE_FOR_MANUAL_MODE: 1 "IGNORE_PLMN_CHANGE_FOR_MANUAL_MODE"
            {
                0x0: "Disable IGNORE_PLMN_CHANGE_FOR_MANUAL_MODE";
                0x1: "Enable IGNORE_PLMN_CHANGE_FOR_MANUAL_MODE";
            };
            
        };

        modem_sbp_config[8]
        {
            CLEAR_CODE_33: 1 "__CLEAR_CODE_33__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            RELEASE_DEACTIVATING_BEARER_DURING_IRAT: 1 "RELEASE_DEACTIVATING_BEARER_DURING_IRAT"
            {
                0x0: "Disable feature";
                0x1: "Enable feature";
            };

            EMM_RETRY_EMC_WHEN_ABNORMAL: 1 "EMM_ALWAYS_REJ_EMC_WHEN_ABNORMAL"
            {
                0x0: "EMM always reject EMC service when abnormal occured";
                0x1: "EMM retry EMC service when abnormal occured";
            };
            
            EMM_RETRY_EMC_IN_SAHRED_NW: 1 "EMM_RETRY_EMC_IN_SHARED_NW"
            {
                0x0: "EMM reject EMC in shared NW";
                0x1: "EMM retry EMC attach in shared NW";
            };
            
            EMM_RETRY_EMC_IN_SAME_PLMN: 1 "EMM_RETRY_EMC_IN_SAME_PLMN"
            {
                0x0: "EMM reject EMC in same PLMN";
                0x1: "EMM retry EMC attach in same PLMN";
            };

            EMM_RETRY_EMC_IN_DIFF_PLMN: 1 "EMM_RETRY_EMC_IN_DIFF_PLMN"
            {
                0x0: "EMM reject EMC in different PLMN";
                0x1: "EMM retry EMC attach in different PLMN";
            };

            SAT_REISSUE_REFRESH_AFTER_CALL_END: 1 "__SAT_REISSUE_REFRESH_AFTER_CALL_END__"
            {
                0x0: "Disable SAT_REISSUE_REFRESH_AFTER_CALL_END";
                0x1: "Enable SAT_REISSUE_REFRESH_AFTER_CALL_END";
            };

            ALLOW_SIM_REFRESH_RESET_WHEN_IN_CALL: 1 "__ALLOW_SIM_REFRESH_RESET_WHEN_IN_CALL__"
            {
                0x0: "Disable ALLOW_SIM_REFRESH_RESET_WHEN_IN_CALL";
                0x1: "Enable ALLOW_SIM_REFRESH_RESET_WHEN_IN_CALL";
            };
        };    

        modem_sbp_config[9]
        {
            TMO_IRAT_SET_ACTIVE_FLAG: 1 "TMO_IRAT_SET_ACTIVE_FLAG"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            Release_PS_Connection_for_EUTRAN_Update: 1 "__RELEASE_PS_CONN_FOR_EUTRAN_UPDATE__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            DISABLE_EUTRAN_MEAS_AND_REP_CAP: 1 "DISABLE_EUTRAN_MEAS_AND_REP_CAP"
            {
                0x0: "Not disable E-UTRAN Measurement and Reporting support capability";
                0x1: "Disable E-UTRAN Measurement and Reporting support capability";
            };

            PLMN_SEARCH_ABORT_SUPPORT: 1 "PLMN_SEARCH_ABORT_SUPPORT"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            DISABLE_EUTRAN_AFTER_ROAMING_NOT_ALLOWED: 1 "DISABLE_EUTRAN_AFTER_ROAMING_NOT_ALLOWED"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            TELSTRA_BAND_PRIORITY_SEARCH: 1 "TELSTRA_BAND_PRIORITY_SEARCH"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            MM_STRICT_PRECONDITION_FOR_REL7_MANUAL_RHPLMN_SEL: 1 "MM_STRICT_PRECONDITION_FOR_REL7_MANUAL_RHPLMN_SEL"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            GSMA_NETWORK_ACCESS_CONTROL: 1 "__GSMA_NETWORK_ACCESS_CONTROL__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            
        };

 		modem_sbp_config[10]
        {
        	ECC_NOT_PREEMPT_SEARCH: 1 "__ECC_NOT_PREEMPT_SEARCH__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            TMOUS_VOLTE_FT: 1 "__TMOUS_VOLTE_FT__"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };

            UMAC_TVM_DECREASE_TRANSMITTED: 1 "UMAC_TVM_DECREASE_TRANSMITTED"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };
            
            UMAC_TVM_FAVOR_POW_PERF: 1 "UMAC_TVM_FAVOR_POW_PERF"
            {
                0x0: "Not Supported";
                0x1: "Supported";
            };    
        };
    };

LID_BIT VER_LID(NVRAM_EF_SBP_MODEM_DATA_CONFIG_LID)
    nvram_ef_sbp_modem_data_config_struct *NVRAM_EF_SBP_MODEM_DATA_CONFIG_TOTAL
    {
        sbp_mode: "SBP ID"
        {
        };
        modem_sbp_data_config: "modem data configuration";
        modem_sbp_data_config[0]
        {
            VAMOS: 8 "VAMOS"
            {
                0x00: "Not Supported";
                0x01: "VAMOS_1 Supported";
                0x02: "VAMOS_2 Supported";
            };
        };
		
	    modem_sbp_data_config[1]
        {
            IDC_EN: 8 "IDC_EN"
            {
                0x00: "IDC disable";
				0x01: "IDC enable";
            };
        };
		
	    modem_sbp_data_config[2]
        {
            IDC_BAND7_IM3_TX_PWR: 8 "IDC_BAND7_IM3_TX_PWR"
            {
                0x01: "TX_PWR_1";
                0x02: "TX_PWR_2";
                0x03: "TX_PWR_3";
                0x04: "TX_PWR_4";
                0x05: "TX_PWR_5";
                0x06: "TX_PWR_6";
                0x07: "TX_PWR_7";
                0x08: "TX_PWR_8";
                0x09: "TX_PWR_9";
                0x0a: "TX_PWR_10";
                0x0b: "TX_PWR_11";
                0x0c: "TX_PWR_12";
                0x0d: "TX_PWR_13";
                0x0e: "TX_PWR_14";
                0x0f: "TX_PWR_15";
                0x10: "TX_PWR_16";
                0x11: "TX_PWR_17";
                0x12: "TX_PWR_18";
				0x13: "TX_PWR_19";
				0x14: "TX_PWR_20";
				0x15: "TX_PWR_21";
				0x16: "TX_PWR_22";
				0x17: "TX_PWR_23";
            };
        };

	    modem_sbp_data_config[3]
        {
            IDC_BAND13_GPS_TX_PWR: 8 "IDC_BAND13_GPS_TX_PWR"
            {
                0x01: "TX_PWR_1";
                0x02: "TX_PWR_2";
                0x03: "TX_PWR_3";
                0x04: "TX_PWR_4";
                0x05: "TX_PWR_5";
                0x06: "TX_PWR_6";
                0x07: "TX_PWR_7";
                0x08: "TX_PWR_8";
                0x09: "TX_PWR_9";
                0x0a: "TX_PWR_10";
                0x0b: "TX_PWR_11";
                0x0c: "TX_PWR_12";
                0x0d: "TX_PWR_13";
                0x0e: "TX_PWR_14";
                0x0f: "TX_PWR_15";
                0x10: "TX_PWR_16";
                0x11: "TX_PWR_17";
                0x12: "TX_PWR_18";
				0x13: "TX_PWR_19";
                0x14: "TX_PWR_20";
				0x15: "TX_PWR_21";
				0x16: "TX_PWR_22";
				0x17: "TX_PWR_23";

            };
        };
		
	    modem_sbp_data_config[4]
        {
            IDC_802_ANT_ISOLATION: 8 "IDC_802_ANT_ISOLATION"
            {
                0x07: "ANT_ISOLATION_7";
                0x08: "ANT_ISOLATION_8";
                0x09: "ANT_ISOLATION_9";
                0x0a: "ANT_ISOLATION_10";
                0x0b: "ANT_ISOLATION_11";
                0x0c: "ANT_ISOLATION_12";
				0x0d: "ANT_ISOLATION_13";
				0x0e: "ANT_ISOLATION_14";
				0x0f: "ANT_ISOLATION_15";
				0x10: "ANT_ISOLATION_16";
				0x11: "ANT_ISOLATION_17";
				0x12: "ANT_ISOLATION_18";
				0x13: "ANT_ISOLATION_19";
				0x14: "ANT_ISOLATION_20";
				0x15: "ANT_ISOLATION_21";
				0x16: "ANT_ISOLATION_22";
				0x17: "ANT_ISOLATION_23";
				0x18: "ANT_ISOLATION_24";
            };
        };
		
	    modem_sbp_data_config[5]
        {
            IDC_GPS_ANT_ISOLATION: 8 "IDC_GPS_ANT_ISOLATION"
            {
                0x07: "ANT_ISOLATION_7";
                0x08: "ANT_ISOLATION_8";
                0x09: "ANT_ISOLATION_9";
                0x0a: "ANT_ISOLATION_10";
                0x0b: "ANT_ISOLATION_11";
                0x0c: "ANT_ISOLATION_12";
				0x0d: "ANT_ISOLATION_13";
                0x0e: "ANT_ISOLATION_14";
				0x0f: "ANT_ISOLATION_15";
				0x10: "ANT_ISOLATION_16";
				0x11: "ANT_ISOLATION_17";
				0x12: "ANT_ISOLATION_18";
				0x13: "ANT_ISOLATION_19";
				0x14: "ANT_ISOLATION_20";
				0x15: "ANT_ISOLATION_21";
				0x16: "ANT_ISOLATION_22";
				0x17: "ANT_ISOLATION_23";
				0x18: "ANT_ISOLATION_24";
            };
        };
            modem_sbp_data_config[6]
        {
            GERAN_TO_EUTRAN_SUPPORT_IN_GERAN_PTM: 8 "GERAN to EUTRAN support in GERAN PTM capability"
            {
                0x00: "None";
                0x01: "EUTRAN neighbor cell measurements and MS autonomous cell reselection to E-UTRAN supported";
                0x02: "CCN towards E-UTRAN, E-UTRAN neighbor cell measurement reporting and network controlled cell reselection to EUTRAN supported in addition to capabilities indicated by 0x01";
                0x03: "PS Handover to EUTRAN supported in addition to capabilities indicated by 0x01 and 0x10 (currently not supported)";
            };
        };

        modem_sbp_data_config[7]
        {
            PLMN_SEARCH_ABORT_3G_TIMER_PERIOD: 8 "PLMN search abort timer value for 3G"
            {
                0x05: "5s";
                0x06: "6s";
                0x07: "7s";
                0x08: "8s";
                0x09: "9s";
                0x0a: "10s";
                0x0b: "11s";
                0x0c: "12s";
                0x0d: "13s";
                0x0e: "14s";
                0x0f: "15s";
                0x10: "16s";
                0x11: "17s";
                0x12: "18s";
                0x13: "19s";
                0x14: "20s";
                0x15: "21s";
                0x16: "22s";
                0x17: "23s";
                0x18: "24s";
                0x19: "25s";
                0x1a: "26s";
                0x1b: "27s";
                0x1c: "28s";
                0x1d: "29s";
                0x1e: "30s";
            };
        };
        modem_sbp_data_config[8]
        {
            PLMN_SEARCH_ABORT_4G_TIMER_PERIOD: 8 "PLMN search abort timer value for 4G"
            {
                0x05: "5s";
                0x06: "6s";
                0x07: "7s";
                0x08: "8s";
                0x09: "9s";
                0x0a: "10s";
                0x0b: "11s";
                0x0c: "12s";
                0x0d: "13s";
                0x0e: "14s";
                0x0f: "15s";
                0x10: "16s";
                0x11: "17s";
                0x12: "18s";
                0x13: "19s";
                0x14: "20s";
                0x15: "21s";
                0x16: "22s";
                0x17: "23s";
                0x18: "24s";
                0x19: "25s";
                0x1a: "26s";
                0x1b: "27s";
                0x1c: "28s";
                0x1d: "29s";
                0x1e: "30s";
            };
        };
    };

END_NVRAM_DATA
#endif /* GEN_FOR_PC */
#endif /* NVRAM_NOT_PRESENT */
#endif /* NVRAM_EDTIOR_DATA_ITEM_SYSTEM_H */

