{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506472782459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506472782464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 19:39:42 2017 " "Processing started: Tue Sep 26 19:39:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506472782464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506472782464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult_control -c mult_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult_control -c mult_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506472782464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1506472782979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1506472782979 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" mult_control.vhd(129) " "VHDL syntax error at mult_control.vhd(129) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506472798687 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" mult_control.vhd(130) " "VHDL syntax error at mult_control.vhd(130) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 130 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506472798687 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" mult_control.vhd(137) " "VHDL syntax error at mult_control.vhd(137) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 137 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506472798687 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" mult_control.vhd(138) " "VHDL syntax error at mult_control.vhd(138) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 138 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506472798687 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" mult_control.vhd(154) " "VHDL syntax error at mult_control.vhd(154) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 154 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506472798688 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" mult_control.vhd(155) " "VHDL syntax error at mult_control.vhd(155) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 155 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506472798688 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" mult_control.vhd(160) " "VHDL syntax error at mult_control.vhd(160) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 160 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506472798688 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" mult_control.vhd(161) " "VHDL syntax error at mult_control.vhd(161) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 161 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506472798688 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506472798834 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 26 19:39:58 2017 " "Processing ended: Tue Sep 26 19:39:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506472798834 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506472798834 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506472798834 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506472798834 ""}
