v 20031231 1
L 300 800 700 800 3 0 0 0 -1 -1
T 600 900 5 10 0 0 0 0 1
device=7415
T 600 1100 5 10 0 0 0 0 1
slot=1
T 600 1300 5 10 0 0 0 0 1
numslots=3
T 600 1500 5 10 0 0 0 0 1
slotdef=1:1,2,13,12
T 600 1700 5 10 0 0 0 0 1
slotdef=2:3,4,5,6
T 600 1900 5 10 0 0 0 0 1
slotdef=3:9,10,11,8
L 300 200 700 200 3 0 0 0 -1 -1
A 700 500 300 270 180 3 0 0 0 -1 -1
P 1000 500 1300 500 1 0 1
{
T 1100 550 5 8 1 1 0 0 1
pinnumber=12
T 1100 450 5 8 0 1 0 2 1
pinseq=4
T 950 500 9 8 0 1 0 6 1
pinlabel=Y
T 950 500 5 8 0 1 0 8 1
pintype=oc
}
P 300 900 0 900 1 0 1
{
T 200 950 5 8 1 1 0 6 1
pinnumber=1
T 200 850 5 8 0 1 0 8 1
pinseq=1
T 350 900 9 8 0 1 0 0 1
pinlabel=A
T 350 900 5 8 0 1 0 2 1
pintype=in
}
P 300 100 0 100 1 0 1
{
T 200 150 5 8 1 1 0 6 1
pinnumber=13
T 200 50 5 8 0 1 0 8 1
pinseq=3
T 350 100 9 8 0 1 0 0 1
pinlabel=C
T 350 100 5 8 0 1 0 2 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 200 550 5 8 1 1 0 6 1
pinnumber=2
T 200 450 5 8 0 1 0 8 1
pinseq=2
T 350 500 9 8 0 1 0 0 1
pinlabel=B
T 350 500 5 8 0 1 0 2 1
pintype=in
}
L 300 800 300 200 3 0 0 0 -1 -1
L 300 200 300 0 3 0 0 0 -1 -1
L 300 1000 300 800 3 0 0 0 -1 -1
T 400 0 9 8 1 0 0 0 1
7415
T 400 900 8 10 1 1 0 0 1
refdes=U?
T 600 2100 5 10 0 0 0 0 1
footprint=DIP14
T 600 2300 5 10 0 0 0 0 1
description=3 AND gates with 3 inputs and open collector output
T 600 2500 5 10 0 0 0 0 1
net=Vcc:14
T 600 2700 5 10 0 0 0 0 1
net=GND:7
