m255
K3
13
cModel Technology
Z0 dC:\altera\13.1
vchar8x16_rom
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
!i10b 1
Z2 !s100 ;IlD4IOMGEYo80>^h^UhK3
Z3 I<>FR1OkHc6KV4iK0a<Q?<0
Z4 VN2h6;hjMc8b_1gne=2;Q10
Z5 !s105 video_ram_sv_unit
S1
Z6 dE:\work-Lab\USTCRVSoC\hardware\ModelSim
Z7 w1551166630
Z8 8E:/work-Lab/USTCRVSoC/hardware/RTL/video_ram.sv
Z9 FE:/work-Lab/USTCRVSoC/hardware/RTL/video_ram.sv
Z10 L0 202
Z11 OV;L;10.1d;51
r1
!s85 0
31
Z12 !s108 1551505561.076000
Z13 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/video_ram.sv|
Z14 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/video_ram.sv|
!s101 -O0
Z15 o-work work -sv -O0
vcore_alu
R1
Z16 !s100 iCH1]MMmI?;=TKD:>Fe_b2
Z17 I?HDS_jndEJ3e84j7B6zi00
Z18 VCm9FCj0lB9T7DXWo]1;1f0
Z19 !s105 core_alu_sv_unit
S1
R6
Z20 w1549876350
Z21 8E:/work-Lab/USTCRVSoC/hardware/RTL/core_alu.sv
Z22 FE:/work-Lab/USTCRVSoC/hardware/RTL/core_alu.sv
L0 1
R11
r1
31
Z23 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/core_alu.sv|
R15
Z24 !s108 1551505559.882000
Z25 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/core_alu.sv|
!i10b 1
!s85 0
!s101 -O0
vcore_bus_wrapper
R1
Z26 !s100 M_`JZE_P3V6d4RWWRY8751
Z27 I4k_4?GVX@^QA>lfAA:7Ce3
Z28 VmlnoE:bmH;9e3[Jfd^_M=3
Z29 !s105 core_bus_wrapper_sv_unit
S1
R6
R20
Z30 8E:/work-Lab/USTCRVSoC/hardware/RTL/core_bus_wrapper.sv
Z31 FE:/work-Lab/USTCRVSoC/hardware/RTL/core_bus_wrapper.sv
L0 1
R11
r1
31
Z32 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/core_bus_wrapper.sv|
R15
Z33 !s108 1551505559.961000
Z34 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/core_bus_wrapper.sv|
!i10b 1
!s85 0
!s101 -O0
vcore_ex_branch_judge
R1
Z35 !s100 e`[4=hnRGoQ8ei^3k>On51
Z36 IJFElj3c9672KTjE9TR>LF1
Z37 V@jT?>bnOD2?j_T4=3fkh_3
Z38 !s105 core_ex_branch_judge_sv_unit
S1
R6
R20
Z39 8E:/work-Lab/USTCRVSoC/hardware/RTL/core_ex_branch_judge.sv
Z40 FE:/work-Lab/USTCRVSoC/hardware/RTL/core_ex_branch_judge.sv
L0 1
R11
r1
31
Z41 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/core_ex_branch_judge.sv|
R15
Z42 !s108 1551505560.045000
Z43 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/core_ex_branch_judge.sv|
!i10b 1
!s85 0
!s101 -O0
vcore_id_stage
R1
Z44 !s100 kRDMIRciCbeOb5=R?37071
Z45 Io4GObCTY4;CTKQ<HjO:=V3
Z46 Vfo`K`XV=DajZ8Eb]j?gV:3
Z47 !s105 core_id_stage_sv_unit
S1
R6
R20
Z48 8E:/work-Lab/USTCRVSoC/hardware/RTL/core_id_stage.sv
Z49 FE:/work-Lab/USTCRVSoC/hardware/RTL/core_id_stage.sv
L0 1
R11
r1
31
Z50 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/core_id_stage.sv|
R15
Z51 !s108 1551505560.109000
Z52 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/core_id_stage.sv|
!i10b 1
!s85 0
!s101 -O0
vcore_regfile
R1
Z53 !s100 Dna_T_?^^W?K0@1mdN7?P2
Z54 ID]n5X]WVRSDO5WE>0hl0]3
Z55 VaXLkm<HFE<T[8I`oKbaaA1
Z56 !s105 core_regfile_sv_unit
S1
R6
R20
Z57 8E:/work-Lab/USTCRVSoC/hardware/RTL/core_regfile.sv
Z58 FE:/work-Lab/USTCRVSoC/hardware/RTL/core_regfile.sv
L0 2
R11
r1
31
Z59 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/core_regfile.sv|
R15
Z60 !s108 1551505560.178000
Z61 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/core_regfile.sv|
!i10b 1
!s85 0
!s101 -O0
vcore_top
R1
Z62 !s100 O2VJO7S?RbR=^Rj:fN=0`2
Z63 I8?0idhHn?IYLgTaS3djD>3
Z64 Vi7?O@h6m5O3BFF`kIdBUC2
Z65 !s105 core_top_sv_unit
S1
R6
Z66 w1551169276
Z67 8E:/work-Lab/USTCRVSoC/hardware/RTL/core_top.sv
Z68 FE:/work-Lab/USTCRVSoC/hardware/RTL/core_top.sv
L0 1
R11
r1
31
Z69 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/core_top.sv|
R15
Z70 !s108 1551505560.245000
Z71 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/core_top.sv|
!i10b 1
!s85 0
!s101 -O0
vinstr_rom
R1
Z72 !s100 Bd]Z1a^3]kD30E<26M`Lm1
Z73 IOc1Uo_kS08]?1_CKOHHU?0
Z74 Vg27TzclZ3S3@lBLMlA`?L1
Z75 !s105 instr_rom_sv_unit
S1
R6
Z76 w1551094921
Z77 8E:/work-Lab/USTCRVSoC/hardware/RTL/instr_rom.sv
Z78 FE:/work-Lab/USTCRVSoC/hardware/RTL/instr_rom.sv
L0 1
R11
r1
31
Z79 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/instr_rom.sv|
R15
Z80 !s108 1551505560.314000
Z81 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/instr_rom.sv|
!i10b 1
!s85 0
!s101 -O0
visp_uart
R1
Z82 !s100 @dmH];GG>K;lS7PljQ:Am1
Z83 I_4gBZG2Ib<khkdHbSDz?I0
Z84 V@@jZ3Y6;d=WD@H08`7cWF3
Z85 !s105 isp_uart_sv_unit
S1
R6
Z86 w1551102643
Z87 8E:/work-Lab/USTCRVSoC/hardware/RTL/isp_uart.sv
Z88 FE:/work-Lab/USTCRVSoC/hardware/RTL/isp_uart.sv
L0 3
R11
r1
31
Z89 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/isp_uart.sv|
R15
Z90 !s108 1551505560.388000
Z91 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/isp_uart.sv|
!i10b 1
!s85 0
!s101 -O0
Ynaive_bus
R1
Z92 !s100 gFz59kzW]I]nGiaVoSo3O2
Z93 Idj:03TOO?jDHzf[0c?lJ`2
Z94 VKXR@0<URHIKN=UGzERidm1
Z95 !s105 naive_bus_sv_unit
S1
R6
R20
Z96 8E:/work-Lab/USTCRVSoC/hardware/RTL/naive_bus.sv
Z97 FE:/work-Lab/USTCRVSoC/hardware/RTL/naive_bus.sv
L0 4
R11
r1
31
Z98 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/naive_bus.sv|
R15
Z99 !s108 1551505560.458000
Z100 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/naive_bus.sv|
!i10b 1
!s85 0
!s101 -O0
vnaive_bus_router
R1
Z101 !s100 nSRUejF=Q5]HdBmmdfzLA1
Z102 I^NC0W49]?el6;z^6BojXI2
Z103 VS<O=OM<>7@f0]AeUc<_5c0
Z104 !s105 naive_bus_router_sv_unit
S1
R6
R20
Z105 8E:/work-Lab/USTCRVSoC/hardware/RTL/naive_bus_router.sv
Z106 FE:/work-Lab/USTCRVSoC/hardware/RTL/naive_bus_router.sv
L0 1
R11
r1
31
Z107 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/naive_bus_router.sv|
R15
Z108 !s108 1551505560.524000
Z109 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/naive_bus_router.sv|
!i10b 1
!s85 0
!s101 -O0
vram
R1
Z110 !s100 TMn[TG8XXmK^UL@k7`ikC0
Z111 INIlD0C@nO9Rk96M@_1B?92
Z112 VjLloJg4mGdQ3i@ojJbWma2
Z113 !s105 ram_sv_unit
S1
R6
Z114 w1551090389
Z115 8E:/work-Lab/USTCRVSoC/hardware/RTL/ram.sv
Z116 FE:/work-Lab/USTCRVSoC/hardware/RTL/ram.sv
L0 1
R11
r1
31
Z117 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/ram.sv|
R15
Z118 !s108 1551505560.595000
Z119 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/ram.sv|
!i10b 1
!s85 0
!s101 -O0
vram_bus_wrapper
R1
Z120 !s100 U?Io3WFYaekAS0T@dW=V43
Z121 I?^eTo:Go<IUo<UVJm@aFd0
Z122 V^7VeTGko3:7B>^H5Y:FP:1
Z123 !s105 ram_bus_wrapper_sv_unit
S1
R6
Z124 w1550846066
Z125 8E:/work-Lab/USTCRVSoC/hardware/RTL/ram_bus_wrapper.sv
Z126 FE:/work-Lab/USTCRVSoC/hardware/RTL/ram_bus_wrapper.sv
L0 1
R11
r1
31
Z127 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/ram_bus_wrapper.sv|
R15
Z128 !s108 1551505560.660000
Z129 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/ram_bus_wrapper.sv|
!i10b 1
!s85 0
!s101 -O0
vsoc_top
R1
Z130 IX85mf[[9oQ]V7eK[]II;01
Z131 VQ=e`6`fzTCbZ78O>KAKe>2
Z132 !s105 soc_top_sv_unit
S1
R6
Z133 w1551505505
Z134 8E:/work-Lab/USTCRVSoC/hardware/RTL/soc_top.sv
Z135 FE:/work-Lab/USTCRVSoC/hardware/RTL/soc_top.sv
L0 1
R11
r1
31
Z136 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/soc_top.sv|
R15
Z137 !s100 LMhfd9`0AH32SARk[<Z470
Z138 !s108 1551505560.725000
Z139 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/soc_top.sv|
!i10b 1
!s85 0
!s101 -O0
vsoc_top_tb
R1
Z140 I3jM5<::]YSG=2?]>]:L;L3
Z141 VkLTgIQbfzI]@>Jm[T?T@F0
Z142 !s105 soc_top_tb_sv_unit
S1
R6
Z143 w1551505557
Z144 8E:\work-Lab\USTCRVSoC\hardware\RTL\soc_top_tb.sv
Z145 FE:\work-Lab\USTCRVSoC\hardware\RTL\soc_top_tb.sv
L0 1
R11
r1
31
R15
Z146 !s100 [cOSC1Uh3BK?X?_L=Pb:d1
Z147 !s108 1551505560.791000
Z148 !s107 E:\work-Lab\USTCRVSoC\hardware\RTL\soc_top_tb.sv|
Z149 !s90 -reportprogress|300|-work|work|-sv|E:\work-Lab\USTCRVSoC\hardware\RTL\soc_top_tb.sv|
!i10b 1
!s85 0
!s101 -O0
vuart_rx
R1
Z150 !s100 :`YDkKm;LaUQOjOXmaKB:0
Z151 IL9Ji^>V6GeZ<;c7I`o3LQ1
Z152 Vh0;PUSD9VYIXe2P@6jV9;0
Z153 !s105 uart_rx_sv_unit
S1
R6
R20
Z154 8E:/work-Lab/USTCRVSoC/hardware/RTL/uart_rx.sv
Z155 FE:/work-Lab/USTCRVSoC/hardware/RTL/uart_rx.sv
L0 1
R11
r1
31
Z156 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/uart_rx.sv|
R15
Z157 !s108 1551505560.871000
Z158 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/uart_rx.sv|
!i10b 1
!s85 0
!s101 -O0
vuart_tx_line
R1
Z159 !s100 WEQ@68?0=RGj1iFdbOOcP2
Z160 IK1;[1cPPe^6]7LKQ15Lf21
Z161 VW`_FG<Oo:1]3K5g>fF=@_3
Z162 !s105 uart_tx_line_sv_unit
S1
R6
Z163 w1551092170
Z164 8E:/work-Lab/USTCRVSoC/hardware/RTL/uart_tx_line.sv
Z165 FE:/work-Lab/USTCRVSoC/hardware/RTL/uart_tx_line.sv
L0 2
R11
r1
31
Z166 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/uart_tx_line.sv|
R15
Z167 !s108 1551505560.944000
Z168 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/uart_tx_line.sv|
!i10b 1
!s85 0
!s101 -O0
vuser_uart_tx
R1
Z169 !s100 YA]KWMS3fOD:CQT@0Y9C83
Z170 I0JOL7FjkENP;iNc25_jl92
Z171 V<1FQ0oW1UA`j`9IX[bcdE1
Z172 !s105 user_uart_tx_sv_unit
S1
R6
Z173 w1551167092
Z174 8E:/work-Lab/USTCRVSoC/hardware/RTL/user_uart_tx.sv
Z175 FE:/work-Lab/USTCRVSoC/hardware/RTL/user_uart_tx.sv
L0 2
R11
r1
31
Z176 !s90 -reportprogress|300|-work|work|-sv|E:/work-Lab/USTCRVSoC/hardware/RTL/user_uart_tx.sv|
R15
!i10b 1
!s85 0
Z177 !s108 1551505561.010000
Z178 !s107 E:/work-Lab/USTCRVSoC/hardware/RTL/user_uart_tx.sv|
!s101 -O0
vvga
R1
!i10b 1
Z179 !s100 9f0>Y=7iSmCK^QMkzVhdz2
Z180 IK]n:1gV]8z:A^2D<Og@_H3
Z181 VR^SlDkaag;z6W]0_6nChW1
R5
S1
R6
R7
R8
R9
Z182 L0 147
R11
r1
!s85 0
31
R12
R13
R14
!s101 -O0
R15
vvgaChar98x36
R1
!i10b 1
Z183 !s100 3ih;Pko8X4XgOhl5e4_Gh0
Z184 IaM^Q2hPSE=jENCH[nQnb^0
Z185 VkYR^g;?9@>9aFYMNc5Beh0
R5
S1
R6
R7
R8
R9
L0 82
R11
r1
!s85 0
31
R12
R13
R14
!s101 -O0
R15
Z186 nvga@char98x36
vvideo_ram
R1
!i10b 1
Z187 !s100 `YSFQF4S?^]MHPKnUlGj:2
Z188 IPVzCYEAl]UFiSXzJTNDQT3
Z189 Vl^[jWF`OTazg>MX7@1zUi2
R5
S1
R6
R7
R8
R9
L0 1
R11
r1
!s85 0
31
R12
R13
R14
!s101 -O0
R15
