

================================================================
== Vivado HLS Report for 'assignment4_ap'
================================================================
* Date:           Wed Mar 26 08:55:29 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment4
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 4.290 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      526|      526| 13.150 us | 13.150 us |  526|  526|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      525|      525|        35|          -|          -|    15|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      2|        0|       85|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|      620|      350|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      174|    -|
|Register             |        -|      -|       48|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|      668|      609|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |assignment4_ap_sdbkb_U1  |assignment4_ap_sdbkb  |        0|      0|  370|  220|    0|
    |assignment4_ap_srcud_U2  |assignment4_ap_srcud  |        0|      0|  250|  130|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  620|  350|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |ap_arr_mul_V_d0      |     *    |      2|  0|  10|          20|          20|
    |ap_arr_add_V_d0      |     +    |      0|  0|  27|          20|          20|
    |i_fu_150_p2          |     +    |      0|  0|  12|           4|           1|
    |ap_arr_sub_V_d0      |     -    |      0|  0|  27|          20|          20|
    |icmp_ln20_fu_144_p2  |   icmp   |      0|  0|   9|           4|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0|  85|          68|          63|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |ap_NS_fsm    |  165|         37|    1|         37|
    |i_0_reg_133  |    9|          2|    4|          8|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  174|         39|    5|         45|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  36|   0|   36|          0|
    |i_0_reg_133        |   4|   0|    4|          0|
    |i_reg_226          |   4|   0|    4|          0|
    |zext_ln22_reg_231  |   4|   0|   64|         60|
    +-------------------+----+----+-----+-----------+
    |Total              |  48|   0|  108|         60|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | assignment4_ap | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | assignment4_ap | return value |
|ap_start               |  in |    1| ap_ctrl_hs | assignment4_ap | return value |
|ap_done                | out |    1| ap_ctrl_hs | assignment4_ap | return value |
|ap_idle                | out |    1| ap_ctrl_hs | assignment4_ap | return value |
|ap_ready               | out |    1| ap_ctrl_hs | assignment4_ap | return value |
|ap_arr1_V_address0     | out |    4|  ap_memory |    ap_arr1_V   |     array    |
|ap_arr1_V_ce0          | out |    1|  ap_memory |    ap_arr1_V   |     array    |
|ap_arr1_V_q0           |  in |   20|  ap_memory |    ap_arr1_V   |     array    |
|ap_arr2_V_address0     | out |    4|  ap_memory |    ap_arr2_V   |     array    |
|ap_arr2_V_ce0          | out |    1|  ap_memory |    ap_arr2_V   |     array    |
|ap_arr2_V_q0           |  in |   20|  ap_memory |    ap_arr2_V   |     array    |
|ap_arr_add_V_address0  | out |    4|  ap_memory |  ap_arr_add_V  |     array    |
|ap_arr_add_V_ce0       | out |    1|  ap_memory |  ap_arr_add_V  |     array    |
|ap_arr_add_V_we0       | out |    1|  ap_memory |  ap_arr_add_V  |     array    |
|ap_arr_add_V_d0        | out |   20|  ap_memory |  ap_arr_add_V  |     array    |
|ap_arr_sub_V_address0  | out |    4|  ap_memory |  ap_arr_sub_V  |     array    |
|ap_arr_sub_V_ce0       | out |    1|  ap_memory |  ap_arr_sub_V  |     array    |
|ap_arr_sub_V_we0       | out |    1|  ap_memory |  ap_arr_sub_V  |     array    |
|ap_arr_sub_V_d0        | out |   20|  ap_memory |  ap_arr_sub_V  |     array    |
|ap_arr_mul_V_address0  | out |    4|  ap_memory |  ap_arr_mul_V  |     array    |
|ap_arr_mul_V_ce0       | out |    1|  ap_memory |  ap_arr_mul_V  |     array    |
|ap_arr_mul_V_we0       | out |    1|  ap_memory |  ap_arr_mul_V  |     array    |
|ap_arr_mul_V_d0        | out |   20|  ap_memory |  ap_arr_mul_V  |     array    |
|ap_arr_div_V_address0  | out |    4|  ap_memory |  ap_arr_div_V  |     array    |
|ap_arr_div_V_ce0       | out |    1|  ap_memory |  ap_arr_div_V  |     array    |
|ap_arr_div_V_we0       | out |    1|  ap_memory |  ap_arr_div_V  |     array    |
|ap_arr_div_V_d0        | out |   20|  ap_memory |  ap_arr_div_V  |     array    |
|ap_arr_mod_V_address0  | out |    4|  ap_memory |  ap_arr_mod_V  |     array    |
|ap_arr_mod_V_ce0       | out |    1|  ap_memory |  ap_arr_mod_V  |     array    |
|ap_arr_mod_V_we0       | out |    1|  ap_memory |  ap_arr_mod_V  |     array    |
|ap_arr_mod_V_d0        | out |   20|  ap_memory |  ap_arr_mod_V  |     array    |
+-----------------------+-----+-----+------------+----------------+--------------+

