Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 26 01:54:54 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Simeck_DUT/lfsr_change_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.032        0.000                      0                   98        0.121        0.000                      0                   98        3.020        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.032        0.000                      0                   84        0.121        0.000                      0                   84        3.020        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.306        0.000                      0                   14        0.521        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.196ns (32.304%)  route 2.506ns (67.696%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419     5.825 r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/Q
                         net (fo=7, routed)           1.051     6.876    Simeck_DUT/INST_SERIAL_CNT/serial_cnt_out[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.327     7.203 r  Simeck_DUT/INST_SERIAL_CNT/lfsr_change_i_1/O
                         net (fo=2, routed)           0.451     7.654    Simeck_DUT/INST_SERIAL_CNT/lfsr_change_0
    SLICE_X37Y55         LUT4 (Prop_lut4_I0_O)        0.326     7.980 r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value[1]_i_1/O
                         net (fo=1, routed)           0.667     8.647    Simeck_DUT/INST_ENCR_DONE_CNT/E[0]
    SLICE_X37Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  Simeck_DUT/INST_ENCR_DONE_CNT/xlnx_opt_LUT_cnt_internal_value_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=2, routed)           0.338     9.109    Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X39Y54         FDCE                                         r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/INST_ENCR_DONE_CNT/clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X39Y54         FDCE (Setup_fdce_C_CE)      -0.205    13.141    Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.196ns (32.304%)  route 2.506ns (67.696%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419     5.825 r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/Q
                         net (fo=7, routed)           1.051     6.876    Simeck_DUT/INST_SERIAL_CNT/serial_cnt_out[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.327     7.203 r  Simeck_DUT/INST_SERIAL_CNT/lfsr_change_i_1/O
                         net (fo=2, routed)           0.451     7.654    Simeck_DUT/INST_SERIAL_CNT/lfsr_change_0
    SLICE_X37Y55         LUT4 (Prop_lut4_I0_O)        0.326     7.980 r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value[1]_i_1/O
                         net (fo=1, routed)           0.667     8.647    Simeck_DUT/INST_ENCR_DONE_CNT/E[0]
    SLICE_X37Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  Simeck_DUT/INST_ENCR_DONE_CNT/xlnx_opt_LUT_cnt_internal_value_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=2, routed)           0.338     9.109    Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X39Y54         FDCE                                         r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/INST_ENCR_DONE_CNT/clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X39Y54         FDCE (Setup_fdce_C_CE)      -0.205    13.141    Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.966ns (32.732%)  route 1.985ns (67.268%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.883     6.708    Simeck_DUT/INST_ENCR_DONE_CNT/out[0]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.299     7.007 r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=3, routed)           0.444     7.451    Simeck_DUT/INST_LFSR/AR[0]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0/O
                         net (fo=1, routed)           0.305     7.880    Simeck_DUT/INST_LFSR/xlnx_opt_IS_ce
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.004 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0_1/O
                         net (fo=10, routed)          0.353     8.358    Simeck_DUT/INST_IS_LEFT_REG/IS_ce
    SLICE_X38Y53         SRLC32E                                      r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X38Y53         SRLC32E                                      r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl18/CLK
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y53         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.829    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl18
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.966ns (32.732%)  route 1.985ns (67.268%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.883     6.708    Simeck_DUT/INST_ENCR_DONE_CNT/out[0]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.299     7.007 r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=3, routed)           0.444     7.451    Simeck_DUT/INST_LFSR/AR[0]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0/O
                         net (fo=1, routed)           0.305     7.880    Simeck_DUT/INST_LFSR/xlnx_opt_IS_ce
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.004 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0_1/O
                         net (fo=10, routed)          0.353     8.358    Simeck_DUT/INST_IS_RIGHT_REG/IS_ce
    SLICE_X38Y53         SRLC32E                                      r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y53         SRLC32E                                      r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl18/CLK
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y53         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.829    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl18
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.966ns (30.703%)  route 2.180ns (69.297%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.883     6.708    Simeck_DUT/INST_ENCR_DONE_CNT/out[0]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.299     7.007 r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=3, routed)           0.444     7.451    Simeck_DUT/INST_LFSR/AR[0]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0/O
                         net (fo=1, routed)           0.305     7.880    Simeck_DUT/INST_LFSR/xlnx_opt_IS_ce
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.004 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0_1/O
                         net (fo=10, routed)          0.548     8.553    Simeck_DUT/INST_IS_LEFT_REG/IS_ce
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[23]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X40Y54         FDRE (Setup_fdre_C_CE)      -0.205    13.105    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.966ns (30.703%)  route 2.180ns (69.297%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.883     6.708    Simeck_DUT/INST_ENCR_DONE_CNT/out[0]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.299     7.007 r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=3, routed)           0.444     7.451    Simeck_DUT/INST_LFSR/AR[0]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0/O
                         net (fo=1, routed)           0.305     7.880    Simeck_DUT/INST_LFSR/xlnx_opt_IS_ce
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.004 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0_1/O
                         net (fo=10, routed)          0.548     8.553    Simeck_DUT/INST_IS_RIGHT_REG/IS_ce
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[23]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X40Y54         FDRE (Setup_fdre_C_CE)      -0.205    13.105    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.096ns (31.576%)  route 2.375ns (68.424%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.741     5.409    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  INST_CNT/cnt_internal_value_reg[2]/Q
                         net (fo=12, routed)          1.042     6.907    INST_CNT/cnt_out_W[2]
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.031 f  INST_CNT/temp_reg_reg[16]_srl32_i_7/O
                         net (fo=1, routed)           0.000     7.031    INST_CNT/temp_reg_reg[16]_srl32_i_7_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     7.248 f  INST_CNT/temp_reg_reg[16]_srl32_i_5/O
                         net (fo=1, routed)           0.806     8.054    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[6]
    SLICE_X40Y55         LUT6 (Prop_lut6_I5_O)        0.299     8.353 r  Simeck_DUT/INST_SERIAL_CNT/temp_reg_reg[16]_srl32_i_1/O
                         net (fo=1, routed)           0.527     8.880    Simeck_DUT/INST_LEFT_KEY_REG/KEY_INPUT_MUX_OUT
    SLICE_X38Y55         SRLC32E                                      r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y55         SRLC32E                                      r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]_srl32/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y55         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    13.468    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]_srl32
  -------------------------------------------------------------------
                         required time                         13.468    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[20]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.966ns (34.360%)  route 1.845ns (65.640%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.883     6.708    Simeck_DUT/INST_ENCR_DONE_CNT/out[0]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.299     7.007 r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=3, routed)           0.444     7.451    Simeck_DUT/INST_LFSR/AR[0]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0/O
                         net (fo=1, routed)           0.305     7.880    Simeck_DUT/INST_LFSR/xlnx_opt_IS_ce
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.004 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0_1/O
                         net (fo=10, routed)          0.214     8.218    Simeck_DUT/INST_IS_LEFT_REG/IS_ce
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[20]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[20]_srl3/CLK
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y54         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.829    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[20]_srl3
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[20]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.966ns (34.360%)  route 1.845ns (65.640%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.883     6.708    Simeck_DUT/INST_ENCR_DONE_CNT/out[0]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.299     7.007 r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=3, routed)           0.444     7.451    Simeck_DUT/INST_LFSR/AR[0]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0/O
                         net (fo=1, routed)           0.305     7.880    Simeck_DUT/INST_LFSR/xlnx_opt_IS_ce
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.004 r  Simeck_DUT/INST_LFSR/xlnx_opt_LUT_temp_reg[23]_i_1__0_1/O
                         net (fo=10, routed)          0.214     8.218    Simeck_DUT/INST_IS_RIGHT_REG/IS_ce
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[20]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[20]_srl3/CLK
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y54         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.829    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[20]_srl3
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.734ns (24.159%)  route 2.304ns (75.841%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/INST_ENCR_DONE_CNT/clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456     5.862 f  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=6, routed)           0.841     6.703    Simeck_DUT/INST_ENCR_DONE_CNT/Q[1]
    SLICE_X39Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.827 r  Simeck_DUT/INST_ENCR_DONE_CNT/FSM_sequential_current_state[0]_i_3/O
                         net (fo=1, routed)           0.845     7.672    Simeck_DUT/INST_LFSR/cnt_internal_value_reg[1]
    SLICE_X39Y55         LUT5 (Prop_lut5_I4_O)        0.154     7.826 r  Simeck_DUT/INST_LFSR/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.618     8.444    Simeck_DUT/nx_state[0]
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)       -0.250    13.096    Simeck_DUT/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  4.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.810%)  route 0.131ns (48.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[23]/Q
                         net (fo=3, routed)           0.131     1.772    Simeck_DUT/INST_IS_LEFT_REG/IS_left_reg_bn1_out
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     2.015    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[20]_srl3/CLK
                         clock pessimism             -0.481     1.534    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.651    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[20]_srl3
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simeck_DUT/INST_A_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[23]/Q
                         net (fo=2, routed)           0.181     1.820    Simeck_DUT/INST_A_KEY_REG/KEY_REG_an1_out
    SLICE_X38Y55         SRL16E                                       r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     2.015    Simeck_DUT/INST_A_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y55         SRL16E                                       r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[20]_srl3/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X38Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.631    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[20]_srl3
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.165%)  route 0.139ns (42.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  FSM_onehot_current_state_reg[5]/Q
                         net (fo=4, routed)           0.139     1.780    INST_CNT/out[4]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.825 r  INST_CNT/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.825    INST_CNT_n_0
    SLICE_X42Y53         FDRE                                         r  FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.120     1.636    FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.896%)  route 0.143ns (43.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.501    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  INST_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=14, routed)          0.143     1.785    INST_CNT/cnt_out_W[0]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.048     1.833 r  INST_CNT/cnt_internal_value[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    INST_CNT/cnt_internal_value[3]_i_1__0_n_0
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.107     1.621    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.418%)  route 0.171ns (53.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simeck_DUT/INST_A_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[19]/Q
                         net (fo=2, routed)           0.171     1.817    Simeck_DUT/INST_A_KEY_REG/KEY_REG_an5_out
    SLICE_X42Y55         SRLC32E                                      r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    Simeck_DUT/INST_A_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y55         SRLC32E                                      r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl18/CLK
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y55         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.600    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl18
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y55         SRLC32E                                      r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.830 r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]_srl32/Q31
                         net (fo=1, routed)           0.000     1.830    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]_srl32_n_1
    SLICE_X38Y55         SRL16E                                       r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     2.015    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y55         SRL16E                                       r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl16/CLK
                         clock pessimism             -0.517     1.498    
    SLICE_X38Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.607    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.504%)  route 0.143ns (43.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.501    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  INST_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=14, routed)          0.143     1.785    INST_CNT/cnt_out_W[0]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  INST_CNT/cnt_internal_value[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    INST_CNT/cnt_internal_value[2]_i_1__0_n_0
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.091     1.605    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.912%)  route 0.123ns (37.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.123     1.787    INST_CNT/out[0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  INST_CNT/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    INST_CNT_n_3
    SLICE_X40Y53         FDRE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.091     1.607    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.409%)  route 0.100ns (30.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.100     1.726    Simeck_DUT/INST_ENCR_DONE_CNT/out[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.099     1.825 r  Simeck_DUT/INST_ENCR_DONE_CNT/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Simeck_DUT/nx_state[1]
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     2.015    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.091     1.589    Simeck_DUT/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.095%)  route 0.192ns (53.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[0]/Q
                         net (fo=2, routed)           0.192     1.854    Simeck_DUT/INST_IS_RIGHT_REG/IS_left_reg_out
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[23]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.075     1.611    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X42Y54    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X42Y54    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y53    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y53    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y53    FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y53    FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X42Y53    FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y52    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y52    INST_CNT/cnt_internal_value_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y55    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl18/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y55    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl18/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[20]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[20]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl18/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[20]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl18/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[20]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y55    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl18/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[20]_srl3/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y55    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl18/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[20]_srl3/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl18/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[20]_srl3/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl18/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[20]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y55    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.580ns (26.021%)  route 1.649ns (73.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  Simeck_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=14, routed)          0.826     6.689    Simeck_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X37Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.813 f  Simeck_DUT/INST_SERIAL_CNT/short_lfsr.lfsr_internal[4]_i_2/O
                         net (fo=10, routed)          0.823     7.635    Simeck_DUT/INST_SERIAL_CNT/AR[0]
    SLICE_X37Y56         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.941    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.580ns (26.021%)  route 1.649ns (73.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  Simeck_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=14, routed)          0.826     6.689    Simeck_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X37Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.813 f  Simeck_DUT/INST_SERIAL_CNT/short_lfsr.lfsr_internal[4]_i_2/O
                         net (fo=10, routed)          0.823     7.635    Simeck_DUT/INST_SERIAL_CNT/AR[0]
    SLICE_X37Y56         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.941    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.580ns (26.021%)  route 1.649ns (73.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  Simeck_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=14, routed)          0.826     6.689    Simeck_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1]_0[1]
    SLICE_X37Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.813 f  Simeck_DUT/INST_SERIAL_CNT/short_lfsr.lfsr_internal[4]_i_2/O
                         net (fo=10, routed)          0.823     7.635    Simeck_DUT/INST_SERIAL_CNT/AR[0]
    SLICE_X37Y56         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.941    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.642ns (31.228%)  route 1.414ns (68.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.926 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.828     6.755    INST_CNT/out[5]
    SLICE_X41Y53         LUT3 (Prop_lut3_I2_O)        0.124     6.879 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.585     7.464    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.642ns (31.228%)  route 1.414ns (68.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.926 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.828     6.755    INST_CNT/out[5]
    SLICE_X41Y53         LUT3 (Prop_lut3_I2_O)        0.124     6.879 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.585     7.464    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.294%)  route 1.410ns (68.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.926 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.828     6.755    INST_CNT/out[5]
    SLICE_X41Y53         LUT3 (Prop_lut3_I2_O)        0.124     6.879 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.581     7.460    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X41Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.294%)  route 1.410ns (68.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.926 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.828     6.755    INST_CNT/out[5]
    SLICE_X41Y53         LUT3 (Prop_lut3_I2_O)        0.124     6.879 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.581     7.460    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X41Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.294%)  route 1.410ns (68.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.926 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.828     6.755    INST_CNT/out[5]
    SLICE_X41Y53         LUT3 (Prop_lut3_I2_O)        0.124     6.879 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.581     7.460    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X41Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.294%)  route 1.410ns (68.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.926 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.828     6.755    INST_CNT/out[5]
    SLICE_X41Y53         LUT3 (Prop_lut3_I2_O)        0.124     6.879 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.581     7.460    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X41Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.718ns (35.897%)  route 1.282ns (64.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.883     6.708    Simeck_DUT/INST_ENCR_DONE_CNT/out[0]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.299     7.007 f  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=3, routed)           0.399     7.406    Simeck_DUT/INST_ENCR_DONE_CNT/AR[0]
    SLICE_X39Y54         FDCE                                         f  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simeck_DUT/INST_ENCR_DONE_CNT/clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X39Y54         FDCE (Recov_fdce_C_CLR)     -0.405    12.941    Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  5.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.967%)  route 0.236ns (53.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.117     1.781    INST_CNT/out[0]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.826 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.119     1.945    INST_CNT/cnt_rst_W
    SLICE_X41Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X41Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.781%)  route 0.330ns (61.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.117     1.781    INST_CNT/out[0]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.826 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.213     2.039    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X41Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.781%)  route 0.330ns (61.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.117     1.781    INST_CNT/out[0]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.826 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.213     2.039    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X41Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.781%)  route 0.330ns (61.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.117     1.781    INST_CNT/out[0]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.826 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.213     2.039    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X41Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.781%)  route 0.330ns (61.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.117     1.781    INST_CNT/out[0]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.826 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.213     2.039    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X41Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.471%)  route 0.334ns (61.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.117     1.781    INST_CNT/out[0]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.826 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.217     2.043    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X40Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.471%)  route 0.334ns (61.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.117     1.781    INST_CNT/out[0]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.826 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.217     2.043    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X40Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.227ns (33.641%)  route 0.448ns (66.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128     1.626 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.256     1.882    Simeck_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.099     1.981 f  Simeck_DUT/INST_SERIAL_CNT/short_lfsr.lfsr_internal[4]_i_2/O
                         net (fo=10, routed)          0.192     2.173    Simeck_DUT/INST_SERIAL_CNT/AR[0]
    SLICE_X38Y56         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     2.015    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X38Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X38Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.447    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.227ns (33.641%)  route 0.448ns (66.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128     1.626 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.256     1.882    Simeck_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.099     1.981 f  Simeck_DUT/INST_SERIAL_CNT/short_lfsr.lfsr_internal[4]_i_2/O
                         net (fo=10, routed)          0.192     2.173    Simeck_DUT/INST_SERIAL_CNT/AR[0]
    SLICE_X38Y56         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     2.015    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X38Y56         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X38Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.447    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.527%)  route 0.490ns (72.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Simeck_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=14, routed)          0.359     1.997    Simeck_DUT/INST_ENCR_DONE_CNT/out[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.042 f  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=3, routed)           0.131     2.174    Simeck_DUT/INST_ENCR_DONE_CNT/AR[0]
    SLICE_X39Y54         FDCE                                         f  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     2.015    Simeck_DUT/INST_ENCR_DONE_CNT/clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X39Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    Simeck_DUT/INST_ENCR_DONE_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.752    





