
---------- Begin Simulation Statistics ----------
final_tick                                96244698500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188109                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691644                       # Number of bytes of host memory used
host_op_rate                                   188479                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   531.61                       # Real time elapsed on the host
host_tick_rate                              181045354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196365                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.096245                       # Number of seconds simulated
sim_ticks                                 96244698500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.617573                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096147                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104194                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81387                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728795                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                296                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1010                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              714                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479316                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65463                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196365                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.924894                       # CPI: cycles per instruction
system.cpu.discardedOps                        192273                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42613713                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43406169                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002593                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        58044923                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.519509                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        192489397                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531422     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693587     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950618     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196365                       # Class of committed instruction
system.cpu.tickCycles                       134444474                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368886                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        27819                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2039585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          468                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4079650                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            468                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64886                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111091                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56793                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136116                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64886                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19973888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19973888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201002                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201002    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201002                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082934000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           854598500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1387521                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1837923                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          369710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           652544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          652543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           751                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1386770                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6117908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6119714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    241033280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              241100800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168352                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7109824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2208417                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012809                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.112448                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2180130     98.72%     98.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  28287      1.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2208417                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3766961000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3058971496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1126500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   79                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1838980                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1839059                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  79                       # number of overall hits
system.l2.overall_hits::.cpu.data             1838980                       # number of overall hits
system.l2.overall_hits::total                 1839059                       # number of overall hits
system.l2.demand_misses::.cpu.inst                672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200334                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201006                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               672                       # number of overall misses
system.l2.overall_misses::.cpu.data            200334                       # number of overall misses
system.l2.overall_misses::total                201006                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16903436500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16956068000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52631500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16903436500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16956068000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2039314                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2040065                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2039314                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2040065                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.894807                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.098236                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098529                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.894807                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.098236                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098529                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78320.684524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84376.274122                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84356.029173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78320.684524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84376.274122                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84356.029173                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111091                       # number of writebacks
system.l2.writebacks::total                    111091                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201002                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201002                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45911500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14899903000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14945814500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45911500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14899903000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14945814500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.894807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.098234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.894807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.098234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098527                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68320.684524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74376.793291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74356.546204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68320.684524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74376.793291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74356.546204                       # average overall mshr miss latency
system.l2.replacements                         168352                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1726832                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1726832                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1726832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1726832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          303                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              303                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          303                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          303                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            516428                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                516428                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136116                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11810329500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11810329500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        652544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            652544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.208593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.208593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86766.651239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86766.651239                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10449179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10449179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.208593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.208593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76766.724705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76766.724705                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.894807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78320.684524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78320.684524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45911500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45911500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.894807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.894807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68320.684524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68320.684524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1322552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1322552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5093107000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5093107000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1386770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1386770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.046308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79309.648385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79309.648385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4450723500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4450723500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.046305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69310.796711                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69310.796711                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32013.809271                       # Cycle average of tags in use
system.l2.tags.total_refs                     4051826                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201120                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.146311                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.017878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.100314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31888.691079                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976984                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        17212                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32615768                       # Number of tag accesses
system.l2.tags.data_accesses                 32615768                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12821120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12864128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7109824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7109824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111091                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111091                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            446861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         133213779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             133660640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       446861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           446861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       73872370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73872370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       73872370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           446861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        133213779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            207533010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003770898500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6645                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6645                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              527807                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104602                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201002                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111091                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201002                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111091                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6967                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2885770250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6653901500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14359.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33109.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136622                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69645                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201002                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111091                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       105749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.833559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.665018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.858367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        70704     66.86%     66.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13617     12.88%     79.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2419      2.29%     82.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2494      2.36%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9482      8.97%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          560      0.53%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          460      0.43%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          355      0.34%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5658      5.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       105749                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.241084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.781449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.318914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6478     97.49%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           40      0.60%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          124      1.87%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6645                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.713920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.685195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4335     65.24%     65.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.51%     65.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2128     32.02%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              140      2.11%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6645                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12861888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7108096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12864128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7109824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       133.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    133.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   96244665000                       # Total gap between requests
system.mem_ctrls.avgGap                     308384.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12818880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7108096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 446860.976971110736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 133190505.033375933766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 73854415.991546794772                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111091                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18375000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6635526500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2286380074500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27343.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33122.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20581145.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            376349400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            200007885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716841720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287695080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7596950400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24021938640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16728963360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        49928746485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.768797                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43243213750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3213600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49787884750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            378805560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            201309570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           718062660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292059000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7596950400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24368354430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16437244800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        49992786420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.434184                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42482743000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3213600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50548355500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     96244698500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9668511                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9668511                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9668511                       # number of overall hits
system.cpu.icache.overall_hits::total         9668511                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          751                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            751                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          751                       # number of overall misses
system.cpu.icache.overall_misses::total           751                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55355000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55355000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55355000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55355000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9669262                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9669262                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9669262                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9669262                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73708.388815                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73708.388815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73708.388815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73708.388815                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          751                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          751                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          751                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          751                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54604000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54604000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72708.388815                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72708.388815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72708.388815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72708.388815                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9668511                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9668511                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          751                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           751                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9669262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9669262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73708.388815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73708.388815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72708.388815                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72708.388815                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.476672                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9669262                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               751                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12875.182423                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.476672                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.709915                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.709915                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          341                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19339275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19339275                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     49982586                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49982586                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     49982694                       # number of overall hits
system.cpu.dcache.overall_hits::total        49982694                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2095805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2095805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2104107                       # number of overall misses
system.cpu.dcache.overall_misses::total       2104107                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42599261983                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42599261983                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42599261983                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42599261983                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52078391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52078391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52086801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52086801                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040243                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040243                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040396                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040396                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20325.966387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20325.966387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20245.767912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20245.767912                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       218241                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9244                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.608936                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1726832                       # number of writebacks
system.cpu.dcache.writebacks::total           1726832                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        64788                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64788                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        64788                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64788                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2031017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2031017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2039313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2039313                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39023183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39023183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39671335910                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39671335910                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.039152                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039152                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19213.617119                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19213.617119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19453.284469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19453.284469                       # average overall mshr miss latency
system.cpu.dcache.replacements                2039281                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     39748134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39748134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1380162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1380162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22086358000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22086358000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41128296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41128296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16002.728665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16002.728665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1689                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1689                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1378473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1378473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20671820000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20671820000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033516                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033516                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14996.173302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14996.173302                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10234452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10234452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       715643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       715643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20512903983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20512903983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.065355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.065355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28663.599005                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28663.599005                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63099                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63099                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       652544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       652544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18351363000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18351363000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.059593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28122.797850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28122.797850                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          108                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           108                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8302                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8302                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.987158                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.987158                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8296                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8296                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    648152910                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    648152910                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.986445                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.986445                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78128.364272                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78128.364272                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.998740                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022082                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2039313                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.509611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.998740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         106213067                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        106213067                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96244698500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
