Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Jul  5 15:58:10 2016
| Host         : finance.eit.uni-kl.de running 64-bit Scientific Linux release 6.7 (Carbon)
| Command      : report_timing -file ./report/dct_timing_synth.rpt
| Design       : dct
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 3.564ns (98.616%)  route 0.050ns (1.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 9.345 - 8.000 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.453     1.453    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/ap_clk
                         DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/p/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      3.564     5.017 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8/dct_mac_muladd_16s_15s_14ns_29_1_DSP48_3_U/p/PCOUT[0]
                         net (fo=1, unplaced)         0.050     5.067    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_14ns_29_1_U8_n_55
                         DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.345     9.345    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
                         DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg/CLK
                         clock pessimism              0.000     9.345    
                         clock uncertainty           -0.035     9.310    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.187     8.123    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  3.056    




