# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AddSubFunction.srcs/sources_1/new/AddSubFunction.vhd" \

# Do not sort compile order
nosort
