Warning (10268): Verilog HDL information at framebuffer3.sv(95): always construct contains both blocking and non-blocking assignments File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer3.sv Line: 95
Warning (10268): Verilog HDL information at framebuffer3.sv(447): always construct contains both blocking and non-blocking assignments File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer3.sv Line: 447
Warning (10268): Verilog HDL information at framebuffer2.sv(127): always construct contains both blocking and non-blocking assignments File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv Line: 127
Warning (10268): Verilog HDL information at framebuffer2.sv(394): always construct contains both blocking and non-blocking assignments File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv Line: 394
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/HexDriver.sv Line: 23
Warning (10268): Verilog HDL information at framebuffer.sv(130): always construct contains both blocking and non-blocking assignments File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv Line: 130
Warning (10268): Verilog HDL information at framebuffer.sv(454): always construct contains both blocking and non-blocking assignments File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv Line: 454
Warning (10268): Verilog HDL information at drawing_engine.sv(43): always construct contains both blocking and non-blocking assignments File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv Line: 43
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_005.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v Line: 682
