Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Choi, I.S., Yeung, D.","Multi-cache resizing via greedy coordinate descent",2017,"Journal of Supercomputing","73","6",,"2402","2429",,,10.1007/s11227-016-1927-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85000885406&doi=10.1007%2fs11227-016-1927-0&partnerID=40&md5=b4706feafc8376695ed673ee7d3c68a2",Article,Scopus,2-s2.0-85000885406
"Crago, S.P., Yeung, D.","Reducing data movement with approximate computing techniques",2016,"2016 IEEE International Conference on Rebooting Computing, ICRC 2016 - Conference Proceedings",,, 7738675,"","",,,10.1109/ICRC.2016.7738675,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85005989908&doi=10.1109%2fICRC.2016.7738675&partnerID=40&md5=718e1aa5e4c71c07bab14b0870ee260e",Conference Paper,Scopus,2-s2.0-85005989908
"Badamo, M., Casarona, J., Zhao, M., Yeung, D.","Identifying power-efficient multicore cache hierarchies via reuse distance analysis",2016,"ACM Transactions on Computer Systems","34","1", 3,"","",,,10.1145/2851503,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966330287&doi=10.1145%2f2851503&partnerID=40&md5=5ee81d8e6f47c872135dc1492f3009fc",Article,Scopus,2-s2.0-84966330287
"Serafy, C., Srivastava, A., Yeung, D.","Unlocking the true potential of 3D CPUs with micro-fluidic cooling",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298276,"323","326",,1,10.1145/2627369.2627666,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953402878&doi=10.1145%2f2627369.2627666&partnerID=40&md5=dcee0fbf3995089eac029e4cf6012bec",Conference Paper,Scopus,2-s2.0-84953402878
"Zhao, M., Yeung, D.","Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis",2015,"2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015",,, 7056065,"590","602",,1,10.1109/HPCA.2015.7056065,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84934294889&doi=10.1109%2fHPCA.2015.7056065&partnerID=40&md5=bf3074c58e5667fd9491d9a24c173dfd",Conference Paper,Scopus,2-s2.0-84934294889
"Serafy, C., Srivastava, A., Bar-Cohen, A., Yeung, D.","Design space exploration of 3D CPUs and micro-Fluidic heatsinks with thermo-electrical-physical co-optimization",2015,"ASME 2015 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems, InterPACK 2015, collocated with the ASME 2015 13th International Conference on Nanochannels, Microchannels, and Minichannels","1",,,"","",,2,10.1115/IPACK2015-48344,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954041800&doi=10.1115%2fIPACK2015-48344&partnerID=40&md5=1b347b4520a5e59f815a2a00ec779b20",Conference Paper,Scopus,2-s2.0-84954041800
"Serafy, C., Srivastava, A., Yeung, D.","Unlocking the true potential of 3D CPUs with micro-fluidic cooling",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"323","326",,4,10.1145/2627369.2627666,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906818953&doi=10.1145%2f2627369.2627666&partnerID=40&md5=b5bfeb284eb1c3a596a1ea06c1643621",Conference Paper,Scopus,2-s2.0-84906818953
"Serafy, C., Srivastava, A., Yeung, D.","Continued frequency scaling in 3D ICs through micro-fluidic cooling",2014,"Thermomechanical Phenomena in Electronic Systems -Proceedings of the Intersociety Conference",,, 6892267,"79","85",,2,10.1109/ITHERM.2014.6892267,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907700962&doi=10.1109%2fITHERM.2014.6892267&partnerID=40&md5=7323ac1288a2338de1b0b2c63e5266ca",Conference Paper,Scopus,2-s2.0-84907700962
"Serafy, C., Shi, B., Srivastava, A., Yeung, D.","High performance 3D stacked DRAM processor architectures with micro-fluidic cooling",2013,"2013 IEEE International 3D Systems Integration Conference, 3DIC 2013",,, 6702353,"","",,2,10.1109/3DIC.2013.6702353,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893964755&doi=10.1109%2f3DIC.2013.6702353&partnerID=40&md5=fef95a184a106589128a0b8b5824c541",Conference Paper,Scopus,2-s2.0-84893964755
"Wu, M.-J., Zhao, M., Yeung, D.","Studying multicore processor scaling via reuse distance analysis",2013,"Proceedings - International Symposium on Computer Architecture",,,,"499","510",,12,10.1145/2485922.2485965,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881142740&doi=10.1145%2f2485922.2485965&partnerID=40&md5=d675259d2daa1f73af862bf681ed0965",Conference Paper,Scopus,2-s2.0-84881142740
"Wu, M.-J., Yeung, D.","Efficient reuse distance analysis of multicore scaling for loop-based parallel programs",2013,"ACM Transactions on Computer Systems","31","1", 1,"","",,10,10.1145/2427631.2427632,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874865302&doi=10.1145%2f2427631.2427632&partnerID=40&md5=430b3700fb8026ea794848197bb608c2",Article,Scopus,2-s2.0-84874865302
"Wu, M.-J., Yeung, D.","Identifying optimal multicore cache hierarchies for loop-based parallel programs via reuse distance analysis",2012,"Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, MSPC'12",,,,"2","11",,9,10.1145/2247684.2247687,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863446439&doi=10.1145%2f2247684.2247687&partnerID=40&md5=10cf07d03bf63b0a5fd9039ca502c4f8",Conference Paper,Scopus,2-s2.0-84863446439
"Wu, M.-J., Yeung, D.","Coherent profiles: Enabling efficient reuse distance analysis of multicore scaling for loop-based parallel programs",2011,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 6113835,"264","275",,14,10.1109/PACT.2011.58,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856557541&doi=10.1109%2fPACT.2011.58&partnerID=40&md5=e52ebeb777f5a9284ef3b9568c4bd7cf",Conference Paper,Scopus,2-s2.0-84856557541
"Choi, I., Zhao, M., Yang, X., Yeung, D.","Experience with improving distributed shared cache performance on Tilera's Tile processor",2011,"IEEE Computer Architecture Letters","10","2", 5953732,"45","48",,9,10.1109/L-CA.2011.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83555174344&doi=10.1109%2fL-CA.2011.18&partnerID=40&md5=40d2a00c52cfd1ab764c2497b6c9078d",Article,Scopus,2-s2.0-83555174344
"Liu, W., Yeung, D.","Enhancing LTP-driven cache management using reuse distance information",2009,"Journal of Instruction-Level Parallelism","11",,,"1","24",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955338997&partnerID=40&md5=c8e5a9d6f3082922a6816f3807b236d2",Article,Scopus,2-s2.0-77955338997
"Liu, W., Yeung, D.","Using aggressor thread information to improve shared cache management for CMPs",2009,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 5260530,"372","383",,7,10.1109/PACT.2009.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449643619&doi=10.1109%2fPACT.2009.13&partnerID=40&md5=e427b86c6f2b1d495d90f794238e8d39",Conference Paper,Scopus,2-s2.0-70449643619
"Choi, S., Yeung, D.","Hill-climbing SMT processor resource distribution",2009,"ACM Transactions on Computer Systems","27","1", 1,"","",,3,10.1145/1482619.1482620,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60449110893&doi=10.1145%2f1482619.1482620&partnerID=40&md5=6e4912848beace52b7a369cd96e16c4d",Article,Scopus,2-s2.0-60449110893
"Pamnani, S.N., Agarwal, D.N., Qu, G., Yeung, D.","Low power system design by combining software prefetching and dynamic voltage scaling",2007,"Journal of Circuits, Systems and Computers","16","5",,"745","767",,1,10.1142/S0218126607003964,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41249099020&doi=10.1142%2fS0218126607003964&partnerID=40&md5=87627d849a874b6b2022b8af87d931cd",Article,Scopus,2-s2.0-41249099020
"Li, X., Yeung, D.","Application-level correctness and its impact on fault tolerance",2007,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4147659,"181","192",,73,10.1109/HPCA.2007.346196,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547697289&doi=10.1109%2fHPCA.2007.346196&partnerID=40&md5=aadd8d5828d5f04ee0c42f2dbe9ab8d1",Conference Paper,Scopus,2-s2.0-34547697289
"Choi, S., Yeung, D.","Learning-based SMT processor resource distribution via hill-climbing",2006,"Proceedings - International Symposium on Computer Architecture","2006",, 1635956,"239","250",,67,10.1109/ISCA.2006.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845901233&doi=10.1109%2fISCA.2006.25&partnerID=40&md5=509b1d0146cb1c4c673eaa679ce65b30",Conference Paper,Scopus,2-s2.0-33845901233
"Albayraktaroglu, K., Jaleel, A., Wu, X., Franklin, M., Jacob, B., Tseng, C.-W., Yeung, D.","BioBench: A benchmark suite of bioinformatics applications",2005,"ISPASS 2005 - IEEE International Symposium on Performance Analysis of Systems and Software","2005",, 1430554,"2","9",,78,10.1109/ISPASS.2005.1430554,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744484309&doi=10.1109%2fISPASS.2005.1430554&partnerID=40&md5=5b5829c96015b5a98e1141ee1f9ecb02",Conference Paper,Scopus,2-s2.0-33744484309
"Agarwal, D.N., Pamnani, S.N., Qu, G., Yeung, D.","Transferring performance gain from software prefetching to energy reduction",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"II241","II244",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344607887&partnerID=40&md5=0e7401c2fc3e131e17489d2998038d89",Conference Paper,Scopus,2-s2.0-4344607887
"Kim, D., Yeung, D.","A study of source-level compiler algorithms for automatic construction of pre-execution code",2004,"ACM Transactions on Computer Systems","22","3",,"326","379",,14,10.1145/1012268.1012270,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444263176&doi=10.1145%2f1012268.1012270&partnerID=40&md5=3fc1e8b0716dd10fa20d55532aef79c1",Review,Scopus,2-s2.0-4444263176
"Kim, D., Liao, S.S.-W., Wang, P.H., Del Cuvillo, J., Tian, X., Zou, X., Wang, H., Yeung, D., Girkar, M., Shen, J.P.","Physical experimentation with prefetching helper threads on Intel's hyper-threaded processors",2004,"International Symposium on Code Generation and Optimization, CGO",,,,"27","38",,64,10.1117/12.559425,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042569221&doi=10.1117%2f12.559425&partnerID=40&md5=a3c8116b3f9a028a58b8d7f0d639bbb3",Conference Paper,Scopus,2-s2.0-3042569221
"Choi, S., Kohout, N., Pamnani, S., Kim, D., Yeung, D.","A general framework for prefetch scheduling in linked data structures and its application to multi-chain prefetching",2004,"ACM Transactions on Computer Systems","22","2",,"214","280",,6,10.1145/986533.986536,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2542441690&doi=10.1145%2f986533.986536&partnerID=40&md5=d747895285f216ae59e87ee6bd522def",Article,Scopus,2-s2.0-2542441690
"Dorai, G.K., Yeung, D., Choi, S.","Optimizing SMT processors for high single-thread performance",2003,"Journal of Instruction-Level Parallelism","5",,,"","",35,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942752409&partnerID=40&md5=3d41c25ebcbc27a57870dd0c1a4eec7a",Conference Paper,Scopus,2-s2.0-2942752409
"Kim, D., Yeung, D.","Design and evaluation of compiler algorithms for pre-execution",2002,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"159","170",,64,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036949290&partnerID=40&md5=969a79543bfeadf420e1f2da76e5e288",Conference Paper,Scopus,2-s2.0-0036949290
"Kim, D., Yeung, D.","Design and evaluation of compiler algorithms for pre-execution",2002,"Operating Systems Review (ACM)","36","5",,"159","170",,,10.1145/635508.605415,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845414882&doi=10.1145%2f635508.605415&partnerID=40&md5=91bb92b5598e55f1a5b27e712c63d9dc",Conference Paper,Scopus,2-s2.0-33845414882
"Dorai, G.K., Yeung, D.","Transparent threads: Resource sharing in SMT processors for high single-thread performance",2002,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2002-January",, 1105971,"30","41",,21,10.1109/PACT.2002.1105971,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10444281205&doi=10.1109%2fPACT.2002.1105971&partnerID=40&md5=b86d76cf28930bb561f30c728bdda89e",Conference Paper,Scopus,2-s2.0-10444281205
"Moritz, C.A., Yeung, D., Agarwal, A.","SimpleFit: A framework for analyzing design trade-offs in raw architectures",2001,"IEEE Transactions on Parallel and Distributed Systems","12","7",,"730","742",,9,10.1109/71.940747,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035390878&doi=10.1109%2f71.940747&partnerID=40&md5=6dd4390da1d38ead076b5dd3a5ee92db",Article,Scopus,2-s2.0-0035390878
"Badawy, A.-H.A., Aggarwal, A., Yeung, D., Tseng, C.-W.","Evaluating the impact of memory system performance on software prefetching and locality optimizations",2001,"Proceedings of the International Conference on Supercomputing",,,,"486","500",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034832647&partnerID=40&md5=18e97d0e2f9a58c768f5a1a77de07e1f",Conference Paper,Scopus,2-s2.0-0034832647
"Kohout, N., Choi, S., Kim, D., Yeung, D.","Multi-chain prefetching: Effective exploitation of inter-chain memory parallelism for pointer-chasing codes",2001,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"268","279",,8,10.1109/PACT.2001.953307,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035176199&doi=10.1109%2fPACT.2001.953307&partnerID=40&md5=f75559cd1132d3c79df0b15618ed8653",Article,Scopus,2-s2.0-0035176199
"Yeung, D., Kubiatowicz, J., Agarwal, A.","Multigrain shared memory",2000,"ACM Transactions on Computer Systems","18","2",,"154","196",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041914530&partnerID=40&md5=ce5ea8220894a4bc408a3845633e41ed",Article,Scopus,2-s2.0-0041914530
"Agarwal, A., Bianchini, R., Chaiken, D., Chong, F.T., Johnson, K.L., Kranz, D., Kubiatowicz, J.D., Lim, B.-H., Mackenzie, K., Yeung, D.","The MIT Alewife Machine",1999,"Proceedings of the IEEE","87","3",,"430","444",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033099145&partnerID=40&md5=730fe33d4218a5ee19dbe3387768db88",Article,Scopus,2-s2.0-0033099145
"Yeung, Donald","Scalability of multigrain systems",1999,"Proceedings of the International Conference on Supercomputing",,,,"268","277",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032670962&partnerID=40&md5=64c62c10465a49fe5b08114e28d10eb0",Article,Scopus,2-s2.0-0032670962
"Yeung, Donald, Kubiatowicz, John, Agarwal, Anant","MGS: a multigrain shared memory system",1996,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"44","55",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029666652&partnerID=40&md5=3a7ca3009c2e8dfd9c49c0f30c781e76",Conference Paper,Scopus,2-s2.0-0029666652
"Agarwal, Anant, Bianchini, Ricardo, Chaiken, David, Johnson, Kirk L., Kranz, David, Kubiatowicz, John, Lim, Beng-Hong, Mackenzie, Kenneth, Yeung, Donald","MIT alewife machine: architecture and performance",1995,"ACM SIGARCH (Association for Computing Nachinery Special Interest Group on Computer Architecture) - Conference Proceedings",,,,"2","13",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029182707&partnerID=40&md5=384fd2bc735237c3a58671f1ba4473b4",Conference Paper,Scopus,2-s2.0-0029182707
"Agarwal, Anant, Bianchini, Ricardo, Chaiken, David, Johnson, Kirk, Kranz, David, Kubiatowicz, John, Lim, Beng-Hong, Mackenzie, Kenneth, Yeung, Donald","MIT Alewife machine: Architecture and performance",1995,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"2","13",,161,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029180378&partnerID=40&md5=3af9a5904fa973664c9938179d8b59ae",Conference Paper,Scopus,2-s2.0-0029180378
"Yeung, Donald, Agarwal, Anant","Experience with fine-grain synchronization in MIMD machines for preconditioned conjugate gradient",1993,,,,,"187","197",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027796355&partnerID=40&md5=44c858f21c81b88ddff16b764fc5d806",Conference Paper,Scopus,2-s2.0-0027796355
"Agarwal, A., Kubiatowicz, J., Kranz, D., Lim, B.-H., Yeung, D.","Sparcle: An Evolutionary Processor Design for Large-Scale Multiprocessors",1993,"IEEE Micro","13","3",,"48","61",,63,10.1109/40.216748,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945714902&doi=10.1109%2f40.216748&partnerID=40&md5=a283c939f1aa20c93b842107a873c4cc",Article,Scopus,2-s2.0-84945714902
