// Seed: 580697491
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4 = id_4;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output tri   id_2
);
  reg id_4, id_5, id_6;
  reg id_7;
  assign id_6 = id_6;
  wire id_8;
  assign id_8 = 1;
  initial begin
    if (id_4)
      fork
        id_5 <= 1;
        if (id_5) begin
          id_7 <= 1;
        end
      join
  end
  wire id_9;
  module_0(
      id_8, id_9, id_8
  ); id_10(
      .id_0((1) & id_9), .id_1((id_2))
  );
endmodule
