Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Nov  5 01:54:17 2017
| Host         : Lee running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -warn_on_violation -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: btn[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cc2/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cc20k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fc0/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b20k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b50k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: ts/ex/cc1rr/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpo/ccview/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b100h/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b100l/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/mpt/ao2/cc2b300off/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs10/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs11/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs12/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs13/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs14/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs15/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs16/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs17/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs18/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs2/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs20/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs21/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs22/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs23/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs24/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs25/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs26/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs27/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs28/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs29/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs3/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs30/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs32/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs33/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs34/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs35/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs36/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs37/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs38/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs39/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs4/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs40/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs41/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs42/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs44/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs45/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs46/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs47/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs48/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs49/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs5/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs50/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs51/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs52/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs53/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs54/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs56/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs57/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs58/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs59/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs6/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs60/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs61/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs62/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs63/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs64/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs65/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs66/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs68/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs69/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs70/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs71/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs72/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs73/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs74/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs75/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs76/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs77/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs78/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs8/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs80/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs81/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs82/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs83/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs84/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs85/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs9/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: ts/t3/circ/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 972 register/latch pins with no clock driven by root clock pin: ts/t3/fc0/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3023 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.008        0.000                      0                 6170        0.053        0.000                      0                 6170        4.500        0.000                       0                  3213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.008        0.000                      0                 6170        0.053        0.000                      0                 6170        4.500        0.000                       0                  3213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 1.368ns (17.113%)  route 6.626ns (82.887%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.556     5.077    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.479     8.074    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.150     8.224 r  ts/taskthreeb/dmg/U0/g88_b9/O
                         net (fo=1, routed)           0.843     9.066    ts/taskthreeb/dmg/U0/g88_b9_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.328     9.394 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_4/O
                         net (fo=1, routed)           1.213    10.607    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_4_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.265    11.996    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_1_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.124    12.120 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0/O
                         net (fo=1, routed)           0.827    12.947    ts/taskthreeb/mpthreeOut[9]
    SLICE_X8Y90          LUT5 (Prop_lut5_I0_O)        0.124    13.071 r  ts/taskthreeb/speaker_inter[9]_i_1/O
                         net (fo=1, routed)           0.000    13.071    ts/taskthreeb_n_10
    SLICE_X8Y90          FDRE                                         r  ts/speaker_inter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.438    14.779    ts/CLK_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  ts/speaker_inter_reg[9]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)        0.077    15.079    ts/speaker_inter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 2.212ns (28.149%)  route 5.646ns (71.851%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.556     5.077    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.423     8.018    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     8.142 r  ts/taskthreeb/dmg/U0/g29_b2/O
                         net (fo=1, routed)           0.000     8.142    ts/taskthreeb/dmg/U0/g29_b2_n_0
    SLICE_X0Y76          MUXF7 (Prop_muxf7_I1_O)      0.217     8.359 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_48/O
                         net (fo=1, routed)           0.801     9.160    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_48_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.299     9.459 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.459    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_16_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     9.704 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_5/O
                         net (fo=1, routed)           1.025    10.728    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_5_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.298    11.026 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.026    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_1_n_0
    SLICE_X4Y68          MUXF7 (Prop_muxf7_I0_O)      0.212    11.238 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0/O
                         net (fo=1, routed)           1.398    12.636    ts/taskthreeb/mpthreeOut[2]
    SLICE_X30Y83         LUT5 (Prop_lut5_I0_O)        0.299    12.935 r  ts/taskthreeb/speaker_inter[2]_i_1/O
                         net (fo=1, routed)           0.000    12.935    ts/taskthreeb_n_3
    SLICE_X30Y83         FDRE                                         r  ts/speaker_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.428    14.769    ts/CLK_IBUF_BUFG
    SLICE_X30Y83         FDRE                                         r  ts/speaker_inter_reg[2]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X30Y83         FDRE (Setup_fdre_C_D)        0.077    15.069    ts/speaker_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.827ns (23.481%)  route 5.954ns (76.519%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.556     5.077    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        3.550     9.145    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.269 r  ts/taskthreeb/dmg/U0/g25_b11/O
                         net (fo=1, routed)           0.000     9.269    ts/taskthreeb/dmg/U0/g25_b11_n_0
    SLICE_X29Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     9.486 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_23/O
                         net (fo=1, routed)           0.798    10.284    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_23_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.299    10.583 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    10.583    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_9_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I1_O)      0.247    10.830 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.824    11.654    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_3_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.298    11.952 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0/O
                         net (fo=1, routed)           0.782    12.734    ts/taskthreeb/mpthreeOut[11]
    SLICE_X29Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.858 r  ts/taskthreeb/speaker_inter[11]_i_1/O
                         net (fo=1, routed)           0.000    12.858    ts/taskthreeb_n_12
    SLICE_X29Y89         FDRE                                         r  ts/speaker_inter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X29Y89         FDRE                                         r  ts/speaker_inter_reg[11]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X29Y89         FDRE (Setup_fdre_C_D)        0.029    15.028    ts/speaker_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 2.260ns (29.358%)  route 5.438ns (70.642%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.556     5.077    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ts/taskthreeb/bincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  ts/taskthreeb/bincounter_reg[2]/Q
                         net (fo=1142, routed)        2.593     8.188    ts/taskthreeb/dmg/U0/a[2]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     8.312 r  ts/taskthreeb/dmg/U0/g96_b3/O
                         net (fo=1, routed)           0.000     8.312    ts/taskthreeb/dmg/U0/g96_b3_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.241     8.553 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_57/O
                         net (fo=1, routed)           0.775     9.328    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_57_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.298     9.626 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     9.626    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_19_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I0_O)      0.238     9.864 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.622    10.486    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_8_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I1_O)        0.298    10.784 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.784    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2_n_0
    SLICE_X5Y77          MUXF7 (Prop_muxf7_I1_O)      0.245    11.029 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0/O
                         net (fo=1, routed)           1.447    12.477    ts/taskthreeb/mpthreeOut[3]
    SLICE_X30Y83         LUT5 (Prop_lut5_I0_O)        0.298    12.775 r  ts/taskthreeb/speaker_inter[3]_i_1/O
                         net (fo=1, routed)           0.000    12.775    ts/taskthreeb_n_4
    SLICE_X30Y83         FDRE                                         r  ts/speaker_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.428    14.769    ts/CLK_IBUF_BUFG
    SLICE_X30Y83         FDRE                                         r  ts/speaker_inter_reg[3]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X30Y83         FDRE (Setup_fdre_C_D)        0.081    15.073    ts/speaker_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -12.775    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 1.850ns (24.230%)  route 5.785ns (75.770%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.556     5.077    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.987     8.581    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.705 r  ts/taskthreeb/dmg/U0/g28_b10/O
                         net (fo=1, routed)           0.000     8.705    ts/taskthreeb/dmg/U0/g28_b10_n_0
    SLICE_X30Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     8.946 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_21/O
                         net (fo=1, routed)           0.818     9.764    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_21_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I1_O)        0.298    10.062 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    10.062    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_9_n_0
    SLICE_X30Y79         MUXF7 (Prop_muxf7_I1_O)      0.247    10.309 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.139    11.448    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_3_n_0
    SLICE_X14Y78         LUT6 (Prop_lut6_I4_O)        0.298    11.746 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0/O
                         net (fo=1, routed)           0.842    12.588    ts/taskthreeb/mpthreeOut[10]
    SLICE_X11Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.712 r  ts/taskthreeb/speaker_inter[10]_i_1/O
                         net (fo=1, routed)           0.000    12.712    ts/taskthreeb_n_11
    SLICE_X11Y89         FDRE                                         r  ts/speaker_inter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.439    14.780    ts/CLK_IBUF_BUFG
    SLICE_X11Y89         FDRE                                         r  ts/speaker_inter_reg[10]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)        0.029    15.032    ts/speaker_inter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 1.969ns (25.855%)  route 5.646ns (74.145%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.556     5.077    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.126     7.721    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.845 r  ts/taskthreeb/dmg/U0/g46_b4/O
                         net (fo=1, routed)           0.000     7.845    ts/taskthreeb/dmg/U0/g46_b4_n_0
    SLICE_X2Y44          MUXF7 (Prop_muxf7_I0_O)      0.241     8.086 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_52/O
                         net (fo=1, routed)           0.816     8.902    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_52_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.298     9.200 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     9.200    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_25_n_0
    SLICE_X2Y45          MUXF7 (Prop_muxf7_I1_O)      0.247     9.447 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.447    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_10_n_0
    SLICE_X2Y45          MUXF8 (Prop_muxf8_I0_O)      0.098     9.545 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.214    10.759    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_3_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.319    11.078 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0/O
                         net (fo=1, routed)           1.490    12.568    ts/taskthreeb/mpthreeOut[4]
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.124    12.692 r  ts/taskthreeb/speaker_inter[4]_i_1/O
                         net (fo=1, routed)           0.000    12.692    ts/taskthreeb_n_5
    SLICE_X32Y82         FDRE                                         r  ts/speaker_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.427    14.768    ts/CLK_IBUF_BUFG
    SLICE_X32Y82         FDRE                                         r  ts/speaker_inter_reg[4]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y82         FDRE (Setup_fdre_C_D)        0.029    15.020    ts/speaker_inter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 1.898ns (25.185%)  route 5.638ns (74.815%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.556     5.077    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.593     8.188    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.312 r  ts/taskthreeb/dmg/U0/g56_b6/O
                         net (fo=1, routed)           0.000     8.312    ts/taskthreeb/dmg/U0/g56_b6_n_0
    SLICE_X11Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_66/O
                         net (fo=1, routed)           0.622     9.145    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_66_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.299     9.444 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     9.444    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_24_n_0
    SLICE_X10Y74         MUXF7 (Prop_muxf7_I1_O)      0.214     9.658 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     9.658    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_11_n_0
    SLICE_X10Y74         MUXF8 (Prop_muxf8_I1_O)      0.088     9.746 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.202    10.948    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_3_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.319    11.267 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           1.222    12.489    ts/taskthreeb/mpthreeOut[6]
    SLICE_X36Y86         LUT5 (Prop_lut5_I0_O)        0.124    12.613 r  ts/taskthreeb/speaker_inter[6]_i_1/O
                         net (fo=1, routed)           0.000    12.613    ts/taskthreeb_n_7
    SLICE_X36Y86         FDRE                                         r  ts/speaker_inter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.430    14.771    ts/CLK_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  ts/speaker_inter_reg[6]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X36Y86         FDRE (Setup_fdre_C_D)        0.029    14.951    ts/speaker_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 1.550ns (21.132%)  route 5.785ns (78.868%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.556     5.077    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.948     8.542    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X33Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.666 r  ts/taskthreeb/dmg/U0/g78_b8/O
                         net (fo=1, routed)           0.000     8.666    ts/taskthreeb/dmg/U0/g78_b8_n_0
    SLICE_X33Y78         MUXF7 (Prop_muxf7_I0_O)      0.238     8.904 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.817     9.721    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_21_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.298    10.019 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.502    10.521    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_8_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I3_O)        0.124    10.645 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.687    11.332    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_2_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.456 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0/O
                         net (fo=1, routed)           0.832    12.288    ts/taskthreeb/mpthreeOut[8]
    SLICE_X29Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.412 r  ts/taskthreeb/speaker_inter[8]_i_1/O
                         net (fo=1, routed)           0.000    12.412    ts/taskthreeb_n_9
    SLICE_X29Y87         FDRE                                         r  ts/speaker_inter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.433    14.774    ts/CLK_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  ts/speaker_inter_reg[8]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X29Y87         FDRE (Setup_fdre_C_D)        0.029    15.026    ts/speaker_inter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 1.927ns (26.183%)  route 5.433ns (73.817%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.556     5.077    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        1.929     7.524    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X2Y48          LUT6 (Prop_lut6_I1_O)        0.124     7.648 r  ts/taskthreeb/dmg/U0/g52_b7/O
                         net (fo=1, routed)           0.000     7.648    ts/taskthreeb/dmg/U0/g52_b7_n_0
    SLICE_X2Y48          MUXF7 (Prop_muxf7_I0_O)      0.241     7.889 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_50/O
                         net (fo=1, routed)           0.859     8.748    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_50_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.298     9.046 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     9.046    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_31_n_0
    SLICE_X3Y47          MUXF7 (Prop_muxf7_I0_O)      0.212     9.258 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     9.258    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_11_n_0
    SLICE_X3Y47          MUXF8 (Prop_muxf8_I1_O)      0.094     9.352 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.106    10.458    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_3_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I3_O)        0.316    10.774 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0/O
                         net (fo=1, routed)           1.538    12.313    ts/taskthreeb/mpthreeOut[7]
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124    12.437 r  ts/taskthreeb/speaker_inter[7]_i_1/O
                         net (fo=1, routed)           0.000    12.437    ts/taskthreeb_n_8
    SLICE_X8Y89          FDRE                                         r  ts/speaker_inter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.438    14.779    ts/CLK_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  ts/speaker_inter_reg[7]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y89          FDRE (Setup_fdre_C_D)        0.077    15.079    ts/speaker_inter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 1.940ns (26.660%)  route 5.337ns (73.340%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.556     5.077    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.036     7.631    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.755 r  ts/taskthreeb/dmg/U0/g69_b0/O
                         net (fo=1, routed)           0.000     7.755    ts/taskthreeb/dmg/U0/g69_b0_n_0
    SLICE_X11Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     7.972 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_42/O
                         net (fo=1, routed)           0.719     8.690    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_42_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.989 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     8.989    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_29_n_0
    SLICE_X11Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     9.227 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     9.227    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_9_n_0
    SLICE_X11Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     9.331 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.205    10.536    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_2_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.316    10.852 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0/O
                         net (fo=1, routed)           1.377    12.230    ts/taskthreeb/mpthreeOut[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.354 r  ts/taskthreeb/speaker_inter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.354    ts/taskthreeb_n_1
    SLICE_X11Y88         FDRE                                         r  ts/speaker_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        1.438    14.779    ts/CLK_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  ts/speaker_inter_reg[0]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.029    15.031    ts/speaker_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  2.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ts/t2/gs4/fc/mtc/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs4/fc/mtc/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.565     1.448    ts/t2/gs4/fc/mtc/CLK_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  ts/t2/gs4/fc/mtc/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ts/t2/gs4/fc/mtc/COUNT_reg[24]/Q
                         net (fo=3, routed)           0.117     1.707    ts/t2/gs4/fc/mtc/COUNT_reg[31]_0[21]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  ts/t2/gs4/fc/mtc/COUNT_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.904    ts/t2/gs4/fc/mtc/COUNT_reg[24]_i_1__7_n_1
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  ts/t2/gs4/fc/mtc/COUNT_reg[28]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.958    ts/t2/gs4/fc/mtc/COUNT_reg[28]_i_1__7_n_8
    SLICE_X9Y100         FDRE                                         r  ts/t2/gs4/fc/mtc/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.922     2.050    ts/t2/gs4/fc/mtc/CLK_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  ts/t2/gs4/fc/mtc/COUNT_reg[28]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.906    ts/t2/gs4/fc/mtc/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ts/t2/gs8/fc/mtc/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs8/fc/mtc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.562     1.445    ts/t2/gs8/fc/mtc/CLK_IBUF_BUFG
    SLICE_X30Y98         FDRE                                         r  ts/t2/gs8/fc/mtc/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ts/t2/gs8/fc/mtc/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.127     1.736    ts/t2/gs8/fc/mtc/COUNT_reg[31]_0[6]
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  ts/t2/gs8/fc/mtc/COUNT_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     1.892    ts/t2/gs8/fc/mtc/COUNT_reg[4]_i_1__10_n_1
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  ts/t2/gs8/fc/mtc/COUNT_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.932    ts/t2/gs8/fc/mtc/COUNT_reg[8]_i_1__10_n_1
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.985 r  ts/t2/gs8/fc/mtc/COUNT_reg[12]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.985    ts/t2/gs8/fc/mtc/COUNT_reg[12]_i_1__10_n_8
    SLICE_X30Y100        FDRE                                         r  ts/t2/gs8/fc/mtc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.917     2.045    ts/t2/gs8/fc/mtc/CLK_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  ts/t2/gs8/fc/mtc/COUNT_reg[12]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    ts/t2/gs8/fc/mtc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ts/t2/gs44/fc/mtc/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs44/fc/mtc/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.565     1.448    ts/t2/gs44/fc/mtc/CLK_IBUF_BUFG
    SLICE_X15Y98         FDRE                                         r  ts/t2/gs44/fc/mtc/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ts/t2/gs44/fc/mtc/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.120     1.710    ts/t2/gs44/fc/mtc/COUNT_reg[11]
    SLICE_X15Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  ts/t2/gs44/fc/mtc/COUNT_reg[8]_i_1__43/CO[3]
                         net (fo=1, routed)           0.000     1.870    ts/t2/gs44/fc/mtc/COUNT_reg[8]_i_1__43_n_1
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  ts/t2/gs44/fc/mtc/COUNT_reg[12]_i_1__43/CO[3]
                         net (fo=1, routed)           0.001     1.909    ts/t2/gs44/fc/mtc/COUNT_reg[12]_i_1__43_n_1
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  ts/t2/gs44/fc/mtc/COUNT_reg[16]_i_1__43/O[0]
                         net (fo=1, routed)           0.000     1.963    ts/t2/gs44/fc/mtc/COUNT_reg[16]_i_1__43_n_8
    SLICE_X15Y100        FDRE                                         r  ts/t2/gs44/fc/mtc/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.921     2.049    ts/t2/gs44/fc/mtc/CLK_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  ts/t2/gs44/fc/mtc/COUNT_reg[16]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.105     1.905    ts/t2/gs44/fc/mtc/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cc20k/mtc/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cc20k/mtc/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.842%)  route 0.119ns (23.158%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.567     1.450    cc20k/mtc/CLK_IBUF_BUFG
    SLICE_X57Y98         FDRE                                         r  cc20k/mtc/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  cc20k/mtc/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.709    cc20k/mtc/COUNT_reg[15]
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  cc20k/mtc/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.869    cc20k/mtc/COUNT_reg[12]_i_1_n_1
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  cc20k/mtc/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    cc20k/mtc/COUNT_reg[16]_i_1_n_1
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  cc20k/mtc/COUNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    cc20k/mtc/COUNT_reg[20]_i_1_n_8
    SLICE_X57Y100        FDRE                                         r  cc20k/mtc/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.920     2.048    cc20k/mtc/CLK_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  cc20k/mtc/COUNT_reg[20]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    cc20k/mtc/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ts/t2/gs4/fc/mtc/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs4/fc/mtc/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.565     1.448    ts/t2/gs4/fc/mtc/CLK_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  ts/t2/gs4/fc/mtc/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ts/t2/gs4/fc/mtc/COUNT_reg[24]/Q
                         net (fo=3, routed)           0.117     1.707    ts/t2/gs4/fc/mtc/COUNT_reg[31]_0[21]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  ts/t2/gs4/fc/mtc/COUNT_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.904    ts/t2/gs4/fc/mtc/COUNT_reg[24]_i_1__7_n_1
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  ts/t2/gs4/fc/mtc/COUNT_reg[28]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.969    ts/t2/gs4/fc/mtc/COUNT_reg[28]_i_1__7_n_6
    SLICE_X9Y100         FDRE                                         r  ts/t2/gs4/fc/mtc/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.922     2.050    ts/t2/gs4/fc/mtc/CLK_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  ts/t2/gs4/fc/mtc/COUNT_reg[30]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.906    ts/t2/gs4/fc/mtc/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ts/t2/gs28/fc/mtc/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs28/fc/mtc/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.392ns (75.076%)  route 0.130ns (24.924%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.565     1.448    ts/t2/gs28/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  ts/t2/gs28/fc/mtc/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ts/t2/gs28/fc/mtc/COUNT_reg[20]/Q
                         net (fo=3, routed)           0.129     1.719    ts/t2/gs28/fc/mtc/COUNT_reg[31]_0[17]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.916 r  ts/t2/gs28/fc/mtc/COUNT_reg[20]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001     1.916    ts/t2/gs28/fc/mtc/COUNT_reg[20]_i_1__29_n_1
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.970 r  ts/t2/gs28/fc/mtc/COUNT_reg[24]_i_1__29/O[0]
                         net (fo=1, routed)           0.000     1.970    ts/t2/gs28/fc/mtc/COUNT_reg[24]_i_1__29_n_8
    SLICE_X13Y100        FDRE                                         r  ts/t2/gs28/fc/mtc/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.921     2.049    ts/t2/gs28/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  ts/t2/gs28/fc/mtc/COUNT_reg[24]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.905    ts/t2/gs28/fc/mtc/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ts/t2/gs41/fc/mtc/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs41/fc/mtc/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.764%)  route 0.139ns (25.236%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.594     1.477    ts/t2/gs41/fc/mtc/CLK_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ts/t2/gs41/fc/mtc/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  ts/t2/gs41/fc/mtc/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.139     1.780    ts/t2/gs41/fc/mtc/COUNT_reg[31]_0[2]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.936 r  ts/t2/gs41/fc/mtc/COUNT_reg[0]_i_1__41/CO[3]
                         net (fo=1, routed)           0.000     1.936    ts/t2/gs41/fc/mtc/COUNT_reg[0]_i_1__41_n_1
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  ts/t2/gs41/fc/mtc/COUNT_reg[4]_i_1__41/CO[3]
                         net (fo=1, routed)           0.001     1.977    ts/t2/gs41/fc/mtc/COUNT_reg[4]_i_1__41_n_1
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.030 r  ts/t2/gs41/fc/mtc/COUNT_reg[8]_i_1__41/O[0]
                         net (fo=1, routed)           0.000     2.030    ts/t2/gs41/fc/mtc/COUNT_reg[8]_i_1__41_n_8
    SLICE_X2Y100         FDRE                                         r  ts/t2/gs41/fc/mtc/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.951     2.079    ts/t2/gs41/fc/mtc/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  ts/t2/gs41/fc/mtc/COUNT_reg[8]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    ts/t2/gs41/fc/mtc/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ts/t2/gs8/fc/mtc/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs8/fc/mtc/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.562     1.445    ts/t2/gs8/fc/mtc/CLK_IBUF_BUFG
    SLICE_X30Y98         FDRE                                         r  ts/t2/gs8/fc/mtc/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ts/t2/gs8/fc/mtc/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.127     1.736    ts/t2/gs8/fc/mtc/COUNT_reg[31]_0[6]
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  ts/t2/gs8/fc/mtc/COUNT_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     1.892    ts/t2/gs8/fc/mtc/COUNT_reg[4]_i_1__10_n_1
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  ts/t2/gs8/fc/mtc/COUNT_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.932    ts/t2/gs8/fc/mtc/COUNT_reg[8]_i_1__10_n_1
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.998 r  ts/t2/gs8/fc/mtc/COUNT_reg[12]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     1.998    ts/t2/gs8/fc/mtc/COUNT_reg[12]_i_1__10_n_6
    SLICE_X30Y100        FDRE                                         r  ts/t2/gs8/fc/mtc/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.917     2.045    ts/t2/gs8/fc/mtc/CLK_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  ts/t2/gs8/fc/mtc/COUNT_reg[14]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    ts/t2/gs8/fc/mtc/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ts/t2/gs44/fc/mtc/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs44/fc/mtc/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.565     1.448    ts/t2/gs44/fc/mtc/CLK_IBUF_BUFG
    SLICE_X15Y98         FDRE                                         r  ts/t2/gs44/fc/mtc/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ts/t2/gs44/fc/mtc/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.120     1.710    ts/t2/gs44/fc/mtc/COUNT_reg[11]
    SLICE_X15Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  ts/t2/gs44/fc/mtc/COUNT_reg[8]_i_1__43/CO[3]
                         net (fo=1, routed)           0.000     1.870    ts/t2/gs44/fc/mtc/COUNT_reg[8]_i_1__43_n_1
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  ts/t2/gs44/fc/mtc/COUNT_reg[12]_i_1__43/CO[3]
                         net (fo=1, routed)           0.001     1.909    ts/t2/gs44/fc/mtc/COUNT_reg[12]_i_1__43_n_1
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  ts/t2/gs44/fc/mtc/COUNT_reg[16]_i_1__43/O[2]
                         net (fo=1, routed)           0.000     1.974    ts/t2/gs44/fc/mtc/COUNT_reg[16]_i_1__43_n_6
    SLICE_X15Y100        FDRE                                         r  ts/t2/gs44/fc/mtc/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.921     2.049    ts/t2/gs44/fc/mtc/CLK_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  ts/t2/gs44/fc/mtc/COUNT_reg[18]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.105     1.905    ts/t2/gs44/fc/mtc/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cc20k/mtc/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cc20k/mtc/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.328%)  route 0.119ns (22.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.567     1.450    cc20k/mtc/CLK_IBUF_BUFG
    SLICE_X57Y98         FDRE                                         r  cc20k/mtc/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  cc20k/mtc/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.709    cc20k/mtc/COUNT_reg[15]
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  cc20k/mtc/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.869    cc20k/mtc/COUNT_reg[12]_i_1_n_1
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  cc20k/mtc/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    cc20k/mtc/COUNT_reg[16]_i_1_n_1
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  cc20k/mtc/COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.974    cc20k/mtc/COUNT_reg[20]_i_1_n_6
    SLICE_X57Y100        FDRE                                         r  cc20k/mtc/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3212, routed)        0.920     2.048    cc20k/mtc/CLK_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  cc20k/mtc/COUNT_reg[22]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    cc20k/mtc/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y53    ts/cc3b20k/mtc/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y53    ts/cc3b20k/mtc/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y53    ts/cc3b20k/mtc/COUNT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y54    ts/cc3b20k/mtc/COUNT_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y54    ts/cc3b20k/mtc/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y65   ts/mpt/al2/cc2b100l/mtc/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y72   ts/mpt/al2/cc2b100l/mtc/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y72   ts/mpt/al2/cc2b100l/mtc/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y65   ts/mpt/al2/cc2b100l/mtc/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y129  ts/t2/gs83/fc/mtc/OUTPUT_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y129  ts/t2/gs72/fc/mtc/COUNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y129  ts/t2/gs72/fc/mtc/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   ts/t2/gs60/fc/mtc/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   ts/t2/gs60/fc/mtc/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y130   ts/t2/gs60/fc/mtc/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y130   ts/t2/gs60/fc/mtc/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y130   ts/t2/gs60/fc/mtc/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y130   ts/t2/gs60/fc/mtc/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y134  ts/t2/gs38/fc/mtc/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y72   ts/mpt/al2/cc2b100l/mtc/COUNT_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y72   ts/mpt/al2/cc2b100l/mtc/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y103  ts/t2/gs27/fc/mtc/COUNT_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y103  ts/t2/gs27/fc/mtc/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y96   ts/t2/gs27/fc/mtc/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y103  ts/t2/gs27/fc/mtc/COUNT_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y103  ts/t2/gs27/fc/mtc/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y103  ts/t2/gs27/fc/mtc/COUNT_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y103  ts/t2/gs27/fc/mtc/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y96   ts/t2/gs27/fc/mtc/COUNT_reg[3]/C



