
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.96

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 2.04 fmax = 489.76

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.36 source latency state[0]$_DFFE_PN0P_/CLK ^
  -0.35 target latency wb_sel_o[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_dat_o[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold262/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold262/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net261 (net)
                  0.08    0.00    0.74 ^ input39/A (sky130_fd_sc_hd__buf_4)
    36    0.17    0.47    0.41    1.15 ^ input39/X (sky130_fd_sc_hd__buf_4)
                                         net38 (net)
                  0.47    0.01    1.16 ^ wb_dat_o[24]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.16   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    18    0.06    0.11    0.20    0.36 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7__leaf_clk (net)
                  0.11    0.00    0.37 ^ wb_dat_o[24]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.37   clock reconvergence pessimism
                          0.45    0.82   library removal time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: write_data[11] (input port clocked by core_clock)
Endpoint: wb_dat_o[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ write_data[11] (in)
                                         write_data[11] (net)
                  0.00    0.00    0.20 ^ input109/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    0.65 ^ input109/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net108 (net)
                  0.04    0.00    0.65 ^ _474_/A0 (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.03    0.13    0.78 ^ _474_/X (sky130_fd_sc_hd__mux2_4)
                                         _086_ (net)
                  0.03    0.00    0.78 ^ wb_dat_o[11]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.78   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    19    0.06    0.11    0.20    0.37 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0__leaf_clk (net)
                  0.11    0.00    0.37 ^ wb_dat_o[11]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.37   clock reconvergence pessimism
                         -0.02    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_adr_o[10]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold262/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold262/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net261 (net)
                  0.08    0.00    0.74 ^ input39/A (sky130_fd_sc_hd__buf_4)
    36    0.17    0.47    0.41    1.15 ^ input39/X (sky130_fd_sc_hd__buf_4)
                                         net38 (net)
                  0.47    0.03    1.18 ^ place260/A (sky130_fd_sc_hd__buf_4)
    45    0.21    0.58    0.57    1.74 ^ place260/X (sky130_fd_sc_hd__buf_4)
                                         net259 (net)
                  0.59    0.04    1.78 ^ wb_adr_o[10]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.78   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    5.16 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.04    0.09    0.19    5.35 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.09    0.00    5.35 ^ wb_adr_o[10]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.35   clock reconvergence pessimism
                          0.10    5.45   library recovery time
                                  5.45   data required time
-----------------------------------------------------------------------------
                                  5.45   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                  3.67   slack (MET)


Startpoint: state[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_dat_o[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.05    0.10    0.20    0.36 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1__leaf_clk (net)
                  0.10    0.00    0.36 ^ state[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.14    0.41    0.78 ^ state[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[0] (net)
                  0.14    0.00    0.78 ^ _280_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.05    0.08    0.85 v _280_/Y (sky130_fd_sc_hd__inv_1)
                                         _000_ (net)
                  0.05    0.00    0.85 v _529_/A (sky130_fd_sc_hd__ha_1)
    12    0.05    0.22    0.36    1.22 v _529_/COUT (sky130_fd_sc_hd__ha_1)
                                         _002_ (net)
                  0.22    0.00    1.22 v _360_/B (sky130_fd_sc_hd__nand2_2)
     1    0.00    0.07    0.12    1.34 ^ _360_/Y (sky130_fd_sc_hd__nand2_2)
                                         _168_ (net)
                  0.07    0.00    1.34 ^ place258/A (sky130_fd_sc_hd__buf_4)
    35    0.24    0.64    0.53    1.87 ^ place258/X (sky130_fd_sc_hd__buf_4)
                                         net257 (net)
                  0.64    0.02    1.89 ^ _502_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.41    2.30 v _502_/X (sky130_fd_sc_hd__mux2_2)
                                         _112_ (net)
                  0.05    0.00    2.30 v wb_dat_o[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.30   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    5.16 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.05    0.10    0.20    5.36 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3__leaf_clk (net)
                  0.10    0.00    5.36 ^ wb_dat_o[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.36   clock reconvergence pessimism
                         -0.10    5.26   library setup time
                                  5.26   data required time
-----------------------------------------------------------------------------
                                  5.26   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_adr_o[10]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold262/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold262/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net261 (net)
                  0.08    0.00    0.74 ^ input39/A (sky130_fd_sc_hd__buf_4)
    36    0.17    0.47    0.41    1.15 ^ input39/X (sky130_fd_sc_hd__buf_4)
                                         net38 (net)
                  0.47    0.03    1.18 ^ place260/A (sky130_fd_sc_hd__buf_4)
    45    0.21    0.58    0.57    1.74 ^ place260/X (sky130_fd_sc_hd__buf_4)
                                         net259 (net)
                  0.59    0.04    1.78 ^ wb_adr_o[10]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.78   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    5.16 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.04    0.09    0.19    5.35 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.09    0.00    5.35 ^ wb_adr_o[10]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.35   clock reconvergence pessimism
                          0.10    5.45   library recovery time
                                  5.45   data required time
-----------------------------------------------------------------------------
                                  5.45   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                  3.67   slack (MET)


Startpoint: state[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_dat_o[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.05    0.10    0.20    0.36 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1__leaf_clk (net)
                  0.10    0.00    0.36 ^ state[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.14    0.41    0.78 ^ state[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[0] (net)
                  0.14    0.00    0.78 ^ _280_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.05    0.08    0.85 v _280_/Y (sky130_fd_sc_hd__inv_1)
                                         _000_ (net)
                  0.05    0.00    0.85 v _529_/A (sky130_fd_sc_hd__ha_1)
    12    0.05    0.22    0.36    1.22 v _529_/COUT (sky130_fd_sc_hd__ha_1)
                                         _002_ (net)
                  0.22    0.00    1.22 v _360_/B (sky130_fd_sc_hd__nand2_2)
     1    0.00    0.07    0.12    1.34 ^ _360_/Y (sky130_fd_sc_hd__nand2_2)
                                         _168_ (net)
                  0.07    0.00    1.34 ^ place258/A (sky130_fd_sc_hd__buf_4)
    35    0.24    0.64    0.53    1.87 ^ place258/X (sky130_fd_sc_hd__buf_4)
                                         net257 (net)
                  0.64    0.02    1.89 ^ _502_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.41    2.30 v _502_/X (sky130_fd_sc_hd__mux2_2)
                                         _112_ (net)
                  0.05    0.00    2.30 v wb_dat_o[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.30   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    5.16 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.05    0.10    0.20    5.36 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3__leaf_clk (net)
                  0.10    0.00    5.36 ^ wb_dat_o[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.36   clock reconvergence pessimism
                         -0.10    5.26   library setup time
                                  5.26   data required time
-----------------------------------------------------------------------------
                                  5.26   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.722526490688324

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4947069883346558

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4834

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.0430469885468483

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.047616999596357346

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9040

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_dat_o[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.20    0.36 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.36 ^ state[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.41    0.78 ^ state[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.85 v _280_/Y (sky130_fd_sc_hd__inv_1)
   0.36    1.22 v _529_/COUT (sky130_fd_sc_hd__ha_1)
   0.12    1.34 ^ _360_/Y (sky130_fd_sc_hd__nand2_2)
   0.53    1.87 ^ place258/X (sky130_fd_sc_hd__buf_4)
   0.43    2.30 v _502_/X (sky130_fd_sc_hd__mux2_2)
   0.00    2.30 v wb_dat_o[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.30   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.20    5.36 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.36 ^ wb_dat_o[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.36   clock reconvergence pessimism
  -0.10    5.26   library setup time
           5.26   data required time
---------------------------------------------------------
           5.26   data required time
          -2.30   data arrival time
---------------------------------------------------------
           2.96   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wb_sel_o[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_sel_o[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.19    0.35 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.35 ^ wb_sel_o[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.70 ^ wb_sel_o[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.05    0.74 v _510_/Y (sky130_fd_sc_hd__nand2_1)
   0.06    0.80 ^ _511_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.80 ^ wb_sel_o[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.80   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.19    0.35 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.35 ^ wb_sel_o[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.35   clock reconvergence pessimism
  -0.03    0.32   library hold time
           0.32   data required time
---------------------------------------------------------
           0.32   data required time
          -0.80   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3495

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3656

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.3006

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.9582

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
128.583848

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.37e-03   2.76e-04   1.34e-09   1.64e-03  39.6%
Combinational          1.35e-03   6.47e-04   1.94e-09   1.99e-03  48.0%
Clock                  2.02e-04   3.13e-04   9.87e-11   5.15e-04  12.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.92e-03   1.24e-03   3.39e-09   4.15e-03 100.0%
                          70.2%      29.8%       0.0%
