
*** Running vivado
    with args -log system_BitSlicer_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_BitSlicer_0_1.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_BitSlicer_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 393.258 ; gain = 65.531
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_BitSlicer_0_1
Command: synth_design -top system_BitSlicer_0_1 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38164
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.625 ; gain = 407.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_BitSlicer_0_1' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_BitSlicer_0_1/synth/system_BitSlicer_0_1.v:53]
INFO: [Synth 8-638] synthesizing module 'BitSlicer' [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Logic.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'BitSlicer' (0#1) [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Logic.vhd:126]
INFO: [Synth 8-6155] done synthesizing module 'system_BitSlicer_0_1' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_BitSlicer_0_1/synth/system_BitSlicer_0_1.v:53]
WARNING: [Synth 8-7129] Port Data_In[31] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[30] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[29] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[28] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[27] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[26] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[25] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[24] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[23] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[22] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[21] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[20] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[19] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[18] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[17] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[16] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[15] in module BitSlicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[14] in module BitSlicer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1308.953 ; gain = 501.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1308.953 ; gain = 501.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1308.953 ; gain = 501.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1308.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1308.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1308.953 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.953 ; gain = 501.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.953 ; gain = 501.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.953 ; gain = 501.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.953 ; gain = 501.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design system_BitSlicer_0_1 has an empty top module
WARNING: [Synth 8-7129] Port Data_In[31] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[30] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[29] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[28] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[27] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[26] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[25] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[24] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[23] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[22] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[21] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[20] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[19] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[18] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[17] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[16] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[15] in module system_BitSlicer_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data_In[14] in module system_BitSlicer_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1308.953 ; gain = 501.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.953 ; gain = 501.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.953 ; gain = 501.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1312.156 ; gain = 504.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1316.910 ; gain = 509.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1316.910 ; gain = 509.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1316.910 ; gain = 509.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1316.910 ; gain = 509.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1316.910 ; gain = 509.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1316.910 ; gain = 509.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1316.910 ; gain = 509.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1316.910 ; gain = 509.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1316.910 ; gain = 509.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1316.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1343.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 68852b23
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1343.309 ; gain = 913.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_BitSlicer_0_1_synth_1/system_BitSlicer_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_BitSlicer_0_1, cache-ID = a6da67a50ce4cbdf
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_BitSlicer_0_1_synth_1/system_BitSlicer_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_BitSlicer_0_1_utilization_synth.rpt -pb system_BitSlicer_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 12:58:02 2023...
