# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../verilog_v2.srcs/sources_1/ip/c_accum_0/sim/c_accum_0.vhd" \
"../../../../verilog_v2.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../verilog_v2.srcs/sources_1/ip/c_addsub_1/sim/c_addsub_1.vhd" \
"../../../../verilog_v2.srcs/sources_1/ip/c_addsub_2/sim/c_addsub_2.vhd" \
"../../../../verilog_v2.srcs/sources_1/ip/div_gen_0_1/sim/div_gen_0.vhd" \
"../../../../verilog_v2.srcs/sources_1/ip/div_gen_0_1/demo_tb/tb_div_gen_0.vhd" \
"../../../../verilog_v2.srcs/sources_1/ip/div_gen_1_1/sim/div_gen_1.vhd" \
"../../../../verilog_v2.srcs/sources_1/ip/div_gen_1_1/demo_tb/tb_div_gen_1.vhd" \

# Do not sort compile order
nosort
