\hypertarget{group___d_m_a__fifo__status__level}{}\section{D\+M\+A\+\_\+fifo\+\_\+status\+\_\+level}
\label{group___d_m_a__fifo__status__level}\index{D\+M\+A\+\_\+fifo\+\_\+status\+\_\+level@{D\+M\+A\+\_\+fifo\+\_\+status\+\_\+level}}
Collaboration diagram for D\+M\+A\+\_\+fifo\+\_\+status\+\_\+level\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___d_m_a__fifo__status__level}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_m_a__fifo__status__level_gace4b567c96b1c95618a4894875d8123b}\label{group___d_m_a__fifo__status__level_gace4b567c96b1c95618a4894875d8123b}} 
\#define {\bfseries D\+M\+A\+\_\+\+F\+I\+F\+O\+Status\+\_\+\+Less1\+Quarter\+Full}~((uint32\+\_\+t)0x00000000 $<$$<$ 3)
\item 
\mbox{\Hypertarget{group___d_m_a__fifo__status__level_ga258d41ce51005eea1c5a69fcf07d8e42}\label{group___d_m_a__fifo__status__level_ga258d41ce51005eea1c5a69fcf07d8e42}} 
\#define {\bfseries D\+M\+A\+\_\+\+F\+I\+F\+O\+Status\+\_\+1\+Quarter\+Full}~((uint32\+\_\+t)0x00000001 $<$$<$ 3)
\item 
\mbox{\Hypertarget{group___d_m_a__fifo__status__level_ga0dd0faeb4ac9de3dbdcd7ca6dd5bb9e4}\label{group___d_m_a__fifo__status__level_ga0dd0faeb4ac9de3dbdcd7ca6dd5bb9e4}} 
\#define {\bfseries D\+M\+A\+\_\+\+F\+I\+F\+O\+Status\+\_\+\+Half\+Full}~((uint32\+\_\+t)0x00000002 $<$$<$ 3)
\item 
\mbox{\Hypertarget{group___d_m_a__fifo__status__level_ga418c64b77f903c558471d22eeabde439}\label{group___d_m_a__fifo__status__level_ga418c64b77f903c558471d22eeabde439}} 
\#define {\bfseries D\+M\+A\+\_\+\+F\+I\+F\+O\+Status\+\_\+3\+Quarters\+Full}~((uint32\+\_\+t)0x00000003 $<$$<$ 3)
\item 
\mbox{\Hypertarget{group___d_m_a__fifo__status__level_gaacba9ad22e39ed92d2b4ae9ebece654c}\label{group___d_m_a__fifo__status__level_gaacba9ad22e39ed92d2b4ae9ebece654c}} 
\#define {\bfseries D\+M\+A\+\_\+\+F\+I\+F\+O\+Status\+\_\+\+Empty}~((uint32\+\_\+t)0x00000004 $<$$<$ 3)
\item 
\mbox{\Hypertarget{group___d_m_a__fifo__status__level_gaf7ea7373a08730e773cbc048c9965dc2}\label{group___d_m_a__fifo__status__level_gaf7ea7373a08730e773cbc048c9965dc2}} 
\#define {\bfseries D\+M\+A\+\_\+\+F\+I\+F\+O\+Status\+\_\+\+Full}~((uint32\+\_\+t)0x00000005 $<$$<$ 3)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+S\+T\+A\+T\+US}(S\+T\+A\+T\+US)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a__fifo__status__level_ga6980114eab3b3eea701f3802dd97dc12}\label{group___d_m_a__fifo__status__level_ga6980114eab3b3eea701f3802dd97dc12}} 
\index{D\+M\+A\+\_\+fifo\+\_\+status\+\_\+level@{D\+M\+A\+\_\+fifo\+\_\+status\+\_\+level}!I\+S\+\_\+\+D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+S\+T\+A\+T\+US@{I\+S\+\_\+\+D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+S\+T\+A\+T\+US}}
\index{I\+S\+\_\+\+D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+S\+T\+A\+T\+US@{I\+S\+\_\+\+D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+S\+T\+A\+T\+US}!D\+M\+A\+\_\+fifo\+\_\+status\+\_\+level@{D\+M\+A\+\_\+fifo\+\_\+status\+\_\+level}}
\subsubsection{\texorpdfstring{I\+S\+\_\+\+D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+S\+T\+A\+T\+US}{IS\_DMA\_FIFO\_STATUS}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+S\+T\+A\+T\+US(\begin{DoxyParamCaption}\item[{}]{S\+T\+A\+T\+US }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
(((STATUS) == DMA\_FIFOStatus\_Less1QuarterFull ) || \(\backslash\)
                                    ((STATUS) == DMA\_FIFOStatus\_HalfFull)          || \(\backslash\)
                                    ((STATUS) == DMA\_FIFOStatus\_1QuarterFull)      || \(\backslash\)
                                    ((STATUS) == DMA\_FIFOStatus\_3QuartersFull)     || \(\backslash\)
                                    ((STATUS) == DMA\_FIFOStatus\_Full)              || \(\backslash\)
                                    ((STATUS) == DMA\_FIFOStatus\_Empty))
\end{DoxyCode}


Definition at line 341 of file stm32f4xx\+\_\+dma.\+h.

