/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2021-2022 NXP
 */

/* NVRAM offset and size for SIUL2_0 module */
#define SOC_REVISION_OFFSET		(0x0)
#define PCIE_VARIANT_OFFSET		(0x4)

/* NVRAM offset and size for SIUL2_1 module */
#define SERDES_PRESENCE_OFFSET	(0x0)

#define NVRAM_CELL_SIZE			(0x4)
