// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

// and_gate( a, b, out );

// assign the AND gate as a function to out

function and_gate( a, b, out )
{
  // out = a & b;
  out = a & b;
}

// design the module

// and_gate( a, b, out );
endmodule
