// Seed: 1228863915
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wand id_2,
    output tri1 id_3,
    output tri id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    output uwire id_8,
    output uwire id_9,
    output tri0 id_10
);
  assign id_2 = id_1 - -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd3,
    parameter id_1 = 32'd88
) (
    input wor _id_0,
    input wire _id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4
    , id_10,
    input uwire id_5,
    output tri1 id_6,
    output wor id_7,
    input uwire id_8
);
  logic [1 'h0 : 1] id_11;
  ;
  assign id_6 = id_5;
  always @("" or posedge -1) id_10 = id_11;
  assign id_10 = 1;
  assign id_7  = id_3;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_7,
      id_7,
      id_6,
      id_3,
      id_6,
      id_8,
      id_7,
      id_6,
      id_6
  );
  assign id_6 = 1 == "";
  wire [id_1 : 1 'b0] id_12;
  wire [id_0 : -1] id_13;
endmodule
