Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'shift_ram'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'shift_ram'...
Delivering associated files for 'shift_ram'...
Generating implementation netlist for 'shift_ram'...
INFO:sim - Pre-processing HDL files for 'shift_ram'...
Running synthesis for 'shift_ram'
Running ngcbuild...
Writing VEO instantiation template for 'shift_ram'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'shift_ram'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/_cg/shift
_ram
Delivered 1 file into directory
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/_cg/shift
_ram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'shift_ram'...
Generating ISE project...
XCO file found: shift_ram.xco
XMDF file found: shift_ram_xmdf.tcl
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/_cg/shift
_ram.asy -view all -origin_type imported
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/_cg/shift
_ram.ngc -view all -origin_type created
Checking file
"/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/_cg/shif
t_ram.ngc" for project device match ...
File
"/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/_cg/shif
t_ram.ngc" device information matches project device.
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/_cg/shift
_ram.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/_cg/s
   hift_ram.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/_cg/shift
_ram.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/shift_ram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
