Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.0.1.281.2

Wed Mar 25 21:37:49 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt Addatone_ICE40_impl_1.twr Addatone_ICE40_impl_1.udb -gui -msgset D:/Eurorack/Addatone/Addatone_ICE40/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock Main_Clock
        2.2  Clock pll_48/lscc_pll_inst/i_Clock_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/lscc_pll_inst/u_PLL_B/OUTCORE }] 
create_clock -name {pll_48/lscc_pll_inst/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "Main_Clock"
=======================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From Main_Clock                        |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.724 ns |         48.253 MHz 
Minimum Pulse Width Period              |                                                              
-------------------------               |                                                              
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.340 ns |        746.269 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_48/lscc_pll_inst/i_Clock_c    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_48/lscc_pll_inst/i_Clock_c"
=======================
create_clock -name {pll_48/lscc_pll_inst/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
  Clock pll_48/lscc_pll_inst/i_Clock_c  |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_48/lscc_pll_inst/i_Clock_c    |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |           1.340 ns |        746.269 MHz 
Minimum Pulse Width Period              |                                                              
-------------------------               |                                                              
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.340 ns |        746.269 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
  Clock pll_48/lscc_pll_inst/i_Clock_c  |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From Main_Clock                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 71.4616%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{sample_position/Accumulated_Offset_i0_i14/SP   sample_position/Accumulated_Offset_i0_i15/SP}              
                                         |    0.109 ns 
{sample_position/Accumulated_Offset_i0_i12/SP   sample_position/Accumulated_Offset_i0_i13/SP}              
                                         |    0.109 ns 
{sample_position/Accumulated_Offset_i0_i10/SP   sample_position/Accumulated_Offset_i0_i11/SP}              
                                         |    0.109 ns 
{sample_position/Accumulated_Offset_i0_i8/SP   sample_position/Accumulated_Offset_i0_i9/SP}              
                                         |    0.109 ns 
{sample_position/Accumulated_Offset_i0_i6/SP   sample_position/Accumulated_Offset_i0_i7/SP}              
                                         |    0.785 ns 
{sample_position/Accumulated_Offset_i0_i4/SP   sample_position/Accumulated_Offset_i0_i5/SP}              
                                         |    0.785 ns 
{sample_position/Accumulated_Offset_i0_i2/SP   sample_position/Accumulated_Offset_i0_i3/SP}              
                                         |    0.785 ns 
{sample_position/Accumulated_Offset_i0_i1/SP   sample_position/Accumulated_Offset_i0_i0/SP}              
                                         |    0.785 ns 
genadder[1].adder/Working_Total__i11/D   |    3.008 ns 
genadder[0].adder/Working_Total__i11/D   |    3.088 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/WDATA9              
                                         |    2.596 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/WDATA11              
                                         |    2.596 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/WDATA13              
                                         |    2.596 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/WDATA15              
                                         |    2.596 ns 
sample_output/SM_Sample_Output__i1/D     |    3.112 ns 
sample_output/Output_Data__i1/D          |    3.112 ns 
Adder_Start__i0/D                        |    3.112 ns 
sample_position/Accumulated_Offset_i0_i6/D              
                                         |    3.112 ns 
sample_position/Accumulated_Offset_i0_i5/D              
                                         |    3.112 ns 
sample_position/SM_Sample_Position__i1/D |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
sample_output/dac/o_SPI_Data/Q          |          No required time
sample_output/dac/o_SPI_CS/Q            |          No required time
adc/Clock_Stable_c/Q                    |          No required time
adc/CS_Stable_c/Q                       |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
sample_position/Sample_Position__i15/SR |           No arrival time
{sample_position/Sample_Position__i13/SR   sample_position/Sample_Position__i14/SR}                           
                                        |           No arrival time
{sample_position/Sample_Position__i11/SR   sample_position/Sample_Position__i12/SR}                           
                                        |           No arrival time
{sample_position/Sample_Position__i9/SR   sample_position/Sample_Position__i10/SR}                           
                                        |           No arrival time
{sample_position/Sample_Position__i7/SR   sample_position/Sample_Position__i8/SR}                           
                                        |           No arrival time
{sample_position/Sample_Position__i5/SR   sample_position/Sample_Position__i6/SR}                           
                                        |           No arrival time
{sample_position/Sample_Position__i3/SR   sample_position/Sample_Position__i4/SR}                           
                                        |           No arrival time
{sample_position/Sample_Position__i1/SR   sample_position/Sample_Position__i2/SR}                           
                                        |           No arrival time
sample_position/Sample_Position__i0/SR  |           No arrival time
sample_output/r_Sample_L__i18/SR        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        58
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 4 Start or End Points      |           Type           
-------------------------------------------------------------------
o_DAC_MOSI                              |                    output
test                                    |                    output
o_DAC_CS                                |                    output
o_DAC_SCK                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         4
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
Comb_Interval_i1                        |                  No Clock
Frequency_i7                            |                  No Clock
Comb_Interval_i5                        |                  No Clock
test_i0                                 |                  No Clock
Frequency_i1                            |                  No Clock
Harmonic_Scale_i1                       |                  No Clock
Frequency_i3                            |                  No Clock
Frequency_i5                            |                  No Clock
Frequency_i11                           |                  No Clock
Frequency_i9                            |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       652
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_1027__i0/Q  (SLICE_R14C4A)
Path End         : {sample_position/Accumulated_Offset_i0_i14/SP   sample_position/Accumulated_Offset_i0_i15/SP}  (SLICE_R16C8C)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 56.2% (route), 43.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.109 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Frequency_1027__i0/CK->sample_position/Accumulated_Frequency_1027__i0/Q
                                          SLICE_R14C4A    CLK_TO_Q1_DELAY  1.391        13.395  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY        2.954        16.349  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R15C7A    D0_TO_F0_DELAY   0.477        16.826  1       
sample_position/n4_adj_1114                               NET DELAY        0.305        17.131  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R15C7A    C1_TO_F1_DELAY   0.477        17.608  1       
sample_position/n6_adj_1112                               NET DELAY        0.305        17.913  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R15C7B    C0_TO_F0_DELAY   0.477        18.390  1       
sample_position/n8                                        NET DELAY        0.305        18.695  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R15C7B    C1_TO_F1_DELAY   0.477        19.172  1       
sample_position/n10                                       NET DELAY        0.305        19.477  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R15C7C    C0_TO_F0_DELAY   0.477        19.954  1       
sample_position/n12_adj_1111                              NET DELAY        0.305        20.259  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R15C7C    C1_TO_F1_DELAY   0.477        20.736  1       
sample_position/n14_adj_1110                              NET DELAY        0.305        21.041  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R15C7D    C0_TO_F0_DELAY   0.477        21.518  1       
sample_position/n16_adj_1109                              NET DELAY        0.305        21.823  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R15C7D    C1_TO_F1_DELAY   0.477        22.300  1       
sample_position/n18                                       NET DELAY        0.305        22.605  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R15C8A    C0_TO_F0_DELAY   0.477        23.082  1       
sample_position/n20                                       NET DELAY        0.305        23.387  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R15C8A    C1_TO_F1_DELAY   0.477        23.864  1       
sample_position/n22                                       NET DELAY        0.305        24.169  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY   0.477        24.646  1       
sample_position/n24                                       NET DELAY        0.305        24.951  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY   0.477        25.428  1       
sample_position/n26                                       NET DELAY        0.305        25.733  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R15C8C    C0_TO_F0_DELAY   0.477        26.210  1       
sample_position/n28                                       NET DELAY        0.305        26.515  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R15C8C    C1_TO_F1_DELAY   0.477        26.992  1       
sample_position/n30                                       NET DELAY        0.305        27.297  1       
sample_position/i1_4_lut_adj_409/A->sample_position/i1_4_lut_adj_409/Z
                                          SLICE_R15C8D    C0_TO_F0_DELAY   0.477        27.774  1       
sample_position/n4                                        NET DELAY        0.305        28.079  1       
sample_position/i3_4_lut/D->sample_position/i3_4_lut/Z
                                          SLICE_R15C8D    C1_TO_F1_DELAY   0.450        28.529  8       
sample_position/n5499 ( CE )                              NET DELAY        4.000        32.529  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -32.529  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.109  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_1027__i0/Q  (SLICE_R14C4A)
Path End         : {sample_position/Accumulated_Offset_i0_i12/SP   sample_position/Accumulated_Offset_i0_i13/SP}  (SLICE_R16C8A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 56.2% (route), 43.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.109 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Frequency_1027__i0/CK->sample_position/Accumulated_Frequency_1027__i0/Q
                                          SLICE_R14C4A    CLK_TO_Q1_DELAY  1.391        13.395  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY        2.954        16.349  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R15C7A    D0_TO_F0_DELAY   0.477        16.826  1       
sample_position/n4_adj_1114                               NET DELAY        0.305        17.131  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R15C7A    C1_TO_F1_DELAY   0.477        17.608  1       
sample_position/n6_adj_1112                               NET DELAY        0.305        17.913  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R15C7B    C0_TO_F0_DELAY   0.477        18.390  1       
sample_position/n8                                        NET DELAY        0.305        18.695  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R15C7B    C1_TO_F1_DELAY   0.477        19.172  1       
sample_position/n10                                       NET DELAY        0.305        19.477  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R15C7C    C0_TO_F0_DELAY   0.477        19.954  1       
sample_position/n12_adj_1111                              NET DELAY        0.305        20.259  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R15C7C    C1_TO_F1_DELAY   0.477        20.736  1       
sample_position/n14_adj_1110                              NET DELAY        0.305        21.041  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R15C7D    C0_TO_F0_DELAY   0.477        21.518  1       
sample_position/n16_adj_1109                              NET DELAY        0.305        21.823  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R15C7D    C1_TO_F1_DELAY   0.477        22.300  1       
sample_position/n18                                       NET DELAY        0.305        22.605  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R15C8A    C0_TO_F0_DELAY   0.477        23.082  1       
sample_position/n20                                       NET DELAY        0.305        23.387  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R15C8A    C1_TO_F1_DELAY   0.477        23.864  1       
sample_position/n22                                       NET DELAY        0.305        24.169  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY   0.477        24.646  1       
sample_position/n24                                       NET DELAY        0.305        24.951  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY   0.477        25.428  1       
sample_position/n26                                       NET DELAY        0.305        25.733  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R15C8C    C0_TO_F0_DELAY   0.477        26.210  1       
sample_position/n28                                       NET DELAY        0.305        26.515  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R15C8C    C1_TO_F1_DELAY   0.477        26.992  1       
sample_position/n30                                       NET DELAY        0.305        27.297  1       
sample_position/i1_4_lut_adj_409/A->sample_position/i1_4_lut_adj_409/Z
                                          SLICE_R15C8D    C0_TO_F0_DELAY   0.477        27.774  1       
sample_position/n4                                        NET DELAY        0.305        28.079  1       
sample_position/i3_4_lut/D->sample_position/i3_4_lut/Z
                                          SLICE_R15C8D    C1_TO_F1_DELAY   0.450        28.529  8       
sample_position/n5499 ( CE )                              NET DELAY        4.000        32.529  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -32.529  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.109  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_1027__i0/Q  (SLICE_R14C4A)
Path End         : {sample_position/Accumulated_Offset_i0_i10/SP   sample_position/Accumulated_Offset_i0_i11/SP}  (SLICE_R16C8D)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 56.2% (route), 43.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.109 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Frequency_1027__i0/CK->sample_position/Accumulated_Frequency_1027__i0/Q
                                          SLICE_R14C4A    CLK_TO_Q1_DELAY  1.391        13.395  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY        2.954        16.349  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R15C7A    D0_TO_F0_DELAY   0.477        16.826  1       
sample_position/n4_adj_1114                               NET DELAY        0.305        17.131  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R15C7A    C1_TO_F1_DELAY   0.477        17.608  1       
sample_position/n6_adj_1112                               NET DELAY        0.305        17.913  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R15C7B    C0_TO_F0_DELAY   0.477        18.390  1       
sample_position/n8                                        NET DELAY        0.305        18.695  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R15C7B    C1_TO_F1_DELAY   0.477        19.172  1       
sample_position/n10                                       NET DELAY        0.305        19.477  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R15C7C    C0_TO_F0_DELAY   0.477        19.954  1       
sample_position/n12_adj_1111                              NET DELAY        0.305        20.259  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R15C7C    C1_TO_F1_DELAY   0.477        20.736  1       
sample_position/n14_adj_1110                              NET DELAY        0.305        21.041  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R15C7D    C0_TO_F0_DELAY   0.477        21.518  1       
sample_position/n16_adj_1109                              NET DELAY        0.305        21.823  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R15C7D    C1_TO_F1_DELAY   0.477        22.300  1       
sample_position/n18                                       NET DELAY        0.305        22.605  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R15C8A    C0_TO_F0_DELAY   0.477        23.082  1       
sample_position/n20                                       NET DELAY        0.305        23.387  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R15C8A    C1_TO_F1_DELAY   0.477        23.864  1       
sample_position/n22                                       NET DELAY        0.305        24.169  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY   0.477        24.646  1       
sample_position/n24                                       NET DELAY        0.305        24.951  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY   0.477        25.428  1       
sample_position/n26                                       NET DELAY        0.305        25.733  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R15C8C    C0_TO_F0_DELAY   0.477        26.210  1       
sample_position/n28                                       NET DELAY        0.305        26.515  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R15C8C    C1_TO_F1_DELAY   0.477        26.992  1       
sample_position/n30                                       NET DELAY        0.305        27.297  1       
sample_position/i1_4_lut_adj_409/A->sample_position/i1_4_lut_adj_409/Z
                                          SLICE_R15C8D    C0_TO_F0_DELAY   0.477        27.774  1       
sample_position/n4                                        NET DELAY        0.305        28.079  1       
sample_position/i3_4_lut/D->sample_position/i3_4_lut/Z
                                          SLICE_R15C8D    C1_TO_F1_DELAY   0.450        28.529  8       
sample_position/n5499 ( CE )                              NET DELAY        4.000        32.529  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -32.529  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.109  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_1027__i0/Q  (SLICE_R14C4A)
Path End         : {sample_position/Accumulated_Offset_i0_i8/SP   sample_position/Accumulated_Offset_i0_i9/SP}  (SLICE_R16C8B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 56.2% (route), 43.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.109 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Frequency_1027__i0/CK->sample_position/Accumulated_Frequency_1027__i0/Q
                                          SLICE_R14C4A    CLK_TO_Q1_DELAY  1.391        13.395  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY        2.954        16.349  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R15C7A    D0_TO_F0_DELAY   0.477        16.826  1       
sample_position/n4_adj_1114                               NET DELAY        0.305        17.131  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R15C7A    C1_TO_F1_DELAY   0.477        17.608  1       
sample_position/n6_adj_1112                               NET DELAY        0.305        17.913  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R15C7B    C0_TO_F0_DELAY   0.477        18.390  1       
sample_position/n8                                        NET DELAY        0.305        18.695  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R15C7B    C1_TO_F1_DELAY   0.477        19.172  1       
sample_position/n10                                       NET DELAY        0.305        19.477  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R15C7C    C0_TO_F0_DELAY   0.477        19.954  1       
sample_position/n12_adj_1111                              NET DELAY        0.305        20.259  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R15C7C    C1_TO_F1_DELAY   0.477        20.736  1       
sample_position/n14_adj_1110                              NET DELAY        0.305        21.041  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R15C7D    C0_TO_F0_DELAY   0.477        21.518  1       
sample_position/n16_adj_1109                              NET DELAY        0.305        21.823  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R15C7D    C1_TO_F1_DELAY   0.477        22.300  1       
sample_position/n18                                       NET DELAY        0.305        22.605  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R15C8A    C0_TO_F0_DELAY   0.477        23.082  1       
sample_position/n20                                       NET DELAY        0.305        23.387  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R15C8A    C1_TO_F1_DELAY   0.477        23.864  1       
sample_position/n22                                       NET DELAY        0.305        24.169  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY   0.477        24.646  1       
sample_position/n24                                       NET DELAY        0.305        24.951  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY   0.477        25.428  1       
sample_position/n26                                       NET DELAY        0.305        25.733  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R15C8C    C0_TO_F0_DELAY   0.477        26.210  1       
sample_position/n28                                       NET DELAY        0.305        26.515  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R15C8C    C1_TO_F1_DELAY   0.477        26.992  1       
sample_position/n30                                       NET DELAY        0.305        27.297  1       
sample_position/i1_4_lut_adj_409/A->sample_position/i1_4_lut_adj_409/Z
                                          SLICE_R15C8D    C0_TO_F0_DELAY   0.477        27.774  1       
sample_position/n4                                        NET DELAY        0.305        28.079  1       
sample_position/i3_4_lut/D->sample_position/i3_4_lut/Z
                                          SLICE_R15C8D    C1_TO_F1_DELAY   0.450        28.529  8       
sample_position/n5499 ( CE )                              NET DELAY        4.000        32.529  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -32.529  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.109  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_1027__i0/Q  (SLICE_R14C4A)
Path End         : {sample_position/Accumulated_Offset_i0_i6/SP   sample_position/Accumulated_Offset_i0_i7/SP}  (SLICE_R16C7A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 54.7% (route), 45.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.785 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Frequency_1027__i0/CK->sample_position/Accumulated_Frequency_1027__i0/Q
                                          SLICE_R14C4A    CLK_TO_Q1_DELAY  1.391        13.395  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY        2.954        16.349  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R15C7A    D0_TO_F0_DELAY   0.477        16.826  1       
sample_position/n4_adj_1114                               NET DELAY        0.305        17.131  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R15C7A    C1_TO_F1_DELAY   0.477        17.608  1       
sample_position/n6_adj_1112                               NET DELAY        0.305        17.913  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R15C7B    C0_TO_F0_DELAY   0.477        18.390  1       
sample_position/n8                                        NET DELAY        0.305        18.695  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R15C7B    C1_TO_F1_DELAY   0.477        19.172  1       
sample_position/n10                                       NET DELAY        0.305        19.477  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R15C7C    C0_TO_F0_DELAY   0.477        19.954  1       
sample_position/n12_adj_1111                              NET DELAY        0.305        20.259  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R15C7C    C1_TO_F1_DELAY   0.477        20.736  1       
sample_position/n14_adj_1110                              NET DELAY        0.305        21.041  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R15C7D    C0_TO_F0_DELAY   0.477        21.518  1       
sample_position/n16_adj_1109                              NET DELAY        0.305        21.823  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R15C7D    C1_TO_F1_DELAY   0.477        22.300  1       
sample_position/n18                                       NET DELAY        0.305        22.605  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R15C8A    C0_TO_F0_DELAY   0.477        23.082  1       
sample_position/n20                                       NET DELAY        0.305        23.387  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R15C8A    C1_TO_F1_DELAY   0.477        23.864  1       
sample_position/n22                                       NET DELAY        0.305        24.169  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY   0.477        24.646  1       
sample_position/n24                                       NET DELAY        0.305        24.951  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY   0.477        25.428  1       
sample_position/n26                                       NET DELAY        0.305        25.733  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R15C8C    C0_TO_F0_DELAY   0.477        26.210  1       
sample_position/n28                                       NET DELAY        0.305        26.515  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R15C8C    C1_TO_F1_DELAY   0.477        26.992  1       
sample_position/n30                                       NET DELAY        0.305        27.297  1       
sample_position/i1_4_lut_adj_409/A->sample_position/i1_4_lut_adj_409/Z
                                          SLICE_R15C8D    C0_TO_F0_DELAY   0.477        27.774  1       
sample_position/n4                                        NET DELAY        0.305        28.079  1       
sample_position/i3_4_lut/D->sample_position/i3_4_lut/Z
                                          SLICE_R15C8D    C1_TO_F1_DELAY   0.450        28.529  8       
sample_position/n5499 ( CE )                              NET DELAY        3.324        31.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.785  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_1027__i0/Q  (SLICE_R14C4A)
Path End         : {sample_position/Accumulated_Offset_i0_i4/SP   sample_position/Accumulated_Offset_i0_i5/SP}  (SLICE_R16C7C)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 54.7% (route), 45.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.785 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Frequency_1027__i0/CK->sample_position/Accumulated_Frequency_1027__i0/Q
                                          SLICE_R14C4A    CLK_TO_Q1_DELAY  1.391        13.395  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY        2.954        16.349  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R15C7A    D0_TO_F0_DELAY   0.477        16.826  1       
sample_position/n4_adj_1114                               NET DELAY        0.305        17.131  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R15C7A    C1_TO_F1_DELAY   0.477        17.608  1       
sample_position/n6_adj_1112                               NET DELAY        0.305        17.913  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R15C7B    C0_TO_F0_DELAY   0.477        18.390  1       
sample_position/n8                                        NET DELAY        0.305        18.695  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R15C7B    C1_TO_F1_DELAY   0.477        19.172  1       
sample_position/n10                                       NET DELAY        0.305        19.477  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R15C7C    C0_TO_F0_DELAY   0.477        19.954  1       
sample_position/n12_adj_1111                              NET DELAY        0.305        20.259  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R15C7C    C1_TO_F1_DELAY   0.477        20.736  1       
sample_position/n14_adj_1110                              NET DELAY        0.305        21.041  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R15C7D    C0_TO_F0_DELAY   0.477        21.518  1       
sample_position/n16_adj_1109                              NET DELAY        0.305        21.823  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R15C7D    C1_TO_F1_DELAY   0.477        22.300  1       
sample_position/n18                                       NET DELAY        0.305        22.605  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R15C8A    C0_TO_F0_DELAY   0.477        23.082  1       
sample_position/n20                                       NET DELAY        0.305        23.387  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R15C8A    C1_TO_F1_DELAY   0.477        23.864  1       
sample_position/n22                                       NET DELAY        0.305        24.169  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY   0.477        24.646  1       
sample_position/n24                                       NET DELAY        0.305        24.951  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY   0.477        25.428  1       
sample_position/n26                                       NET DELAY        0.305        25.733  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R15C8C    C0_TO_F0_DELAY   0.477        26.210  1       
sample_position/n28                                       NET DELAY        0.305        26.515  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R15C8C    C1_TO_F1_DELAY   0.477        26.992  1       
sample_position/n30                                       NET DELAY        0.305        27.297  1       
sample_position/i1_4_lut_adj_409/A->sample_position/i1_4_lut_adj_409/Z
                                          SLICE_R15C8D    C0_TO_F0_DELAY   0.477        27.774  1       
sample_position/n4                                        NET DELAY        0.305        28.079  1       
sample_position/i3_4_lut/D->sample_position/i3_4_lut/Z
                                          SLICE_R15C8D    C1_TO_F1_DELAY   0.450        28.529  8       
sample_position/n5499 ( CE )                              NET DELAY        3.324        31.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.785  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_1027__i0/Q  (SLICE_R14C4A)
Path End         : {sample_position/Accumulated_Offset_i0_i2/SP   sample_position/Accumulated_Offset_i0_i3/SP}  (SLICE_R16C7D)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 54.7% (route), 45.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.785 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Frequency_1027__i0/CK->sample_position/Accumulated_Frequency_1027__i0/Q
                                          SLICE_R14C4A    CLK_TO_Q1_DELAY  1.391        13.395  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY        2.954        16.349  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R15C7A    D0_TO_F0_DELAY   0.477        16.826  1       
sample_position/n4_adj_1114                               NET DELAY        0.305        17.131  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R15C7A    C1_TO_F1_DELAY   0.477        17.608  1       
sample_position/n6_adj_1112                               NET DELAY        0.305        17.913  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R15C7B    C0_TO_F0_DELAY   0.477        18.390  1       
sample_position/n8                                        NET DELAY        0.305        18.695  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R15C7B    C1_TO_F1_DELAY   0.477        19.172  1       
sample_position/n10                                       NET DELAY        0.305        19.477  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R15C7C    C0_TO_F0_DELAY   0.477        19.954  1       
sample_position/n12_adj_1111                              NET DELAY        0.305        20.259  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R15C7C    C1_TO_F1_DELAY   0.477        20.736  1       
sample_position/n14_adj_1110                              NET DELAY        0.305        21.041  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R15C7D    C0_TO_F0_DELAY   0.477        21.518  1       
sample_position/n16_adj_1109                              NET DELAY        0.305        21.823  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R15C7D    C1_TO_F1_DELAY   0.477        22.300  1       
sample_position/n18                                       NET DELAY        0.305        22.605  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R15C8A    C0_TO_F0_DELAY   0.477        23.082  1       
sample_position/n20                                       NET DELAY        0.305        23.387  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R15C8A    C1_TO_F1_DELAY   0.477        23.864  1       
sample_position/n22                                       NET DELAY        0.305        24.169  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY   0.477        24.646  1       
sample_position/n24                                       NET DELAY        0.305        24.951  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY   0.477        25.428  1       
sample_position/n26                                       NET DELAY        0.305        25.733  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R15C8C    C0_TO_F0_DELAY   0.477        26.210  1       
sample_position/n28                                       NET DELAY        0.305        26.515  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R15C8C    C1_TO_F1_DELAY   0.477        26.992  1       
sample_position/n30                                       NET DELAY        0.305        27.297  1       
sample_position/i1_4_lut_adj_409/A->sample_position/i1_4_lut_adj_409/Z
                                          SLICE_R15C8D    C0_TO_F0_DELAY   0.477        27.774  1       
sample_position/n4                                        NET DELAY        0.305        28.079  1       
sample_position/i3_4_lut/D->sample_position/i3_4_lut/Z
                                          SLICE_R15C8D    C1_TO_F1_DELAY   0.450        28.529  8       
sample_position/n5499 ( CE )                              NET DELAY        3.324        31.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.785  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_1027__i0/Q  (SLICE_R14C4A)
Path End         : {sample_position/Accumulated_Offset_i0_i1/SP   sample_position/Accumulated_Offset_i0_i0/SP}  (SLICE_R16C7B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 54.7% (route), 45.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.785 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Frequency_1027__i0/CK->sample_position/Accumulated_Frequency_1027__i0/Q
                                          SLICE_R14C4A    CLK_TO_Q1_DELAY  1.391        13.395  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY        2.954        16.349  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE_R15C7A    D0_TO_F0_DELAY   0.477        16.826  1       
sample_position/n4_adj_1114                               NET DELAY        0.305        17.131  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE_R15C7A    C1_TO_F1_DELAY   0.477        17.608  1       
sample_position/n6_adj_1112                               NET DELAY        0.305        17.913  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE_R15C7B    C0_TO_F0_DELAY   0.477        18.390  1       
sample_position/n8                                        NET DELAY        0.305        18.695  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE_R15C7B    C1_TO_F1_DELAY   0.477        19.172  1       
sample_position/n10                                       NET DELAY        0.305        19.477  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE_R15C7C    C0_TO_F0_DELAY   0.477        19.954  1       
sample_position/n12_adj_1111                              NET DELAY        0.305        20.259  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE_R15C7C    C1_TO_F1_DELAY   0.477        20.736  1       
sample_position/n14_adj_1110                              NET DELAY        0.305        21.041  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE_R15C7D    C0_TO_F0_DELAY   0.477        21.518  1       
sample_position/n16_adj_1109                              NET DELAY        0.305        21.823  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE_R15C7D    C1_TO_F1_DELAY   0.477        22.300  1       
sample_position/n18                                       NET DELAY        0.305        22.605  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE_R15C8A    C0_TO_F0_DELAY   0.477        23.082  1       
sample_position/n20                                       NET DELAY        0.305        23.387  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE_R15C8A    C1_TO_F1_DELAY   0.477        23.864  1       
sample_position/n22                                       NET DELAY        0.305        24.169  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY   0.477        24.646  1       
sample_position/n24                                       NET DELAY        0.305        24.951  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY   0.477        25.428  1       
sample_position/n26                                       NET DELAY        0.305        25.733  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE_R15C8C    C0_TO_F0_DELAY   0.477        26.210  1       
sample_position/n28                                       NET DELAY        0.305        26.515  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE_R15C8C    C1_TO_F1_DELAY   0.477        26.992  1       
sample_position/n30                                       NET DELAY        0.305        27.297  1       
sample_position/i1_4_lut_adj_409/A->sample_position/i1_4_lut_adj_409/Z
                                          SLICE_R15C8D    C0_TO_F0_DELAY   0.477        27.774  1       
sample_position/n4                                        NET DELAY        0.305        28.079  1       
sample_position/i3_4_lut/D->sample_position/i3_4_lut/Z
                                          SLICE_R15C8D    C1_TO_F1_DELAY   0.450        28.529  8       
sample_position/n5499 ( CE )                              NET DELAY        3.324        31.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -31.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    0.785  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mult/o_Mult_i7/Q  (SLICE_R11C14D)
Path End         : genadder[1].adder/Working_Total__i11/D  (SLICE_R3C15A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 3
Delay Ratio      : 44.9% (route), 55.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.008 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



mult/o_Mult_i7/CK->mult/o_Mult_i7/Q       SLICE_R11C14D   CLK_TO_Q0_DELAY  1.391        13.395  2       
mult/Adder_Mult[7]                                        NET DELAY        3.814        17.209  1       
genadder[0].adder/mult_3/A7->genadder[0].adder/mult_3/O19
                                          DSP_DSP_R1C11   A_TO_O_DELAY     7.851        25.060  2       
genadder[0].adder/n15                                     NET DELAY        4.093        29.153  1       
i3680_3_lut/B->i3680_3_lut/Z              SLICE_R3C15A    D1_TO_F1_DELAY   0.477        29.630  1       
genadder[1].adder/n6037 ( DI1 )                           NET DELAY        0.000        29.630  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -29.630  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.008  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mult/o_Mult_i7/Q  (SLICE_R11C14D)
Path End         : genadder[0].adder/Working_Total__i11/D  (SLICE_R3C14B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 3
Delay Ratio      : 44.6% (route), 55.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.088 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



mult/o_Mult_i7/CK->mult/o_Mult_i7/Q       SLICE_R11C14D   CLK_TO_Q0_DELAY  1.391        13.395  2       
mult/Adder_Mult[7]                                        NET DELAY        3.814        17.209  1       
genadder[0].adder/mult_3/A7->genadder[0].adder/mult_3/O19
                                          DSP_DSP_R1C11   A_TO_O_DELAY     7.851        25.060  2       
genadder[0].adder/n15                                     NET DELAY        4.013        29.073  1       
i3706_3_lut/B->i3706_3_lut/Z              SLICE_R3C14B    D0_TO_F0_DELAY   0.477        29.550  1       
genadder[0].adder/n6063 ( DI0 )                           NET DELAY        0.000        29.550  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000        20.833  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000        20.833  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        32.837  1       
                                                          Uncertainty     0.000        32.837  
                                                          Setup time      0.199        32.638  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          32.638  
Arrival Time                                                                          -29.550  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.088  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Sample_Position__i9/Q  (SLICE_R8C6B)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/WDATA9  (EBR_EBR_R7C6)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Sample_Position__i9/CK->sample_position/Sample_Position__i9/Q
                                          SLICE_R8C6B     CLK_TO_Q0_DELAY  1.391        13.395  2       
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Sample_Position[9] ( WDATA9 )
                                                          NET DELAY        1.271        14.666  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( WCLK )                     NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.066        12.070  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.070  
Arrival Time                                                                           14.666  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.596  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Sample_Position__i11/Q  (SLICE_R8C6C)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/WDATA11  (EBR_EBR_R7C6)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Sample_Position__i11/CK->sample_position/Sample_Position__i11/Q
                                          SLICE_R8C6C     CLK_TO_Q0_DELAY  1.391        13.395  2       
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Sample_Position[11] ( WDATA11 )
                                                          NET DELAY        1.271        14.666  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( WCLK )                     NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.066        12.070  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.070  
Arrival Time                                                                           14.666  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.596  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Sample_Position__i13/Q  (SLICE_R8C6D)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/WDATA13  (EBR_EBR_R7C6)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Sample_Position__i13/CK->sample_position/Sample_Position__i13/Q
                                          SLICE_R8C6D     CLK_TO_Q0_DELAY  1.391        13.395  2       
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Sample_Position[13] ( WDATA13 )
                                                          NET DELAY        1.271        14.666  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( WCLK )                     NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.066        12.070  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.070  
Arrival Time                                                                           14.666  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.596  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Sample_Position__i15/Q  (SLICE_R8C7A)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/WDATA15  (EBR_EBR_R7C6)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Sample_Position__i15/CK->sample_position/Sample_Position__i15/Q
                                          SLICE_R8C7A     CLK_TO_Q0_DELAY  1.391        13.395  2       
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Sample_Position[15] ( WDATA15 )
                                                          NET DELAY        1.271        14.666  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( WCLK )                     NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.066        12.070  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.070  
Arrival Time                                                                           14.666  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    2.596  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_output/SM_Sample_Output__i1/Q  (SLICE_R11C19A)
Path End         : sample_output/SM_Sample_Output__i1/D  (SLICE_R11C19A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_output/SM_Sample_Output__i1/CK->sample_output/SM_Sample_Output__i1/Q
                                          SLICE_R11C19A   CLK_TO_Q1_DELAY  1.391        13.395  10      
sample_output/SM_Sample_Output[1]                         NET DELAY        1.271        14.666  1       
sample_output/i15_2_lut/A->sample_output/i15_2_lut/Z
                                          SLICE_R11C19A   D1_TO_F1_DELAY   0.450        15.116  1       
sample_output/n8147 ( DI1 )                               NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_output/r_Sample_R__i4/Q  (SLICE_R9C17D)
Path End         : sample_output/Output_Data__i1/D  (SLICE_R10C18B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_output/r_Sample_R__i4/CK->sample_output/r_Sample_R__i4/Q
                                          SLICE_R9C17D    CLK_TO_Q1_DELAY  1.391        13.395  1       
sample_output/r_Sample_R[3]                               NET DELAY        1.271        14.666  1       
sample_output/mux_1523_i2_4_lut/B->sample_output/mux_1523_i2_4_lut/Z
                                          SLICE_R10C18B   D1_TO_F1_DELAY   0.450        15.116  1       
sample_output/n3830[1] ( DI1 )                            NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Adder_Start__i0/Q  (SLICE_R12C11A)
Path End         : Adder_Start__i0/D  (SLICE_R12C11A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



Adder_Start__i0/CK->Adder_Start__i0/Q     SLICE_R12C11A   CLK_TO_Q0_DELAY  1.391        13.395  3       
genadder[0].adder/Adder_Start[0]                          NET DELAY        1.271        14.666  1       
i1_4_lut_adj_437/A->i1_4_lut_adj_437/Z    SLICE_R12C11A   D0_TO_F0_DELAY   0.450        15.116  1       
Adder_Start_1__N_111[0] ( DI0 )                           NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_i0_i6/Q  (SLICE_R16C6D)
Path End         : sample_position/Accumulated_Offset_i0_i6/D  (SLICE_R16C7A)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_i0_i6/CK->sample_position/Accumulated_Freq_Offset_i0_i6/Q
                                          SLICE_R16C6D    CLK_TO_Q1_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[6]
                                                          NET DELAY        1.271        14.666  1       
sample_position/mux_8_i7_3_lut/B->sample_position/mux_8_i7_3_lut/Z
                                          SLICE_R16C7A    D0_TO_F0_DELAY   0.450        15.116  1       
sample_position/n105[6] ( DI0 )                           NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_i0_i5/Q  (SLICE_R16C6D)
Path End         : sample_position/Accumulated_Offset_i0_i5/D  (SLICE_R16C7C)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/Accumulated_Freq_Offset_i0_i5/CK->sample_position/Accumulated_Freq_Offset_i0_i5/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY  1.391        13.395  4       
sample_position/Accumulated_Freq_Offset[5]
                                                          NET DELAY        1.271        14.666  1       
sample_position/mux_8_i6_3_lut/B->sample_position/mux_8_i6_3_lut/Z
                                          SLICE_R16C7C    D1_TO_F1_DELAY   0.450        15.116  1       
sample_position/n105[5] ( DI1 )                           NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock ( CLK )                      NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/SM_Sample_Position__i0/Q  (SLICE_R12C7B)
Path End         : sample_position/SM_Sample_Position__i1/D  (SLICE_R12C7B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       



sample_position/SM_Sample_Position__i0/CK->sample_position/SM_Sample_Position__i0/Q
                                          SLICE_R12C7B    CLK_TO_Q0_DELAY  1.391        13.395  19      
sample_position/SM_Sample_Position[0]                     NET DELAY        1.271        14.666  1       
sample_position/mux_23_Mux_1_i7_3_lut/A->sample_position/mux_23_Mux_1_i7_3_lut/Z
                                          SLICE_R12C7B    D1_TO_F1_DELAY   0.450        15.116  1       
sample_position/SM_Sample_Position_2__N_326[1] ( DI1 )
                                                          NET DELAY        0.000        15.116  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO_35          CLOCK LATENCY   0.000         0.000  1       
pll_48/lscc_pll_inst/i_Clock_c                            NET DELAY       0.000         0.000  1       
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  214     
pll_48/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_48/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  214     
genadder[1].adder/Main_Clock                              NET DELAY      11.854        12.004  1       
                                                          Uncertainty     0.000        12.004  
                                                          Hold time       0.000        12.004  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -12.004  
Arrival Time                                                                           15.116  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.112  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

