0.6
2019.1
May 24 2019
14:51:52
/home/ecestudent/ECE2700/Lab2/ClockDivider/ClockDivider.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/ecestudent/ECE2700/Lab2/ClockDivider/ClockDivider.srcs/sim_1/new/testbench.v,1613029919,verilog,,,,testbench,,,,,,,,
/home/ecestudent/ECE2700/Lab2/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivder.v,1613029094,verilog,,/home/ecestudent/ECE2700/Lab2/ClockDivider/ClockDivider.srcs/sim_1/new/testbench.v,,ClockDivder,,,,,,,,
