Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec  8 14:46:07 2023
| Host         : DESKTOP-PTU0TRS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    23          
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.204        0.000                      0                 2584        0.026        0.000                      0                 2584        4.500        0.000                       0                  1164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.204        0.000                      0                 2584        0.026        0.000                      0                 2584        4.500        0.000                       0                  1164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 fish_clock_1c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fh1_reg[14]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 3.955ns (45.289%)  route 4.778ns (54.711%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  fish_clock_1c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  fish_clock_1c_reg[24]/Q
                         net (fo=9, routed)           0.590     6.159    vs0/pixel_addr_fh1_reg[16]_i_31_0[4]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.120     6.279 r  vs0/pixel_addr_fh1[3]_rep_i_13/O
                         net (fo=1, routed)           0.477     6.757    vs0/pixel_addr_fh1[3]_rep_i_13_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     7.486 r  vs0/pixel_addr_fh1_reg[3]_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.486    vs0/pixel_addr_fh1_reg[3]_rep_i_3_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 f  vs0/pixel_addr_fh1_reg[16]_i_33/O[1]
                         net (fo=3, routed)           0.651     8.470    vs0/C[8]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.303     8.773 r  vs0/pixel_addr_fh1[5]_rep_i_3/O
                         net (fo=1, routed)           0.000     8.773    vs0/pixel_addr_fh1[5]_rep_i_3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.174 r  vs0/pixel_addr_fh1_reg[5]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    vs0/pixel_addr_fh1_reg[5]_rep_i_2_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.413 r  vs0/pixel_addr_fh1_reg[7]_rep_i_13/O[2]
                         net (fo=2, routed)           0.517     9.930    vs0/pixel_addr_fh1_reg[7]_rep_i_13_n_5
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.302    10.232 r  vs0/pixel_addr_fh1[10]_rep_i_5/O
                         net (fo=1, routed)           0.000    10.232    vs0/pixel_addr_fh1[10]_rep_i_5_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.782 r  vs0/pixel_addr_fh1_reg[10]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.782    vs0/pixel_addr_fh1_reg[10]_rep_i_2_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.004 r  vs0/pixel_addr_fh1_reg[16]_i_6/O[0]
                         net (fo=24, routed)          2.543    13.547    vs0/pixel_addr_fh1_reg[16]_i_6_n_7
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.299    13.846 r  vs0/pixel_addr_fh1[14]_rep__7_i_1/O
                         net (fo=1, routed)           0.000    13.846    vs0_n_375
    SLICE_X8Y12          FDRE                                         r  pixel_addr_fh1_reg[14]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  pixel_addr_fh1_reg[14]_rep__7/C
                         clock pessimism              0.187    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X8Y12          FDRE (Setup_fdre_C_D)        0.077    15.049    pixel_addr_fh1_reg[14]_rep__7
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 fish_clock_1c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fh1_reg[14]_rep__19/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 3.955ns (46.873%)  route 4.483ns (53.127%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  fish_clock_1c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  fish_clock_1c_reg[24]/Q
                         net (fo=9, routed)           0.590     6.159    vs0/pixel_addr_fh1_reg[16]_i_31_0[4]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.120     6.279 r  vs0/pixel_addr_fh1[3]_rep_i_13/O
                         net (fo=1, routed)           0.477     6.757    vs0/pixel_addr_fh1[3]_rep_i_13_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     7.486 r  vs0/pixel_addr_fh1_reg[3]_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.486    vs0/pixel_addr_fh1_reg[3]_rep_i_3_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 f  vs0/pixel_addr_fh1_reg[16]_i_33/O[1]
                         net (fo=3, routed)           0.651     8.470    vs0/C[8]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.303     8.773 r  vs0/pixel_addr_fh1[5]_rep_i_3/O
                         net (fo=1, routed)           0.000     8.773    vs0/pixel_addr_fh1[5]_rep_i_3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.174 r  vs0/pixel_addr_fh1_reg[5]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    vs0/pixel_addr_fh1_reg[5]_rep_i_2_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.413 r  vs0/pixel_addr_fh1_reg[7]_rep_i_13/O[2]
                         net (fo=2, routed)           0.517     9.930    vs0/pixel_addr_fh1_reg[7]_rep_i_13_n_5
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.302    10.232 r  vs0/pixel_addr_fh1[10]_rep_i_5/O
                         net (fo=1, routed)           0.000    10.232    vs0/pixel_addr_fh1[10]_rep_i_5_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.782 r  vs0/pixel_addr_fh1_reg[10]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.782    vs0/pixel_addr_fh1_reg[10]_rep_i_2_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.004 r  vs0/pixel_addr_fh1_reg[16]_i_6/O[0]
                         net (fo=24, routed)          2.248    13.252    vs0/pixel_addr_fh1_reg[16]_i_6_n_7
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.299    13.551 r  vs0/pixel_addr_fh1[14]_rep__19_i_1/O
                         net (fo=1, routed)           0.000    13.551    vs0_n_387
    SLICE_X9Y15          FDRE                                         r  pixel_addr_fh1_reg[14]_rep__19/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.447    14.819    clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  pixel_addr_fh1_reg[14]_rep__19/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)        0.031    15.001    pixel_addr_fh1_reg[14]_rep__19
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 fish_clock_1c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fh1_reg[14]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 3.955ns (46.910%)  route 4.476ns (53.090%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  fish_clock_1c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  fish_clock_1c_reg[24]/Q
                         net (fo=9, routed)           0.590     6.159    vs0/pixel_addr_fh1_reg[16]_i_31_0[4]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.120     6.279 r  vs0/pixel_addr_fh1[3]_rep_i_13/O
                         net (fo=1, routed)           0.477     6.757    vs0/pixel_addr_fh1[3]_rep_i_13_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     7.486 r  vs0/pixel_addr_fh1_reg[3]_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.486    vs0/pixel_addr_fh1_reg[3]_rep_i_3_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 f  vs0/pixel_addr_fh1_reg[16]_i_33/O[1]
                         net (fo=3, routed)           0.651     8.470    vs0/C[8]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.303     8.773 r  vs0/pixel_addr_fh1[5]_rep_i_3/O
                         net (fo=1, routed)           0.000     8.773    vs0/pixel_addr_fh1[5]_rep_i_3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.174 r  vs0/pixel_addr_fh1_reg[5]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    vs0/pixel_addr_fh1_reg[5]_rep_i_2_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.413 r  vs0/pixel_addr_fh1_reg[7]_rep_i_13/O[2]
                         net (fo=2, routed)           0.517     9.930    vs0/pixel_addr_fh1_reg[7]_rep_i_13_n_5
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.302    10.232 r  vs0/pixel_addr_fh1[10]_rep_i_5/O
                         net (fo=1, routed)           0.000    10.232    vs0/pixel_addr_fh1[10]_rep_i_5_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.782 r  vs0/pixel_addr_fh1_reg[10]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.782    vs0/pixel_addr_fh1_reg[10]_rep_i_2_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.004 r  vs0/pixel_addr_fh1_reg[16]_i_6/O[0]
                         net (fo=24, routed)          2.241    13.245    vs0/pixel_addr_fh1_reg[16]_i_6_n_7
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.299    13.544 r  vs0/pixel_addr_fh1[14]_rep__8_i_1/O
                         net (fo=1, routed)           0.000    13.544    vs0_n_376
    SLICE_X9Y14          FDRE                                         r  pixel_addr_fh1_reg[14]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.448    14.820    clk_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  pixel_addr_fh1_reg[14]_rep__8/C
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.971    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)        0.029    15.000    pixel_addr_fh1_reg[14]_rep__8
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 fish_clock_1c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fh1_reg[11]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 3.902ns (46.102%)  route 4.562ns (53.898%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  fish_clock_1c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  fish_clock_1c_reg[24]/Q
                         net (fo=9, routed)           0.590     6.159    vs0/pixel_addr_fh1_reg[16]_i_31_0[4]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.120     6.279 r  vs0/pixel_addr_fh1[3]_rep_i_13/O
                         net (fo=1, routed)           0.477     6.757    vs0/pixel_addr_fh1[3]_rep_i_13_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     7.486 r  vs0/pixel_addr_fh1_reg[3]_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.486    vs0/pixel_addr_fh1_reg[3]_rep_i_3_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 f  vs0/pixel_addr_fh1_reg[16]_i_33/O[1]
                         net (fo=3, routed)           0.651     8.470    vs0/C[8]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.303     8.773 r  vs0/pixel_addr_fh1[5]_rep_i_3/O
                         net (fo=1, routed)           0.000     8.773    vs0/pixel_addr_fh1[5]_rep_i_3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.174 r  vs0/pixel_addr_fh1_reg[5]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    vs0/pixel_addr_fh1_reg[5]_rep_i_2_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.396 r  vs0/pixel_addr_fh1_reg[7]_rep_i_13/O[0]
                         net (fo=2, routed)           0.445     9.841    vs0/pixel_addr_fh1_reg[7]_rep_i_13_n_7
    SLICE_X48Y38         LUT5 (Prop_lut5_I0_O)        0.299    10.140 r  vs0/pixel_addr_fh1[7]_rep_i_14/O
                         net (fo=1, routed)           0.000    10.140    vs0/pixel_addr_fh1[7]_rep_i_14_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.541 r  vs0/pixel_addr_fh1_reg[7]_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.541    vs0/pixel_addr_fh1_reg[7]_rep_i_3_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.875 r  vs0/pixel_addr_fh1_reg[10]_rep_i_2/O[1]
                         net (fo=24, routed)          2.399    13.274    vs0/pixel_addr_fh1_reg[10]_rep_i_2_n_6
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.303    13.577 r  vs0/pixel_addr_fh1[11]_rep__7_i_1/O
                         net (fo=1, routed)           0.000    13.577    vs0_n_303
    SLICE_X12Y12         FDRE                                         r  pixel_addr_fh1_reg[11]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  pixel_addr_fh1_reg[11]_rep__7/C
                         clock pessimism              0.187    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)        0.077    15.049    pixel_addr_fh1_reg[11]_rep__7
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 fish_clock_1c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fh1_reg[12]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 3.766ns (44.572%)  route 4.683ns (55.428%))
  Logic Levels:           9  (CARRY4=5 LUT1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  fish_clock_1c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  fish_clock_1c_reg[24]/Q
                         net (fo=9, routed)           0.590     6.159    vs0/pixel_addr_fh1_reg[16]_i_31_0[4]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.120     6.279 r  vs0/pixel_addr_fh1[3]_rep_i_13/O
                         net (fo=1, routed)           0.477     6.757    vs0/pixel_addr_fh1[3]_rep_i_13_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     7.486 r  vs0/pixel_addr_fh1_reg[3]_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.486    vs0/pixel_addr_fh1_reg[3]_rep_i_3_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 f  vs0/pixel_addr_fh1_reg[16]_i_33/O[1]
                         net (fo=3, routed)           0.651     8.470    vs0/C[8]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.303     8.773 r  vs0/pixel_addr_fh1[5]_rep_i_3/O
                         net (fo=1, routed)           0.000     8.773    vs0/pixel_addr_fh1[5]_rep_i_3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.174 r  vs0/pixel_addr_fh1_reg[5]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    vs0/pixel_addr_fh1_reg[5]_rep_i_2_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.413 r  vs0/pixel_addr_fh1_reg[7]_rep_i_13/O[2]
                         net (fo=2, routed)           0.517     9.930    vs0/pixel_addr_fh1_reg[7]_rep_i_13_n_5
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.302    10.232 r  vs0/pixel_addr_fh1[10]_rep_i_5/O
                         net (fo=1, routed)           0.000    10.232    vs0/pixel_addr_fh1[10]_rep_i_5_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.812 r  vs0/pixel_addr_fh1_reg[10]_rep_i_2/O[2]
                         net (fo=24, routed)          2.448    13.260    vs0/pixel_addr_fh1_reg[10]_rep_i_2_n_5
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.302    13.562 r  vs0/pixel_addr_fh1[12]_rep__7_i_1/O
                         net (fo=1, routed)           0.000    13.562    vs0_n_327
    SLICE_X10Y7          FDRE                                         r  pixel_addr_fh1_reg[12]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  pixel_addr_fh1_reg[12]_rep__7/C
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.077    15.053    pixel_addr_fh1_reg[12]_rep__7
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 fish_clock_1c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fh1_reg[12]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 3.766ns (45.492%)  route 4.512ns (54.508%))
  Logic Levels:           9  (CARRY4=5 LUT1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  fish_clock_1c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  fish_clock_1c_reg[24]/Q
                         net (fo=9, routed)           0.590     6.159    vs0/pixel_addr_fh1_reg[16]_i_31_0[4]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.120     6.279 r  vs0/pixel_addr_fh1[3]_rep_i_13/O
                         net (fo=1, routed)           0.477     6.757    vs0/pixel_addr_fh1[3]_rep_i_13_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     7.486 r  vs0/pixel_addr_fh1_reg[3]_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.486    vs0/pixel_addr_fh1_reg[3]_rep_i_3_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 f  vs0/pixel_addr_fh1_reg[16]_i_33/O[1]
                         net (fo=3, routed)           0.651     8.470    vs0/C[8]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.303     8.773 r  vs0/pixel_addr_fh1[5]_rep_i_3/O
                         net (fo=1, routed)           0.000     8.773    vs0/pixel_addr_fh1[5]_rep_i_3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.174 r  vs0/pixel_addr_fh1_reg[5]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    vs0/pixel_addr_fh1_reg[5]_rep_i_2_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.413 r  vs0/pixel_addr_fh1_reg[7]_rep_i_13/O[2]
                         net (fo=2, routed)           0.517     9.930    vs0/pixel_addr_fh1_reg[7]_rep_i_13_n_5
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.302    10.232 r  vs0/pixel_addr_fh1[10]_rep_i_5/O
                         net (fo=1, routed)           0.000    10.232    vs0/pixel_addr_fh1[10]_rep_i_5_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.812 r  vs0/pixel_addr_fh1_reg[10]_rep_i_2/O[2]
                         net (fo=24, routed)          2.277    13.089    vs0/pixel_addr_fh1_reg[10]_rep_i_2_n_5
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.302    13.391 r  vs0/pixel_addr_fh1[12]_rep__8_i_1/O
                         net (fo=1, routed)           0.000    13.391    vs0_n_328
    SLICE_X8Y9           FDRE                                         r  pixel_addr_fh1_reg[12]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  pixel_addr_fh1_reg[12]_rep__8/C
                         clock pessimism              0.187    15.010    
                         clock uncertainty           -0.035    14.974    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.081    15.055    pixel_addr_fh1_reg[12]_rep__8
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 fish_clock_1c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fh1_reg[11]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 3.902ns (47.419%)  route 4.327ns (52.581%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  fish_clock_1c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  fish_clock_1c_reg[24]/Q
                         net (fo=9, routed)           0.590     6.159    vs0/pixel_addr_fh1_reg[16]_i_31_0[4]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.120     6.279 r  vs0/pixel_addr_fh1[3]_rep_i_13/O
                         net (fo=1, routed)           0.477     6.757    vs0/pixel_addr_fh1[3]_rep_i_13_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     7.486 r  vs0/pixel_addr_fh1_reg[3]_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.486    vs0/pixel_addr_fh1_reg[3]_rep_i_3_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 f  vs0/pixel_addr_fh1_reg[16]_i_33/O[1]
                         net (fo=3, routed)           0.651     8.470    vs0/C[8]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.303     8.773 r  vs0/pixel_addr_fh1[5]_rep_i_3/O
                         net (fo=1, routed)           0.000     8.773    vs0/pixel_addr_fh1[5]_rep_i_3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.174 r  vs0/pixel_addr_fh1_reg[5]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    vs0/pixel_addr_fh1_reg[5]_rep_i_2_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.396 r  vs0/pixel_addr_fh1_reg[7]_rep_i_13/O[0]
                         net (fo=2, routed)           0.445     9.841    vs0/pixel_addr_fh1_reg[7]_rep_i_13_n_7
    SLICE_X48Y38         LUT5 (Prop_lut5_I0_O)        0.299    10.140 r  vs0/pixel_addr_fh1[7]_rep_i_14/O
                         net (fo=1, routed)           0.000    10.140    vs0/pixel_addr_fh1[7]_rep_i_14_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.541 r  vs0/pixel_addr_fh1_reg[7]_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.541    vs0/pixel_addr_fh1_reg[7]_rep_i_3_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.875 r  vs0/pixel_addr_fh1_reg[10]_rep_i_2/O[1]
                         net (fo=24, routed)          2.164    13.039    vs0/pixel_addr_fh1_reg[10]_rep_i_2_n_6
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.303    13.342 r  vs0/pixel_addr_fh1[11]_rep__8_i_1/O
                         net (fo=1, routed)           0.000    13.342    vs0_n_304
    SLICE_X12Y12         FDRE                                         r  pixel_addr_fh1_reg[11]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  pixel_addr_fh1_reg[11]_rep__8/C
                         clock pessimism              0.187    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)        0.081    15.053    pixel_addr_fh1_reg[11]_rep__8
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 fish_clock_1c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fh1_reg[13]_rep__19/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 3.830ns (46.649%)  route 4.380ns (53.351%))
  Logic Levels:           9  (CARRY4=5 LUT1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  fish_clock_1c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  fish_clock_1c_reg[24]/Q
                         net (fo=9, routed)           0.590     6.159    vs0/pixel_addr_fh1_reg[16]_i_31_0[4]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.120     6.279 r  vs0/pixel_addr_fh1[3]_rep_i_13/O
                         net (fo=1, routed)           0.477     6.757    vs0/pixel_addr_fh1[3]_rep_i_13_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     7.486 r  vs0/pixel_addr_fh1_reg[3]_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.486    vs0/pixel_addr_fh1_reg[3]_rep_i_3_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 f  vs0/pixel_addr_fh1_reg[16]_i_33/O[1]
                         net (fo=3, routed)           0.651     8.470    vs0/C[8]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.303     8.773 r  vs0/pixel_addr_fh1[5]_rep_i_3/O
                         net (fo=1, routed)           0.000     8.773    vs0/pixel_addr_fh1[5]_rep_i_3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.174 r  vs0/pixel_addr_fh1_reg[5]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    vs0/pixel_addr_fh1_reg[5]_rep_i_2_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.413 r  vs0/pixel_addr_fh1_reg[7]_rep_i_13/O[2]
                         net (fo=2, routed)           0.517     9.930    vs0/pixel_addr_fh1_reg[7]_rep_i_13_n_5
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.302    10.232 r  vs0/pixel_addr_fh1[10]_rep_i_5/O
                         net (fo=1, routed)           0.000    10.232    vs0/pixel_addr_fh1[10]_rep_i_5_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.872 r  vs0/pixel_addr_fh1_reg[10]_rep_i_2/O[3]
                         net (fo=24, routed)          2.145    13.017    vs0/pixel_addr_fh1_reg[10]_rep_i_2_n_4
    SLICE_X12Y15         LUT6 (Prop_lut6_I3_O)        0.306    13.323 r  vs0/pixel_addr_fh1[13]_rep__19_i_1/O
                         net (fo=1, routed)           0.000    13.323    vs0_n_363
    SLICE_X12Y15         FDRE                                         r  pixel_addr_fh1_reg[13]_rep__19/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.447    14.819    clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  pixel_addr_fh1_reg[13]_rep__19/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.079    15.049    pixel_addr_fh1_reg[13]_rep__19
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 fish_clock_1c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fh1_reg[6]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 3.194ns (39.158%)  route 4.963ns (60.842%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.563     5.115    clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  fish_clock_1c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  fish_clock_1c_reg[20]/Q
                         net (fo=8, routed)           0.612     6.183    vs0/pixel_addr_fh1_reg[16]_i_31_0[0]
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.307 r  vs0/pixel_addr_fh1[0]_rep_i_11/O
                         net (fo=1, routed)           0.000     6.307    vs0/pixel_addr_fh1[0]_rep_i_11_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.731 f  vs0/pixel_addr_fh1_reg[0]_rep_i_2/O[1]
                         net (fo=25, routed)          0.704     7.434    vs0/C[0]
    SLICE_X49Y36         LUT1 (Prop_lut1_I0_O)        0.303     7.737 r  vs0/pixel_addr_fh1[1]_rep_i_3/O
                         net (fo=1, routed)           0.544     8.282    vs0/pixel_addr_fh1[1]_rep_i_3_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.862 r  vs0/pixel_addr_fh1_reg[1]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.862    vs0/pixel_addr_fh1_reg[1]_rep_i_2_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.196 r  vs0/pixel_addr_fh1_reg[5]_rep_i_2/O[1]
                         net (fo=2, routed)           0.370     9.566    vs0/pixel_addr_fh1_reg[5]_rep_i_2_n_6
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.303     9.869 r  vs0/pixel_addr_fh1[7]_rep_i_17/O
                         net (fo=1, routed)           0.000     9.869    vs0/pixel_addr_fh1[7]_rep_i_17_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.116 r  vs0/pixel_addr_fh1_reg[7]_rep_i_3/O[0]
                         net (fo=1, routed)           0.534    10.650    vs0/pixel_addr_fh1_reg[7]_rep_i_3_n_7
    SLICE_X46Y38         LUT6 (Prop_lut6_I3_O)        0.299    10.949 r  vs0/pixel_addr_fh1[6]_rep_i_2/O
                         net (fo=24, routed)          2.199    13.147    vs0/pixel_addr_fh1[6]_rep_i_2_n_0
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.124    13.271 r  vs0/pixel_addr_fh1[6]_rep__8_i_1/O
                         net (fo=1, routed)           0.000    13.271    vs0_n_184
    SLICE_X9Y10          FDRE                                         r  pixel_addr_fh1_reg[6]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  pixel_addr_fh1_reg[6]_rep__8/C
                         clock pessimism              0.187    15.010    
                         clock uncertainty           -0.035    14.974    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.029    15.003    pixel_addr_fh1_reg[6]_rep__8
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 fish_clock_1c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fh1_reg[13]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 3.830ns (46.728%)  route 4.366ns (53.272%))
  Logic Levels:           9  (CARRY4=5 LUT1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  fish_clock_1c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.569 f  fish_clock_1c_reg[24]/Q
                         net (fo=9, routed)           0.590     6.159    vs0/pixel_addr_fh1_reg[16]_i_31_0[4]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.120     6.279 r  vs0/pixel_addr_fh1[3]_rep_i_13/O
                         net (fo=1, routed)           0.477     6.757    vs0/pixel_addr_fh1[3]_rep_i_13_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     7.486 r  vs0/pixel_addr_fh1_reg[3]_rep_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.486    vs0/pixel_addr_fh1_reg[3]_rep_i_3_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 f  vs0/pixel_addr_fh1_reg[16]_i_33/O[1]
                         net (fo=3, routed)           0.651     8.470    vs0/C[8]
    SLICE_X49Y38         LUT1 (Prop_lut1_I0_O)        0.303     8.773 r  vs0/pixel_addr_fh1[5]_rep_i_3/O
                         net (fo=1, routed)           0.000     8.773    vs0/pixel_addr_fh1[5]_rep_i_3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.174 r  vs0/pixel_addr_fh1_reg[5]_rep_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    vs0/pixel_addr_fh1_reg[5]_rep_i_2_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.413 r  vs0/pixel_addr_fh1_reg[7]_rep_i_13/O[2]
                         net (fo=2, routed)           0.517     9.930    vs0/pixel_addr_fh1_reg[7]_rep_i_13_n_5
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.302    10.232 r  vs0/pixel_addr_fh1[10]_rep_i_5/O
                         net (fo=1, routed)           0.000    10.232    vs0/pixel_addr_fh1[10]_rep_i_5_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.872 r  vs0/pixel_addr_fh1_reg[10]_rep_i_2/O[3]
                         net (fo=24, routed)          2.131    13.003    vs0/pixel_addr_fh1_reg[10]_rep_i_2_n_4
    SLICE_X12Y13         LUT6 (Prop_lut6_I3_O)        0.306    13.309 r  vs0/pixel_addr_fh1[13]_rep__7_i_1/O
                         net (fo=1, routed)           0.000    13.309    vs0_n_351
    SLICE_X12Y13         FDRE                                         r  pixel_addr_fh1_reg[13]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.448    14.820    clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  pixel_addr_fh1_reg[13]_rep__7/C
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.971    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.077    15.048    pixel_addr_fh1_reg[13]_rep__7
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.309    
  -------------------------------------------------------------------
                         slack                                  1.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pixel_addr_fh1_reg[10]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramA/RAM_reg_1_2__0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.275%)  route 0.376ns (72.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  pixel_addr_fh1_reg[10]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  pixel_addr_fh1_reg[10]_rep__4/Q
                         net (fo=2, routed)           0.376     1.998    ramA/RAM_reg_1_2_1[10]
    RAMB36_X2Y10         RAMB36E1                                     r  ramA/RAM_reg_1_2__0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.876     2.034    ramA/clk_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  ramA/RAM_reg_1_2__0/CLKBWRCLK
                         clock pessimism             -0.245     1.790    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.973    ramA/RAM_reg_1_2__0
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pixel_addr_fh1_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramA/RAM_reg_0_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.240%)  route 0.396ns (73.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.570     1.483    clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  pixel_addr_fh1_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pixel_addr_fh1_reg[7]_rep__3/Q
                         net (fo=1, routed)           0.396     2.021    ramA/RAM_reg_0_2_1[7]
    RAMB36_X2Y11         RAMB36E1                                     r  ramA/RAM_reg_0_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.875     2.033    ramA/clk_IBUF_BUFG
    RAMB36_X2Y11         RAMB36E1                                     r  ramA/RAM_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.245     1.789    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.972    ramA/RAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pixel_addr_fh1_reg[2]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramA/RAM_reg_0_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X57Y7          FDRE                                         r  pixel_addr_fh1_reg[2]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pixel_addr_fh1_reg[2]_rep__11/Q
                         net (fo=1, routed)           0.156     1.780    ramA/RAM_reg_0_6_1[2]
    RAMB36_X2Y1          RAMB36E1                                     r  ramA/RAM_reg_0_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.881     2.039    ramA/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  ramA/RAM_reg_0_6/CLKBWRCLK
                         clock pessimism             -0.498     1.542    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.725    ramA/RAM_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_reg[1]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramA/RAM_reg_1_11/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.556     1.469    clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  pixel_addr_reg[1]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pixel_addr_reg[1]_rep__22/Q
                         net (fo=2, routed)           0.157     1.767    ramA/pixel_addr[1]
    RAMB36_X1Y5          RAMB36E1                                     r  ramA/RAM_reg_1_11/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.868     2.026    ramA/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  ramA/RAM_reg_1_11/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.711    ramA/RAM_reg_1_11
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_reg[2]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramA/RAM_reg_1_11/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.556     1.469    clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  pixel_addr_reg[2]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pixel_addr_reg[2]_rep__22/Q
                         net (fo=2, routed)           0.157     1.767    ramA/pixel_addr[2]
    RAMB36_X1Y5          RAMB36E1                                     r  ramA/RAM_reg_1_11/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.868     2.026    ramA/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  ramA/RAM_reg_1_11/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.711    ramA/RAM_reg_1_11
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_fh1_reg[6]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramA/RAM_reg_0_6/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  pixel_addr_fh1_reg[6]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pixel_addr_fh1_reg[6]_rep__11/Q
                         net (fo=1, routed)           0.158     1.781    ramA/RAM_reg_0_6_1[6]
    RAMB36_X2Y1          RAMB36E1                                     r  ramA/RAM_reg_0_6/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.881     2.039    ramA/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  ramA/RAM_reg_0_6/CLKBWRCLK
                         clock pessimism             -0.498     1.542    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.725    ramA/RAM_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pixel_addr_fh1_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramA/RAM_reg_1_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.294%)  route 0.157ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  pixel_addr_fh1_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pixel_addr_fh1_reg[4]_rep__0/Q
                         net (fo=2, routed)           0.157     1.781    ramA/RAM_reg_1_0_1[4]
    RAMB36_X2Y8          RAMB36E1                                     r  ramA/RAM_reg_1_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.880     2.038    ramA/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  ramA/RAM_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.498     1.541    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.724    ramA/RAM_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pixel_addr_fh1_reg[3]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramA/RAM_reg_0_6/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  pixel_addr_fh1_reg[3]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pixel_addr_fh1_reg[3]_rep__11/Q
                         net (fo=1, routed)           0.159     1.782    ramA/RAM_reg_0_6_1[3]
    RAMB36_X2Y1          RAMB36E1                                     r  ramA/RAM_reg_0_6/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.881     2.039    ramA/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  ramA/RAM_reg_0_6/CLKBWRCLK
                         clock pessimism             -0.498     1.542    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.725    ramA/RAM_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pixel_addr_fh1_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramA/RAM_reg_0_4/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  pixel_addr_fh1_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  pixel_addr_fh1_reg[0]_rep__7/Q
                         net (fo=1, routed)           0.158     1.780    ramA/RAM_reg_0_4_1[0]
    RAMB36_X0Y1          RAMB36E1                                     r  ramA/RAM_reg_0_4/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.880     2.038    ramA/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  ramA/RAM_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.723    ramA/RAM_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pixel_addr_fh1_reg[3]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramA/RAM_reg_1_9/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  pixel_addr_fh1_reg[3]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr_fh1_reg[3]_rep__18/Q
                         net (fo=2, routed)           0.156     1.771    ramA/RAM_reg_1_9_1[3]
    RAMB36_X2Y4          RAMB36E1                                     r  ramA/RAM_reg_1_9/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.869     2.027    ramA/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  ramA/RAM_reg_1_9/CLKBWRCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.713    ramA/RAM_reg_1_9
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ramA/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ramA/RAM_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  ramA/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  ramA/RAM_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   ramA/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   ramA/RAM_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ramA/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ramA/RAM_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  ramA/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  ramA/RAM_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y46  FISH2_V_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y46  FISH2_V_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y46  FISH2_V_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y46  FISH2_V_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y48  FISH2_V_reg[13]/C



