Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu May 16 07:43:26 2019
| Host         : CSE-P07-2165-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_module_control_sets_placed.rpt
| Design       : main_module
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              71 |           29 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------+------------------+------------------+----------------+
|         Clock Signal        |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------------+------------------+------------------+----------------+
|  clk1HzModule/CLK           |                         |                  |                1 |              1 |
|  clk200HzModule/divided_clk |                         | rst_IBUF         |                1 |              2 |
|  clk1HzModule/CLK           |                         | rst_IBUF         |                1 |              3 |
|  clk1HzModule/CLK           | walkSign_reg[0]_i_2_n_0 | rst_IBUF         |                2 |              4 |
|  walkSign_reg[0]_i_2_n_0    |                         |                  |                2 |              5 |
|  clk_IBUF_BUFG              |                         | rst_IBUF         |               27 |             66 |
+-----------------------------+-------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


