
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034980                       # Number of seconds simulated
sim_ticks                                 34980220557                       # Number of ticks simulated
final_tick                               561284270565                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138129                       # Simulator instruction rate (inst/s)
host_op_rate                                   174195                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2201617                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892024                       # Number of bytes of host memory used
host_seconds                                 15888.42                       # Real time elapsed on the host
sim_insts                                  2194650108                       # Number of instructions simulated
sim_ops                                    2767683191                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       548480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1214720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1767040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1158528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1158528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4285                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9490                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13805                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9051                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9051                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15679718                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34725910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50515405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58547                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51229                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             109776                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33119517                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33119517                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33119517                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15679718                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34725910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               83634921                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83885422                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31517983                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25713962                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102490                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13453840                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12439727                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260334                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92678                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32663634                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171248764                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31517983                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15700061                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37131393                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10969181                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4961336                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15901144                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83605693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.533009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46474300     55.59%     55.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3027897      3.62%     59.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4573544      5.47%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166496      3.79%     68.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2217208      2.65%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173061      2.60%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311711      1.57%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2796740      3.35%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17864736     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83605693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.375727                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.041460                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33597926                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5189199                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35451439                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       518052                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8849069                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309765                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205075979                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1220                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8849069                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35463020                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         489430                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1995092                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34066391                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742685                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198998002                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1151572                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929759                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279066971                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926337523                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926337523                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107076539                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35920                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17151                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8144329                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18245945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9344440                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112656                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2884814                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185534117                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148253019                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294793                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61804229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189092483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83605693                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.773241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.916890                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29935615     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16678513     19.95%     55.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12133324     14.51%     70.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8014689      9.59%     79.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8062971      9.64%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3897953      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3444626      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       649630      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       788372      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83605693                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808614     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160122     14.08%     85.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168109     14.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124009231     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872444      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14568036      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7786221      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148253019                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.767328                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1136845                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007668                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381543361                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247372971                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144157202                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149389864                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467067                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7070135                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6385                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237417                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8849069                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         252676                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48549                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185568361                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       636808                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18245945                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9344440                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17150                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282004                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425426                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145532378                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13618499                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2720633                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21215101                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20691481                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7596602                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.734895                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144219135                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144157202                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93411647                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265379008                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.718501                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351993                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62304404                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119426                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74756624                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.648873                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174887                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28627712     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21391751     28.62%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8083065     10.81%     77.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528867      6.06%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3835764      5.13%     88.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713759      2.29%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1638928      2.19%     93.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119973      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3816805      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74756624                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3816805                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256508375                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379991888                       # The number of ROB writes
system.switch_cpus0.timesIdled                  16921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 279729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.838854                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.838854                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.192102                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.192102                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653622986                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200502199                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188532590                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83885422                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30362959                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24692904                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2029763                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13012425                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11973643                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3122880                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89708                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33607040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             165864033                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30362959                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15096523                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34845290                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10413149                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5462102                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16420668                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       803210                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82263158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.484133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47417868     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1869286      2.27%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2430842      2.95%     62.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3699485      4.50%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3587798      4.36%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2733227      3.32%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1623805      1.97%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2443742      2.97%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16457105     20.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82263158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361958                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977269                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34724407                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5347465                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33580845                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       261958                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8348482                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5155038                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     198429447                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1303                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8348482                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36548485                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1015820                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1661034                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31975820                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2713510                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     192674958                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          738                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1173273                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       852144                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           23                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    268412652                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    897360639                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    897360639                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166984364                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101428243                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40911                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23059                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7664440                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17858621                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9477522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       182924                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3034780                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179101289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38835                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144318599                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       269803                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58216320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    176949580                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6231                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82263158                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754353                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897540                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28684432     34.87%     34.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18042125     21.93%     56.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11638224     14.15%     70.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7951729      9.67%     80.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7451584      9.06%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3967296      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2921825      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       876471      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       729472      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82263158                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         709374     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146210     14.25%     83.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170730     16.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120083981     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2038244      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16302      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14243732      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7936340      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144318599                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720425                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1026320                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007111                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    372196477                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    237357251                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140253766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145344919                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       487330                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6838898                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2091                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          842                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2414013                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          357                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8348482                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         598227                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96138                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179140124                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1163883                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17858621                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9477522                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22533                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73021                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          842                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1242843                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1142971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2385814                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141537757                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13407296                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2780840                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21160489                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19823700                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7753193                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.687275                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140291443                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140253766                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90103681                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        253024918                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.671968                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356106                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97795928                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120195185                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58945175                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2063243                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73914676                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626134                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151975                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28582354     38.67%     38.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21194220     28.67%     67.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7812328     10.57%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4474443      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3731412      5.05%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1830333      2.48%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1829726      2.48%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       781569      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3678291      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73914676                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97795928                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120195185                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18083229                       # Number of memory references committed
system.switch_cpus1.commit.loads             11019720                       # Number of loads committed
system.switch_cpus1.commit.membars              16302                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17238526                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108339949                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2452494                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3678291                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249376745                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          366633502                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31715                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1622264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97795928                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120195185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97795928                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857760                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857760                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165827                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165827                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       636933906                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193700601                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      183288417                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32604                       # number of misc regfile writes
system.l20.replacements                          4301                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          313915                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12493                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.127271                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          384.342479                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.002505                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2074.753132                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5717.901884                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046917                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001831                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.253266                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.697986                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28787                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28787                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9367                       # number of Writeback hits
system.l20.Writeback_hits::total                 9367                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28787                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28787                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28787                       # number of overall hits
system.l20.overall_hits::total                  28787                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4285                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4301                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4285                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4301                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4285                       # number of overall misses
system.l20.overall_misses::total                 4301                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1932401                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    406873537                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      408805938                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1932401                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    406873537                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       408805938                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1932401                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    406873537                       # number of overall miss cycles
system.l20.overall_miss_latency::total      408805938                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        33072                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              33088                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9367                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9367                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        33072                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               33088                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        33072                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              33088                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.129566                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.129987                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.129566                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.129987                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.129566                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.129987                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120775.062500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 94952.984131                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 95049.043943                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120775.062500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 94952.984131                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 95049.043943                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120775.062500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 94952.984131                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 95049.043943                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2829                       # number of writebacks
system.l20.writebacks::total                     2829                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4285                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4301                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4285                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4301                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4285                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4301                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1814161                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    374903516                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    376717677                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1814161                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    374903516                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    376717677                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1814161                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    374903516                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    376717677                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.129566                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.129987                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.129566                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.129987                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.129566                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.129987                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113385.062500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87492.069078                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 87588.392699                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 113385.062500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 87492.069078                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 87588.392699                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 113385.062500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 87492.069078                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 87588.392699                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9505                       # number of replacements
system.l21.tagsinuse                      8191.989269                       # Cycle average of tags in use
system.l21.total_refs                          554163                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17697                       # Sample count of references to valid blocks.
system.l21.avg_refs                         31.313952                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          364.461945                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.307728                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4015.761653                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3803.457943                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.044490                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001014                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.490205                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.464289                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        41738                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41738                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24652                       # number of Writeback hits
system.l21.Writeback_hits::total                24652                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        41738                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41738                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        41738                       # number of overall hits
system.l21.overall_hits::total                  41738                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9487                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9501                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9490                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9504                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9490                       # number of overall misses
system.l21.overall_misses::total                 9504                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1285295                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    858341588                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      859626883                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       238896                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       238896                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1285295                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    858580484                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       859865779                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1285295                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    858580484                       # number of overall miss cycles
system.l21.overall_miss_latency::total      859865779                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51225                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51239                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24652                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24652                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51228                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51242                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51228                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51242                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.185203                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.185425                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.185250                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.185473                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.185250                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.185473                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 91806.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90475.554759                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90477.516367                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        79632                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        79632                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 91806.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90472.126870                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90474.092908                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 91806.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90472.126870                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90474.092908                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6222                       # number of writebacks
system.l21.writebacks::total                     6222                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9487                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9501                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9490                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9504                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9490                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9504                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1178024                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    784622196                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    785800220                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       216156                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       216156                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1178024                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    784838352                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    786016376                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1178024                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    784838352                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    786016376                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.185203                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.185425                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.185250                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.185473                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.185250                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.185473                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84144.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82704.985348                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82707.106620                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        72052                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        72052                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 84144.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 82701.617703                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82703.743266                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 84144.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 82701.617703                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82703.743266                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996128                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015908774                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198936.740260                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996128                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15901122                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15901122                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15901122                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15901122                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15901122                       # number of overall hits
system.cpu0.icache.overall_hits::total       15901122                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2364721                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2364721                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2364721                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2364721                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2364721                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2364721                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15901144                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15901144                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15901144                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15901144                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15901144                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15901144                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 107487.318182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 107487.318182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 107487.318182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 107487.318182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 107487.318182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 107487.318182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1948772                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1948772                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1948772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1948772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1948772                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1948772                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121798.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121798.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121798.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121798.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121798.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121798.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33072                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163644879                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33328                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4910.131991                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.417279                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.582721                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10364271                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10364271                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17437120                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17437120                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17437120                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17437120                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66561                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66561                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66561                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66561                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66561                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66561                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2030123199                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2030123199                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2030123199                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2030123199                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2030123199                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2030123199                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10430832                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10430832                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17503681                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17503681                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17503681                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17503681                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006381                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006381                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30500.190787                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30500.190787                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30500.190787                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30500.190787                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30500.190787                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30500.190787                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9367                       # number of writebacks
system.cpu0.dcache.writebacks::total             9367                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33489                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33489                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33489                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33489                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33072                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33072                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33072                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33072                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33072                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33072                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    633086453                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    633086453                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    633086453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    633086453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    633086453                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    633086453                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19142.672140                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19142.672140                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19142.672140                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19142.672140                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19142.672140                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19142.672140                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.997160                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013282445                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2038797.676056                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997160                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16420650                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16420650                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16420650                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16420650                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16420650                       # number of overall hits
system.cpu1.icache.overall_hits::total       16420650                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1816478                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1816478                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1816478                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1816478                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1816478                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1816478                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16420668                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16420668                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16420668                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16420668                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16420668                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16420668                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 100915.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100915.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 100915.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100915.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 100915.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100915.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1307324                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1307324                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1307324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1307324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1307324                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1307324                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93380.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 93380.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 93380.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 93380.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 93380.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 93380.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51228                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172749523                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51484                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3355.402125                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.266185                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.733815                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911196                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088804                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10201609                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10201609                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7026550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7026550                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17254                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17254                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16302                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16302                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17228159                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17228159                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17228159                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17228159                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       129982                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       129982                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3346                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3346                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133328                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133328                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133328                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133328                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5662929959                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5662929959                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    308962500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    308962500                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5971892459                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5971892459                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5971892459                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5971892459                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10331591                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10331591                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7029896                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7029896                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17361487                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17361487                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17361487                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17361487                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012581                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012581                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000476                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000476                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007680                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007680                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007680                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007680                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43567.032043                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43567.032043                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 92337.866109                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92337.866109                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44790.985082                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44790.985082                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44790.985082                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44790.985082                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1632788                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 102049.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24652                       # number of writebacks
system.cpu1.dcache.writebacks::total            24652                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78757                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78757                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3343                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3343                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82100                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82100                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82100                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82100                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51225                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51225                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51228                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51228                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1209161352                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1209161352                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       241896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       241896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1209403248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1209403248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1209403248                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1209403248                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002951                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002951                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002951                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002951                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23604.906823                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23604.906823                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        80632                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        80632                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23608.246428                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23608.246428                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23608.246428                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23608.246428                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
