##
## Import OFS Platform Interface sources.
##
## Generated by gen_ofs_plat_if from ofs-platform-afu-bbb repository.
##

# Directory of script
set THIS_DIR [file dirname [info script]]

# Platform interface is available.
set_global_assignment -name VERILOG_MACRO "PLATFORM_IF_AVAIL=1"
set IS_OFS_AFU [info exists platform_cfg::PLATFORM_PROVIDES_OFS_PLAT_IF]

set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/avalon"
set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/axi"
set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip"
set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl/ifc_classes/local_mem/afu_ifcs"
set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl/base_ifcs/avalon"
set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl/base_ifcs/axi"
set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl/base_ifcs/clocks"
set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl/ifc_classes/host_chan"
set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl/ifc_classes/hssi"
set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl/ifc_classes/local_mem"
set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl/compat"
set_global_assignment -name SEARCH_PATH "${THIS_DIR}/../rtl"

set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_avalon_mem_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_axi_mem_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ccip_if_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_funcs_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/include/ofs_plat_host_chan_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/local_mem/afu_ifcs/avalon/ofs_plat_local_mem_avalon_mem_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/local_mem/afu_ifcs/axi/ofs_plat_local_mem_axi_mem_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/ofs_plat_axi_mem_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/ofs_plat_log_pkg.sv"

set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_map_avalon_mem_rdwr_if_to_host_mem.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_map_axi_mem_if_to_host_mem.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_connect.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_host_mem.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_mmio.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_host_mem.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_mmio.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_async.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_dbg_history.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_detect_eop.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_mux.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_reg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_rd.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_wr.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_split_mmio.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_activity_cnt.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_decode_bmask.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_gen_bmask.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_track_multi_write.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_async_rob.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_async_shim.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_connect.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_map_bursts.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg_simple.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_skid.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_to_rdwr_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_async_rob.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_async_shim.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_connect.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_map_bursts.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_mux.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg_simple.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_skid.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_to_mem_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_rob.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_shim.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_shim_channel.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_connect.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_fixup_wlast.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_map_bursts.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg_simple.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_rsp_credits.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_skid.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_sync.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_to_avalon_rdwr_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_async_shim.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_connect.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_reg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_skid.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_sync.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_connect.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_skid.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/local_mem/prims/ofs_plat_avalon_mem_if_user_ext.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/ofs_plat_axi_mem_lite_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/axi/ofs_plat_axi_stream_opaque_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/clocks/ofs_plat_merge_resets.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/base_ifcs/clocks/ofs_plat_std_clocks.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_avalon_mem_rdwr.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_axi_mem.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_ccip.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if_tie_off.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if_tie_off.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/hssi/pr_hssi_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_avalon_mem.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_axi_mem.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if_tie_off.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_arb_rr.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_burstcount0_fairness.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_burstcount0_mapping_gearbox.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_burstcount0_sop_tracker.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_burstcount1_fairness.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_burstcount1_mapping_gearbox.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_burstcount1_sop_tracker.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_clock_crossing_reg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_fifo2.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_fifo_bram.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_fifo_dc.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_fifo_lutram.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_lfsr.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_lutram.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_ram_simple.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_ram_simple_dc.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_ready_enable_reg.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_ready_enable_skid.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_rob.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_rob_dc.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_rshift_words_comb.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim_uid.sv"
set_global_assignment -name VERILOG_FILE       "${THIS_DIR}/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_dc_fifo.v"
set_global_assignment -name VERILOG_FILE       "${THIS_DIR}/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_mm_bridge.v"
set_global_assignment -name VERILOG_FILE       "${THIS_DIR}/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_mm_clock_crossing_bridge.v"
set_global_assignment -name VERILOG_FILE       "${THIS_DIR}/../rtl/utils/quartus_ip/ofs_plat_utils_dcfifo_synchronizer_bundle.v"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/utils/quartus_ip/ofs_plat_utils_mf_dcfifo.sv"
set_global_assignment -name VERILOG_FILE       "${THIS_DIR}/../rtl/utils/quartus_ip/ofs_plat_utils_std_synchronizer_nocut.v"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/compat/platform_compat_avalon_mem_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/compat/platform_shim_ccip_std_afu.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ofs_plat_if.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "${THIS_DIR}/../rtl/ofs_plat_if_tie_off_unused.sv"

set_global_assignment -name SDC_FILE           "${THIS_DIR}/../rtl/utils/prims/ofs_plat_prim.sdc"
set_global_assignment -name SDC_FILE           "${THIS_DIR}/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_dc_fifo.sdc"
set_global_assignment -name SDC_FILE           "${THIS_DIR}/../rtl/utils/quartus_ip/ofs_plat_utils_mf_dcfifo.sdc"

set_global_assignment -name SOURCE_TCL_SCRIPT_FILE "${THIS_DIR}/afu_json.tcl"
set_global_assignment -name SOURCE_TCL_SCRIPT_FILE "${THIS_DIR}/user_clock_config.tcl"
