Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed May  5 16:19:36 2021
| Host         : Recurse running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: rst_hard (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: change_combination_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: rst_sig_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.592        0.000                      0                  219        0.099        0.000                      0                  219        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.592        0.000                      0                  179        0.099        0.000                      0                  179        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.030        0.000                      0                   40        0.678        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.215ns (22.477%)  route 4.191ns (77.523%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.638     5.241    clk_IBUF_BUFG
    SLICE_X31Y88         FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.697 r  active_seg_reg[1]/Q
                         net (fo=53, routed)          1.818     7.514    L0[3]
    SLICE_X34Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.638 r  data[31]_i_13/O
                         net (fo=1, routed)           0.000     7.638    data[31]_i_13_n_0
    SLICE_X34Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.852 r  data_reg[31]_i_8/O
                         net (fo=19, routed)          1.499     9.352    data_reg[31]_i_8_n_0
    SLICE_X31Y89         LUT2 (Prop_lut2_I1_O)        0.297     9.649 r  data[29]_i_2/O
                         net (fo=8, routed)           0.874    10.522    data[29]_i_2_n_0
    SLICE_X34Y87         LUT5 (Prop_lut5_I1_O)        0.124    10.646 r  data[5]_i_1/O
                         net (fo=1, routed)           0.000    10.646    data[5]_i_1_n_0
    SLICE_X34Y87         FDCE                                         r  data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.515    14.938    clk_IBUF_BUFG
    SLICE_X34Y87         FDCE                                         r  data_reg[5]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X34Y87         FDCE (Setup_fdce_C_D)        0.077    15.238    data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 2.695ns (49.449%)  route 2.755ns (50.552%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.624     5.226    i0/clk_IBUF_BUFG
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  i0/current_state1_reg[25]/Q
                         net (fo=2, routed)           0.868     6.612    i0/current_state1_reg[25]
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.736 f  i0/current_state2[0]_i_11/O
                         net (fo=2, routed)           0.810     7.546    i0/current_state2[0]_i_11_n_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I4_O)        0.152     7.698 f  i0/current_state2[0]_i_4/O
                         net (fo=4, routed)           0.888     8.586    i0/current_state2[0]_i_4_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.326     8.912 r  i0/current_state1[0]_i_2/O
                         net (fo=1, routed)           0.189     9.101    i0/current_state1[0]_i_2_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.651 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.768    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.002    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.119    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.676 r  i0/current_state1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.676    i0/current_state1_reg[28]_i_1_n_6
    SLICE_X38Y103        FDRE                                         r  i0/current_state1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.502    14.924    i0/clk_IBUF_BUFG
    SLICE_X38Y103        FDRE                                         r  i0/current_state1_reg[29]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X38Y103        FDRE (Setup_fdre_C_D)        0.109    15.274    i0/current_state1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 2.611ns (48.657%)  route 2.755ns (51.343%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.624     5.226    i0/clk_IBUF_BUFG
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  i0/current_state1_reg[25]/Q
                         net (fo=2, routed)           0.868     6.612    i0/current_state1_reg[25]
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.736 f  i0/current_state2[0]_i_11/O
                         net (fo=2, routed)           0.810     7.546    i0/current_state2[0]_i_11_n_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I4_O)        0.152     7.698 f  i0/current_state2[0]_i_4/O
                         net (fo=4, routed)           0.888     8.586    i0/current_state2[0]_i_4_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.326     8.912 r  i0/current_state1[0]_i_2/O
                         net (fo=1, routed)           0.189     9.101    i0/current_state1[0]_i_2_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.651 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.768    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.002    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.119    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.592 r  i0/current_state1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.592    i0/current_state1_reg[28]_i_1_n_5
    SLICE_X38Y103        FDRE                                         r  i0/current_state1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.502    14.924    i0/clk_IBUF_BUFG
    SLICE_X38Y103        FDRE                                         r  i0/current_state1_reg[30]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X38Y103        FDRE (Setup_fdre_C_D)        0.109    15.274    i0/current_state1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 2.591ns (48.465%)  route 2.755ns (51.535%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.624     5.226    i0/clk_IBUF_BUFG
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  i0/current_state1_reg[25]/Q
                         net (fo=2, routed)           0.868     6.612    i0/current_state1_reg[25]
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.736 f  i0/current_state2[0]_i_11/O
                         net (fo=2, routed)           0.810     7.546    i0/current_state2[0]_i_11_n_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I4_O)        0.152     7.698 f  i0/current_state2[0]_i_4/O
                         net (fo=4, routed)           0.888     8.586    i0/current_state2[0]_i_4_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.326     8.912 r  i0/current_state1[0]_i_2/O
                         net (fo=1, routed)           0.189     9.101    i0/current_state1[0]_i_2_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.651 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.768    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.002    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.119    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.572 r  i0/current_state1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.572    i0/current_state1_reg[28]_i_1_n_7
    SLICE_X38Y103        FDRE                                         r  i0/current_state1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.502    14.924    i0/clk_IBUF_BUFG
    SLICE_X38Y103        FDRE                                         r  i0/current_state1_reg[28]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X38Y103        FDRE (Setup_fdre_C_D)        0.109    15.274    i0/current_state1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.215ns (23.156%)  route 4.032ns (76.844%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.638     5.241    clk_IBUF_BUFG
    SLICE_X31Y88         FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.697 r  active_seg_reg[1]/Q
                         net (fo=53, routed)          1.818     7.514    L0[3]
    SLICE_X34Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.638 r  data[31]_i_13/O
                         net (fo=1, routed)           0.000     7.638    data[31]_i_13_n_0
    SLICE_X34Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.852 r  data_reg[31]_i_8/O
                         net (fo=19, routed)          1.499     9.352    data_reg[31]_i_8_n_0
    SLICE_X31Y89         LUT2 (Prop_lut2_I1_O)        0.297     9.649 r  data[29]_i_2/O
                         net (fo=8, routed)           0.715    10.364    data[29]_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.488 r  data[25]_i_1/O
                         net (fo=1, routed)           0.000    10.488    data[25]_i_1_n_0
    SLICE_X32Y91         FDCE                                         r  data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.519    14.942    clk_IBUF_BUFG
    SLICE_X32Y91         FDCE                                         r  data_reg[25]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X32Y91         FDCE (Setup_fdce_C_D)        0.031    15.213    data_reg[25]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 2.578ns (48.340%)  route 2.755ns (51.661%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.624     5.226    i0/clk_IBUF_BUFG
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  i0/current_state1_reg[25]/Q
                         net (fo=2, routed)           0.868     6.612    i0/current_state1_reg[25]
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.736 f  i0/current_state2[0]_i_11/O
                         net (fo=2, routed)           0.810     7.546    i0/current_state2[0]_i_11_n_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I4_O)        0.152     7.698 f  i0/current_state2[0]_i_4/O
                         net (fo=4, routed)           0.888     8.586    i0/current_state2[0]_i_4_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.326     8.912 r  i0/current_state1[0]_i_2/O
                         net (fo=1, routed)           0.189     9.101    i0/current_state1[0]_i_2_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.651 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.768    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.002    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.119    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.559 r  i0/current_state1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.559    i0/current_state1_reg[24]_i_1_n_6
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.503    14.925    i0/clk_IBUF_BUFG
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[25]/C
                         clock pessimism              0.301    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)        0.109    15.300    i0/current_state1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 2.570ns (48.262%)  route 2.755ns (51.738%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.624     5.226    i0/clk_IBUF_BUFG
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  i0/current_state1_reg[25]/Q
                         net (fo=2, routed)           0.868     6.612    i0/current_state1_reg[25]
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.736 f  i0/current_state2[0]_i_11/O
                         net (fo=2, routed)           0.810     7.546    i0/current_state2[0]_i_11_n_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I4_O)        0.152     7.698 f  i0/current_state2[0]_i_4/O
                         net (fo=4, routed)           0.888     8.586    i0/current_state2[0]_i_4_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.326     8.912 r  i0/current_state1[0]_i_2/O
                         net (fo=1, routed)           0.189     9.101    i0/current_state1[0]_i_2_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.651 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.768    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.002    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.119    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.551 r  i0/current_state1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.551    i0/current_state1_reg[24]_i_1_n_4
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.503    14.925    i0/clk_IBUF_BUFG
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[27]/C
                         clock pessimism              0.301    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)        0.109    15.300    i0/current_state1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.215ns (23.594%)  route 3.935ns (76.406%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.638     5.241    clk_IBUF_BUFG
    SLICE_X31Y88         FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.697 r  active_seg_reg[1]/Q
                         net (fo=53, routed)          1.818     7.514    L0[3]
    SLICE_X34Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.638 r  data[31]_i_13/O
                         net (fo=1, routed)           0.000     7.638    data[31]_i_13_n_0
    SLICE_X34Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.852 r  data_reg[31]_i_8/O
                         net (fo=19, routed)          1.499     9.352    data_reg[31]_i_8_n_0
    SLICE_X31Y89         LUT2 (Prop_lut2_I1_O)        0.297     9.649 r  data[29]_i_2/O
                         net (fo=8, routed)           0.618    10.266    data[29]_i_2_n_0
    SLICE_X35Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.390 r  data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.390    data[1]_i_1_n_0
    SLICE_X35Y87         FDCE                                         r  data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.515    14.938    clk_IBUF_BUFG
    SLICE_X35Y87         FDCE                                         r  data_reg[1]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X35Y87         FDCE (Setup_fdce_C_D)        0.031    15.192    data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.215ns (23.591%)  route 3.935ns (76.409%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.638     5.241    clk_IBUF_BUFG
    SLICE_X31Y88         FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDPE (Prop_fdpe_C_Q)         0.456     5.697 r  active_seg_reg[1]/Q
                         net (fo=53, routed)          1.818     7.514    L0[3]
    SLICE_X34Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.638 r  data[31]_i_13/O
                         net (fo=1, routed)           0.000     7.638    data[31]_i_13_n_0
    SLICE_X34Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     7.852 r  data_reg[31]_i_8/O
                         net (fo=19, routed)          1.499     9.352    data_reg[31]_i_8_n_0
    SLICE_X31Y89         LUT2 (Prop_lut2_I1_O)        0.297     9.649 r  data[29]_i_2/O
                         net (fo=8, routed)           0.618    10.267    data[29]_i_2_n_0
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.124    10.391 r  data[17]_i_1/O
                         net (fo=1, routed)           0.000    10.391    data[17]_i_1_n_0
    SLICE_X36Y89         FDCE                                         r  data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.517    14.940    clk_IBUF_BUFG
    SLICE_X36Y89         FDCE                                         r  data_reg[17]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X36Y89         FDCE (Setup_fdce_C_D)        0.032    15.195    data_reg[17]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 2.494ns (47.513%)  route 2.755ns (52.487%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.624     5.226    i0/clk_IBUF_BUFG
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  i0/current_state1_reg[25]/Q
                         net (fo=2, routed)           0.868     6.612    i0/current_state1_reg[25]
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.736 f  i0/current_state2[0]_i_11/O
                         net (fo=2, routed)           0.810     7.546    i0/current_state2[0]_i_11_n_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I4_O)        0.152     7.698 f  i0/current_state2[0]_i_4/O
                         net (fo=4, routed)           0.888     8.586    i0/current_state2[0]_i_4_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.326     8.912 r  i0/current_state1[0]_i_2/O
                         net (fo=1, routed)           0.189     9.101    i0/current_state1[0]_i_2_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.651 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.768 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.768    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.002    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.119    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.475 r  i0/current_state1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.475    i0/current_state1_reg[24]_i_1_n_5
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.503    14.925    i0/clk_IBUF_BUFG
    SLICE_X38Y102        FDRE                                         r  i0/current_state1_reg[26]/C
                         clock pessimism              0.301    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)        0.109    15.300    i0/current_state1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    i0/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  i0/current_state1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  i0/current_state1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.778    i0/current_state1_reg[14]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.988 r  i0/current_state1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    i0/current_state1_reg[16]_i_1_n_7
    SLICE_X38Y100        FDRE                                         r  i0/current_state1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    i0/clk_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  i0/current_state1_reg[16]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    i0/current_state1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.391%)  route 0.122ns (25.609%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.572     1.491    i0/clk_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  i0/current_state2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  i0/current_state2_reg[26]/Q
                         net (fo=2, routed)           0.122     1.754    i0/current_state2_reg[26]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.969 r  i0/current_state2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.969    i0/current_state2_reg[28]_i_1_n_7
    SLICE_X31Y100        FDRE                                         r  i0/current_state2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.837     2.002    i0/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  i0/current_state2_reg[28]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    i0/current_state2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    i0/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  i0/current_state1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  i0/current_state1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.778    i0/current_state1_reg[14]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.001 r  i0/current_state1_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.001    i0/current_state1_reg[16]_i_1_n_5
    SLICE_X38Y100        FDRE                                         r  i0/current_state1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    i0/clk_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  i0/current_state1_reg[18]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    i0/current_state1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.968%)  route 0.122ns (25.032%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.572     1.491    i0/clk_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  i0/current_state2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  i0/current_state2_reg[26]/Q
                         net (fo=2, routed)           0.122     1.754    i0/current_state2_reg[26]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.980 r  i0/current_state2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.980    i0/current_state2_reg[28]_i_1_n_5
    SLICE_X31Y100        FDRE                                         r  i0/current_state2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.837     2.002    i0/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  i0/current_state2_reg[30]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    i0/current_state2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    i0/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  i0/current_state1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  i0/current_state1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.778    i0/current_state1_reg[14]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.024 r  i0/current_state1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.024    i0/current_state1_reg[16]_i_1_n_6
    SLICE_X38Y100        FDRE                                         r  i0/current_state1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    i0/clk_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  i0/current_state1_reg[17]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    i0/current_state1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    i0/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  i0/current_state1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  i0/current_state1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.778    i0/current_state1_reg[14]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.026 r  i0/current_state1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.026    i0/current_state1_reg[16]_i_1_n_4
    SLICE_X38Y100        FDRE                                         r  i0/current_state1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    i0/clk_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  i0/current_state1_reg[19]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.888    i0/current_state1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    i0/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  i0/current_state1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  i0/current_state1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.778    i0/current_state1_reg[14]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.975    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.028 r  i0/current_state1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.028    i0/current_state1_reg[20]_i_1_n_7
    SLICE_X38Y101        FDRE                                         r  i0/current_state1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    i0/clk_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  i0/current_state1_reg[20]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.134     1.888    i0/current_state1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.188%)  route 0.122ns (23.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.572     1.491    i0/clk_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  i0/current_state2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  i0/current_state2_reg[26]/Q
                         net (fo=2, routed)           0.122     1.754    i0/current_state2_reg[26]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.005 r  i0/current_state2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.005    i0/current_state2_reg[28]_i_1_n_6
    SLICE_X31Y100        FDRE                                         r  i0/current_state2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.837     2.002    i0/clk_IBUF_BUFG
    SLICE_X31Y100        FDRE                                         r  i0/current_state2_reg[29]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    i0/current_state2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    i0/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  i0/current_state1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  i0/current_state1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.778    i0/current_state1_reg[14]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.975    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.041 r  i0/current_state1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.041    i0/current_state1_reg[20]_i_1_n_5
    SLICE_X38Y101        FDRE                                         r  i0/current_state1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    i0/clk_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  i0/current_state1_reg[22]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.134     1.888    i0/current_state1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    i0/clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  i0/current_state1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  i0/current_state1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.778    i0/current_state1_reg[14]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.934 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.975    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.064 r  i0/current_state1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.064    i0/current_state1_reg[20]_i_1_n_6
    SLICE_X38Y101        FDRE                                         r  i0/current_state1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    i0/clk_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  i0/current_state1_reg[21]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.134     1.888    i0/current_state1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y92    BTNC_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y90    BTNL_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y88    BTNR_state_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X30Y88    active_seg_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X31Y88    active_seg_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X31Y88    active_seg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y91    change_combination_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y91    config_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y88    data_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y103   i0/current_state1_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y103   i0/current_state1_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y103   i0/current_state1_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y92    BTNC_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y90    BTNL_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y91    config_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    data_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    data_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    data_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y87    data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y91    change_combination_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    data_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    data_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    data_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    data_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    data_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    data_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    data_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    data_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    data_reg[31]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.580ns (16.625%)  route 2.909ns (83.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.659     6.356    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.480 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          2.250     8.731    reset
    SLICE_X32Y91         FDCE                                         f  data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.519    14.942    clk_IBUF_BUFG
    SLICE_X32Y91         FDCE                                         r  data_reg[25]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X32Y91         FDCE (Recov_fdce_C_CLR)     -0.405    14.760    data_reg[25]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.580ns (18.469%)  route 2.560ns (81.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.659     6.356    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.480 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          1.902     8.382    reset
    SLICE_X35Y88         FDCE                                         f  data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.516    14.939    clk_IBUF_BUFG
    SLICE_X35Y88         FDCE                                         r  data_reg[12]/C
                         clock pessimism              0.276    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.774    data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.580ns (18.469%)  route 2.560ns (81.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.659     6.356    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.480 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          1.902     8.382    reset
    SLICE_X35Y88         FDCE                                         f  data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.516    14.939    clk_IBUF_BUFG
    SLICE_X35Y88         FDCE                                         r  data_reg[15]/C
                         clock pessimism              0.276    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.774    data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_combination_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.580ns (18.210%)  route 2.605ns (81.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.659     6.356    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.480 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          1.946     8.427    reset
    SLICE_X34Y91         FDCE                                         f  change_combination_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.518    14.941    clk_IBUF_BUFG
    SLICE_X34Y91         FDCE                                         r  change_combination_reg/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X34Y91         FDCE (Recov_fdce_C_CLR)     -0.319    14.862    change_combination_reg
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.580ns (18.469%)  route 2.560ns (81.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.659     6.356    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.480 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          1.902     8.382    reset
    SLICE_X34Y88         FDCE                                         f  data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.516    14.939    clk_IBUF_BUFG
    SLICE_X34Y88         FDCE                                         r  data_reg[13]/C
                         clock pessimism              0.276    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    14.860    data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_sig_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.580ns (19.094%)  route 2.458ns (80.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.659     6.356    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.480 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          1.799     8.279    reset
    SLICE_X35Y92         FDCE                                         f  rst_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.518    14.941    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
                         clock pessimism              0.301    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X35Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.801    rst_sig_reg
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.580ns (19.368%)  route 2.415ns (80.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.659     6.356    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.480 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          1.756     8.236    reset
    SLICE_X35Y87         FDCE                                         f  data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.515    14.938    clk_IBUF_BUFG
    SLICE_X35Y87         FDCE                                         r  data_reg[0]/C
                         clock pessimism              0.276    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.773    data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.580ns (19.368%)  route 2.415ns (80.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.659     6.356    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.480 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          1.756     8.236    reset
    SLICE_X35Y87         FDCE                                         f  data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.515    14.938    clk_IBUF_BUFG
    SLICE_X35Y87         FDCE                                         r  data_reg[1]/C
                         clock pessimism              0.276    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.773    data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.580ns (19.368%)  route 2.415ns (80.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.659     6.356    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.480 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          1.756     8.236    reset
    SLICE_X35Y87         FDCE                                         f  data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.515    14.938    clk_IBUF_BUFG
    SLICE_X35Y87         FDCE                                         r  data_reg[2]/C
                         clock pessimism              0.276    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.773    data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.580ns (19.368%)  route 2.415ns (80.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.659     6.356    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.480 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          1.756     8.236    reset
    SLICE_X35Y87         FDCE                                         f  data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.515    14.938    clk_IBUF_BUFG
    SLICE_X35Y87         FDCE                                         r  data_reg[3]/C
                         clock pessimism              0.276    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.773    data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  6.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.667%)  route 0.441ns (70.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.229     1.858    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.903 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          0.212     2.115    reset
    SLICE_X34Y90         FDCE                                         f  data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.840     2.005    clk_IBUF_BUFG
    SLICE_X34Y90         FDCE                                         r  data_reg[9]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X34Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.667%)  route 0.441ns (70.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.229     1.858    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.903 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          0.212     2.115    reset
    SLICE_X35Y90         FDCE                                         f  data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.840     2.005    clk_IBUF_BUFG
    SLICE_X35Y90         FDCE                                         r  data_reg[18]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X35Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.667%)  route 0.441ns (70.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.229     1.858    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.903 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          0.212     2.115    reset
    SLICE_X35Y90         FDCE                                         f  data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.840     2.005    clk_IBUF_BUFG
    SLICE_X35Y90         FDCE                                         r  data_reg[19]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X35Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.360%)  route 0.494ns (72.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.229     1.858    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.903 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          0.265     2.168    reset
    SLICE_X34Y89         FDCE                                         f  data_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    clk_IBUF_BUFG
    SLICE_X34Y89         FDCE                                         r  data_reg[28]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X34Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.360%)  route 0.494ns (72.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.229     1.858    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.903 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          0.265     2.168    reset
    SLICE_X34Y89         FDCE                                         f  data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    clk_IBUF_BUFG
    SLICE_X34Y89         FDCE                                         r  data_reg[29]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X34Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.360%)  route 0.494ns (72.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.229     1.858    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.903 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          0.265     2.168    reset
    SLICE_X34Y89         FDCE                                         f  data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    clk_IBUF_BUFG
    SLICE_X34Y89         FDCE                                         r  data_reg[30]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X34Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.360%)  route 0.494ns (72.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.229     1.858    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.903 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          0.265     2.168    reset
    SLICE_X34Y89         FDCE                                         f  data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    clk_IBUF_BUFG
    SLICE_X34Y89         FDCE                                         r  data_reg[31]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X34Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.973%)  route 0.479ns (72.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.229     1.858    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.903 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          0.250     2.153    reset
    SLICE_X36Y89         FDCE                                         f  data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    clk_IBUF_BUFG
    SLICE_X36Y89         FDCE                                         r  data_reg[16]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X36Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.973%)  route 0.479ns (72.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.229     1.858    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.903 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          0.250     2.153    reset
    SLICE_X36Y89         FDCE                                         f  data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    clk_IBUF_BUFG
    SLICE_X36Y89         FDCE                                         r  data_reg[17]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X36Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 rst_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.928%)  route 0.505ns (73.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  rst_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  rst_sig_reg/Q
                         net (fo=7, routed)           0.229     1.858    rst_sig_reg_n_0
    SLICE_X34Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.903 f  active_seg[2]_i_3/O
                         net (fo=40, routed)          0.276     2.179    reset
    SLICE_X32Y90         FDCE                                         f  data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X32Y90         FDCE                                         r  data_reg[27]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.434    data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.745    





