// Seed: 1876129745
module module_0 (
    output supply1 id_0,
    output wire id_1,
    input tri1 id_2,
    input uwire id_3,
    output wor id_4,
    output supply1 id_5,
    input wor id_6,
    output supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    output tri id_10,
    output supply1 id_11
);
  assign id_7 = 'b0;
  final id_4 = 1;
  id_13(
      .id_0(1), .id_1(id_4), .id_2(id_1 & 1'b0), .id_3(1), .id_4
  );
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    input  tri  id_2,
    output tri1 id_3
);
  module_0(
      id_3, id_3, id_0, id_2, id_3, id_3, id_2, id_3, id_2, id_3, id_3, id_3
  );
endmodule
