#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd89fe940 .scope module, "register_tb" "register_tb" 2 1;
 .timescale 0 0;
v0x7fffd8a1ac40_0 .var "clk", 0 0;
v0x7fffd8a1ad00_0 .var "enable", 0 0;
v0x7fffd8a1add0_0 .var "rd_data", 4 0;
v0x7fffd8a1aed0_0 .net "read_data1", 31 0, L_0x7fffd8a2b8c0;  1 drivers
v0x7fffd8a1afa0_0 .net "read_data2", 31 0, L_0x7fffd8a2bfe0;  1 drivers
v0x7fffd8a1b040_0 .var "reset", 0 0;
v0x7fffd8a1b110_0 .var "rs1_data", 4 0;
v0x7fffd8a1b1e0_0 .var "rs2_data", 4 0;
v0x7fffd8a1b2b0_0 .var "write_data", 31 0;
S_0x7fffd89feac0 .scope module, "u_register" "register" 2 12, 3 1 0, S_0x7fffd89fe940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 5 "rd_data"
    .port_info 5 /INPUT 5 "rs1_data"
    .port_info 6 /INPUT 5 "rs2_data"
    .port_info 7 /OUTPUT 32 "read_data1"
    .port_info 8 /OUTPUT 32 "read_data2"
v0x7fffd89f9da0_0 .net *"_s0", 31 0, L_0x7fffd8a1b380;  1 drivers
v0x7fffd8a194f0_0 .net *"_s10", 31 0, L_0x7fffd8a2b650;  1 drivers
v0x7fffd8a195d0_0 .net *"_s12", 6 0, L_0x7fffd8a2b750;  1 drivers
L_0x7f6ac7e800f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd8a19690_0 .net *"_s15", 1 0, L_0x7f6ac7e800f0;  1 drivers
v0x7fffd8a19770_0 .net *"_s18", 31 0, L_0x7fffd8a2baa0;  1 drivers
L_0x7f6ac7e80138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd8a198a0_0 .net *"_s21", 26 0, L_0x7f6ac7e80138;  1 drivers
L_0x7f6ac7e80180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd8a19980_0 .net/2u *"_s22", 31 0, L_0x7f6ac7e80180;  1 drivers
v0x7fffd8a19a60_0 .net *"_s24", 0 0, L_0x7fffd8a2bc70;  1 drivers
L_0x7f6ac7e801c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd8a19b20_0 .net/2u *"_s26", 31 0, L_0x7f6ac7e801c8;  1 drivers
v0x7fffd8a19c00_0 .net *"_s28", 31 0, L_0x7fffd8a2bdb0;  1 drivers
L_0x7f6ac7e80018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd8a19ce0_0 .net *"_s3", 26 0, L_0x7f6ac7e80018;  1 drivers
v0x7fffd8a19dc0_0 .net *"_s30", 6 0, L_0x7fffd8a2bea0;  1 drivers
L_0x7f6ac7e80210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd8a19ea0_0 .net *"_s33", 1 0, L_0x7f6ac7e80210;  1 drivers
L_0x7f6ac7e80060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd8a19f80_0 .net/2u *"_s4", 31 0, L_0x7f6ac7e80060;  1 drivers
v0x7fffd8a1a060_0 .net *"_s6", 0 0, L_0x7fffd8a2b4e0;  1 drivers
L_0x7f6ac7e800a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd8a1a120_0 .net/2u *"_s8", 31 0, L_0x7f6ac7e800a8;  1 drivers
v0x7fffd8a1a200_0 .net "clk", 0 0, v0x7fffd8a1ac40_0;  1 drivers
v0x7fffd8a1a2c0_0 .net "enable", 0 0, v0x7fffd8a1ad00_0;  1 drivers
v0x7fffd8a1a380_0 .var/i "i", 31 0;
v0x7fffd8a1a460_0 .net "rd_data", 4 0, v0x7fffd8a1add0_0;  1 drivers
v0x7fffd8a1a540_0 .net "read_data1", 31 0, L_0x7fffd8a2b8c0;  alias, 1 drivers
v0x7fffd8a1a620_0 .net "read_data2", 31 0, L_0x7fffd8a2bfe0;  alias, 1 drivers
v0x7fffd8a1a700 .array "registerf", 31 0, 31 0;
v0x7fffd8a1a7c0_0 .net "reset", 0 0, v0x7fffd8a1b040_0;  1 drivers
v0x7fffd8a1a880_0 .net "rs1_data", 4 0, v0x7fffd8a1b110_0;  1 drivers
v0x7fffd8a1a960_0 .net "rs2_data", 4 0, v0x7fffd8a1b1e0_0;  1 drivers
v0x7fffd8a1aa40_0 .net "write_data", 31 0, v0x7fffd8a1b2b0_0;  1 drivers
E_0x7fffd89fc2c0 .event posedge, v0x7fffd8a1a200_0;
L_0x7fffd8a1b380 .concat [ 5 27 0 0], v0x7fffd8a1b110_0, L_0x7f6ac7e80018;
L_0x7fffd8a2b4e0 .cmp/eq 32, L_0x7fffd8a1b380, L_0x7f6ac7e80060;
L_0x7fffd8a2b650 .array/port v0x7fffd8a1a700, L_0x7fffd8a2b750;
L_0x7fffd8a2b750 .concat [ 5 2 0 0], v0x7fffd8a1b110_0, L_0x7f6ac7e800f0;
L_0x7fffd8a2b8c0 .functor MUXZ 32, L_0x7fffd8a2b650, L_0x7f6ac7e800a8, L_0x7fffd8a2b4e0, C4<>;
L_0x7fffd8a2baa0 .concat [ 5 27 0 0], v0x7fffd8a1b1e0_0, L_0x7f6ac7e80138;
L_0x7fffd8a2bc70 .cmp/eq 32, L_0x7fffd8a2baa0, L_0x7f6ac7e80180;
L_0x7fffd8a2bdb0 .array/port v0x7fffd8a1a700, L_0x7fffd8a2bea0;
L_0x7fffd8a2bea0 .concat [ 5 2 0 0], v0x7fffd8a1b1e0_0, L_0x7f6ac7e80210;
L_0x7fffd8a2bfe0 .functor MUXZ 32, L_0x7fffd8a2bdb0, L_0x7f6ac7e801c8, L_0x7fffd8a2bc70, C4<>;
    .scope S_0x7fffd89feac0;
T_0 ;
    %wait E_0x7fffd89fc2c0;
    %load/vec4 v0x7fffd8a1a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8a1a380_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffd8a1a380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffd8a1a380_0;
    %store/vec4a v0x7fffd8a1a700, 4, 0;
    %load/vec4 v0x7fffd8a1a380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffd8a1a380_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd8a1a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffd8a1aa40_0;
    %load/vec4 v0x7fffd8a1a460_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd8a1a700, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd89fe940;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x7fffd8a1ac40_0;
    %inv;
    %store/vec4 v0x7fffd8a1ac40_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffd89fe940;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd8a1ac40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd8a1b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd8a1ad00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd8a1b2b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffd8a1add0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffd8a1b110_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffd8a1b1e0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffd8a1b1e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd8a1b040_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd8a1ad00_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffd8a1add0_0, 0, 5;
    %pushi/vec4 57005, 0, 32;
    %store/vec4 v0x7fffd8a1b2b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffd8a1add0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd8a1ad00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd8a1b040_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd8a1b040_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffd8a1b110_0, 0, 5;
    %delay 50, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffd89fe940;
T_3 ;
    %vpi_call 2 53 "$dumpfile", "./temp/reg.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd89fe940 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./tb/reg_tb.v";
    "./src/registerfile.v";
