INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/sources_1/new/qpsk_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qpsk_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/sim_1/new/testing_qpsk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testing_qpsk
