#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Oct 20 08:41:07 2024
# Process ID: 2268
# Current directory: D:/VerlilogCode/ComputerStructure/exp2/D_latch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12304 D:\VerlilogCode\ComputerStructure\exp2\D_latch\D_latch.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp2/D_latch/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp2/D_latch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp2/D_latch/D_latch.xpr
update_compile_order -fileset sources_1
file mkdir D:/VerlilogCode/ComputerStructure/exp2/D_latch/D_latch.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp2/D_latch/D_latch.srcs/sim_1/new/sim_D_latch.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp2/D_latch/D_latch.srcs/sim_1/new/sim_D_latch.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
close_design
launch_simulation
source sim_D_latch.tcl
close_sim
launch_simulation
source sim_D_latch.tcl
close_sim
close_project
open_project D:/VerlilogCode/ComputerStructure/exp2/D_ff/D_ff.xpr
update_compile_order -fileset sources_1
file mkdir D:/VerlilogCode/ComputerStructure/exp2/D_ff/D_ff.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp2/D_ff/D_ff.srcs/sim_1/new/sim_D_ff.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp2/D_ff/D_ff.srcs/sim_1/new/sim_D_ff.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sim_D_ff.tcl
close_sim
launch_simulation
source sim_D_ff.tcl
close_sim
launch_simulation
source sim_D_ff.tcl
close_sim
close_project
open_project D:/VerlilogCode/ComputerStructure/exp2/register/register.xpr
update_compile_order -fileset sources_1
file mkdir D:/VerlilogCode/ComputerStructure/exp2/register/register.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp2/register/register.srcs/sim_1/new/sim_register.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp2/register/register.srcs/sim_1/new/sim_register.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sim_register.tcl
close_sim
launch_simulation
source sim_register.tcl
close_sim
close_project
open_project D:/VerlilogCode/ComputerStructure/exp2/shift_register/shift_register.xpr
update_compile_order -fileset sources_1
file mkdir D:/VerlilogCode/ComputerStructure/exp2/shift_register/shift_register.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp2/shift_register/shift_register.srcs/sim_1/new/sim_shift_register.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp2/shift_register/shift_register.srcs/sim_1/new/sim_shift_register.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sim_shift_register.tcl
close_sim
launch_simulation
source sim_shift_register.tcl
close_sim
close_project
open_project D:/VerlilogCode/ComputerStructure/exp2/counter74x161/counter74x161.xpr
update_compile_order -fileset sources_1
file mkdir D:/VerlilogCode/ComputerStructure/exp2/counter74x161/counter74x161.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp2/counter74x161/counter74x161.srcs/sim_1/new/sim_counter.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp2/counter74x161/counter74x161.srcs/sim_1/new/sim_counter.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sim_counter.tcl
close_sim
launch_simulation
source sim_counter.tcl
close_sim
close_project
open_project D:/VerlilogCode/ComputerStructure/exp2/FiniteStateMachine/FiniteStateMachine.xpr
update_compile_order -fileset sources_1
file mkdir D:/VerlilogCode/ComputerStructure/exp2/FiniteStateMachine/FiniteStateMachine.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp2/FiniteStateMachine/FiniteStateMachine.srcs/sim_1/new/sim_FSM_case.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp2/FiniteStateMachine/FiniteStateMachine.srcs/sim_1/new/sim_FSM_case.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source sim_FSM_case.tcl
close_sim
launch_simulation
source sim_FSM_case.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp2/FiniteStateMachine/FiniteStateMachine.srcs/sim_1/new/sim_FSM_cf.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp2/FiniteStateMachine/FiniteStateMachine.srcs/sim_1/new/sim_FSM_cf.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_FSM_cf [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM_caseif [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_simulation
source sim_FSM_cf.tcl
close_sim
launch_simulation
source sim_FSM_cf.tcl
close_sim
launch_simulation
source sim_FSM_cf.tcl
close_sim
launch_simulation
source sim_FSM_cf.tcl
close_sim
launch_simulation
source sim_FSM_cf.tcl
close_sim
launch_simulation
source sim_FSM_cf.tcl
close_sim
launch_simulation
source sim_FSM_cf.tcl
close_sim
