var veridocModuleInformation= {"moduleName":"sparc_exu_eclccr",
"moduleFile":"Unknown",
"moduleLine":"2833",
"moduleBrief":"None",
"children":[
"dff_s","dff_s","dff_s","mux2ds","dff_s","dff_s","mux2ds","dff_s","mux3ds","mux3ds","mux3ds","mux3ds","dff_s","dff_s","dff_s","dff_s","mux4ds","mux3ds"]
,
"ports":[
{"name":"clk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"alu_xcc_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"alu_icc_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tid_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"thrdec_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"thr_match_dm",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"thr_match_de",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tid_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"thr_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_kill_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_setcc_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_ecl_wrccr_data_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_ccr_wrccr_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_ccr_setcc_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"divcntl_ccr_cc_w2",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_ccr_thr_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tlu_exu_cwpccr_update_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tlu_exu_ccr_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_inst_vld_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_tlu_flush_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"early_flush_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"exu_ifu_cc_d",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_ccr0_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_ccr1_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_ccr2_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_tlu_ccr3_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
