/* $Header: /proj/irix6.5.7m/isms/stand/arcs/ide/isddevices/video/MCO/RCS/mco_diag_timing.c,v 1.7 1997/07/11 21:37:09 davidl Exp $ */

#include "sys/cmn_err.h"

#include "sys/mgrashw.h"
#include "sys/mgras.h"

#include "mco_diag_timing.h"
#include "mco_diag.h"

/* 
 * COMMENT:	This file contains all initialization data necessary to
 * 		load and start an MCO Video Output Format (VOF)
 *
 *		There are several parts to an MCO VOF:
 *		1. MGRAS VOF
 *		   a. mgras VC3 line table data
 *		   b. mgras VC3 frame table data
 *		   c. mgras VC3 DAC PLL register data
 *		   d. mgras_timing_info structure
 *		2. Altera FPGA microcode file
 *		3. MCO VC2 VOF
 *		   a. mco VC2 line table data
 *		   b. mco VC2 frame table data
 *		   c. mcoConfigDef structure, containing all relevant
 *		      DAC settings, VC3 data, etc.
 *
 *		This file is divided into sections by MCO VOF.
 *		The following arrays and structures are provided
 *		for each MCO VOF:
 *		1. MCO VC2 line table data
 *		2. MCO VC2 frame table data
 *		3. Initialized ramDAC7162Def structure
 *		4. Initialized ramDAC473Def structure
 *		5. Initialized VC2Def structure
 *		6. MGRAS VC3 line table data
 *		7. MGRAS VC3 frame table data
 *		8. MGRAS Dac PLL register data
 *		9. Initialized mgras_timing_info structure
 */

/* 
 * The following arrays will be initialized dynamically -- it's easier
 * and likely uses less space, especially since the DAC luts are currently
 * the same for all formats anyway 
 */
extern unsigned short mco_dac_7162lut[256][3];
extern unsigned short mco_dac_473lut[256][3];

/***************************************************************************
 * 640x480 @ 60 Hz for MCO (VGA Minify mode)
 **************************************************************************/

ushort_t MINI_640x480_60_ltab[] = {
    0x1400, 0x21D9, 0x4B00, 0x01D9, 0x7F82, 0x7F82, 0x7F82, 0x7F82,
    0x7F82, 0xC682, 0x0000, 0x5F00, 0x01D9, 0x7F82, 0x7F82, 0x7F82,
    0x7F82, 0x7F82, 0xC682, 0x000B, 0x5F00, 0x1ED9, 0x7F02, 0x1EDB,
    0x7F82, 0x7F82, 0x7F82, 0x7F82, 0xC682, 0x0014, 0x5F00, 0x1ED9,
    0x3302, 0x1EDB, 0x7FBE, 0x7FBE, 0x7FBE, 0x7FBE, 0x7FBE, 0x09BE,
    0x8A82, 0x001E, 0x5F00, 0x1ED9, 0x3302, 0x1EDB, 0x04FE, 0x7F7E,
    0x1EFB, 0x7FFE, 0x7FFE, 0x7FFE, 0x7FFE, 0x05FE, 0x0442, 0x1EDB,
    0x8682, 0x002A, 0x5F00, 0x1E99, 0x0502, 0x1E9B, 0x2E02, 0x1EDB,
    0x04FE, 0x7F7E, 0x1EFB, 0x7FFE, 0x7FFE, 0x7FFE, 0x7FFE, 0x05FE,
    0x0442, 0x1EDB, 0x8682, 0x003A
};

ushort_t MINI_640x480_60_ftab[] = {
    0x0000, 0x0001, 0x000B, 0x0001, 0x0014, 0x0020, 0x001E, 0x0001,
    0x002A, 0x01C9, 0x003A, 0x0001, 0x002A, 0x0016, 0x0014, 0x000A,
    0x0000, 0x0000,
};

struct ramDAC7162Def MINI_640x480_60_DAC7162A = {
    0x79,     /* DAC 7162 ID */
    MCO_ADV7162A,	 /* MCO_ADV7162A or MCO_ADV7162B */
    0x3,		 /* Mode (3) */
    0xb9,		 /* Cmd1 (185) */
    0xec,		 /* Cmd2 (236) */
    0x40,		 /* Cmd3  (64) */
    0x0,		 /* Cmd4   (0) */
    0x40,		 /* Cmd5  (64) */
    0x7,		 /* DAC PLL R  (7) */
    0x7,		 /* DAC PLL V  (7) */
    0x61,		 /* DAC CTRL (97) */
    504000,		 /* DesiredFrequencyDAC0--50.4MHz specified as 504000 */
    0x1,		 /* MCO_ADV7162_CURS_DISABLE */
    &mco_dac_7162lut[0][0],	 /* LUT */
};

ramDAC7162Def MINI_640x480_60_DAC7162B = {
    0x79,     /* DAC 7162 ID */
    MCO_ADV7162B,	 /* Base Addr -- MCO_ADV7162A or MCO_ADV7162B */
    0x3,		 /* Mode (3) */
    0xb9,		 /* Cmd1 (185) */
    0xec,		 /* Cmd2 (236) */
    0x40,		 /* Cmd3  (64) */
    0x0,		 /* Cmd4   (0) */
    0x40,		 /* Cmd5  (64) */
    0x7,		 /* DAC PLL R  (7) */
    0x7,		 /* DAC PLL V  (7) */
    0x61,		 /* DAC CTRL (97) */
    504000,		 /* DesiredFrequencyDAC1--50.4MHz specified as 504000 */
    0x1,		 /* MCO_ADV7162_CURS_DISABLE */
    &mco_dac_7162lut[0][0],	 /* LUT */
};

struct ramDAC473Def MINI_640x480_60_DAC473A = {
    0x0,		 /* 473 addr reg   (0) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct ramDAC473Def MINI_640x480_60_DAC473B = {
    0x10,		 /* 473 addr reg  (16) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct ramDAC473Def MINI_640x480_60_DAC473C = {
    0xc0,		 /* 473 addr reg  (16) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct VC2Def MINI_640x480_60_VC2 = {
    0x07,		  	/*    (7) VC2 flag */
    640, 480,			/* (w, h) monitor resolution */
    MINI_640x480_60_ftab,	/*        video timing frame table */
    18,				/*   (18) length (in shorts) of *ftab */
    0x400,		        /* (1024) VC2_VID_FRAME_TAB_ADDR  */
    MINI_640x480_60_ltab,	/*        video timing line table */
    0x4c,			/*   (76) length (in shorts) of *ltab */
    0x01,			/*    (1) VC2 Config register */
};

static char mco_alteraname_MINI_640x480_60[40] = "fpgas.mini.rbf";

struct mcoConfigDef mco_info_MINI_640x480_60 = {
    mco_alteraname_MINI_640x480_60,
    _MINI_640x480_60,		/* TimingSelect */
    &MINI_640x480_60_DAC7162A,	/* 7162A data */
    &MINI_640x480_60_DAC7162B,	/* 7162B data */
    &MINI_640x480_60_DAC473A,	/* 473A data */
    &MINI_640x480_60_DAC473B,	/* 473B data */
    &MINI_640x480_60_DAC473C,	/* 473C data */
    &MINI_640x480_60_VC2,	/* VC2 data */
    0x23,			/* MCO Cntrl1 reg (35) */
    0x01,			/* MCO Cntrl2 reg  (1) */
    0x00,			/* MCO Cntrl3 reg  (0) */
};

unsigned short mgras_ltab_1288_961_60_MCO_VGA_MIN_2RSS[] = {
    0x1B13, 0x4BE1, 0x3C13, 0x43E1, 0x5D13, 0x47E1, 0x7FD3, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x09D3, 0x9493, 0x0000, 0x1B13, 0x67E1,
    0x3C13, 0x63E1, 0x5D13, 0x67E1, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3,
    0x7FD3, 0x09D3, 0x9493, 0x000E, 0x1B13, 0x67E1, 0x3C13, 0x63E1,
    0x5D13, 0x67E1, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x6AD3, 0x1E53,
    0x67A1, 0x9493, 0x001C, 0x1B13, 0x67E1, 0x2113, 0x6BE1, 0x1B97,
    0x5D17, 0x6FE1, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x09D7,
    0x9497, 0x002B, 0x1B13, 0x6FE1, 0x2113, 0x6BE1, 0x1B97, 0x5D17,
    0x6FE1, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x09D7, 0x9497,
    0x003A, 0x1B13, 0x2FE1, 0x2113, 0x2BE1, 0x1B97, 0x5D17, 0x2FE1,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x09D7, 0x9497, 0x0049,
    0x1B13, 0x6FE1, 0x2113, 0x6BE1, 0x1B97, 0x4917, 0x6FE1, 0x1495,
    0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x74D5, 0x14D7, 0x9497, 0x0058,
    0x1B13, 0x6FE1, 0x2113, 0x6BE1, 0x1B97, 0x4917, 0x6FE1, 0x1495,
    0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x35D5, 0x3355, 0x6EE1, 0x0C55,
    0x6FE1, 0x14D7, 0x9497, 0x0068, 0x1B33, 0x6FE3, 0x0433, 0x6BE3,
    0x0AA3, 0x13B3, 0x07B7, 0x0BA7, 0x09B7, 0x2B37, 0x6FE3, 0x1EBF,
    0x12BD, 0x013D, 0x6FEB, 0x01BC, 0x5F7C, 0x6FFB, 0x0BEC, 0x56FC,
    0x0AEC, 0x55FC, 0x0BEC, 0x55FC, 0x0BEC, 0x56FC, 0x0AEC, 0x7FFC,
    0x07FC, 0x12FE, 0x017E, 0x6FF3, 0x01FF, 0x943F, 0xEFE3, 0x007C,
    0x053B, 0x6FE7, 0x16B3, 0x0433, 0x6BE7, 0x0AA3, 0x13B3, 0x07B7,
    0x0BA7, 0x09B7, 0x2B37, 0x6FE7, 0x1EBF, 0x12BD, 0x013D, 0x6FEF,
    0x01BC, 0x5F7C, 0x6FFF, 0x0BEC, 0x56FC, 0x0AEC, 0x55FC, 0x0BEC,
    0x55FC, 0x0BEC, 0x56FC, 0x0AEC, 0x7FFC, 0x07FC, 0x12FE, 0x017E,
    0x6FF7, 0x01FF, 0x943F, 0xEFE7, 0x00A0, 0x053B, 0x6FE3, 0x16B3,
    0x0433, 0x6BE3, 0x0AA3, 0x13B3, 0x08B7, 0x0AA7, 0x09B7, 0x2B37,
    0x6FE3, 0x1EBF, 0x12BD, 0x013D, 0x6FEB, 0x01BC, 0x5F7C, 0x6FFB,
    0x0BEC, 0x56FC, 0x0AEC, 0x56FC, 0x0AEC, 0x56FC, 0x0AEC, 0x56FC,
    0x0AEC, 0x7FFC, 0x07FC, 0x12FE, 0x017E, 0x6FF3, 0x01FF, 0x053F,
    0x6FE3, 0x8F3F, 0xEFE2, 0x00C5, 0x051B, 0x6FE1, 0x1693, 0x2113,
    0x6BE1, 0x1B97, 0x4917, 0x6FE1, 0x1495, 0x7FD5, 0x7FD5, 0x7FD5,
    0x7FD5, 0x74D5, 0x14D7, 0x9497, 0x00EC, 0x1B13, 0x6FE1, 0x2113,
    0x6BE1, 0x1B97, 0x5D17, 0x6FE1, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7,
    0x7FD7, 0x04D7, 0x0557, 0x6FC1, 0x9497, 0x00FD,
};

unsigned short mgras_ftab_1288_961_60_MCO_VGA_MIN_2RSS[] = {
    0x0000, 0x0001, 0x000E, 0x0001, 0x001C, 0x0001, 0x002B, 0x0001,
    0x003A, 0x0002, 0x0049, 0x0001, 0x0058, 0x001E, 0x0068, 0x0001,
    0x007C, 0x0001, 0x00A0, 0x03BF, 0x00C5, 0x0001, 0x00EC, 0x0001,
    0x003A, 0x0001, 0x00FD, 0x0001, 0x0000, 0x0000,
};

unsigned char mgras_plltab_1288_961_60_MCO_VGA_MIN_2RSS[] = {
		0x02, 	/* PLL R (2) */
		0x04, 	/* PLL V (4) */
		0x51,	/* PLL CTRL (81) */
};

struct mgras_timing_info mgras_1288_961_60_MCO_VGA_MIN_2RSS = {
	0x0,				/* flag */
	1288, 961,			/* monitor resolution */
	60,				/* refresh rate */
	103,				/* pixel clock freq (MHz) */
	mgras_ftab_1288_961_60_MCO_VGA_MIN_2RSS,	/* frame table */
	30,				/* length of frame table (in shorts) */
	mgras_ltab_1288_961_60_MCO_VGA_MIN_2RSS,	/* line table */
	270,				/* length of line table (in shorts) */
	mgras_plltab_1288_961_60_MCO_VGA_MIN_2RSS,	/* DAC pixel clock parameters */
	0x1,				/* # fields */
	0x1c0c8240,			/* DIBptr */
	0x3fffff,			/* DIBskip (4194303) */
	960,				/* DIBtopscan (0x3c0) */
	0x3cb,				/* DIBctl0 (971) */
	0x3bdd,				/* DIBctl1 (15325) */
	0x1ee,				/* DIBctl2 (494) */
	0x120,				/* DIBctl3 (288) */
	0x13ff801,			/* REFctl */
	0x00000000,			/* DRBptrs_aux */  
	0x000001c0,			/* DRBptrs_overlay */
	0x00000240,			/* DRBptrs_main */
};

unsigned short mgras_ltab_1288_961_60_MCO_VGA_MIN_1RSS[] = {
    0x1813, 0x4BE1, 0x3C13, 0x43E1, 0x6013, 0x47E1, 0x7FD3, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x09D3, 0x9493, 0x0000, 0x1813, 0x67E1,
    0x3C13, 0x63E1, 0x6013, 0x67E1, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3,
    0x7FD3, 0x09D3, 0x9493, 0x000E, 0x1813, 0x67E1, 0x3C13, 0x63E1,
    0x6013, 0x67E1, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x6AD3, 0x1E53,
    0x67A1, 0x9493, 0x001C, 0x1813, 0x67E1, 0x2413, 0x6BE1, 0x1897,
    0x6017, 0x6FE1, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x09D7,
    0x9497, 0x002B, 0x1813, 0x6FE1, 0x2413, 0x6BE1, 0x1897, 0x6017,
    0x6FE1, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x09D7, 0x9497,
    0x003A, 0x1813, 0x2FE1, 0x2413, 0x2BE1, 0x1897, 0x6017, 0x2FE1,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x09D7, 0x9497, 0x0049,
    0x1813, 0x6FE1, 0x2413, 0x6BE1, 0x1897, 0x4C17, 0x6FE1, 0x1495,
    0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x74D5, 0x14D7, 0x9497, 0x0058,
    0x1813, 0x6FE1, 0x2413, 0x6BE1, 0x1897, 0x4C17, 0x6FE1, 0x1495,
    0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x35D5, 0x3355, 0x6EE1, 0x0C55,
    0x6FE1, 0x14D7, 0x9497, 0x0068, 0x1833, 0x6FE3, 0x0733, 0x6BE3,
    0x0AA3, 0x13B3, 0x18B7, 0x2E37, 0x6FE3, 0x1EBF, 0x12BD, 0x013D,
    0x6FEB, 0x01BC, 0x5F7C, 0x6FFB, 0x0BEC, 0x7FFC, 0x36FC, 0x0BEC,
    0x7FFC, 0x7FFC, 0x48FC, 0x12FE, 0x017E, 0x6FF3, 0x01FF, 0x943F,
    0xEFE3, 0x007C, 0x053B, 0x6FE7, 0x13B3, 0x0733, 0x6BE7, 0x0AA3,
    0x13B3, 0x18B7, 0x2E37, 0x6FE7, 0x1EBF, 0x12BD, 0x013D, 0x6FEF,
    0x01BC, 0x5F7C, 0x6FFF, 0x0BEC, 0x7FFC, 0x36FC, 0x0BEC, 0x7FFC,
    0x7FFC, 0x48FC, 0x12FE, 0x017E, 0x6FF7, 0x01FF, 0x943F, 0xEFE7,
    0x009A, 0x053B, 0x6FE3, 0x13B3, 0x0733, 0x6BE3, 0x0AA3, 0x13B3,
    0x18B7, 0x2E37, 0x6FE3, 0x1EBF, 0x12BD, 0x013D, 0x6FEB, 0x01BC,
    0x5F7C, 0x6FFB, 0x0BEC, 0x7FFC, 0x37FC, 0x0AEC, 0x7FFC, 0x7FFC,
    0x48FC, 0x12FE, 0x017E, 0x6FF3, 0x01FF, 0x053F, 0x6FE3, 0x8F3F,
    0xEFE2, 0x00B9, 0x051B, 0x6FE1, 0x1393, 0x2413, 0x6BE1, 0x1897,
    0x4C17, 0x6FE1, 0x1495, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x74D5,
    0x14D7, 0x9497, 0x00DA, 0x1813, 0x6FE1, 0x2413, 0x6BE1, 0x1897,
    0x6017, 0x6FE1, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x09D7,
    0x9497, 0x00EB, 0x1813, 0x6FE1, 0x2413, 0x6BE1, 0x1897, 0x6017,
    0x6FE1, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x04D7, 0x0557,
    0x6FC1, 0x9497, 0x00FA,
};

unsigned short mgras_ftab_1288_961_60_MCO_VGA_MIN_1RSS[] = {
    0x0000, 0x0001, 0x000E, 0x0001, 0x001C, 0x0001, 0x002B, 0x0001,
    0x003A, 0x0002, 0x0049, 0x0001, 0x0058, 0x001E, 0x0068, 0x0001,
    0x007C, 0x0001, 0x009A, 0x03BF, 0x00B9, 0x0001, 0x00DA, 0x0001,
    0x00EB, 0x0001, 0x00FA, 0x0001, 0x0000, 0x0000,
};

unsigned char mgras_plltab_1288_961_60_MCO_VGA_MIN_1RSS[] = {
		0x02, 	/* PLL R (2) */
		0x04, 	/* PLL V (4) */
		0x51,	/* PLL CTRL (81) */
};

struct mgras_timing_info mgras_1288_961_60_MCO_VGA_MIN_1RSS = {
	0x0,				/* flag */
	1288, 961,			/* monitor resolution */
	60,				/* refresh rate */
	103,				/* pixel clock freq (MHz) */
	mgras_ftab_1288_961_60_MCO_VGA_MIN_1RSS,	/* frame table */
	30,				/* length of frame table (in shorts) */
	mgras_ltab_1288_961_60_MCO_VGA_MIN_1RSS,	/* line table */
	267,				/* length of line table (in shorts) */
	mgras_plltab_1288_961_60_MCO_VGA_MIN_1RSS,	/* DAC pixel clock parameters */
	0x1,				/* # fields */
	0x1ab95655,			/* DIBptr (448353877) */
	0x3fffff,			/* DIBskip (4194303) */
	960,				/* DIBtopscan (0x3c0) */
	0x1cb,				/* DIBctl0 (459) */
	0x37bd,				/* DIBctl1 (14269) */
	0x124,				/* DIBctl2 (292) */
	0x140,				/* DIBctl3 (320) */
	0x23ff801,			/* REFctl (37746689) */
	0x00000000,			/* DRBptrs_aux (0) */  
	0x0006adab,			/* DRBptrs_overlay (437675) */
	0x00095655,			/* DRBptrs_main (611925) */
};

/***************************************************************************
 * 800x600 @ 60 Hz for MCO (SVGA Minify mode)
 **************************************************************************/

ushort_t MINI_800x600_60_ltab[] = {
    0x1400, 0x21D9, 0x5000, 0x01D9, 0x7F82, 0x7F82, 0x7F82, 0x7F82,
    0x7F82, 0x7F82, 0x7F82, 0x8B82, 0x0000, 0x6400, 0x01D9, 0x7F82,
    0x7F82, 0x7F82, 0x7F82, 0x7F82, 0x7F82, 0x7F82, 0x8B82, 0x000D,
    0x6400, 0x1ED9, 0x7F02, 0x1EDB, 0x7F82, 0x7F82, 0x7F82, 0x7F82,
    0x7F82, 0x7F82, 0x8B82, 0x0018, 0x6400, 0x1ED9, 0x4C02, 0x1EDB,
    0x7FBE, 0x7FBE, 0x7FBE, 0x7FBE, 0x7FBE, 0x7FBE, 0x2ABE, 0x9482,
    0x0024, 0x6400, 0x1ED9, 0x4C02, 0x1EDB, 0x04FE, 0x7F7E, 0x1EFB,
    0x7FFE, 0x7FFE, 0x7FFE, 0x7FFE, 0x7FFE, 0x26FE, 0x0442, 0x1EDB,
    0x9082, 0x0031, 0x6400, 0x1E99, 0x4C02, 0x1EDB, 0x04FE, 0x7F7E,
    0x1EFB, 0x7FFE, 0x7FFE, 0x7FFE, 0x7FFE, 0x7FFE, 0x26FE, 0x0442,
    0x1EDB, 0x9082, 0x0042
};

ushort_t MINI_800x600_60_ftab[] = {
    0x0000, 0x0001, 0x000D, 0x0002, 0x0018, 0x0017, 0x0024, 0x0001,
    0x0031, 0x0243, 0x0042, 0x0001, 0x0031, 0x0014, 0x0018, 0x0003,
    0x0000, 0x0000
};

struct ramDAC7162Def MINI_800x600_60_DAC7162A = {
    0x79,		 /* DAC 7162 ID (121) */
    MCO_ADV7162A,	 /* MCO_ADV7162A or MCO_ADV7162B */
    0x3,		 /* Mode (3) */
    0xb9,		 /* Cmd1 (185) */
    0xec,		 /* Cmd2 (236) */
    0x40,		 /* Cmd3  (64) */
    0x0,		 /* Cmd4   (0) */
    0x40,		 /* Cmd5  (64) */
    0x0b,		 /* DAC PLL R  (11) */
    0x08,		 /* DAC PLL V   (8) */
    0x11,		 /* DAC CTRL (17) */
    756000,		 /* DesiredFrequencyDAC0--75.6MHz specified as 756000 */
    0x1,		 /* MCO_ADV7162_CURS_DISABLE */
    &mco_dac_7162lut[0][0],	 /* LUT */
};

ramDAC7162Def MINI_800x600_60_DAC7162B = {
    0x79,		 /* DAC 7162 ID (121) */
    MCO_ADV7162B,	 /* Base Addr -- MCO_ADV7162A or MCO_ADV7162B */
    0x3,		 /* Mode (3) */
    0xb9,		 /* Cmd1 (185) */
    0xec,		 /* Cmd2 (236) */
    0x40,		 /* Cmd3  (64) */
    0x0,		 /* Cmd4   (0) */
    0x40,		 /* Cmd5  (64) */
    0x0b,		 /* DAC PLL R  (11) */
    0x08,		 /* DAC PLL V  (8) */
    0x11,		 /* DAC CTRL (17) */
    756000,		 /* DesiredFrequencyDAC1--75.6MHz specified as 756000 */
    0x1,		 /* MCO_ADV7162_CURS_DISABLE */
    &mco_dac_7162lut[0][0],	 /* LUT */
};

struct ramDAC473Def MINI_800x600_60_DAC473A = {
    0x0,		 /* 473 addr reg   (0) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct ramDAC473Def MINI_800x600_60_DAC473B = {
    0x10,		 /* 473 addr reg  (16) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct ramDAC473Def MINI_800x600_60_DAC473C = {
    0xc0,		 /* 473 addr reg  (16) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct VC2Def MINI_800x600_60_VC2 = {
    0x07,		  	/*    (7) VC2 flag */
    800, 600,			/* (w, h) monitor resolution */
    MINI_800x600_60_ftab,	/*        video timing frame table */
    18,				/*   (18) length (in shorts) of *ftab */
    0x400,		        /* (1024) VC2_VID_FRAME_TAB_ADDR  */
    MINI_800x600_60_ltab,	/*        video timing line table */
    0x53,			/*   (83) length (in shorts) of *ltab */
    0x01,			/*    (1) VC2 Config register */
};

static char mco_alteraname_MINI_800x600_60[40] = "fpgas.mini.rbf";

struct mcoConfigDef mco_info_MINI_800x600_60 = {
    mco_alteraname_MINI_800x600_60,
    _MINI_800x600_60,		/* TimingSelect */
    &MINI_800x600_60_DAC7162A,	/* 7162A data */
    &MINI_800x600_60_DAC7162B,	/* 7162B data */
    &MINI_800x600_60_DAC473A,	/* 473A data */
    &MINI_800x600_60_DAC473B,	/* 473B data */
    &MINI_800x600_60_DAC473C,	/* 473C data */
    &MINI_800x600_60_VC2,	/* VC2 data */
    0x23,			/* MCO Cntrl1 reg (35) */
    0x01,			/* MCO Cntrl2 reg  (1) */
    0x00,			/* MCO Cntrl3 reg  (0) */
};

unsigned short mgras_ltab_1608_1201_60_MCO_SVGA_MIN_2RSS[] = {
    0x1B13, 0x4BE1, 0x3C13, 0x43E1, 0x7F13, 0x47E1, 0x0893, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x2AD3, 0x9693, 0x0000,
    0x1B13, 0x67E1, 0x3C13, 0x63E1, 0x7F13, 0x67E1, 0x0893, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x2AD3, 0x9693, 0x0010,
    0x1B13, 0x67E1, 0x3C13, 0x63E1, 0x7F13, 0x67E1, 0x0893, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x0ED3, 0x1C53, 0x67A1,
    0x9693, 0x0020, 0x1B13, 0x67E1, 0x2113, 0x6BE1, 0x1B97, 0x7F17,
    0x6FE1, 0x0897, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7,
    0x2AD7, 0x9697, 0x0032, 0x1B13, 0x6FE1, 0x2113, 0x6BE1, 0x1B97,
    0x7F17, 0x6FE1, 0x0897, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7,
    0x7FD7, 0x2AD7, 0x9697, 0x0043, 0x1B13, 0x2FE1, 0x2113, 0x2BE1,
    0x1B97, 0x7F17, 0x2FE1, 0x0897, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x2AD7, 0x9697, 0x0054, 0x1B13, 0x6FE1, 0x2113,
    0x6BE1, 0x1B97, 0x7317, 0x6FE1, 0x1495, 0x7FD5, 0x7FD5, 0x7FD5,
    0x7FD5, 0x7FD5, 0x7FD5, 0x16D5, 0x14D7, 0x9697, 0x0065, 0x1B13,
    0x6FE1, 0x2113, 0x6BE1, 0x1B97, 0x7317, 0x6FE1, 0x1495, 0x7FD5,
    0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x21D5, 0x4F55, 0x6EE1, 0x2555,
    0x6FE1, 0x14D7, 0x9697, 0x0077, 0x1B33, 0x6FE3, 0x0233, 0x6BE3,
    0x10A3, 0x0FB3, 0x1BB7, 0x5537, 0x6FE3, 0x1EBF, 0x12BD, 0x013D,
    0x6FEB, 0x01BC, 0x607C, 0x6FFB, 0x0FEC, 0x7FFC, 0x31FC, 0x10EC,
    0x7FFC, 0x31FC, 0x10EC, 0x7FFC, 0x7FFC, 0x23FC, 0x12FE, 0x017E,
    0x6FF3, 0x01FF, 0x963F, 0xEFE3, 0x008C, 0x033B, 0x6FE7, 0x18B3,
    0x0233, 0x6BE7, 0x10A3, 0x0FB3, 0x1BB7, 0x5537, 0x6FE7, 0x1EBF,
    0x12BD, 0x013D, 0x6FEF, 0x01BC, 0x607C, 0x6FFF, 0x0FEC, 0x7FFC,
    0x31FC, 0x10EC, 0x7FFC, 0x31FC, 0x10EC, 0x7FFC, 0x7FFC, 0x23FC,
    0x12FE, 0x017E, 0x6FF7, 0x01FF, 0x963F, 0xEFE7, 0x00AD, 0x033B,
    0x6FE7, 0x18B3, 0x0233, 0x6BE7, 0x10A3, 0x0FB3, 0x1BB7, 0x5537,
    0x6FE7, 0x1EBF, 0x12BD, 0x013D, 0x6FEF, 0x01BC, 0x607C, 0x6FFF,
    0x0FEC, 0x7FFC, 0x32FC, 0x0FEC, 0x7FFC, 0x31FC, 0x10EC, 0x7FFC,
    0x7FFC, 0x23FC, 0x12FE, 0x017E, 0x6FF7, 0x01FF, 0x963F, 0xEFE7,
    0x00CF, 0x033B, 0x6FE3, 0x18B3, 0x0233, 0x6BE3, 0x10A3, 0x0FB3,
    0x1BB7, 0x5537, 0x6FE3, 0x1EBF, 0x12BD, 0x013D, 0x6FEB, 0x01BC,
    0x607C, 0x6FFB, 0x0FEC, 0x7FFC, 0x32FC, 0x0FEC, 0x7FFC, 0x31FC,
    0x10EC, 0x7FFC, 0x7FFC, 0x23FC, 0x12FE, 0x017E, 0x6FF2, 0x01FF,
    0x963F, 0xEFE2, 0x00F1, 0x031B, 0x6FE1, 0x1893, 0x2113, 0x6BE1,
    0x1B97, 0x7317, 0x6FE1, 0x1495, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5,
    0x7FD5, 0x7FD5, 0x16D5, 0x14D7, 0x9697, 0x0113, 0x1B13, 0x6FE1,
    0x2113, 0x6BE1, 0x1B97, 0x7F17, 0x6FE1, 0x0897, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x27D7, 0x0357, 0x6FC1, 0x9697,
    0x0126,
};

unsigned short mgras_ftab_1608_1201_60_MCO_SVGA_MIN_2RSS[] = {
    0x0000, 0x0001, 0x0010, 0x0004, 0x0020, 0x0001, 0x0032, 0x0001,
    0x0043, 0x0006, 0x0054, 0x0001, 0x0065, 0x001E, 0x0077, 0x0001,
    0x008C, 0x0001, 0x00AD, 0x03D2, 0x00CF, 0x00DD, 0x00F1, 0x0001,
    0x0113, 0x0001, 0x0043, 0x0008, 0x0126, 0x0001, 0x0000, 0x0000,
};

unsigned char mgras_plltab_1608_1201_60_MCO_SVGA_MIN_2RSS[] = {
		0x05, 	/* PLL R (5) */
		0x0e, 	/* PLL V (14) */
		0xc5,	/* PLL CTRL (197) */
};

struct mgras_timing_info mgras_1608_1201_60_MCO_SVGA_MIN_2RSS = {
	0x0,				/* flag */
	1608, 1201,			/* monitor resolution */
	60,				/* refresh rate */
	158,				/* pixel clock freq (MHz) */
	mgras_ftab_1608_1201_60_MCO_SVGA_MIN_2RSS,	/* frame table */
	32,				/* length of frame table (in shorts) */
	mgras_ltab_1608_1201_60_MCO_SVGA_MIN_2RSS,	/* line table */
	313,				/* length of line table (in shorts) */
	mgras_plltab_1608_1201_60_MCO_SVGA_MIN_2RSS,	/* DAC pixel clock parameters */
	0x1,				/* # fields */
	0x156aaaaa,			/* DIBptr */
	0x3fffff,			/* DIBskip */
	1200,				/* DIBtopscan (0x4b0) */
	0x162,				/* DIBctl0 (354) */
	0x37bd,				/* DIBctl1 (14269) */
	0x924,				/* DIBctl2 (2340) */
	0xc00,				/* DIBctl3 (3072) */
	0x13ff801,			/* REFctl (20969473) */
	0x00000000,			/* DRBptrs_aux */  
	0x00055956,			/* DRBptrs_overlay */
	0x000aaaaa			/* DRBptrs_main */
};

unsigned short mgras_ltab_1608_1201_60_MCO_SVGA_MIN_1RSS[] = {
    0x1813, 0x4BE1, 0x3C13, 0x43E1, 0x7F13, 0x47E1, 0x0B93, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x2AD3, 0x9693, 0x0000,
    0x1813, 0x67E1, 0x3C13, 0x63E1, 0x7F13, 0x67E1, 0x0B93, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x2AD3, 0x9693, 0x0010,
    0x1813, 0x67E1, 0x3C13, 0x63E1, 0x7F13, 0x67E1, 0x0B93, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x0ED3, 0x1C53, 0x67A1,
    0x9693, 0x0020, 0x1813, 0x67E1, 0x2413, 0x6BE1, 0x1897, 0x7F17,
    0x6FE1, 0x0B97, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7,
    0x2AD7, 0x9697, 0x0032, 0x1813, 0x6FE1, 0x2413, 0x6BE1, 0x1897,
    0x7F17, 0x6FE1, 0x0B97, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7,
    0x7FD7, 0x2AD7, 0x9697, 0x0043, 0x1813, 0x2FE1, 0x2413, 0x2BE1,
    0x1897, 0x7F17, 0x2FE1, 0x0B97, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x2AD7, 0x9697, 0x0054, 0x1813, 0x6FE1, 0x2413,
    0x6BE1, 0x1897, 0x7617, 0x6FE1, 0x1495, 0x7FD5, 0x7FD5, 0x7FD5,
    0x7FD5, 0x7FD5, 0x7FD5, 0x16D5, 0x14D7, 0x9697, 0x0065, 0x1813,
    0x6FE1, 0x2413, 0x6BE1, 0x1897, 0x7617, 0x6FE1, 0x1495, 0x7FD5,
    0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x21D5, 0x4F55, 0x6EE1, 0x2555,
    0x6FE1, 0x14D7, 0x9697, 0x0077, 0x1833, 0x6FE3, 0x0533, 0x6BE3,
    0x10A3, 0x0FB3, 0x18B7, 0x5837, 0x6FE3, 0x1EBF, 0x12BD, 0x013D,
    0x6FEB, 0x01BC, 0x607C, 0x6FFB, 0x0FEC, 0x7FFC, 0x31FC, 0x10EC,
    0x7FFC, 0x31FC, 0x10EC, 0x7FFC, 0x7FFC, 0x23FC, 0x12FE, 0x017E,
    0x6FF3, 0x01FF, 0x963F, 0xEFE3, 0x008C, 0x033B, 0x6FE7, 0x15B3,
    0x0533, 0x6BE7, 0x10A3, 0x0FB3, 0x18B7, 0x5837, 0x6FE7, 0x1EBF,
    0x12BD, 0x013D, 0x6FEF, 0x01BC, 0x607C, 0x6FFF, 0x0FEC, 0x7FFC,
    0x31FC, 0x10EC, 0x7FFC, 0x31FC, 0x10EC, 0x7FFC, 0x7FFC, 0x23FC,
    0x12FE, 0x017E, 0x6FF7, 0x01FF, 0x963F, 0xEFE7, 0x00AD, 0x033B,
    0x6FE7, 0x15B3, 0x0533, 0x6BE7, 0x10A3, 0x0FB3, 0x18B7, 0x5837,
    0x6FE7, 0x1EBF, 0x12BD, 0x013D, 0x6FEF, 0x01BC, 0x607C, 0x6FFF,
    0x0FEC, 0x7FFC, 0x32FC, 0x0FEC, 0x7FFC, 0x31FC, 0x10EC, 0x7FFC,
    0x7FFC, 0x23FC, 0x12FE, 0x017E, 0x6FF7, 0x01FF, 0x963F, 0xEFE7,
    0x00CF, 0x033B, 0x6FE3, 0x15B3, 0x0533, 0x6BE3, 0x10A3, 0x0FB3,
    0x18B7, 0x5837, 0x6FE3, 0x1EBF, 0x12BD, 0x013D, 0x6FEB, 0x01BC,
    0x607C, 0x6FFB, 0x0FEC, 0x7FFC, 0x32FC, 0x0FEC, 0x7FFC, 0x31FC,
    0x10EC, 0x7FFC, 0x7FFC, 0x23FC, 0x12FE, 0x017E, 0x6FF2, 0x01FF,
    0x963F, 0xEFE2, 0x00F1, 0x031B, 0x6FE1, 0x1593, 0x2413, 0x6BE1,
    0x1897, 0x7617, 0x6FE1, 0x1495, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5,
    0x7FD5, 0x7FD5, 0x16D5, 0x14D7, 0x9697, 0x0113, 0x1813, 0x6FE1,
    0x2413, 0x6BE1, 0x1897, 0x7F17, 0x6FE1, 0x0B97, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x27D7, 0x0357, 0x6FC1, 0x9697,
    0x0126,
};

unsigned short mgras_ftab_1608_1201_60_MCO_SVGA_MIN_1RSS[] = {
    0x0000, 0x0001, 0x0010, 0x0004, 0x0020, 0x0001, 0x0032, 0x0001,
    0x0043, 0x0006, 0x0054, 0x0001, 0x0065, 0x001E, 0x0077, 0x0001,
    0x008C, 0x0001, 0x00AD, 0x03D2, 0x00CF, 0x00DD, 0x00F1, 0x0001,
    0x0113, 0x0001, 0x0043, 0x0008, 0x0126, 0x0001, 0x0000, 0x0000,
};

unsigned char mgras_plltab_1608_1201_60_MCO_SVGA_MIN_1RSS[] = {
		0x05, 	/* PLL R (5) */
		0x0e, 	/* PLL V (14) */
		0xc5,	/* PLL CTRL (197) */
};

struct mgras_timing_info mgras_1608_1201_60_MCO_SVGA_MIN_1RSS = {
	0x0,				/* flag */
	1608, 1201,			/* monitor resolution */
	60,				/* refresh rate */
	158,				/* pixel clock freq (MHz) */
	mgras_ftab_1608_1201_60_MCO_SVGA_MIN_1RSS,	/* frame table */
	32,				/* length of frame table (in shorts) */
	mgras_ltab_1608_1201_60_MCO_SVGA_MIN_1RSS,	/* line table */
	313,				/* length of line table (in shorts) */
	mgras_plltab_1608_1201_60_MCO_SVGA_MIN_1RSS,	/* DAC pixel clock parameters */
	0x1,				/* # fields */
	0x2ac00000,			/* DIBptr (717225984) */
	0x3fffff,			/* DIBskip (4194303) */
	1200,				/* DIBtopscan (0x4b0) */
	0x162,				/* DIBctl0 (354) */
	0x37bd,				/* DIBctl1 (14269) */
	0x924,				/* DIBctl2 (2340) */
	0xc00,				/* DIBctl3 (3072) */
	MGRAS_XMAP_REFCONTROL_DEFAULT,	/* REFctl (0x13ff801) */
	0x00000000,			/* DRBptrs_aux */  
	0x000ab2ac,			/* DRBptrs_overlay */
	0x00000000			/* DRBptrs_main */
};

/***************************************************************************
 * Four-screen 800x600 @ 60 Hz for MCO (test mode)
 **************************************************************************/

ushort_t four_test_800x600_60_ltab[] = {
    0x1400, 0x20C0, 0x7F00, 0x00C0, 0x7F80, 0x7F80, 0x7F80, 0x7F80,
    0x7F80, 0x7F80, 0xDB80, 0x0000, 0x7F00, 0x00C0, 0x7F80, 0x7F80,
    0x7F80, 0x7F80, 0x7F80, 0x7F80, 0xEF80, 0x000C, 0x6400, 0x1EC0,
    0x7F00, 0x1EDB, 0x7F80, 0x7F80, 0x7F80, 0x7F80, 0x7F80, 0x7F80,
    0x8B80, 0x0016, 0x6400, 0x1EC0, 0x4800, 0x1EDB, 0x06C0, 0x03FC,
    0x7F7D, 0x5EFF, 0x7FFD, 0x7FFD, 0x7FFD, 0x7FFD, 0x7FFD, 0x23FD,
    0x03C1, 0x0740, 0x1EDB, 0x8C80, 0x0022, 0x6400, 0x1E80, 0x4800,
    0x1EDB, 0x06C0, 0x03FC, 0x7F7D, 0x5EFF, 0x7FFD, 0x7FFD, 0x7FFD,
    0x7FFD, 0x7FFD, 0x23FD, 0x03C1, 0x0740, 0x1EDB, 0x8C80, 0x0035
};

ushort_t four_test_800x600_60_ftab[] = {
    0x0000, 0x0001, 0x000C, 0x0002, 0x0016, 0x0018, 0x0022, 0x0243,
    0x0035, 0x0001, 0x0022, 0x0014, 0x0016, 0x0003, 0x0000, 0x0000
};

struct ramDAC7162Def four_test_800x600_60_DAC7162A = {
    0x79,		 /* DAC 7162 ID (121) */
    MCO_ADV7162A,	 /* MCO_ADV7162A or MCO_ADV7162B */
    0x3,		 /* Mode (3) */
    0xb9,		 /* Cmd1 (185) */
    0xec,		 /* Cmd2 (236) */
    0x40,		 /* Cmd3  (64) */
    0x0,		 /* Cmd4   (0) */
    0x40,		 /* Cmd5  (64) */
    0x0b,		 /* DAC PLL R  (11) */
    0x08,		 /* DAC PLL V   (8) */
    0x11,		 /* DAC CTRL (17) */
    756000,		 /* DesiredFrequencyDAC0--75.6MHz specified as 756000 */
    0x1,		 /* MCO_ADV7162_CURS_DISABLE */
    &mco_dac_7162lut[0][0],	 /* LUT */
};

ramDAC7162Def four_test_800x600_60_DAC7162B = {
    0x79,		 /* DAC 7162 ID (121) */
    MCO_ADV7162B,	 /* Base Addr -- MCO_ADV7162A or MCO_ADV7162B */
    0x3,		 /* Mode (3) */
    0xb9,		 /* Cmd1 (185) */
    0xec,		 /* Cmd2 (236) */
    0x40,		 /* Cmd3  (64) */
    0x0,		 /* Cmd4   (0) */
    0x40,		 /* Cmd5  (64) */
    0x0b,		 /* DAC PLL R  (11) */
    0x08,		 /* DAC PLL V  (8) */
    0x11,		 /* DAC CTRL (17) */
    756000,		 /* DesiredFrequencyDAC1--75.6MHz specified as 756000 */
    0x1,		 /* MCO_ADV7162_CURS_DISABLE */
    &mco_dac_7162lut[0][0],	 /* LUT */
};

struct ramDAC473Def four_test_800x600_60_DAC473A = {
    0x0,		 /* 473 addr reg   (0) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct ramDAC473Def four_test_800x600_60_DAC473B = {
    0x10,		 /* 473 addr reg  (16) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct ramDAC473Def four_test_800x600_60_DAC473C = {
    0xc0,		 /* 473 addr reg  (16) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct VC2Def four_test_800x600_60_VC2 = {
    0x07,		  	/*    (7) VC2 flag */
    800, 600,			/* (w, h) monitor resolution */
    four_test_800x600_60_ftab,	/*        video timing frame table */
    0x10,			/*   (16) length (in shorts) of *ftab */
    0x400,		        /* (1024) VC2_VID_FRAME_TAB_ADDR  */
    four_test_800x600_60_ltab,	/*        video timing line table */
    0x48,			/*   (72) length (in shorts) of *ltab */
    0x01,			/*    (1) VC2 Config register */
};

static char mco_alteraname_four_test_800x600_60[40] = "fpgas.diag_vga.rbf";

struct mcoConfigDef mco_info_four_test_800x600_60 = {
    mco_alteraname_four_test_800x600_60,
    _four_test_800x600_60,		/* TimingSelect */
    &four_test_800x600_60_DAC7162A,	/* 7162A data */
    &four_test_800x600_60_DAC7162B,	/* 7162B data */
    &four_test_800x600_60_DAC473A,	/* 473A data */
    &four_test_800x600_60_DAC473B,	/* 473B data */
    &four_test_800x600_60_DAC473C,	/* 473C data */
    &four_test_800x600_60_VC2,	/* VC2 data */
    0x03,			/* MCO Cntrl1 reg  (3) */
    0x01,			/* MCO Cntrl2 reg  (1) */
    0x00,			/* MCO Cntrl3 reg  (0) */
};

unsigned short mgras_ltab_1600_1200_60_MCO_SVGA_4SCRNTST_2RSS[] = {
    0x1B13, 0x4BE1, 0x6413, 0x43E1, 0x3513, 0x47E1, 0x7FD3, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x26D3, 0x9493, 0x0000, 0x1B13,
    0x67E1, 0x6413, 0x63E1, 0x3513, 0x67E1, 0x7FD3, 0x7FD3, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x26D3, 0x9493, 0x000F, 0x1B13, 0x67E1,
    0x6413, 0x63E1, 0x3513, 0x67E1, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3,
    0x7FD3, 0x7FD3, 0x08D3, 0x1E53, 0x67A1, 0x9493, 0x001E, 0x1B13,
    0x67E1, 0x4913, 0x6BE1, 0x1B97, 0x3517, 0x6FE1, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x26D7, 0x9497, 0x002F, 0x1B13,
    0x6FE1, 0x4913, 0x6BE1, 0x1B97, 0x3517, 0x6FE1, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x26D7, 0x9497, 0x003F, 0x1B13,
    0x2FE1, 0x4913, 0x2BE1, 0x1B97, 0x3517, 0x2FE1, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x26D7, 0x9497, 0x004F, 0x1B13,
    0x6FE1, 0x4913, 0x6BE1, 0x1B97, 0x2117, 0x6FE1, 0x1495, 0x7FD5,
    0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x12D5, 0x14D7, 0x9497,
    0x005F, 0x1B13, 0x6FE1, 0x4913, 0x6BE1, 0x1B97, 0x2117, 0x6FE1,
    0x1495, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x22D5, 0x4C55,
    0x6EE1, 0x2355, 0x6FE1, 0x14D7, 0x9497, 0x0071, 0x1B33, 0x6FE3,
    0x0433, 0x6BE3, 0x0FA3, 0x36B3, 0x1BB7, 0x0337, 0x6FE3, 0x1EBF,
    0x12BD, 0x013D, 0x6FEB, 0x01BC, 0x60FC, 0x0FEC, 0x7FFC, 0x32FC,
    0x0FEC, 0x61FC, 0x507C, 0x6FFB, 0x0FEC, 0x7FFC, 0x7FFC, 0x1FFC,
    0x12FE, 0x017E, 0x6FF3, 0x01FF, 0x94BF, 0x0086, 0x053B, 0x6FF7,
    0x16B3, 0x0433, 0x6BF7, 0x0FA3, 0x36B3, 0x1BB7, 0x0337, 0x6FF7,
    0x1EBF, 0x12BD, 0x013D, 0x6FFF, 0x01BC, 0x60FC, 0x0FEC, 0x59FC,
    0x587C, 0x6FEF, 0x0FEC, 0x61FC, 0x507C, 0x6FFF, 0x0FEC, 0x7FFC,
    0x7FFC, 0x1FFC, 0x12FE, 0x017E, 0x6FF7, 0x01FF, 0x94BF, 0x00A6,
    0x053B, 0x6FF3, 0x16B3, 0x0433, 0x6BF3, 0x0FA3, 0x36B3, 0x1BB7,
    0x0337, 0x6FF3, 0x1EBF, 0x12BD, 0x013D, 0x6FFB, 0x01BC, 0x60FC,
    0x0FEC, 0x59FC, 0x587C, 0x6FEB, 0x0FEC, 0x61FC, 0x507C, 0x6FFB,
    0x0FEC, 0x7FFC, 0x7FFC, 0x1FFC, 0x11FE, 0x017E, 0x6FFA, 0x017E,
    0x6FF2, 0x01FF, 0x94BF, 0x00C8, 0x051B, 0x6FF1, 0x1693, 0x4913,
    0x6BF1, 0x1B97, 0x2117, 0x6FF1, 0x1495, 0x7FD5, 0x49D5, 0x7F55,
    0x6FE1, 0x7FD5, 0x7FD5, 0x7FD5, 0x48D5, 0x14D7, 0x9497, 0x00EC,
    0x1B13, 0x6FE1, 0x4913, 0x6BE1, 0x1B97, 0x3517, 0x6FE1, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x21D7, 0x0557, 0x6FC1,
    0x9497, 0x0100
};

unsigned short mgras_ftab_1600_1200_60_MCO_SVGA_4SCRNTST_2RSS[] = {
    0x0000, 0x0001, 0x000F, 0x0004, 0x001E, 0x0001, 0x002F, 0x0001,
    0x003F, 0x0006, 0x004F, 0x0001, 0x005F, 0x001E, 0x0071, 0x0001,
    0x0086, 0x0001, 0x00A6, 0x04AE, 0x00C8, 0x0001, 0x00EC, 0x0001,
    0x003F, 0x0008, 0x0100, 0x0001, 0x0000, 0x0000
};

unsigned char mgras_plltab_1600_1200_60_MCO_SVGA_4SCRNTST_2RSS[] = {
		0x05, 	/* PLL R (5) */
		0x06, 	/* PLL V (6) */
		0x01,	/* PLL CTRL (1) */
};

struct mgras_timing_info mgras_1600_1200_60_MCO_SVGA_4SCRNTST_2RSS = {
	0x0,				/* flag */
	1600, 1200,			/* monitor resolution */
	60,				/* refresh rate */
	150,				/* pixel clock freq (MHz) */
	mgras_ftab_1600_1200_60_MCO_SVGA_4SCRNTST_2RSS,	/* frame table */
	30,				/* length of frame table (in shorts) */
	mgras_ltab_1600_1200_60_MCO_SVGA_4SCRNTST_2RSS,	/* line table */
	274,				/* length of line table (in shorts) */
	mgras_plltab_1600_1200_60_MCO_SVGA_4SCRNTST_2RSS,	/* DAC pixel clock parameters */
	0x1,				/* # fields */
	0x156aaaaa,			/* DIBptr (359312042) */
	0x12bda8,			/* DIBskip (1228200) */
	1199,				/* DIBtopscan (0x4af) */
	0x162,				/* DIBctl0 (354) */
	0x37bd,				/* DIBctl1 (14269) */
	0x924,				/* DIBctl2 (2340) */
	0xc00,				/* DIBctl3 (3072) */
	MGRAS_XMAP_REFCONTROL_DEFAULT,	/* REFctl (20969473 or 0x13ff801) */
	0x00000000,			/* DRBptrs_aux (0) */  
	0x0002a956,			/* DRBptrs_overlay (174422) */
	0x000aaaaa			/* DRBptrs_main (699050) */
};

unsigned short mgras_ltab_1600_1200_60_MCO_SVGA_4SCRNTST_1RSS[] = {
    0x1813, 0x4BE1, 0x6413, 0x43E1, 0x3813, 0x47E1, 0x7FD3, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x26D3, 0x9493, 0x0000, 0x1813,
    0x67E1, 0x6413, 0x63E1, 0x3813, 0x67E1, 0x7FD3, 0x7FD3, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x26D3, 0x9493, 0x000F, 0x1813, 0x67E1,
    0x6413, 0x63E1, 0x3813, 0x67E1, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3,
    0x7FD3, 0x7FD3, 0x08D3, 0x1E53, 0x67A1, 0x9493, 0x001E, 0x1813,
    0x67E1, 0x4C13, 0x6BE1, 0x1897, 0x3817, 0x6FE1, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x26D7, 0x9497, 0x002F, 0x1813,
    0x6FE1, 0x4C13, 0x6BE1, 0x1897, 0x3817, 0x6FE1, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x26D7, 0x9497, 0x003F, 0x1813,
    0x2FE1, 0x4C13, 0x2BE1, 0x1897, 0x3817, 0x2FE1, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x26D7, 0x9497, 0x004F, 0x1813,
    0x6FE1, 0x4C13, 0x6BE1, 0x1897, 0x2417, 0x6FE1, 0x1495, 0x7FD5,
    0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x12D5, 0x14D7, 0x9497,
    0x005F, 0x1813, 0x6FE1, 0x4C13, 0x6BE1, 0x1897, 0x2417, 0x6FE1,
    0x1495, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x22D5, 0x4C55,
    0x6EE1, 0x2355, 0x6FE1, 0x14D7, 0x9497, 0x0071, 0x1833, 0x6FE3,
    0x0733, 0x6BE3, 0x0FA3, 0x36B3, 0x18B7, 0x0637, 0x6FE3, 0x1EBF,
    0x12BD, 0x013D, 0x6FEB, 0x01BC, 0x60FC, 0x0FEC, 0x7FFC, 0x32FC,
    0x0FEC, 0x61FC, 0x507C, 0x6FFB, 0x0FEC, 0x7FFC, 0x7FFC, 0x1FFC,
    0x12FE, 0x017E, 0x6FF3, 0x01FF, 0x94BF, 0x0086, 0x053B, 0x6FF7,
    0x13B3, 0x0733, 0x6BF7, 0x0FA3, 0x36B3, 0x18B7, 0x0637, 0x6FF7,
    0x1EBF, 0x12BD, 0x013D, 0x6FFF, 0x01BC, 0x60FC, 0x0FEC, 0x59FC,
    0x587C, 0x6FEF, 0x0FEC, 0x61FC, 0x507C, 0x6FFF, 0x0FEC, 0x7FFC,
    0x7FFC, 0x1FFC, 0x12FE, 0x017E, 0x6FF7, 0x01FF, 0x94BF, 0x00A6,
    0x053B, 0x6FF3, 0x13B3, 0x0733, 0x6BF3, 0x0FA3, 0x36B3, 0x18B7,
    0x0637, 0x6FF3, 0x1EBF, 0x12BD, 0x013D, 0x6FFB, 0x01BC, 0x60FC,
    0x0FEC, 0x59FC, 0x587C, 0x6FEB, 0x0FEC, 0x61FC, 0x507C, 0x6FFB,
    0x0FEC, 0x7FFC, 0x7FFC, 0x1FFC, 0x11FE, 0x017E, 0x6FFA, 0x017E,
    0x6FF2, 0x01FF, 0x94BF, 0x00C8, 0x051B, 0x6FF1, 0x1393, 0x4C13,
    0x6BF1, 0x1897, 0x2417, 0x6FF1, 0x1495, 0x7FD5, 0x49D5, 0x7F55,
    0x6FE1, 0x7FD5, 0x7FD5, 0x7FD5, 0x48D5, 0x14D7, 0x9497, 0x00EC,
    0x1813, 0x6FE1, 0x4C13, 0x6BE1, 0x1897, 0x3817, 0x6FE1, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x21D7, 0x0557, 0x6FC1,
    0x9497, 0x0100
};

unsigned short mgras_ftab_1600_1200_60_MCO_SVGA_4SCRNTST_1RSS[] = {
    0x0000, 0x0001, 0x000F, 0x0004, 0x001E, 0x0001, 0x002F, 0x0001,
    0x003F, 0x0006, 0x004F, 0x0001, 0x005F, 0x001E, 0x0071, 0x0001,
    0x0086, 0x0001, 0x00A6, 0x04AE, 0x00C8, 0x0001, 0x00EC, 0x0001,
    0x003F, 0x0008, 0x0100, 0x0001, 0x0000, 0x0000
};

unsigned char mgras_plltab_1600_1200_60_MCO_SVGA_4SCRNTST_1RSS[] = {
		0x05, 	/* PLL R (5) */
		0x06, 	/* PLL V (6) */
		0x01,	/* PLL CTRL (1) */
};

struct mgras_timing_info mgras_1600_1200_60_MCO_SVGA_4SCRNTST_1RSS = {
	0x0,				/* flag */
	1600, 1200,			/* monitor resolution */
	60,				/* refresh rate */
	150,				/* pixel clock freq (MHz) */
	mgras_ftab_1600_1200_60_MCO_SVGA_4SCRNTST_1RSS,	/* frame table */
	30,				/* length of frame table (in shorts) */
	mgras_ltab_1600_1200_60_MCO_SVGA_4SCRNTST_1RSS,	/* line table */
	274,				/* length of line table (in shorts) */
	mgras_plltab_1600_1200_60_MCO_SVGA_4SCRNTST_1RSS,	/* DAC pixel clock parameters */
	0x1,				/* # fields */
	0x2a300000,			/* DIBptr (707788800) */
	0x12bda8,			/* DIBskip (1228200) */
	1199,				/* DIBtopscan (0x4af) */
	0x162,				/* DIBctl0 (354) */
	0x37bd,				/* DIBctl1 (14269) */
	0x924,				/* DIBctl2 (2340) */
	0xc00,				/* DIBctl3 (3072) */
	MGRAS_XMAP_REFCONTROL_DEFAULT,	/* REFctl (20969473 or 0x13ff801) */
	0x00000000,			/* DRBptrs_aux (0) */  
#ifdef ORIG
	0x000a8ea3,			/* DRBptrs_overlay (691875) */
#endif /* ORIG */
	0xfffd76a3,			/* DRBptrs_overlay (-166237) */
	0x00000000			/* DRBptrs_main (0) */
};


/***************************************************************************
 * Four-screen 800x600 @ 60 Hz for RACER MCO (test mode)
 **************************************************************************/

ushort_t sr_four_test_800x600_60_ltab[] = {
    0x1400, 0x20C0, 0x7F00, 0x00C0, 0x7F80, 0x7F80, 0x7F80, 0x7F80,
    0x7F80, 0x7F80, 0xDB80, 0x0000, 0x7F00, 0x00C0, 0x7F80, 0x7F80,
    0x7F80, 0x7F80, 0x7F80, 0x7F80, 0xEF80, 0x000C, 0x6400, 0x1EC0,
    0x7F00, 0x1EDB, 0x7F80, 0x7F80, 0x7F80, 0x7F80, 0x7F80, 0x7F80,
    0x8B80, 0x0016, 0x6400, 0x1EC0, 0x4800, 0x1EDB, 0x06C0, 0x03FC,
    0x7F7D, 0x5EFF, 0x7FFD, 0x7FFD, 0x7FFD, 0x7FFD, 0x7FFD, 0x23FD,
    0x03C1, 0x0740, 0x1EDB, 0x8C80, 0x0022, 0x6400, 0x1E80, 0x4800,
    0x1EDB, 0x06C0, 0x03FC, 0x7F7D, 0x5EFF, 0x7FFD, 0x7FFD, 0x7FFD,
    0x7FFD, 0x7FFD, 0x23FD, 0x03C1, 0x0740, 0x1EDB, 0x8C80, 0x0035
};

ushort_t sr_four_test_800x600_60_ftab[] = {
    0x0000, 0x0001, 0x000C, 0x0002, 0x0016, 0x0018, 0x0022, 0x0243,
    0x0035, 0x0001, 0x0022, 0x0014, 0x0016, 0x0003, 0x0000, 0x0000
};

struct ramDAC7162Def sr_four_test_800x600_60_DAC7162A = {
    0x79,		 /* DAC 7162 ID (121) */
    MCO_ADV7162A,	 /* MCO_ADV7162A or MCO_ADV7162B */
    0x3,		 /* Mode (3) */
    0xb9,		 /* Cmd1 (185) */
    0xec,		 /* Cmd2 (236) */
    0x40,		 /* Cmd3  (64) */
    0x0,		 /* Cmd4   (0) */
    0x40,		 /* Cmd5  (64) */
    0x0b,		 /* DAC PLL R  (11) */
    0x08,		 /* DAC PLL V   (8) */
    0x11,		 /* DAC CTRL (17) */
    756000,		 /* DesiredFrequencyDAC0--75.6MHz specified as 756000 */
    0x1,		 /* MCO_ADV7162_CURS_DISABLE */
    &mco_dac_7162lut[0][0],	 /* LUT */
};

ramDAC7162Def sr_four_test_800x600_60_DAC7162B = {
    0x79,		 /* DAC 7162 ID (121) */
    MCO_ADV7162B,	 /* Base Addr -- MCO_ADV7162A or MCO_ADV7162B */
    0x3,		 /* Mode (3) */
    0xb9,		 /* Cmd1 (185) */
    0xec,		 /* Cmd2 (236) */
    0x40,		 /* Cmd3  (64) */
    0x0,		 /* Cmd4   (0) */
    0x40,		 /* Cmd5  (64) */
    0x0b,		 /* DAC PLL R  (11) */
    0x08,		 /* DAC PLL V  (8) */
    0x11,		 /* DAC CTRL (17) */
    756000,		 /* DesiredFrequencyDAC1--75.6MHz specified as 756000 */
    0x1,		 /* MCO_ADV7162_CURS_DISABLE */
    &mco_dac_7162lut[0][0],	 /* LUT */
};

struct ramDAC473Def sr_four_test_800x600_60_DAC473A = {
    0x0,		 /* 473 addr reg   (0) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct ramDAC473Def sr_four_test_800x600_60_DAC473B = {
    0x10,		 /* 473 addr reg  (16) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct ramDAC473Def sr_four_test_800x600_60_DAC473C = {
    0xc0,		 /* 473 addr reg  (16) */
    0x30,		 /* 473 cmd reg   (48) */
    &mco_dac_473lut[0][0],	 /* LUT */
};

struct VC2Def sr_four_test_800x600_60_VC2 = {
    0x07,		  	/*    (7) VC2 flag */
    800, 600,			/* (w, h) monitor resolution */
    sr_four_test_800x600_60_ftab,	/*        video timing frame table */
    0x10,			/*   (16) length (in shorts) of *ftab */
    0x400,		        /* (1024) VC2_VID_FRAME_TAB_ADDR  */
    sr_four_test_800x600_60_ltab,	/*        video timing line table */
    0x48,			/*   (72) length (in shorts) of *ltab */
    0x01,			/*    (1) VC2 Config register */
};

/*	XXXX == Changed for SRMCO
static char mco_alteraname_four_test_800x600_60[40] = "fpgas.diag_vga.rbf";
 */

struct mcoConfigDef sr_mco_info_four_test_800x600_60 = {
    mco_alteraname_four_test_800x600_60,
    _four_test_800x600_60,		/* TimingSelect */
    &sr_four_test_800x600_60_DAC7162A,	/* 7162A data */
    &sr_four_test_800x600_60_DAC7162B,	/* 7162B data */
    &sr_four_test_800x600_60_DAC473A,	/* 473A data */
    &sr_four_test_800x600_60_DAC473B,	/* 473B data */
    &sr_four_test_800x600_60_DAC473C,	/* 473C data */
    &sr_four_test_800x600_60_VC2,	/* VC2 data */
    0x03,			/* MCO Cntrl1 reg  (3) */
    0x01,			/* MCO Cntrl2 reg  (1) */
    0x00,			/* MCO Cntrl3 reg  (0) */
};

unsigned short mgras_ltab_1600_1200_60_SRMCO_SVGA_4SCRNTST_2RSS[] = {
     0x0617, 0x4FE1, 0x1593, 0x6413, 0x43E1, 0x3513, 0x47E1, 0x7FD3,
     0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x26D3, 0x9493, 0x0000,
     0x0613, 0x67E1, 0x1593, 0x6413, 0x63E1, 0x3513, 0x67E1, 0x7FD3,
     0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x26D3, 0x9493, 0x0010,
     0x0613, 0x67E1, 0x1593, 0x6413, 0x63E1, 0x3513, 0x67E1, 0x7FD3,
     0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x08D3, 0x1E53, 0x67A1,
     0x0693, 0x8E97, 0x0020, 0x0617, 0x67E1, 0x1593, 0x4F13, 0x6BE1,
     0x1597, 0x3517, 0x6FE1, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7,
     0x7FD7, 0x26D7, 0x9497, 0x0033, 0x0617, 0x6FE1, 0x1593, 0x4F13,
     0x6BE1, 0x1597, 0x3517, 0x6FE1, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7,
     0x7FD7, 0x7FD7, 0x26D7, 0x9497, 0x0044, 0x0617, 0x2FE1, 0x1593,
     0x4F13, 0x2BE1, 0x1597, 0x3517, 0x2FE1, 0x7FD7, 0x7FD7, 0x7FD7,
     0x7FD7, 0x7FD7, 0x7FD7, 0x26D7, 0x9497, 0x0055, 0x0617, 0x6FE1,
     0x1593, 0x4F13, 0x6BE1, 0x1597, 0x2117, 0x6FE1, 0x1495, 0x7FD5,
     0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x26D5, 0x9497, 0x0066,
     0x0617, 0x6FE1, 0x1593, 0x4F13, 0x6BE1, 0x1597, 0x2117, 0x6FE1,
     0x1495, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x22D5, 0x4C55,
     0x6EE1, 0x3755, 0x6FE1, 0x9497, 0x0078, 0x0637, 0x6FE3, 0x15B3,
     0x0433, 0x6BE3, 0x0FA3, 0x3CB3, 0x15B7, 0x1C37, 0x6FE3, 0x05BF,
     0x0CBD, 0x073D, 0x6FEB, 0x01BC, 0x60FC, 0x0FEC, 0x7FFC, 0x32FC,
     0x0FEC, 0x5DFC, 0x547C, 0x6FFB, 0x0FEC, 0x7FFC, 0x7FFC, 0x2BFC,
     0x077C, 0x6FF3, 0x01FD, 0x94BF, 0x008D, 0x053F, 0x6FF7, 0x01B7,
     0x15B3, 0x0433, 0x6BF7, 0x0FA3, 0x3CB3, 0x15B7, 0x1C37, 0x6FF7,
     0x05BF, 0x0CBD, 0x073D, 0x6FFF, 0x01BC, 0x60FC, 0x0FEC, 0x55FC,
     0x5C7C, 0x6FEF, 0x0FEC, 0x5DFC, 0x547C, 0x6FFF, 0x0FEC, 0x7FFC,
     0x7FFC, 0x2BFC, 0x077C, 0x6FF7, 0x01FD, 0x94BF, 0x00AD, 0x053F,
     0x6FF3, 0x01B7, 0x15B3, 0x0433, 0x6BF3, 0x0FA3, 0x3CB3, 0x15B7,
     0x1C37, 0x6FF3, 0x05BF, 0x0CBD, 0x073D, 0x6FFB, 0x01BC, 0x60FC,
     0x0FEC, 0x55FC, 0x5C7C, 0x6FEB, 0x0FEC, 0x5DFC, 0x547C, 0x6FFB,
     0x0FEC, 0x7FFC, 0x7FFC, 0x2BFC, 0x057C, 0x6FF3, 0x027C, 0x6FF2,
     0x01FD, 0x94BF, 0x00CF, 0x051F, 0x6FF1, 0x0197, 0x1593, 0x4F13,
     0x6BF1, 0x1597, 0x2117, 0x6FF1, 0x1495, 0x7FD5, 0x45D5, 0x7F55,
     0x6FE1, 0x7FD5, 0x7FD5, 0x7FD5, 0x60D5, 0x9497, 0x00F3, 0x0617,
     0x6FE1, 0x1593, 0x4F13, 0x6BE1, 0x1597, 0x3517, 0x6FE1, 0x46D7,
     0x7F57, 0x6FC1, 0x18D7, 0x7F57, 0x6FE1, 0x7FD7, 0x7FD7, 0x7FD7,
     0x47D7, 0x9497, 0x0107
};

unsigned short mgras_ftab_1600_1200_60_SRMCO_SVGA_4SCRNTST_2RSS[] = {
     0x0000, 0x0001, 0x0010, 0x0004, 0x0020, 0x0001, 0x0033, 0x0001,
     0x0044, 0x0006, 0x0055, 0x0001, 0x0066, 0x001E, 0x0078, 0x0001,
     0x008D, 0x0001, 0x00AD, 0x04AE, 0x00CF, 0x0001, 0x00F3, 0x0001,
     0x0044, 0x0008, 0x0107, 0x0001, 0x0000, 0x0000
};

unsigned char mgras_plltab_1600_1200_60_SRMCO_SVGA_4SCRNTST_2RSS[] = {
		0x05, 	/* PLL R (5) */
		0x06, 	/* PLL V (6) */
		0x01,	/* PLL CTRL (1) */
};

struct mgras_timing_info mgras_1600_1200_60_SRMCO_SVGA_4SCRNTST_2RSS = {
	0x0,				/* flag */
	1600, 1200,			/* monitor resolution */
	60,				/* refresh rate */
	150,				/* pixel clock freq (MHz) */
	mgras_ftab_1600_1200_60_SRMCO_SVGA_4SCRNTST_2RSS,	/* frame table */
	30,				/* length of frame table (in shorts) */
	mgras_ltab_1600_1200_60_SRMCO_SVGA_4SCRNTST_2RSS,	/* line table */
	283,				/* length of line table (in shorts) */
	mgras_plltab_1600_1200_60_SRMCO_SVGA_4SCRNTST_2RSS,	/* DAC pixel clock parameters */
	0x1,				/* # fields */
	0x156aaaaa,			/* DIBptr (359312042) */
	0x12bda8,			/* DIBskip (1228200) */
	1199,				/* DIBtopscan (0x4af) */
	0x162,				/* DIBctl0 (354) */
	0x37bd,				/* DIBctl1 (14269) */
	0x924,				/* DIBctl2 (2340) */
	0xc00,				/* DIBctl3 (3072) */
	MGRAS_XMAP_REFCONTROL_DEFAULT,	/* REFctl (20969473 or 0x13ff801) */
	0x00000000,			/* DRBptrs_aux (0) */  
	0x0002a956,			/* DRBptrs_overlay (174422) */
	0x000aaaaa			/* DRBptrs_main (699050) */
};

unsigned short mgras_ltab_1600_1200_60_SRMCO_SVGA_4SCRNTST_1RSS[] = {
    0x1813, 0x4BE1, 0x6413, 0x43E1, 0x3813, 0x47E1, 0x7FD3, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3, 0x26D3, 0x9493, 0x0000, 0x1813,
    0x67E1, 0x6413, 0x63E1, 0x3813, 0x67E1, 0x7FD3, 0x7FD3, 0x7FD3,
    0x7FD3, 0x7FD3, 0x7FD3, 0x26D3, 0x9493, 0x000F, 0x1813, 0x67E1,
    0x6413, 0x63E1, 0x3813, 0x67E1, 0x7FD3, 0x7FD3, 0x7FD3, 0x7FD3,
    0x7FD3, 0x7FD3, 0x08D3, 0x1E53, 0x67A1, 0x9493, 0x001E, 0x1813,
    0x67E1, 0x4C13, 0x6BE1, 0x1897, 0x3817, 0x6FE1, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x26D7, 0x9497, 0x002F, 0x1813,
    0x6FE1, 0x4C13, 0x6BE1, 0x1897, 0x3817, 0x6FE1, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x26D7, 0x9497, 0x003F, 0x1813,
    0x2FE1, 0x4C13, 0x2BE1, 0x1897, 0x3817, 0x2FE1, 0x7FD7, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x26D7, 0x9497, 0x004F, 0x1813,
    0x6FE1, 0x4C13, 0x6BE1, 0x1897, 0x2417, 0x6FE1, 0x1495, 0x7FD5,
    0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x12D5, 0x14D7, 0x9497,
    0x005F, 0x1813, 0x6FE1, 0x4C13, 0x6BE1, 0x1897, 0x2417, 0x6FE1,
    0x1495, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x7FD5, 0x23D5, 0x4B55,
    0x6EE1, 0x2355, 0x6FE1, 0x14D7, 0x9497, 0x0071, 0x1833, 0x6FE3,
    0x0733, 0x6BE3, 0x0FA3, 0x36B3, 0x18B7, 0x0637, 0x6FE3, 0x1EBF,
    0x0CBD, 0x073D, 0x6FEB, 0x01BC, 0x60FC, 0x0FEC, 0x7FFC, 0x32FC,
    0x0FEC, 0x5DFC, 0x547C, 0x6FFB, 0x0FEC, 0x7FFC, 0x7FFC, 0x1FFC,
    0x0CFE, 0x077E, 0x6FF3, 0x01FF, 0x94BF, 0x0086, 0x053B, 0x6FF7,
    0x13B3, 0x0733, 0x6BF7, 0x0FA3, 0x36B3, 0x18B7, 0x0637, 0x6FF7,
    0x1EBF, 0x0CBD, 0x073D, 0x6FFF, 0x01BC, 0x60FC, 0x0FEC, 0x55FC,
    0x5C7C, 0x6FEF, 0x0FEC, 0x5DFC, 0x547C, 0x6FFF, 0x0FEC, 0x7FFC,
    0x7FFC, 0x1FFC, 0x0CFE, 0x077E, 0x6FF7, 0x01FF, 0x94BF, 0x00A6,
    0x053B, 0x6FF3, 0x13B3, 0x0733, 0x6BF3, 0x0FA3, 0x36B3, 0x18B7,
    0x0637, 0x6FF3, 0x1EBF, 0x0CBD, 0x073D, 0x6FFB, 0x01BC, 0x60FC,
    0x0FEC, 0x55FC, 0x5C7C, 0x6FEB, 0x0FEC, 0x5DFC, 0x547C, 0x6FFB,
    0x0FEC, 0x7FFC, 0x7FFC, 0x1FFC, 0x0CFE, 0x057E, 0x6FF3, 0x027E,
    0x6FF2, 0x01FF, 0x94BF, 0x00C8, 0x051B, 0x6FF1, 0x1393, 0x4C13,
    0x6BF1, 0x1897, 0x2417, 0x6FF1, 0x1495, 0x7FD5, 0x45D5, 0x7F55,
    0x6FE1, 0x7FD5, 0x7FD5, 0x7FD5, 0x4CD5, 0x14D7, 0x9497, 0x00EC,
    0x1813, 0x6FE1, 0x4C13, 0x6BE1, 0x1897, 0x3817, 0x6FE1, 0x7FD7,
    0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x7FD7, 0x21D7, 0x0557, 0x6FC1,
    0x9497, 0x0100
};

unsigned short mgras_ftab_1600_1200_60_SRMCO_SVGA_4SCRNTST_1RSS[] = {
    0x0000, 0x0001, 0x000F, 0x0004, 0x001E, 0x0001, 0x002F, 0x0001,
    0x003F, 0x0006, 0x004F, 0x0001, 0x005F, 0x001E, 0x0071, 0x0001,
    0x0086, 0x0001, 0x00A6, 0x04AE, 0x00C8, 0x0001, 0x00EC, 0x0001,
    0x003F, 0x0008, 0x0100, 0x0001, 0x0000, 0x0000
};

unsigned char mgras_plltab_1600_1200_60_SRMCO_SVGA_4SCRNTST_1RSS[] = {
#ifdef ORIG_STUFF
		0x05, 	/* PLL R (5) */
		0x06, 	/* PLL V (6) */
		0x01,	/* PLL CTRL (1) */
#endif	/* ORIG_STUFF */
		0x09, 	/* PLL R (9) */
		0x0A, 	/* PLL V (10) */
		0x81,	/* PLL CTRL (129) */
};

struct mgras_timing_info mgras_1600_1200_60_SRMCO_SVGA_4SCRNTST_1RSS = {
	0x0,				/* flag */
	1600, 1200,			/* monitor resolution */
	60,				/* refresh rate */
	150,				/* pixel clock freq (MHz) */
	mgras_ftab_1600_1200_60_SRMCO_SVGA_4SCRNTST_1RSS,	/* frame table */
	30,				/* length of frame table (in shorts) */
	mgras_ltab_1600_1200_60_SRMCO_SVGA_4SCRNTST_1RSS,	/* line table */
	274,				/* length of line table (in shorts) */
	mgras_plltab_1600_1200_60_SRMCO_SVGA_4SCRNTST_1RSS,	/* DAC pixel clock parameters */
	0x1,				/* # fields */
	0x2a300000,			/* DIBptr (707788800) */
	0x12bda8,			/* DIBskip (1228200) */
	1199,				/* DIBtopscan (0x4af) */
	0x162,				/* DIBctl0 (354) */
	0x37bd,				/* DIBctl1 (14269) */
	0x924,				/* DIBctl2 (2340) */
	0xc00,				/* DIBctl3 (3072) */
	MGRAS_XMAP_REFCONTROL_DEFAULT,	/* REFctl (20969473 or 0x13ff801) */
	0x00000000,			/* DRBptrs_aux (0) */  
#ifdef ORIG
	0x000a8ea3,			/* DRBptrs_overlay (691875) */
#endif /* ORIG */
	0xfffd76a3,			/* DRBptrs_overlay (-166237) */
	0x00000000			/* DRBptrs_main (0) */
};

/*************************************************************
 * Data to program the ICS 1572 PLL clock chip to 75.6000 MHz
 *************************************************************/
unsigned char ICS1572_756000[56] = {
0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
0x0, 0x1, 0x0, 0x1, 0x0, 0x0, 0x0, 0x0,
0x0, 0x0, 0x1, 0x0, 0x0, 0x1, 0x0, 0x1,
0x0, 0x0, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0,
0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0,
0x0, 0x0, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2
};

/*************************************************************
 * Data to program the ICS 1572 PLL clock chip to 50.4000 MHz
 *************************************************************/
unsigned char ICS1572_504000[56] = {
0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
0x0, 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0,
0x0, 0x1, 0x0, 0x1, 0x0, 0x0, 0x0, 0x0,
0x0, 0x0, 0x1, 0x0, 0x0, 0x1, 0x0, 0x1,
0x1, 0x1, 0x0, 0x1, 0x0, 0x0, 0x0, 0x0,
0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
0x1, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x2
};
