ARM GAS  /tmp/ccddVxxl.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"usb.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.USBReset,"ax",%progbits
  20              		.align	2
  21              		.global	USBReset
  22              		.thumb
  23              		.thumb_func
  25              	USBReset:
  26              	.LFB29:
  27              		.file 1 "library/usb/usb.c"
   1:library/usb/usb.c **** #include "usb.h"
   2:library/usb/usb.c **** 
   3:library/usb/usb.c **** /*
   4:library/usb/usb.c ****  ***********************************************************
   5:library/usb/usb.c ****  ********************** Variables **************************
   6:library/usb/usb.c ****  ***********************************************************
   7:library/usb/usb.c ****  */
   8:library/usb/usb.c **** extern uint8_t descDevice[USB_DESC_SIZE_DEVICE];
   9:library/usb/usb.c **** extern uint8_t descDeviceQualifier[USB_DESC_SIZE_DEVICE_QUALIFIER];
  10:library/usb/usb.c **** extern uint8_t descConfiguration[USB_DESC_SIZE_CONFIGURATION];
  11:library/usb/usb.c **** extern uint8_t descStringLangID[USB_STR_SIZE_LANGID];
  12:library/usb/usb.c **** extern uint8_t descStringProduct[USB_STR_SIZE_PRODUCT];
  13:library/usb/usb.c **** extern uint8_t descStringMFC[USB_STR_SIZE_MFC];
  14:library/usb/usb.c **** extern uint8_t descStringSerialNumber[USB_STR_SIZE_SERIALNUMBER];
  15:library/usb/usb.c **** extern uint8_t descStringConfig[USB_STR_SIZE_CONFIG];
  16:library/usb/usb.c **** extern uint8_t descStringInterface[USB_STR_SIZE_INTERFACE];
  17:library/usb/usb.c **** // extern uint8_t descHIDReport[USB_DESC_SIZE_HID_REPORT];
  18:library/usb/usb.c **** 
  19:library/usb/usb.c **** uint8_t devAddress = 0;
  20:library/usb/usb.c **** USB_SETUP_PACKET SetupPacket;
  21:library/usb/usb.c **** uint8_t *bufferSetup[12];
  22:library/usb/usb.c **** /*
  23:library/usb/usb.c ****  ***********************************************************
  24:library/usb/usb.c ****  ***************** Prototype functoin **********************
  25:library/usb/usb.c ****  ***********************************************************
  26:library/usb/usb.c ****  */
  27:library/usb/usb.c **** void USBReset(void);
  28:library/usb/usb.c **** void USBZeroLengthPacket(void);
  29:library/usb/usb.c **** void USBRequest(USB_SETUP_PACKET *req, uint8_t *pdata);
  30:library/usb/usb.c **** void USBReadPMA(uint16_t *buff, uint16_t offset, uint16_t numBytes);
  31:library/usb/usb.c **** void USBWritePMA(uint16_t *buff, uint16_t offset, uint16_t numBytes);
ARM GAS  /tmp/ccddVxxl.s 			page 2


  32:library/usb/usb.c **** void USBSetup(void);
  33:library/usb/usb.c **** /*
  34:library/usb/usb.c ****  ***********************************************************
  35:library/usb/usb.c ****  ****************** Private functoin ***********************
  36:library/usb/usb.c ****  ***********************************************************
  37:library/usb/usb.c ****  */
  38:library/usb/usb.c **** /*
  39:library/usb/usb.c ****  * Name: USBReset
  40:library/usb/usb.c ****  * Description: Reset USB device
  41:library/usb/usb.c ****  * Parametrs: none
  42:library/usb/usb.c ****  */
  43:library/usb/usb.c **** void USBReset(void){
  28              		.loc 1 43 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 10B4     		push	{r4}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 4, -4
  44:library/usb/usb.c ****     
  45:library/usb/usb.c ****     USB->ISTR = 0x0;
  37              		.loc 1 45 0
  38 0002 1C4B     		ldr	r3, .L3
  39 0004 0022     		movs	r2, #0
  40 0006 A3F84420 		strh	r2, [r3, #68]	@ movhi
  46:library/usb/usb.c **** 
  47:library/usb/usb.c ****     USB->BTABLE = BTABLE_ADDRESS; /* Set a address table buffer in memory USB */
  41              		.loc 1 47 0
  42 000a A3F85020 		strh	r2, [r3, #80]	@ movhi
  48:library/usb/usb.c ****     
  49:library/usb/usb.c ****     USB->CNTR = USB_CNTR_RESETM | USB_CNTR_SUSPM | USB_CNTR_WKUPM | USB_CNTR_CTRM;
  43              		.loc 1 49 0
  44 000e 4FF41C42 		mov	r2, #39936
  45 0012 A3F84020 		strh	r2, [r3, #64]	@ movhi
  50:library/usb/usb.c ****     
  51:library/usb/usb.c ****     /* Set a address buffer */
  52:library/usb/usb.c ****     USB_ADDR0_RX = USB_EP0_RX;
  46              		.loc 1 52 0
  47 0016 8022     		movs	r2, #128
  48 0018 1749     		ldr	r1, .L3+4
  49 001a 0A60     		str	r2, [r1]
  53:library/usb/usb.c ****     USB_ADDR0_TX = USB_EP0_TX;
  50              		.loc 1 53 0
  51 001c 0839     		subs	r1, r1, #8
  52 001e 0A60     		str	r2, [r1]
  54:library/usb/usb.c ****     USB_COUNT0_TX = 0x40;
  53              		.loc 1 54 0
  54 0020 4020     		movs	r0, #64
  55 0022 0431     		adds	r1, r1, #4
  56 0024 0860     		str	r0, [r1]
  55:library/usb/usb.c ****     USB_COUNT0_RX = 0x8400;
  57              		.loc 1 55 0
  58 0026 4FF40441 		mov	r1, #33792
  59 002a 144C     		ldr	r4, .L3+8
  60 002c 2160     		str	r1, [r4]
ARM GAS  /tmp/ccddVxxl.s 			page 3


  56:library/usb/usb.c **** 
  57:library/usb/usb.c ****     USB_ADDR1_RX = USB_EP1_RX;
  61              		.loc 1 57 0
  62 002e 0C34     		adds	r4, r4, #12
  63 0030 2260     		str	r2, [r4]
  58:library/usb/usb.c ****     USB_ADDR1_TX = USB_EP1_TX;
  64              		.loc 1 58 0
  65 0032 083C     		subs	r4, r4, #8
  66 0034 2260     		str	r2, [r4]
  59:library/usb/usb.c ****     USB_COUNT1_TX = 0x40;
  67              		.loc 1 59 0
  68 0036 0434     		adds	r4, r4, #4
  69 0038 2060     		str	r0, [r4]
  60:library/usb/usb.c ****     USB_COUNT1_RX = 0x8400;
  70              		.loc 1 60 0
  71 003a 0834     		adds	r4, r4, #8
  72 003c 2160     		str	r1, [r4]
  61:library/usb/usb.c **** 
  62:library/usb/usb.c ****     USB_ADDR2_RX = USB_EP2_RX;
  73              		.loc 1 62 0
  74 003e 0C34     		adds	r4, r4, #12
  75 0040 2260     		str	r2, [r4]
  63:library/usb/usb.c ****     USB_ADDR2_TX = USB_EP2_TX;
  76              		.loc 1 63 0
  77 0042 083C     		subs	r4, r4, #8
  78 0044 2260     		str	r2, [r4]
  64:library/usb/usb.c ****     USB_COUNT2_TX = 0x40;
  79              		.loc 1 64 0
  80 0046 0434     		adds	r4, r4, #4
  81 0048 2060     		str	r0, [r4]
  65:library/usb/usb.c ****     USB_COUNT2_RX = 0x8400;
  82              		.loc 1 65 0
  83 004a 0D48     		ldr	r0, .L3+12
  84 004c 0160     		str	r1, [r0]
  66:library/usb/usb.c **** 
  67:library/usb/usb.c ****     /* Endpoints 0; Type: CONTROL; RX: VALID; TX: NAK */
  68:library/usb/usb.c ****     USB->EP0R = USB_EP_CONTROL | USB_EP_RX_VALID | USB_EP_TX_NAK | USB_EP_AE_0;
  85              		.loc 1 68 0
  86 004e 43F22021 		movw	r1, #12832
  87 0052 1980     		strh	r1, [r3]	@ movhi
  69:library/usb/usb.c ****     /* Endpoints 1; Type: BULK; RX: VALID; TX: NAK */
  70:library/usb/usb.c ****     USB->EP1R = USB_EP_BULK | USB_EP_RX_VALID | USB_EP_TX_NAK | 0x01;
  88              		.loc 1 70 0
  89 0054 43F22101 		movw	r1, #12321
  90 0058 9980     		strh	r1, [r3, #4]	@ movhi
  71:library/usb/usb.c ****     /* Endpoints 2; Type: BULK; RX: NAK; TX: VALID */
  72:library/usb/usb.c ****     // USB->EP2R = USB_EP_BULK | USB_EP_RX_NAK | USB_EP_TX_VALID | USB_HID_EPIN_ADDR;
  73:library/usb/usb.c **** 
  74:library/usb/usb.c ****     USB->DADDR = USB_DADDR_EF;   /* Activation device */
  91              		.loc 1 74 0
  92 005a A3F84C20 		strh	r2, [r3, #76]	@ movhi
  75:library/usb/usb.c **** 
  76:library/usb/usb.c ****     USB->ISTR &= ~USB_ISTR_RESET;
  93              		.loc 1 76 0
  94 005e B3F84420 		ldrh	r2, [r3, #68]
  95 0062 92B2     		uxth	r2, r2
  96 0064 22F48062 		bic	r2, r2, #1024
ARM GAS  /tmp/ccddVxxl.s 			page 4


  97 0068 92B2     		uxth	r2, r2
  98 006a A3F84420 		strh	r2, [r3, #68]	@ movhi
  77:library/usb/usb.c **** }
  99              		.loc 1 77 0
 100 006e 10BC     		pop	{r4}
 101              	.LCFI1:
 102              		.cfi_restore 4
 103              		.cfi_def_cfa_offset 0
 104 0070 7047     		bx	lr
 105              	.L4:
 106 0072 00BF     		.align	2
 107              	.L3:
 108 0074 005C0040 		.word	1073765376
 109 0078 08600040 		.word	1073766408
 110 007c 0C600040 		.word	1073766412
 111 0080 2C600040 		.word	1073766444
 112              		.cfi_endproc
 113              	.LFE29:
 115              		.section	.text.USBZeroLengthPacket,"ax",%progbits
 116              		.align	2
 117              		.global	USBZeroLengthPacket
 118              		.thumb
 119              		.thumb_func
 121              	USBZeroLengthPacket:
 122              	.LFB30:
  78:library/usb/usb.c **** /*
  79:library/usb/usb.c ****  * Name: USBZeroLengthPacket
  80:library/usb/usb.c ****  * Description: Send zero length packet to host
  81:library/usb/usb.c ****  * Parametrs: none
  82:library/usb/usb.c ****  */
  83:library/usb/usb.c **** void USBZeroLengthPacket(void){
 123              		.loc 1 83 0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 0
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127              		@ link register save eliminated.
  84:library/usb/usb.c ****     USB_COUNT0_TX = 0x0;
 128              		.loc 1 84 0
 129 0000 0022     		movs	r2, #0
 130 0002 074B     		ldr	r3, .L7
 131 0004 1A60     		str	r2, [r3]
  85:library/usb/usb.c ****     USB->EP0R = USB_EP_TX_VALID | USB_EP_CONTROL;
 132              		.loc 1 85 0
 133 0006 4FF40C72 		mov	r2, #560
 134 000a A3F20443 		subw	r3, r3, #1028
 135 000e 1A80     		strh	r2, [r3]	@ movhi
 136              	.L6:
  86:library/usb/usb.c ****     while(!(USB->EP0R & USB_EP_CTR_TX)){}  
 137              		.loc 1 86 0 discriminator 1
 138 0010 044B     		ldr	r3, .L7+4
 139 0012 1B88     		ldrh	r3, [r3]
 140 0014 03F08003 		and	r3, r3, #128
 141 0018 9BB2     		uxth	r3, r3
 142 001a 002B     		cmp	r3, #0
 143 001c F8D0     		beq	.L6
  87:library/usb/usb.c **** }
 144              		.loc 1 87 0
ARM GAS  /tmp/ccddVxxl.s 			page 5


 145 001e 7047     		bx	lr
 146              	.L8:
 147              		.align	2
 148              	.L7:
 149 0020 04600040 		.word	1073766404
 150 0024 005C0040 		.word	1073765376
 151              		.cfi_endproc
 152              	.LFE30:
 154              		.section	.text.USBRequest,"ax",%progbits
 155              		.align	2
 156              		.global	USBRequest
 157              		.thumb
 158              		.thumb_func
 160              	USBRequest:
 161              	.LFB31:
  88:library/usb/usb.c **** /*
  89:library/usb/usb.c ****  * Name: USBRequest
  90:library/usb/usb.c ****  * Description: Send zero length packet to host
  91:library/usb/usb.c ****  * Parametrs: req - structure SETUP packet
  92:library/usb/usb.c ****  *            pdata - buffer SETUP packet
  93:library/usb/usb.c ****  */
  94:library/usb/usb.c **** void USBRequest(USB_SETUP_PACKET *req, uint8_t *pdata){
 162              		.loc 1 94 0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		@ link register save eliminated.
 167              	.LVL0:
  95:library/usb/usb.c ****     req->bmRequestType     = *pdata;
 168              		.loc 1 95 0
 169 0000 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 170 0002 0370     		strb	r3, [r0]
  96:library/usb/usb.c ****     req->bRequest          = *(pdata + 1);
 171              		.loc 1 96 0
 172 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 173 0006 4370     		strb	r3, [r0, #1]
  97:library/usb/usb.c ****     req->wValue.low        = *(pdata + 2);
 174              		.loc 1 97 0
 175 0008 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 176 000a C370     		strb	r3, [r0, #3]
  98:library/usb/usb.c ****     req->wValue.high       = *(pdata + 3);
 177              		.loc 1 98 0
 178 000c CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 179 000e 8370     		strb	r3, [r0, #2]
  99:library/usb/usb.c ****     req->wIndex.low        = *(pdata + 4);
 180              		.loc 1 99 0
 181 0010 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 182 0012 4371     		strb	r3, [r0, #5]
 100:library/usb/usb.c ****     req->wIndex.high       = *(pdata + 5);
 183              		.loc 1 100 0
 184 0014 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
 185 0016 0371     		strb	r3, [r0, #4]
 101:library/usb/usb.c ****     req->wLength.low       = *(pdata + 6);
 186              		.loc 1 101 0
 187 0018 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 188 001a C371     		strb	r3, [r0, #7]
 102:library/usb/usb.c ****     req->wLength.high      = *(pdata + 7);
ARM GAS  /tmp/ccddVxxl.s 			page 6


 189              		.loc 1 102 0
 190 001c CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
 191 001e 8371     		strb	r3, [r0, #6]
 192 0020 7047     		bx	lr
 193              		.cfi_endproc
 194              	.LFE31:
 196 0022 00BF     		.section	.text.USBReadPMA,"ax",%progbits
 197              		.align	2
 198              		.global	USBReadPMA
 199              		.thumb
 200              		.thumb_func
 202              	USBReadPMA:
 203              	.LFB32:
 103:library/usb/usb.c **** }
 104:library/usb/usb.c **** /*
 105:library/usb/usb.c ****  * Name: USBReadPMA
 106:library/usb/usb.c ****  * Description: Read data of PMA
 107:library/usb/usb.c ****  * Parametrs: buff - buffer data
 108:library/usb/usb.c ****  *            offset - offset adress
 109:library/usb/usb.c ****  *            numBytes - number bytes for read
 110:library/usb/usb.c ****  */
 111:library/usb/usb.c **** void USBReadPMA(uint16_t *buff, uint16_t offset, uint16_t numBytes){
 204              		.loc 1 111 0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208              		@ link register save eliminated.
 209              	.LVL1:
 112:library/usb/usb.c ****     uint32_t nBytes = (numBytes + 1) >> 1;
 210              		.loc 1 112 0
 211 0000 0132     		adds	r2, r2, #1
 212              	.LVL2:
 213 0002 5210     		asrs	r2, r2, #1
 214              	.LVL3:
 113:library/usb/usb.c ****     uint32_t *addrRx = (uint32_t *)(offset * 2 + USB_PMAADDR);
 215              		.loc 1 113 0
 216 0004 4900     		lsls	r1, r1, #1
 217              	.LVL4:
 218 0006 01F18041 		add	r1, r1, #1073741824
 219 000a 01F5C041 		add	r1, r1, #24576
 220              	.LVL5:
 114:library/usb/usb.c ****     while(nBytes--)
 221              		.loc 1 114 0
 222 000e 04E0     		b	.L11
 223              	.LVL6:
 224              	.L12:
 115:library/usb/usb.c ****         *buff++ = *addrRx++;
 225              		.loc 1 115 0
 226 0010 0A68     		ldr	r2, [r1]
 227 0012 0280     		strh	r2, [r0]	@ movhi
 114:library/usb/usb.c ****     while(nBytes--)
 228              		.loc 1 114 0
 229 0014 1A46     		mov	r2, r3
 230              		.loc 1 115 0
 231 0016 0431     		adds	r1, r1, #4
 232              	.LVL7:
 233 0018 0230     		adds	r0, r0, #2
ARM GAS  /tmp/ccddVxxl.s 			page 7


 234              	.LVL8:
 235              	.L11:
 114:library/usb/usb.c ****     while(nBytes--)
 236              		.loc 1 114 0
 237 001a 531E     		subs	r3, r2, #1
 238              	.LVL9:
 239 001c 002A     		cmp	r2, #0
 240 001e F7D1     		bne	.L12
 116:library/usb/usb.c **** }
 241              		.loc 1 116 0
 242 0020 7047     		bx	lr
 243              		.cfi_endproc
 244              	.LFE32:
 246 0022 00BF     		.section	.text.USBWritePMA,"ax",%progbits
 247              		.align	2
 248              		.global	USBWritePMA
 249              		.thumb
 250              		.thumb_func
 252              	USBWritePMA:
 253              	.LFB33:
 117:library/usb/usb.c **** /*
 118:library/usb/usb.c ****  * Name: USBWritePMA
 119:library/usb/usb.c ****  * Description: Write data in PMA
 120:library/usb/usb.c ****  * Parametrs: buff - buffer data
 121:library/usb/usb.c ****  *            offset - offset adress
 122:library/usb/usb.c ****  *            numBytes - number bytes for write
 123:library/usb/usb.c ****  */
 124:library/usb/usb.c **** void USBWritePMA(uint16_t *buff, uint16_t offset, uint16_t numBytes){
 254              		.loc 1 124 0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258              		@ link register save eliminated.
 259              	.LVL10:
 125:library/usb/usb.c ****     uint32_t nBytes = (numBytes + 1) >> 1;
 260              		.loc 1 125 0
 261 0000 0132     		adds	r2, r2, #1
 262              	.LVL11:
 263 0002 5210     		asrs	r2, r2, #1
 264              	.LVL12:
 126:library/usb/usb.c ****     uint32_t *addrTx = (uint32_t *)(offset * 2 + USB_PMAADDR);
 265              		.loc 1 126 0
 266 0004 4900     		lsls	r1, r1, #1
 267              	.LVL13:
 268 0006 01F18041 		add	r1, r1, #1073741824
 269 000a 01F5C041 		add	r1, r1, #24576
 270              	.LVL14:
 127:library/usb/usb.c ****     while(nBytes--)
 271              		.loc 1 127 0
 272 000e 04E0     		b	.L14
 273              	.LVL15:
 274              	.L15:
 128:library/usb/usb.c ****         *addrTx++ = *buff++;
 275              		.loc 1 128 0
 276 0010 0288     		ldrh	r2, [r0]
 277 0012 0A60     		str	r2, [r1]
 127:library/usb/usb.c ****     while(nBytes--)
ARM GAS  /tmp/ccddVxxl.s 			page 8


 278              		.loc 1 127 0
 279 0014 1A46     		mov	r2, r3
 280              		.loc 1 128 0
 281 0016 0431     		adds	r1, r1, #4
 282              	.LVL16:
 283 0018 0230     		adds	r0, r0, #2
 284              	.LVL17:
 285              	.L14:
 127:library/usb/usb.c ****     while(nBytes--)
 286              		.loc 1 127 0
 287 001a 531E     		subs	r3, r2, #1
 288              	.LVL18:
 289 001c 002A     		cmp	r2, #0
 290 001e F7D1     		bne	.L15
 129:library/usb/usb.c **** }
 291              		.loc 1 129 0
 292 0020 7047     		bx	lr
 293              		.cfi_endproc
 294              	.LFE33:
 296 0022 00BF     		.section	.text.USBSetup,"ax",%progbits
 297              		.align	2
 298              		.global	USBSetup
 299              		.thumb
 300              		.thumb_func
 302              	USBSetup:
 303              	.LFB34:
 130:library/usb/usb.c **** /*
 131:library/usb/usb.c ****  * Name: USBSetup
 132:library/usb/usb.c ****  * Description: Hanbler SETUP packet
 133:library/usb/usb.c ****  * Parametrs: none
 134:library/usb/usb.c ****  */
 135:library/usb/usb.c **** void USBSetup(void){
 304              		.loc 1 135 0
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 0
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308 0000 38B5     		push	{r3, r4, r5, lr}
 309              	.LCFI2:
 310              		.cfi_def_cfa_offset 16
 311              		.cfi_offset 3, -16
 312              		.cfi_offset 4, -12
 313              		.cfi_offset 5, -8
 314              		.cfi_offset 14, -4
 136:library/usb/usb.c ****     USB->ISTR &= ~USB_ISTR_CTR;
 315              		.loc 1 136 0
 316 0002 8B4B     		ldr	r3, .L38
 317 0004 B3F84420 		ldrh	r2, [r3, #68]
 318 0008 C2F30E02 		ubfx	r2, r2, #0, #15
 319 000c A3F84420 		strh	r2, [r3, #68]	@ movhi
 137:library/usb/usb.c ****     USB->EP0R &= ~USB_EP_CTR_RX;
 320              		.loc 1 137 0
 321 0010 1A88     		ldrh	r2, [r3]
 322 0012 C2F30E02 		ubfx	r2, r2, #0, #15
 323 0016 1A80     		strh	r2, [r3]	@ movhi
 138:library/usb/usb.c ****     USB->EP0R |= USB_EP_DTOG_TX;
 324              		.loc 1 138 0
 325 0018 1A88     		ldrh	r2, [r3]
ARM GAS  /tmp/ccddVxxl.s 			page 9


 326 001a 92B2     		uxth	r2, r2
 327 001c 42F04002 		orr	r2, r2, #64
 328 0020 1A80     		strh	r2, [r3]	@ movhi
 139:library/usb/usb.c ****     USBReadPMA((uint16_t *)bufferSetup, USB_EP0_RX, 8);
 329              		.loc 1 139 0
 330 0022 844D     		ldr	r5, .L38+4
 331 0024 0822     		movs	r2, #8
 332 0026 8021     		movs	r1, #128
 333 0028 2846     		mov	r0, r5
 334 002a FFF7FEFF 		bl	USBReadPMA
 335              	.LVL19:
 140:library/usb/usb.c ****     USBRequest(&SetupPacket, (uint8_t *)bufferSetup);
 336              		.loc 1 140 0
 337 002e 824C     		ldr	r4, .L38+8
 338 0030 2946     		mov	r1, r5
 339 0032 2046     		mov	r0, r4
 340 0034 FFF7FEFF 		bl	USBRequest
 341              	.LVL20:
 141:library/usb/usb.c ****     if(SetupPacket.bmRequestType == 0x00){
 342              		.loc 1 141 0
 343 0038 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 344 003a A3B9     		cbnz	r3, .L17
 142:library/usb/usb.c ****     	if(SetupPacket.bRequest == USB_REQ_SET_ADDRESS){
 345              		.loc 1 142 0
 346 003c 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 347 003e 052B     		cmp	r3, #5
 348 0040 0BD1     		bne	.L18
 143:library/usb/usb.c ****           	devAddress = SetupPacket.wValue.low;
 349              		.loc 1 143 0
 350 0042 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 351 0044 7D4C     		ldr	r4, .L38+12
 352 0046 2370     		strb	r3, [r4]
 144:library/usb/usb.c ****            	USBZeroLengthPacket();
 353              		.loc 1 144 0
 354 0048 FFF7FEFF 		bl	USBZeroLengthPacket
 355              	.LVL21:
 145:library/usb/usb.c ****            	USB->DADDR = devAddress | USB_DADDR_EF;
 356              		.loc 1 145 0
 357 004c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 358 004e 43F08003 		orr	r3, r3, #128
 359 0052 774A     		ldr	r2, .L38
 360 0054 A2F84C30 		strh	r3, [r2, #76]	@ movhi
 361 0058 E5E0     		b	.L19
 362              	.L18:
 146:library/usb/usb.c ****     	}else if(SetupPacket.bRequest == USB_REQ_SET_CONFIGURATION){
 363              		.loc 1 146 0
 364 005a 092B     		cmp	r3, #9
 365 005c 40F0E380 		bne	.L19
 147:library/usb/usb.c ****     		USBZeroLengthPacket();
 366              		.loc 1 147 0
 367 0060 FFF7FEFF 		bl	USBZeroLengthPacket
 368              	.LVL22:
 369 0064 DFE0     		b	.L19
 370              	.L17:
 148:library/usb/usb.c ****     	}
 149:library/usb/usb.c ****     }else if(SetupPacket.bmRequestType == 0x21){
 371              		.loc 1 149 0
ARM GAS  /tmp/ccddVxxl.s 			page 10


 372 0066 212B     		cmp	r3, #33
 373 0068 00F0DD80 		beq	.L19
 150:library/usb/usb.c **** 
 151:library/usb/usb.c ****     }else if(SetupPacket.bmRequestType == 0x80){
 374              		.loc 1 151 0
 375 006c 802B     		cmp	r3, #128
 376 006e 40F0DA80 		bne	.L19
 152:library/usb/usb.c ****     	if(SetupPacket.bRequest == USB_REQ_GET_DESCRIPTOR){
 377              		.loc 1 152 0
 378 0072 714B     		ldr	r3, .L38+8
 379 0074 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 380 0076 062B     		cmp	r3, #6
 381 0078 40F0D580 		bne	.L19
 153:library/usb/usb.c ****     		if(SetupPacket.wValue.high == USB_DESC_TYPE_DEVICE){
 382              		.loc 1 153 0
 383 007c 6E4B     		ldr	r3, .L38+8
 384 007e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 385 0080 012B     		cmp	r3, #1
 386 0082 14D1     		bne	.L20
 154:library/usb/usb.c ****     			USBWritePMA((uint16_t *)descDevice, USB_EP0_TX, USB_DESC_SIZE_DEVICE);
 387              		.loc 1 154 0
 388 0084 1222     		movs	r2, #18
 389 0086 8021     		movs	r1, #128
 390 0088 6D48     		ldr	r0, .L38+16
 391 008a FFF7FEFF 		bl	USBWritePMA
 392              	.LVL23:
 155:library/usb/usb.c ****     			USB_COUNT0_TX = USB_DESC_SIZE_DEVICE;
 393              		.loc 1 155 0
 394 008e 1222     		movs	r2, #18
 395 0090 6C4B     		ldr	r3, .L38+20
 396 0092 1A60     		str	r2, [r3]
 156:library/usb/usb.c ****     			USB->EP0R = USB_EP_TX_VALID | USB_EP_CONTROL;
 397              		.loc 1 156 0
 398 0094 4FF40C72 		mov	r2, #560
 399 0098 A3F20443 		subw	r3, r3, #1028
 400 009c 1A80     		strh	r2, [r3]	@ movhi
 401              	.L21:
 157:library/usb/usb.c ****     			while(!(USB->EP0R & USB_EP_CTR_TX)){} 
 402              		.loc 1 157 0 discriminator 1
 403 009e 644B     		ldr	r3, .L38
 404 00a0 1B88     		ldrh	r3, [r3]
 405 00a2 03F08003 		and	r3, r3, #128
 406 00a6 9BB2     		uxth	r3, r3
 407 00a8 002B     		cmp	r3, #0
 408 00aa F8D0     		beq	.L21
 409 00ac BBE0     		b	.L19
 410              	.L20:
 158:library/usb/usb.c ****     		}else if(SetupPacket.wValue.high == USB_DESC_TYPE_DEVICE_QUALIFIER){
 411              		.loc 1 158 0
 412 00ae 062B     		cmp	r3, #6
 413 00b0 14D1     		bne	.L22
 159:library/usb/usb.c ****     			USBWritePMA((uint16_t *)descDeviceQualifier, USB_EP0_TX, USB_DESC_SIZE_DEVICE_QUALIFIER);
 414              		.loc 1 159 0
 415 00b2 0A22     		movs	r2, #10
 416 00b4 8021     		movs	r1, #128
 417 00b6 6448     		ldr	r0, .L38+24
 418 00b8 FFF7FEFF 		bl	USBWritePMA
ARM GAS  /tmp/ccddVxxl.s 			page 11


 419              	.LVL24:
 160:library/usb/usb.c ****     			USB_COUNT0_TX = USB_DESC_SIZE_DEVICE_QUALIFIER;
 420              		.loc 1 160 0
 421 00bc 0A22     		movs	r2, #10
 422 00be 614B     		ldr	r3, .L38+20
 423 00c0 1A60     		str	r2, [r3]
 161:library/usb/usb.c ****     			USB->EP0R = USB_EP_TX_VALID | USB_EP_CONTROL;
 424              		.loc 1 161 0
 425 00c2 4FF40C72 		mov	r2, #560
 426 00c6 A3F20443 		subw	r3, r3, #1028
 427 00ca 1A80     		strh	r2, [r3]	@ movhi
 428              	.L23:
 162:library/usb/usb.c ****     			while(!(USB->EP0R & USB_EP_CTR_TX)){} 
 429              		.loc 1 162 0 discriminator 1
 430 00cc 584B     		ldr	r3, .L38
 431 00ce 1B88     		ldrh	r3, [r3]
 432 00d0 03F08003 		and	r3, r3, #128
 433 00d4 9BB2     		uxth	r3, r3
 434 00d6 002B     		cmp	r3, #0
 435 00d8 F8D0     		beq	.L23
 436 00da A4E0     		b	.L19
 437              	.L22:
 163:library/usb/usb.c ****     		}else if(SetupPacket.wValue.high == USB_DESC_TYPE_CONFIGURATION){
 438              		.loc 1 163 0
 439 00dc 022B     		cmp	r3, #2
 440 00de 15D1     		bne	.L24
 164:library/usb/usb.c ****     			USBWritePMA((uint16_t *)descConfiguration, USB_EP0_TX, SetupPacket.wLength.low);
 441              		.loc 1 164 0
 442 00e0 554C     		ldr	r4, .L38+8
 443 00e2 E279     		ldrb	r2, [r4, #7]	@ zero_extendqisi2
 444 00e4 8021     		movs	r1, #128
 445 00e6 5948     		ldr	r0, .L38+28
 446 00e8 FFF7FEFF 		bl	USBWritePMA
 447              	.LVL25:
 165:library/usb/usb.c ****     			USB_COUNT0_TX = SetupPacket.wLength.low;
 448              		.loc 1 165 0
 449 00ec E279     		ldrb	r2, [r4, #7]	@ zero_extendqisi2
 450 00ee 554B     		ldr	r3, .L38+20
 451 00f0 1A60     		str	r2, [r3]
 166:library/usb/usb.c ****     			USB->EP0R = USB_EP_TX_VALID | USB_EP_CONTROL;
 452              		.loc 1 166 0
 453 00f2 4FF40C72 		mov	r2, #560
 454 00f6 A3F20443 		subw	r3, r3, #1028
 455 00fa 1A80     		strh	r2, [r3]	@ movhi
 456              	.L25:
 167:library/usb/usb.c ****     			while(!(USB->EP0R & USB_EP_CTR_TX)){} 
 457              		.loc 1 167 0 discriminator 1
 458 00fc 4C4B     		ldr	r3, .L38
 459 00fe 1B88     		ldrh	r3, [r3]
 460 0100 03F08003 		and	r3, r3, #128
 461 0104 9BB2     		uxth	r3, r3
 462 0106 002B     		cmp	r3, #0
 463 0108 F8D0     		beq	.L25
 464 010a 8CE0     		b	.L19
 465              	.L24:
 168:library/usb/usb.c ****     		}else if(SetupPacket.wValue.high == USB_DESC_TYPE_STRING){
 466              		.loc 1 168 0
ARM GAS  /tmp/ccddVxxl.s 			page 12


 467 010c 032B     		cmp	r3, #3
 468 010e 40F08A80 		bne	.L19
 169:library/usb/usb.c ****     			if(SetupPacket.wValue.low == USB_IDX_LANGID_STR){
 469              		.loc 1 169 0
 470 0112 494B     		ldr	r3, .L38+8
 471 0114 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 472 0116 A3B9     		cbnz	r3, .L26
 170:library/usb/usb.c ****     				USBWritePMA((uint16_t *)descStringLangID, USB_EP0_TX, USB_STR_SIZE_LANGID);
 473              		.loc 1 170 0
 474 0118 0422     		movs	r2, #4
 475 011a 8021     		movs	r1, #128
 476 011c 4C48     		ldr	r0, .L38+32
 477 011e FFF7FEFF 		bl	USBWritePMA
 478              	.LVL26:
 171:library/usb/usb.c ****     				USB_COUNT0_TX = USB_STR_SIZE_LANGID;
 479              		.loc 1 171 0
 480 0122 0422     		movs	r2, #4
 481 0124 474B     		ldr	r3, .L38+20
 482 0126 1A60     		str	r2, [r3]
 172:library/usb/usb.c ****     				USB->EP0R = USB_EP_TX_VALID | USB_EP_CONTROL;
 483              		.loc 1 172 0
 484 0128 4FF40C72 		mov	r2, #560
 485 012c A3F20443 		subw	r3, r3, #1028
 486 0130 1A80     		strh	r2, [r3]	@ movhi
 487              	.L27:
 173:library/usb/usb.c ****     				while(!(USB->EP0R & USB_EP_CTR_TX)){}
 488              		.loc 1 173 0 discriminator 1
 489 0132 3F4B     		ldr	r3, .L38
 490 0134 1B88     		ldrh	r3, [r3]
 491 0136 03F08003 		and	r3, r3, #128
 492 013a 9BB2     		uxth	r3, r3
 493 013c 002B     		cmp	r3, #0
 494 013e F8D0     		beq	.L27
 495 0140 71E0     		b	.L19
 496              	.L26:
 174:library/usb/usb.c ****     			}else if(SetupPacket.wValue.low == USB_IDX_MFC_STR){
 497              		.loc 1 174 0
 498 0142 012B     		cmp	r3, #1
 499 0144 14D1     		bne	.L28
 175:library/usb/usb.c ****     				USBWritePMA((uint16_t *)descStringMFC, USB_EP0_TX, USB_STR_SIZE_MFC);
 500              		.loc 1 175 0
 501 0146 0E22     		movs	r2, #14
 502 0148 8021     		movs	r1, #128
 503 014a 4248     		ldr	r0, .L38+36
 504 014c FFF7FEFF 		bl	USBWritePMA
 505              	.LVL27:
 176:library/usb/usb.c ****     				USB_COUNT0_TX = USB_STR_SIZE_MFC;
 506              		.loc 1 176 0
 507 0150 0E22     		movs	r2, #14
 508 0152 3C4B     		ldr	r3, .L38+20
 509 0154 1A60     		str	r2, [r3]
 177:library/usb/usb.c ****     				USB->EP0R = USB_EP_TX_VALID | USB_EP_CONTROL;
 510              		.loc 1 177 0
 511 0156 4FF40C72 		mov	r2, #560
 512 015a A3F20443 		subw	r3, r3, #1028
 513 015e 1A80     		strh	r2, [r3]	@ movhi
 514              	.L29:
ARM GAS  /tmp/ccddVxxl.s 			page 13


 178:library/usb/usb.c ****     				while(!(USB->EP0R & USB_EP_CTR_TX)){}
 515              		.loc 1 178 0 discriminator 1
 516 0160 334B     		ldr	r3, .L38
 517 0162 1B88     		ldrh	r3, [r3]
 518 0164 03F08003 		and	r3, r3, #128
 519 0168 9BB2     		uxth	r3, r3
 520 016a 002B     		cmp	r3, #0
 521 016c F8D0     		beq	.L29
 522 016e 5AE0     		b	.L19
 523              	.L28:
 179:library/usb/usb.c ****     			}else if(SetupPacket.wValue.low == USB_IDX_PRODUCT_STR){
 524              		.loc 1 179 0
 525 0170 022B     		cmp	r3, #2
 526 0172 14D1     		bne	.L30
 180:library/usb/usb.c ****     				USBWritePMA((uint16_t *)descStringProduct, USB_EP0_TX, USB_STR_SIZE_PRODUCT);
 527              		.loc 1 180 0
 528 0174 1222     		movs	r2, #18
 529 0176 8021     		movs	r1, #128
 530 0178 3748     		ldr	r0, .L38+40
 531 017a FFF7FEFF 		bl	USBWritePMA
 532              	.LVL28:
 181:library/usb/usb.c ****     				USB_COUNT0_TX = USB_STR_SIZE_PRODUCT;
 533              		.loc 1 181 0
 534 017e 1222     		movs	r2, #18
 535 0180 304B     		ldr	r3, .L38+20
 536 0182 1A60     		str	r2, [r3]
 182:library/usb/usb.c ****     				USB->EP0R = USB_EP_TX_VALID | USB_EP_CONTROL;
 537              		.loc 1 182 0
 538 0184 4FF40C72 		mov	r2, #560
 539 0188 A3F20443 		subw	r3, r3, #1028
 540 018c 1A80     		strh	r2, [r3]	@ movhi
 541              	.L31:
 183:library/usb/usb.c ****     				while(!(USB->EP0R & USB_EP_CTR_TX)){}
 542              		.loc 1 183 0 discriminator 1
 543 018e 284B     		ldr	r3, .L38
 544 0190 1B88     		ldrh	r3, [r3]
 545 0192 03F08003 		and	r3, r3, #128
 546 0196 9BB2     		uxth	r3, r3
 547 0198 002B     		cmp	r3, #0
 548 019a F8D0     		beq	.L31
 549 019c 43E0     		b	.L19
 550              	.L30:
 184:library/usb/usb.c ****     			}else if(SetupPacket.wValue.low == USB_IDX_SERIAL_STR){
 551              		.loc 1 184 0
 552 019e 032B     		cmp	r3, #3
 553 01a0 14D1     		bne	.L32
 185:library/usb/usb.c ****     				USBWritePMA((uint16_t *)descStringSerialNumber, USB_EP0_TX, USB_STR_SIZE_SERIALNUMBER);
 554              		.loc 1 185 0
 555 01a2 0E22     		movs	r2, #14
 556 01a4 8021     		movs	r1, #128
 557 01a6 2D48     		ldr	r0, .L38+44
 558 01a8 FFF7FEFF 		bl	USBWritePMA
 559              	.LVL29:
 186:library/usb/usb.c ****     				USB_COUNT0_TX = USB_STR_SIZE_SERIALNUMBER;
 560              		.loc 1 186 0
 561 01ac 0E22     		movs	r2, #14
 562 01ae 254B     		ldr	r3, .L38+20
ARM GAS  /tmp/ccddVxxl.s 			page 14


 563 01b0 1A60     		str	r2, [r3]
 187:library/usb/usb.c ****     				USB->EP0R = USB_EP_TX_VALID | USB_EP_CONTROL;
 564              		.loc 1 187 0
 565 01b2 4FF40C72 		mov	r2, #560
 566 01b6 A3F20443 		subw	r3, r3, #1028
 567 01ba 1A80     		strh	r2, [r3]	@ movhi
 568              	.L33:
 188:library/usb/usb.c ****     				while(!(USB->EP0R & USB_EP_CTR_TX)){}
 569              		.loc 1 188 0 discriminator 1
 570 01bc 1C4B     		ldr	r3, .L38
 571 01be 1B88     		ldrh	r3, [r3]
 572 01c0 03F08003 		and	r3, r3, #128
 573 01c4 9BB2     		uxth	r3, r3
 574 01c6 002B     		cmp	r3, #0
 575 01c8 F8D0     		beq	.L33
 576 01ca 2CE0     		b	.L19
 577              	.L32:
 189:library/usb/usb.c ****     			}else if(SetupPacket.wValue.low == USB_IDX_CONFIG_STR){
 578              		.loc 1 189 0
 579 01cc 042B     		cmp	r3, #4
 580 01ce 14D1     		bne	.L34
 190:library/usb/usb.c ****     				USBWritePMA((uint16_t *)descStringConfig, USB_EP0_TX, USB_STR_SIZE_CONFIG);
 581              		.loc 1 190 0
 582 01d0 1322     		movs	r2, #19
 583 01d2 8021     		movs	r1, #128
 584 01d4 2248     		ldr	r0, .L38+48
 585 01d6 FFF7FEFF 		bl	USBWritePMA
 586              	.LVL30:
 191:library/usb/usb.c ****     				USB_COUNT0_TX = USB_STR_SIZE_CONFIG;
 587              		.loc 1 191 0
 588 01da 1322     		movs	r2, #19
 589 01dc 194B     		ldr	r3, .L38+20
 590 01de 1A60     		str	r2, [r3]
 192:library/usb/usb.c ****     				USB->EP0R = USB_EP_TX_VALID | USB_EP_CONTROL;
 591              		.loc 1 192 0
 592 01e0 4FF40C72 		mov	r2, #560
 593 01e4 A3F20443 		subw	r3, r3, #1028
 594 01e8 1A80     		strh	r2, [r3]	@ movhi
 595              	.L35:
 193:library/usb/usb.c ****     				while(!(USB->EP0R & USB_EP_CTR_TX)){}
 596              		.loc 1 193 0 discriminator 1
 597 01ea 114B     		ldr	r3, .L38
 598 01ec 1B88     		ldrh	r3, [r3]
 599 01ee 03F08003 		and	r3, r3, #128
 600 01f2 9BB2     		uxth	r3, r3
 601 01f4 002B     		cmp	r3, #0
 602 01f6 F8D0     		beq	.L35
 603 01f8 15E0     		b	.L19
 604              	.L34:
 194:library/usb/usb.c ****     			}else if(SetupPacket.wValue.low == USB_IDX_INTERFACE_STR){
 605              		.loc 1 194 0
 606 01fa 052B     		cmp	r3, #5
 607 01fc 13D1     		bne	.L19
 195:library/usb/usb.c ****     				USBWritePMA((uint16_t *)descStringInterface, USB_EP0_TX, USB_STR_SIZE_INTERFACE);
 608              		.loc 1 195 0
 609 01fe 1622     		movs	r2, #22
 610 0200 8021     		movs	r1, #128
ARM GAS  /tmp/ccddVxxl.s 			page 15


 611 0202 1848     		ldr	r0, .L38+52
 612 0204 FFF7FEFF 		bl	USBWritePMA
 613              	.LVL31:
 196:library/usb/usb.c ****     				USB_COUNT0_TX = USB_STR_SIZE_INTERFACE;
 614              		.loc 1 196 0
 615 0208 1622     		movs	r2, #22
 616 020a 0E4B     		ldr	r3, .L38+20
 617 020c 1A60     		str	r2, [r3]
 197:library/usb/usb.c ****     				USB->EP0R = USB_EP_TX_VALID | USB_EP_CONTROL;
 618              		.loc 1 197 0
 619 020e 4FF40C72 		mov	r2, #560
 620 0212 A3F20443 		subw	r3, r3, #1028
 621 0216 1A80     		strh	r2, [r3]	@ movhi
 622              	.L36:
 198:library/usb/usb.c ****     				while(!(USB->EP0R & USB_EP_CTR_TX)){}
 623              		.loc 1 198 0 discriminator 1
 624 0218 054B     		ldr	r3, .L38
 625 021a 1B88     		ldrh	r3, [r3]
 626 021c 03F08003 		and	r3, r3, #128
 627 0220 9BB2     		uxth	r3, r3
 628 0222 002B     		cmp	r3, #0
 629 0224 F8D0     		beq	.L36
 630              	.L19:
 199:library/usb/usb.c ****     			}
 200:library/usb/usb.c ****     		}
 201:library/usb/usb.c **** 		}
 202:library/usb/usb.c **** 	}else if(SetupPacket.bmRequestType == 0x81){
 203:library/usb/usb.c ****         // if(SetupPacket.bRequest == USB_REQ_GET_DESCRIPTOR){
 204:library/usb/usb.c ****         //     if(SetupPacket.wValue.high == USB_DESC_HID_REPORT){
 205:library/usb/usb.c ****         //         USBWritePMA((uint16_t *)descHIDReport, USB_EP0_TX, USB_DESC_SIZE_HID_REPORT);
 206:library/usb/usb.c ****         //         USB_COUNT0_TX = USB_DESC_SIZE_HID_REPORT;
 207:library/usb/usb.c ****         //         USB->EP0R = USB_EP_TX_VALID | USB_EP_CONTROL;
 208:library/usb/usb.c ****         //         while(!(USB->EP0R & USB_EP_CTR_TX)){}
 209:library/usb/usb.c ****         //     }
 210:library/usb/usb.c ****         // }
 211:library/usb/usb.c **** 	}
 212:library/usb/usb.c **** 	USB->EP0R = USB_EP_CONTROL | USB_EP_RX_VALID;
 631              		.loc 1 212 0
 632 0226 4FF44852 		mov	r2, #12800
 633 022a 014B     		ldr	r3, .L38
 634 022c 1A80     		strh	r2, [r3]	@ movhi
 635 022e 38BD     		pop	{r3, r4, r5, pc}
 636              	.L39:
 637              		.align	2
 638              	.L38:
 639 0230 005C0040 		.word	1073765376
 640 0234 00000000 		.word	bufferSetup
 641 0238 00000000 		.word	SetupPacket
 642 023c 00000000 		.word	.LANCHOR0
 643 0240 00000000 		.word	descDevice
 644 0244 04600040 		.word	1073766404
 645 0248 00000000 		.word	descDeviceQualifier
 646 024c 00000000 		.word	descConfiguration
 647 0250 00000000 		.word	descStringLangID
 648 0254 00000000 		.word	descStringMFC
 649 0258 00000000 		.word	descStringProduct
 650 025c 00000000 		.word	descStringSerialNumber
ARM GAS  /tmp/ccddVxxl.s 			page 16


 651 0260 00000000 		.word	descStringConfig
 652 0264 00000000 		.word	descStringInterface
 653              		.cfi_endproc
 654              	.LFE34:
 656              		.section	.text.USBConfig,"ax",%progbits
 657              		.align	2
 658              		.global	USBConfig
 659              		.thumb
 660              		.thumb_func
 662              	USBConfig:
 663              	.LFB35:
 213:library/usb/usb.c **** }
 214:library/usb/usb.c **** /*
 215:library/usb/usb.c ****  ***********************************************************
 216:library/usb/usb.c ****  ******************* Public functoin ***********************
 217:library/usb/usb.c ****  ***********************************************************
 218:library/usb/usb.c ****  */
 219:library/usb/usb.c **** /*
 220:library/usb/usb.c ****  * Name: USBConfig
 221:library/usb/usb.c ****  * Description: USB Configuration
 222:library/usb/usb.c ****  * Parametrs: none
 223:library/usb/usb.c ****  */
 224:library/usb/usb.c **** void USBConfig(void){
 664              		.loc 1 224 0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 0
 667              		@ frame_needed = 0, uses_anonymous_args = 0
 668              		@ link register save eliminated.
 225:library/usb/usb.c ****     RCC->APB1ENR |= RCC_APB1ENR_USBEN; /* USB clock enable */
 669              		.loc 1 225 0
 670 0000 114A     		ldr	r2, .L41
 671 0002 D369     		ldr	r3, [r2, #28]
 672 0004 43F40003 		orr	r3, r3, #8388608
 673 0008 D361     		str	r3, [r2, #28]
 226:library/usb/usb.c **** 
 227:library/usb/usb.c **** 	USB->CNTR = USB_CNTR_FRES;/* CNTR_FRES = 1 */
 674              		.loc 1 227 0
 675 000a 104B     		ldr	r3, .L41+4
 676 000c 0122     		movs	r2, #1
 677 000e A3F84020 		strh	r2, [r3, #64]	@ movhi
 228:library/usb/usb.c ****      
 229:library/usb/usb.c ****     USB->CNTR = 0; /* CNTR_FRES = 0 */
 678              		.loc 1 229 0
 679 0012 0021     		movs	r1, #0
 680 0014 A3F84010 		strh	r1, [r3, #64]	@ movhi
 230:library/usb/usb.c **** 
 231:library/usb/usb.c **** 	USB->CNTR |= USB_CNTR_PDWN; 
 681              		.loc 1 231 0
 682 0018 B3F84020 		ldrh	r2, [r3, #64]
 683 001c 92B2     		uxth	r2, r2
 684 001e 42F00202 		orr	r2, r2, #2
 685 0022 A3F84020 		strh	r2, [r3, #64]	@ movhi
 232:library/usb/usb.c **** 
 233:library/usb/usb.c **** 	/* Reset driver */
 234:library/usb/usb.c **** 	USB->CNTR = 0x0;
 686              		.loc 1 234 0
 687 0026 A3F84010 		strh	r1, [r3, #64]	@ movhi
ARM GAS  /tmp/ccddVxxl.s 			page 17


 235:library/usb/usb.c **** 
 236:library/usb/usb.c ****     /* Reset registr flag interrput */
 237:library/usb/usb.c **** 	USB->ISTR = 0x0;
 688              		.loc 1 237 0
 689 002a A3F84410 		strh	r1, [r3, #68]	@ movhi
 238:library/usb/usb.c **** 
 239:library/usb/usb.c ****     /* Allow interrput */
 240:library/usb/usb.c ****     //USB->CNTR |= USB_CNTR_RESETM | USB_CNTR_SUSPM | USB_CNTR_WKUPM | USB_CNTR_SOFM | USB_CNTR_ESO
 241:library/usb/usb.c **** 	USB->CNTR = USB_CNTR_RESETM | USB_CNTR_SUSPM | USB_CNTR_WKUPM | USB_CNTR_CTRM;
 690              		.loc 1 241 0
 691 002e 4FF41C42 		mov	r2, #39936
 692 0032 A3F84020 		strh	r2, [r3, #64]	@ movhi
 693              	.LVL32:
 694              	.LBB6:
 695              	.LBB7:
 696              		.file 2 "library/usb/../cmsis/inc/core_cm3.h"
   1:library/usb/../cmsis/inc/core_cm3.h **** /**************************************************************************//**
   2:library/usb/../cmsis/inc/core_cm3.h ****  * @file     core_cm3.h
   3:library/usb/../cmsis/inc/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:library/usb/../cmsis/inc/core_cm3.h ****  * @version  V1.30
   5:library/usb/../cmsis/inc/core_cm3.h ****  * @date     30. October 2009
   6:library/usb/../cmsis/inc/core_cm3.h ****  *
   7:library/usb/../cmsis/inc/core_cm3.h ****  * @note
   8:library/usb/../cmsis/inc/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:library/usb/../cmsis/inc/core_cm3.h ****  *
  10:library/usb/../cmsis/inc/core_cm3.h ****  * @par
  11:library/usb/../cmsis/inc/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:library/usb/../cmsis/inc/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:library/usb/../cmsis/inc/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:library/usb/../cmsis/inc/core_cm3.h ****  *
  15:library/usb/../cmsis/inc/core_cm3.h ****  * @par
  16:library/usb/../cmsis/inc/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:library/usb/../cmsis/inc/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:library/usb/../cmsis/inc/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:library/usb/../cmsis/inc/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:library/usb/../cmsis/inc/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:library/usb/../cmsis/inc/core_cm3.h ****  *
  22:library/usb/../cmsis/inc/core_cm3.h ****  ******************************************************************************/
  23:library/usb/../cmsis/inc/core_cm3.h **** 
  24:library/usb/../cmsis/inc/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:library/usb/../cmsis/inc/core_cm3.h **** #define __CM3_CORE_H__
  26:library/usb/../cmsis/inc/core_cm3.h **** 
  27:library/usb/../cmsis/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:library/usb/../cmsis/inc/core_cm3.h ****  *
  29:library/usb/../cmsis/inc/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:library/usb/../cmsis/inc/core_cm3.h ****  *   - Error 10: \n
  31:library/usb/../cmsis/inc/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:library/usb/../cmsis/inc/core_cm3.h ****  *     Error 10: Expecting ';'
  33:library/usb/../cmsis/inc/core_cm3.h ****  * .
  34:library/usb/../cmsis/inc/core_cm3.h ****  *   - Error 530: \n
  35:library/usb/../cmsis/inc/core_cm3.h ****  *     return(__regBasePri); \n
  36:library/usb/../cmsis/inc/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:library/usb/../cmsis/inc/core_cm3.h ****  * . 
  38:library/usb/../cmsis/inc/core_cm3.h ****  *   - Error 550: \n
  39:library/usb/../cmsis/inc/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:library/usb/../cmsis/inc/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:library/usb/../cmsis/inc/core_cm3.h ****  * .
ARM GAS  /tmp/ccddVxxl.s 			page 18


  42:library/usb/../cmsis/inc/core_cm3.h ****  *   - Error 754: \n
  43:library/usb/../cmsis/inc/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:library/usb/../cmsis/inc/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:library/usb/../cmsis/inc/core_cm3.h ****  * .
  46:library/usb/../cmsis/inc/core_cm3.h ****  *   - Error 750: \n
  47:library/usb/../cmsis/inc/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:library/usb/../cmsis/inc/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:library/usb/../cmsis/inc/core_cm3.h ****  * .
  50:library/usb/../cmsis/inc/core_cm3.h ****  *   - Error 528: \n
  51:library/usb/../cmsis/inc/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:library/usb/../cmsis/inc/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:library/usb/../cmsis/inc/core_cm3.h ****  * .
  54:library/usb/../cmsis/inc/core_cm3.h ****  *   - Error 751: \n
  55:library/usb/../cmsis/inc/core_cm3.h ****  *     } InterruptType_Type; \n
  56:library/usb/../cmsis/inc/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:library/usb/../cmsis/inc/core_cm3.h ****  * .
  58:library/usb/../cmsis/inc/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:library/usb/../cmsis/inc/core_cm3.h ****  *
  60:library/usb/../cmsis/inc/core_cm3.h ****  */
  61:library/usb/../cmsis/inc/core_cm3.h **** 
  62:library/usb/../cmsis/inc/core_cm3.h **** /*lint -save */
  63:library/usb/../cmsis/inc/core_cm3.h **** /*lint -e10  */
  64:library/usb/../cmsis/inc/core_cm3.h **** /*lint -e530 */
  65:library/usb/../cmsis/inc/core_cm3.h **** /*lint -e550 */
  66:library/usb/../cmsis/inc/core_cm3.h **** /*lint -e754 */
  67:library/usb/../cmsis/inc/core_cm3.h **** /*lint -e750 */
  68:library/usb/../cmsis/inc/core_cm3.h **** /*lint -e528 */
  69:library/usb/../cmsis/inc/core_cm3.h **** /*lint -e751 */
  70:library/usb/../cmsis/inc/core_cm3.h **** 
  71:library/usb/../cmsis/inc/core_cm3.h **** 
  72:library/usb/../cmsis/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:library/usb/../cmsis/inc/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:library/usb/../cmsis/inc/core_cm3.h ****     - CMSIS version number
  75:library/usb/../cmsis/inc/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:library/usb/../cmsis/inc/core_cm3.h ****     - Cortex-M core peripheral base address
  77:library/usb/../cmsis/inc/core_cm3.h ****   @{
  78:library/usb/../cmsis/inc/core_cm3.h ****  */
  79:library/usb/../cmsis/inc/core_cm3.h **** 
  80:library/usb/../cmsis/inc/core_cm3.h **** #ifdef __cplusplus
  81:library/usb/../cmsis/inc/core_cm3.h ****  extern "C" {
  82:library/usb/../cmsis/inc/core_cm3.h **** #endif 
  83:library/usb/../cmsis/inc/core_cm3.h **** 
  84:library/usb/../cmsis/inc/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:library/usb/../cmsis/inc/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:library/usb/../cmsis/inc/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:library/usb/../cmsis/inc/core_cm3.h **** 
  88:library/usb/../cmsis/inc/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:library/usb/../cmsis/inc/core_cm3.h **** 
  90:library/usb/../cmsis/inc/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:library/usb/../cmsis/inc/core_cm3.h **** 
  92:library/usb/../cmsis/inc/core_cm3.h **** #if defined (__ICCARM__)
  93:library/usb/../cmsis/inc/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:library/usb/../cmsis/inc/core_cm3.h **** #endif
  95:library/usb/../cmsis/inc/core_cm3.h **** 
  96:library/usb/../cmsis/inc/core_cm3.h **** 
  97:library/usb/../cmsis/inc/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:library/usb/../cmsis/inc/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
ARM GAS  /tmp/ccddVxxl.s 			page 19


  99:library/usb/../cmsis/inc/core_cm3.h **** #endif
 100:library/usb/../cmsis/inc/core_cm3.h **** 
 101:library/usb/../cmsis/inc/core_cm3.h **** 
 102:library/usb/../cmsis/inc/core_cm3.h **** 
 103:library/usb/../cmsis/inc/core_cm3.h **** 
 104:library/usb/../cmsis/inc/core_cm3.h **** /**
 105:library/usb/../cmsis/inc/core_cm3.h ****  * IO definitions
 106:library/usb/../cmsis/inc/core_cm3.h ****  *
 107:library/usb/../cmsis/inc/core_cm3.h ****  * define access restrictions to peripheral registers
 108:library/usb/../cmsis/inc/core_cm3.h ****  */
 109:library/usb/../cmsis/inc/core_cm3.h **** 
 110:library/usb/../cmsis/inc/core_cm3.h **** #ifdef __cplusplus
 111:library/usb/../cmsis/inc/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:library/usb/../cmsis/inc/core_cm3.h **** #else
 113:library/usb/../cmsis/inc/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:library/usb/../cmsis/inc/core_cm3.h **** #endif
 115:library/usb/../cmsis/inc/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:library/usb/../cmsis/inc/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:library/usb/../cmsis/inc/core_cm3.h **** 
 118:library/usb/../cmsis/inc/core_cm3.h **** 
 119:library/usb/../cmsis/inc/core_cm3.h **** 
 120:library/usb/../cmsis/inc/core_cm3.h **** /*******************************************************************************
 121:library/usb/../cmsis/inc/core_cm3.h ****  *                 Register Abstraction
 122:library/usb/../cmsis/inc/core_cm3.h ****  ******************************************************************************/
 123:library/usb/../cmsis/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:library/usb/../cmsis/inc/core_cm3.h ****  @{
 125:library/usb/../cmsis/inc/core_cm3.h **** */
 126:library/usb/../cmsis/inc/core_cm3.h **** 
 127:library/usb/../cmsis/inc/core_cm3.h **** 
 128:library/usb/../cmsis/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:library/usb/../cmsis/inc/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:library/usb/../cmsis/inc/core_cm3.h ****   @{
 131:library/usb/../cmsis/inc/core_cm3.h ****  */
 132:library/usb/../cmsis/inc/core_cm3.h **** typedef struct
 133:library/usb/../cmsis/inc/core_cm3.h **** {
 134:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:library/usb/../cmsis/inc/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:library/usb/../cmsis/inc/core_cm3.h **** }  NVIC_Type;                                               
 148:library/usb/../cmsis/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:library/usb/../cmsis/inc/core_cm3.h **** 
 150:library/usb/../cmsis/inc/core_cm3.h **** 
 151:library/usb/../cmsis/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:library/usb/../cmsis/inc/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:library/usb/../cmsis/inc/core_cm3.h ****   @{
 154:library/usb/../cmsis/inc/core_cm3.h ****  */
 155:library/usb/../cmsis/inc/core_cm3.h **** typedef struct
ARM GAS  /tmp/ccddVxxl.s 			page 20


 156:library/usb/../cmsis/inc/core_cm3.h **** {
 157:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:library/usb/../cmsis/inc/core_cm3.h **** } SCB_Type;                                                
 177:library/usb/../cmsis/inc/core_cm3.h **** 
 178:library/usb/../cmsis/inc/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:library/usb/../cmsis/inc/core_cm3.h **** 
 182:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:library/usb/../cmsis/inc/core_cm3.h **** 
 185:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:library/usb/../cmsis/inc/core_cm3.h **** 
 188:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:library/usb/../cmsis/inc/core_cm3.h **** 
 191:library/usb/../cmsis/inc/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:library/usb/../cmsis/inc/core_cm3.h **** 
 195:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:library/usb/../cmsis/inc/core_cm3.h **** 
 198:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:library/usb/../cmsis/inc/core_cm3.h **** 
 201:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:library/usb/../cmsis/inc/core_cm3.h **** 
 204:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:library/usb/../cmsis/inc/core_cm3.h **** 
 207:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:library/usb/../cmsis/inc/core_cm3.h **** 
 210:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:library/usb/../cmsis/inc/core_cm3.h **** 
ARM GAS  /tmp/ccddVxxl.s 			page 21


 213:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:library/usb/../cmsis/inc/core_cm3.h **** 
 216:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:library/usb/../cmsis/inc/core_cm3.h **** 
 219:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:library/usb/../cmsis/inc/core_cm3.h **** 
 222:library/usb/../cmsis/inc/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:library/usb/../cmsis/inc/core_cm3.h **** 
 226:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:library/usb/../cmsis/inc/core_cm3.h **** 
 229:library/usb/../cmsis/inc/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:library/usb/../cmsis/inc/core_cm3.h **** 
 233:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:library/usb/../cmsis/inc/core_cm3.h **** 
 236:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:library/usb/../cmsis/inc/core_cm3.h **** 
 239:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:library/usb/../cmsis/inc/core_cm3.h **** 
 242:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:library/usb/../cmsis/inc/core_cm3.h **** 
 245:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:library/usb/../cmsis/inc/core_cm3.h **** 
 248:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:library/usb/../cmsis/inc/core_cm3.h **** 
 251:library/usb/../cmsis/inc/core_cm3.h **** /* SCB System Control Register Definitions */
 252:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:library/usb/../cmsis/inc/core_cm3.h **** 
 255:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:library/usb/../cmsis/inc/core_cm3.h **** 
 258:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:library/usb/../cmsis/inc/core_cm3.h **** 
 261:library/usb/../cmsis/inc/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:library/usb/../cmsis/inc/core_cm3.h **** 
 265:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:library/usb/../cmsis/inc/core_cm3.h **** 
 268:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
ARM GAS  /tmp/ccddVxxl.s 			page 22


 270:library/usb/../cmsis/inc/core_cm3.h **** 
 271:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:library/usb/../cmsis/inc/core_cm3.h **** 
 274:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:library/usb/../cmsis/inc/core_cm3.h **** 
 277:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:library/usb/../cmsis/inc/core_cm3.h **** 
 280:library/usb/../cmsis/inc/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:library/usb/../cmsis/inc/core_cm3.h **** 
 284:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:library/usb/../cmsis/inc/core_cm3.h **** 
 287:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:library/usb/../cmsis/inc/core_cm3.h **** 
 290:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:library/usb/../cmsis/inc/core_cm3.h **** 
 293:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:library/usb/../cmsis/inc/core_cm3.h **** 
 296:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:library/usb/../cmsis/inc/core_cm3.h **** 
 299:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:library/usb/../cmsis/inc/core_cm3.h **** 
 302:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:library/usb/../cmsis/inc/core_cm3.h **** 
 305:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:library/usb/../cmsis/inc/core_cm3.h **** 
 308:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:library/usb/../cmsis/inc/core_cm3.h **** 
 311:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:library/usb/../cmsis/inc/core_cm3.h ****                                      
 314:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:library/usb/../cmsis/inc/core_cm3.h **** 
 317:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:library/usb/../cmsis/inc/core_cm3.h **** 
 320:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:library/usb/../cmsis/inc/core_cm3.h **** 
 323:library/usb/../cmsis/inc/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:library/usb/../cmsis/inc/core_cm3.h **** 
ARM GAS  /tmp/ccddVxxl.s 			page 23


 327:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:library/usb/../cmsis/inc/core_cm3.h **** 
 330:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:library/usb/../cmsis/inc/core_cm3.h **** 
 333:library/usb/../cmsis/inc/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:library/usb/../cmsis/inc/core_cm3.h **** 
 337:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:library/usb/../cmsis/inc/core_cm3.h **** 
 340:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:library/usb/../cmsis/inc/core_cm3.h **** 
 343:library/usb/../cmsis/inc/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:library/usb/../cmsis/inc/core_cm3.h **** 
 347:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:library/usb/../cmsis/inc/core_cm3.h **** 
 350:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:library/usb/../cmsis/inc/core_cm3.h **** 
 353:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:library/usb/../cmsis/inc/core_cm3.h **** 
 356:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:library/usb/../cmsis/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:library/usb/../cmsis/inc/core_cm3.h **** 
 360:library/usb/../cmsis/inc/core_cm3.h **** 
 361:library/usb/../cmsis/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:library/usb/../cmsis/inc/core_cm3.h ****   memory mapped structure for SysTick
 363:library/usb/../cmsis/inc/core_cm3.h ****   @{
 364:library/usb/../cmsis/inc/core_cm3.h ****  */
 365:library/usb/../cmsis/inc/core_cm3.h **** typedef struct
 366:library/usb/../cmsis/inc/core_cm3.h **** {
 367:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:library/usb/../cmsis/inc/core_cm3.h **** } SysTick_Type;
 372:library/usb/../cmsis/inc/core_cm3.h **** 
 373:library/usb/../cmsis/inc/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:library/usb/../cmsis/inc/core_cm3.h **** 
 377:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:library/usb/../cmsis/inc/core_cm3.h **** 
 380:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:library/usb/../cmsis/inc/core_cm3.h **** 
 383:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
ARM GAS  /tmp/ccddVxxl.s 			page 24


 384:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:library/usb/../cmsis/inc/core_cm3.h **** 
 386:library/usb/../cmsis/inc/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:library/usb/../cmsis/inc/core_cm3.h **** 
 390:library/usb/../cmsis/inc/core_cm3.h **** /* SysTick Current Register Definitions */
 391:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:library/usb/../cmsis/inc/core_cm3.h **** 
 394:library/usb/../cmsis/inc/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:library/usb/../cmsis/inc/core_cm3.h **** 
 398:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:library/usb/../cmsis/inc/core_cm3.h **** 
 401:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:library/usb/../cmsis/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:library/usb/../cmsis/inc/core_cm3.h **** 
 405:library/usb/../cmsis/inc/core_cm3.h **** 
 406:library/usb/../cmsis/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:library/usb/../cmsis/inc/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:library/usb/../cmsis/inc/core_cm3.h ****   @{
 409:library/usb/../cmsis/inc/core_cm3.h ****  */
 410:library/usb/../cmsis/inc/core_cm3.h **** typedef struct
 411:library/usb/../cmsis/inc/core_cm3.h **** {
 412:library/usb/../cmsis/inc/core_cm3.h ****   __O  union  
 413:library/usb/../cmsis/inc/core_cm3.h ****   {
 414:library/usb/../cmsis/inc/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:library/usb/../cmsis/inc/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:library/usb/../cmsis/inc/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:library/usb/../cmsis/inc/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
ARM GAS  /tmp/ccddVxxl.s 			page 25


 441:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:library/usb/../cmsis/inc/core_cm3.h **** } ITM_Type;                                                
 445:library/usb/../cmsis/inc/core_cm3.h **** 
 446:library/usb/../cmsis/inc/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:library/usb/../cmsis/inc/core_cm3.h **** 
 450:library/usb/../cmsis/inc/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:library/usb/../cmsis/inc/core_cm3.h **** 
 454:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:library/usb/../cmsis/inc/core_cm3.h **** 
 457:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:library/usb/../cmsis/inc/core_cm3.h **** 
 460:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:library/usb/../cmsis/inc/core_cm3.h **** 
 463:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:library/usb/../cmsis/inc/core_cm3.h **** 
 466:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:library/usb/../cmsis/inc/core_cm3.h **** 
 469:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:library/usb/../cmsis/inc/core_cm3.h **** 
 472:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:library/usb/../cmsis/inc/core_cm3.h **** 
 475:library/usb/../cmsis/inc/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:library/usb/../cmsis/inc/core_cm3.h **** 
 479:library/usb/../cmsis/inc/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:library/usb/../cmsis/inc/core_cm3.h **** 
 483:library/usb/../cmsis/inc/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:library/usb/../cmsis/inc/core_cm3.h **** 
 487:library/usb/../cmsis/inc/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:library/usb/../cmsis/inc/core_cm3.h **** 
 491:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:library/usb/../cmsis/inc/core_cm3.h **** 
 494:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:library/usb/../cmsis/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:library/usb/../cmsis/inc/core_cm3.h **** 
ARM GAS  /tmp/ccddVxxl.s 			page 26


 498:library/usb/../cmsis/inc/core_cm3.h **** 
 499:library/usb/../cmsis/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:library/usb/../cmsis/inc/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:library/usb/../cmsis/inc/core_cm3.h ****   @{
 502:library/usb/../cmsis/inc/core_cm3.h ****  */
 503:library/usb/../cmsis/inc/core_cm3.h **** typedef struct
 504:library/usb/../cmsis/inc/core_cm3.h **** {
 505:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED0;
 506:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:library/usb/../cmsis/inc/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:library/usb/../cmsis/inc/core_cm3.h **** #else
 510:library/usb/../cmsis/inc/core_cm3.h ****        uint32_t RESERVED1;
 511:library/usb/../cmsis/inc/core_cm3.h **** #endif
 512:library/usb/../cmsis/inc/core_cm3.h **** } InterruptType_Type;
 513:library/usb/../cmsis/inc/core_cm3.h **** 
 514:library/usb/../cmsis/inc/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:library/usb/../cmsis/inc/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:library/usb/../cmsis/inc/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:library/usb/../cmsis/inc/core_cm3.h **** 
 518:library/usb/../cmsis/inc/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:library/usb/../cmsis/inc/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:library/usb/../cmsis/inc/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:library/usb/../cmsis/inc/core_cm3.h **** 
 522:library/usb/../cmsis/inc/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:library/usb/../cmsis/inc/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:library/usb/../cmsis/inc/core_cm3.h **** 
 525:library/usb/../cmsis/inc/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:library/usb/../cmsis/inc/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:library/usb/../cmsis/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:library/usb/../cmsis/inc/core_cm3.h **** 
 529:library/usb/../cmsis/inc/core_cm3.h **** 
 530:library/usb/../cmsis/inc/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:library/usb/../cmsis/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:library/usb/../cmsis/inc/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:library/usb/../cmsis/inc/core_cm3.h ****   @{
 534:library/usb/../cmsis/inc/core_cm3.h ****  */
 535:library/usb/../cmsis/inc/core_cm3.h **** typedef struct
 536:library/usb/../cmsis/inc/core_cm3.h **** {
 537:library/usb/../cmsis/inc/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:library/usb/../cmsis/inc/core_cm3.h **** } MPU_Type;                                                
 549:library/usb/../cmsis/inc/core_cm3.h **** 
 550:library/usb/../cmsis/inc/core_cm3.h **** /* MPU Type Register */
 551:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:library/usb/../cmsis/inc/core_cm3.h **** 
 554:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
ARM GAS  /tmp/ccddVxxl.s 			page 27


 555:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:library/usb/../cmsis/inc/core_cm3.h **** 
 557:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:library/usb/../cmsis/inc/core_cm3.h **** 
 560:library/usb/../cmsis/inc/core_cm3.h **** /* MPU Control Register */
 561:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:library/usb/../cmsis/inc/core_cm3.h **** 
 564:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:library/usb/../cmsis/inc/core_cm3.h **** 
 567:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:library/usb/../cmsis/inc/core_cm3.h **** 
 570:library/usb/../cmsis/inc/core_cm3.h **** /* MPU Region Number Register */
 571:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:library/usb/../cmsis/inc/core_cm3.h **** 
 574:library/usb/../cmsis/inc/core_cm3.h **** /* MPU Region Base Address Register */
 575:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:library/usb/../cmsis/inc/core_cm3.h **** 
 578:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:library/usb/../cmsis/inc/core_cm3.h **** 
 581:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:library/usb/../cmsis/inc/core_cm3.h **** 
 584:library/usb/../cmsis/inc/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:library/usb/../cmsis/inc/core_cm3.h **** 
 588:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:library/usb/../cmsis/inc/core_cm3.h **** 
 591:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:library/usb/../cmsis/inc/core_cm3.h **** 
 594:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:library/usb/../cmsis/inc/core_cm3.h **** 
 597:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:library/usb/../cmsis/inc/core_cm3.h **** 
 600:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:library/usb/../cmsis/inc/core_cm3.h **** 
 603:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:library/usb/../cmsis/inc/core_cm3.h **** 
 606:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:library/usb/../cmsis/inc/core_cm3.h **** 
 609:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:library/usb/../cmsis/inc/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:library/usb/../cmsis/inc/core_cm3.h **** 
ARM GAS  /tmp/ccddVxxl.s 			page 28


 612:library/usb/../cmsis/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:library/usb/../cmsis/inc/core_cm3.h **** #endif
 614:library/usb/../cmsis/inc/core_cm3.h **** 
 615:library/usb/../cmsis/inc/core_cm3.h **** 
 616:library/usb/../cmsis/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:library/usb/../cmsis/inc/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:library/usb/../cmsis/inc/core_cm3.h ****   @{
 619:library/usb/../cmsis/inc/core_cm3.h ****  */
 620:library/usb/../cmsis/inc/core_cm3.h **** typedef struct
 621:library/usb/../cmsis/inc/core_cm3.h **** {
 622:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:library/usb/../cmsis/inc/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:library/usb/../cmsis/inc/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:library/usb/../cmsis/inc/core_cm3.h **** } CoreDebug_Type;
 627:library/usb/../cmsis/inc/core_cm3.h **** 
 628:library/usb/../cmsis/inc/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:library/usb/../cmsis/inc/core_cm3.h **** 
 632:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:library/usb/../cmsis/inc/core_cm3.h **** 
 635:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:library/usb/../cmsis/inc/core_cm3.h **** 
 638:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:library/usb/../cmsis/inc/core_cm3.h **** 
 641:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:library/usb/../cmsis/inc/core_cm3.h **** 
 644:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:library/usb/../cmsis/inc/core_cm3.h **** 
 647:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:library/usb/../cmsis/inc/core_cm3.h **** 
 650:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:library/usb/../cmsis/inc/core_cm3.h **** 
 653:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:library/usb/../cmsis/inc/core_cm3.h **** 
 656:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:library/usb/../cmsis/inc/core_cm3.h **** 
 659:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:library/usb/../cmsis/inc/core_cm3.h **** 
 662:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:library/usb/../cmsis/inc/core_cm3.h **** 
 665:library/usb/../cmsis/inc/core_cm3.h **** /* Debug Core Register Selector Register */
 666:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:library/usb/../cmsis/inc/core_cm3.h **** 
ARM GAS  /tmp/ccddVxxl.s 			page 29


 669:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:library/usb/../cmsis/inc/core_cm3.h **** 
 672:library/usb/../cmsis/inc/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:library/usb/../cmsis/inc/core_cm3.h **** 
 676:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:library/usb/../cmsis/inc/core_cm3.h **** 
 679:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:library/usb/../cmsis/inc/core_cm3.h **** 
 682:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:library/usb/../cmsis/inc/core_cm3.h **** 
 685:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:library/usb/../cmsis/inc/core_cm3.h **** 
 688:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:library/usb/../cmsis/inc/core_cm3.h **** 
 691:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:library/usb/../cmsis/inc/core_cm3.h **** 
 694:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:library/usb/../cmsis/inc/core_cm3.h **** 
 697:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:library/usb/../cmsis/inc/core_cm3.h **** 
 700:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:library/usb/../cmsis/inc/core_cm3.h **** 
 703:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:library/usb/../cmsis/inc/core_cm3.h **** 
 706:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:library/usb/../cmsis/inc/core_cm3.h **** 
 709:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:library/usb/../cmsis/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:library/usb/../cmsis/inc/core_cm3.h **** 
 713:library/usb/../cmsis/inc/core_cm3.h **** 
 714:library/usb/../cmsis/inc/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:library/usb/../cmsis/inc/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:library/usb/../cmsis/inc/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:library/usb/../cmsis/inc/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:library/usb/../cmsis/inc/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:library/usb/../cmsis/inc/core_cm3.h **** 
 722:library/usb/../cmsis/inc/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:library/usb/../cmsis/inc/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:library/usb/../cmsis/inc/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:library/usb/../cmsis/inc/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
ARM GAS  /tmp/ccddVxxl.s 			page 30


 726:library/usb/../cmsis/inc/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:library/usb/../cmsis/inc/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:library/usb/../cmsis/inc/core_cm3.h **** 
 729:library/usb/../cmsis/inc/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:library/usb/../cmsis/inc/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:library/usb/../cmsis/inc/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:library/usb/../cmsis/inc/core_cm3.h **** #endif
 733:library/usb/../cmsis/inc/core_cm3.h **** 
 734:library/usb/../cmsis/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:library/usb/../cmsis/inc/core_cm3.h **** 
 736:library/usb/../cmsis/inc/core_cm3.h **** 
 737:library/usb/../cmsis/inc/core_cm3.h **** /*******************************************************************************
 738:library/usb/../cmsis/inc/core_cm3.h ****  *                Hardware Abstraction Layer
 739:library/usb/../cmsis/inc/core_cm3.h ****  ******************************************************************************/
 740:library/usb/../cmsis/inc/core_cm3.h **** 
 741:library/usb/../cmsis/inc/core_cm3.h **** #if defined ( __CC_ARM   )
 742:library/usb/../cmsis/inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:library/usb/../cmsis/inc/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:library/usb/../cmsis/inc/core_cm3.h **** 
 745:library/usb/../cmsis/inc/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:library/usb/../cmsis/inc/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:library/usb/../cmsis/inc/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:library/usb/../cmsis/inc/core_cm3.h **** 
 749:library/usb/../cmsis/inc/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:library/usb/../cmsis/inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:library/usb/../cmsis/inc/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:library/usb/../cmsis/inc/core_cm3.h **** 
 753:library/usb/../cmsis/inc/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:library/usb/../cmsis/inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:library/usb/../cmsis/inc/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:library/usb/../cmsis/inc/core_cm3.h **** 
 757:library/usb/../cmsis/inc/core_cm3.h **** #endif
 758:library/usb/../cmsis/inc/core_cm3.h **** 
 759:library/usb/../cmsis/inc/core_cm3.h **** 
 760:library/usb/../cmsis/inc/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:library/usb/../cmsis/inc/core_cm3.h **** 
 762:library/usb/../cmsis/inc/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:library/usb/../cmsis/inc/core_cm3.h **** /* ARM armcc specific functions */
 764:library/usb/../cmsis/inc/core_cm3.h **** 
 765:library/usb/../cmsis/inc/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:library/usb/../cmsis/inc/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:library/usb/../cmsis/inc/core_cm3.h **** 
 768:library/usb/../cmsis/inc/core_cm3.h **** #define __NOP                             __nop
 769:library/usb/../cmsis/inc/core_cm3.h **** #define __WFI                             __wfi
 770:library/usb/../cmsis/inc/core_cm3.h **** #define __WFE                             __wfe
 771:library/usb/../cmsis/inc/core_cm3.h **** #define __SEV                             __sev
 772:library/usb/../cmsis/inc/core_cm3.h **** #define __ISB()                           __isb(0)
 773:library/usb/../cmsis/inc/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:library/usb/../cmsis/inc/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:library/usb/../cmsis/inc/core_cm3.h **** #define __REV                             __rev
 776:library/usb/../cmsis/inc/core_cm3.h **** #define __RBIT                            __rbit
 777:library/usb/../cmsis/inc/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:library/usb/../cmsis/inc/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:library/usb/../cmsis/inc/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:library/usb/../cmsis/inc/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:library/usb/../cmsis/inc/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:library/usb/../cmsis/inc/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
ARM GAS  /tmp/ccddVxxl.s 			page 31


 783:library/usb/../cmsis/inc/core_cm3.h **** 
 784:library/usb/../cmsis/inc/core_cm3.h **** 
 785:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:library/usb/../cmsis/inc/core_cm3.h **** 
 790:library/usb/../cmsis/inc/core_cm3.h **** 
 791:library/usb/../cmsis/inc/core_cm3.h **** /**
 792:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:library/usb/../cmsis/inc/core_cm3.h ****  *
 794:library/usb/../cmsis/inc/core_cm3.h ****  * @return ProcessStackPointer
 795:library/usb/../cmsis/inc/core_cm3.h ****  *
 796:library/usb/../cmsis/inc/core_cm3.h ****  * Return the actual process stack pointer
 797:library/usb/../cmsis/inc/core_cm3.h ****  */
 798:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:library/usb/../cmsis/inc/core_cm3.h **** 
 800:library/usb/../cmsis/inc/core_cm3.h **** /**
 801:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:library/usb/../cmsis/inc/core_cm3.h ****  *
 803:library/usb/../cmsis/inc/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:library/usb/../cmsis/inc/core_cm3.h ****  *
 805:library/usb/../cmsis/inc/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:library/usb/../cmsis/inc/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:library/usb/../cmsis/inc/core_cm3.h ****  */
 808:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:library/usb/../cmsis/inc/core_cm3.h **** 
 810:library/usb/../cmsis/inc/core_cm3.h **** /**
 811:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:library/usb/../cmsis/inc/core_cm3.h ****  *
 813:library/usb/../cmsis/inc/core_cm3.h ****  * @return Main Stack Pointer
 814:library/usb/../cmsis/inc/core_cm3.h ****  *
 815:library/usb/../cmsis/inc/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:library/usb/../cmsis/inc/core_cm3.h ****  * Cortex processor register
 817:library/usb/../cmsis/inc/core_cm3.h ****  */
 818:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:library/usb/../cmsis/inc/core_cm3.h **** 
 820:library/usb/../cmsis/inc/core_cm3.h **** /**
 821:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:library/usb/../cmsis/inc/core_cm3.h ****  *
 823:library/usb/../cmsis/inc/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:library/usb/../cmsis/inc/core_cm3.h ****  *
 825:library/usb/../cmsis/inc/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:library/usb/../cmsis/inc/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:library/usb/../cmsis/inc/core_cm3.h ****  */
 828:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:library/usb/../cmsis/inc/core_cm3.h **** 
 830:library/usb/../cmsis/inc/core_cm3.h **** /**
 831:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:library/usb/../cmsis/inc/core_cm3.h ****  *
 833:library/usb/../cmsis/inc/core_cm3.h ****  * @param   value  value to reverse
 834:library/usb/../cmsis/inc/core_cm3.h ****  * @return         reversed value
 835:library/usb/../cmsis/inc/core_cm3.h ****  *
 836:library/usb/../cmsis/inc/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:library/usb/../cmsis/inc/core_cm3.h ****  */
 838:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:library/usb/../cmsis/inc/core_cm3.h **** 
ARM GAS  /tmp/ccddVxxl.s 			page 32


 840:library/usb/../cmsis/inc/core_cm3.h **** /**
 841:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:library/usb/../cmsis/inc/core_cm3.h ****  *
 843:library/usb/../cmsis/inc/core_cm3.h ****  * @param   value  value to reverse
 844:library/usb/../cmsis/inc/core_cm3.h ****  * @return         reversed value
 845:library/usb/../cmsis/inc/core_cm3.h ****  *
 846:library/usb/../cmsis/inc/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:library/usb/../cmsis/inc/core_cm3.h ****  */
 848:library/usb/../cmsis/inc/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:library/usb/../cmsis/inc/core_cm3.h **** 
 850:library/usb/../cmsis/inc/core_cm3.h **** 
 851:library/usb/../cmsis/inc/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:library/usb/../cmsis/inc/core_cm3.h **** 
 853:library/usb/../cmsis/inc/core_cm3.h **** /**
 854:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:library/usb/../cmsis/inc/core_cm3.h ****  *
 856:library/usb/../cmsis/inc/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:library/usb/../cmsis/inc/core_cm3.h ****  */
 858:library/usb/../cmsis/inc/core_cm3.h **** extern void __CLREX(void);
 859:library/usb/../cmsis/inc/core_cm3.h **** 
 860:library/usb/../cmsis/inc/core_cm3.h **** /**
 861:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Base Priority value
 862:library/usb/../cmsis/inc/core_cm3.h ****  *
 863:library/usb/../cmsis/inc/core_cm3.h ****  * @return BasePriority
 864:library/usb/../cmsis/inc/core_cm3.h ****  *
 865:library/usb/../cmsis/inc/core_cm3.h ****  * Return the content of the base priority register
 866:library/usb/../cmsis/inc/core_cm3.h ****  */
 867:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:library/usb/../cmsis/inc/core_cm3.h **** 
 869:library/usb/../cmsis/inc/core_cm3.h **** /**
 870:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Base Priority value
 871:library/usb/../cmsis/inc/core_cm3.h ****  *
 872:library/usb/../cmsis/inc/core_cm3.h ****  * @param  basePri  BasePriority
 873:library/usb/../cmsis/inc/core_cm3.h ****  *
 874:library/usb/../cmsis/inc/core_cm3.h ****  * Set the base priority register
 875:library/usb/../cmsis/inc/core_cm3.h ****  */
 876:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:library/usb/../cmsis/inc/core_cm3.h **** 
 878:library/usb/../cmsis/inc/core_cm3.h **** /**
 879:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:library/usb/../cmsis/inc/core_cm3.h ****  *
 881:library/usb/../cmsis/inc/core_cm3.h ****  * @return PriMask
 882:library/usb/../cmsis/inc/core_cm3.h ****  *
 883:library/usb/../cmsis/inc/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:library/usb/../cmsis/inc/core_cm3.h ****  */
 885:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:library/usb/../cmsis/inc/core_cm3.h **** 
 887:library/usb/../cmsis/inc/core_cm3.h **** /**
 888:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:library/usb/../cmsis/inc/core_cm3.h ****  *
 890:library/usb/../cmsis/inc/core_cm3.h ****  * @param   priMask  PriMask
 891:library/usb/../cmsis/inc/core_cm3.h ****  *
 892:library/usb/../cmsis/inc/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:library/usb/../cmsis/inc/core_cm3.h ****  */
 894:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:library/usb/../cmsis/inc/core_cm3.h **** 
 896:library/usb/../cmsis/inc/core_cm3.h **** /**
ARM GAS  /tmp/ccddVxxl.s 			page 33


 897:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:library/usb/../cmsis/inc/core_cm3.h ****  *
 899:library/usb/../cmsis/inc/core_cm3.h ****  * @return FaultMask
 900:library/usb/../cmsis/inc/core_cm3.h ****  *
 901:library/usb/../cmsis/inc/core_cm3.h ****  * Return the content of the fault mask register
 902:library/usb/../cmsis/inc/core_cm3.h ****  */
 903:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:library/usb/../cmsis/inc/core_cm3.h **** 
 905:library/usb/../cmsis/inc/core_cm3.h **** /**
 906:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:library/usb/../cmsis/inc/core_cm3.h ****  *
 908:library/usb/../cmsis/inc/core_cm3.h ****  * @param  faultMask faultMask value
 909:library/usb/../cmsis/inc/core_cm3.h ****  *
 910:library/usb/../cmsis/inc/core_cm3.h ****  * Set the fault mask register
 911:library/usb/../cmsis/inc/core_cm3.h ****  */
 912:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:library/usb/../cmsis/inc/core_cm3.h **** 
 914:library/usb/../cmsis/inc/core_cm3.h **** /**
 915:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Control Register value
 916:library/usb/../cmsis/inc/core_cm3.h ****  * 
 917:library/usb/../cmsis/inc/core_cm3.h ****  * @return Control value
 918:library/usb/../cmsis/inc/core_cm3.h ****  *
 919:library/usb/../cmsis/inc/core_cm3.h ****  * Return the content of the control register
 920:library/usb/../cmsis/inc/core_cm3.h ****  */
 921:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:library/usb/../cmsis/inc/core_cm3.h **** 
 923:library/usb/../cmsis/inc/core_cm3.h **** /**
 924:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Control Register value
 925:library/usb/../cmsis/inc/core_cm3.h ****  *
 926:library/usb/../cmsis/inc/core_cm3.h ****  * @param  control  Control value
 927:library/usb/../cmsis/inc/core_cm3.h ****  *
 928:library/usb/../cmsis/inc/core_cm3.h ****  * Set the control register
 929:library/usb/../cmsis/inc/core_cm3.h ****  */
 930:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:library/usb/../cmsis/inc/core_cm3.h **** 
 932:library/usb/../cmsis/inc/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:library/usb/../cmsis/inc/core_cm3.h **** 
 934:library/usb/../cmsis/inc/core_cm3.h **** /**
 935:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:library/usb/../cmsis/inc/core_cm3.h ****  *
 937:library/usb/../cmsis/inc/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:library/usb/../cmsis/inc/core_cm3.h ****  */
 939:library/usb/../cmsis/inc/core_cm3.h **** #define __CLREX                           __clrex
 940:library/usb/../cmsis/inc/core_cm3.h **** 
 941:library/usb/../cmsis/inc/core_cm3.h **** /**
 942:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Base Priority value
 943:library/usb/../cmsis/inc/core_cm3.h ****  *
 944:library/usb/../cmsis/inc/core_cm3.h ****  * @return BasePriority
 945:library/usb/../cmsis/inc/core_cm3.h ****  *
 946:library/usb/../cmsis/inc/core_cm3.h ****  * Return the content of the base priority register
 947:library/usb/../cmsis/inc/core_cm3.h ****  */
 948:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:library/usb/../cmsis/inc/core_cm3.h **** {
 950:library/usb/../cmsis/inc/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:library/usb/../cmsis/inc/core_cm3.h ****   return(__regBasePri);
 952:library/usb/../cmsis/inc/core_cm3.h **** }
 953:library/usb/../cmsis/inc/core_cm3.h **** 
ARM GAS  /tmp/ccddVxxl.s 			page 34


 954:library/usb/../cmsis/inc/core_cm3.h **** /**
 955:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Base Priority value
 956:library/usb/../cmsis/inc/core_cm3.h ****  *
 957:library/usb/../cmsis/inc/core_cm3.h ****  * @param  basePri  BasePriority
 958:library/usb/../cmsis/inc/core_cm3.h ****  *
 959:library/usb/../cmsis/inc/core_cm3.h ****  * Set the base priority register
 960:library/usb/../cmsis/inc/core_cm3.h ****  */
 961:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:library/usb/../cmsis/inc/core_cm3.h **** {
 963:library/usb/../cmsis/inc/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:library/usb/../cmsis/inc/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:library/usb/../cmsis/inc/core_cm3.h **** }
 966:library/usb/../cmsis/inc/core_cm3.h **** 
 967:library/usb/../cmsis/inc/core_cm3.h **** /**
 968:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:library/usb/../cmsis/inc/core_cm3.h ****  *
 970:library/usb/../cmsis/inc/core_cm3.h ****  * @return PriMask
 971:library/usb/../cmsis/inc/core_cm3.h ****  *
 972:library/usb/../cmsis/inc/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:library/usb/../cmsis/inc/core_cm3.h ****  */
 974:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:library/usb/../cmsis/inc/core_cm3.h **** {
 976:library/usb/../cmsis/inc/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:library/usb/../cmsis/inc/core_cm3.h ****   return(__regPriMask);
 978:library/usb/../cmsis/inc/core_cm3.h **** }
 979:library/usb/../cmsis/inc/core_cm3.h **** 
 980:library/usb/../cmsis/inc/core_cm3.h **** /**
 981:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:library/usb/../cmsis/inc/core_cm3.h ****  *
 983:library/usb/../cmsis/inc/core_cm3.h ****  * @param  priMask  PriMask
 984:library/usb/../cmsis/inc/core_cm3.h ****  *
 985:library/usb/../cmsis/inc/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:library/usb/../cmsis/inc/core_cm3.h ****  */
 987:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:library/usb/../cmsis/inc/core_cm3.h **** {
 989:library/usb/../cmsis/inc/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:library/usb/../cmsis/inc/core_cm3.h ****   __regPriMask = (priMask);
 991:library/usb/../cmsis/inc/core_cm3.h **** }
 992:library/usb/../cmsis/inc/core_cm3.h **** 
 993:library/usb/../cmsis/inc/core_cm3.h **** /**
 994:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:library/usb/../cmsis/inc/core_cm3.h ****  *
 996:library/usb/../cmsis/inc/core_cm3.h ****  * @return FaultMask
 997:library/usb/../cmsis/inc/core_cm3.h ****  *
 998:library/usb/../cmsis/inc/core_cm3.h ****  * Return the content of the fault mask register
 999:library/usb/../cmsis/inc/core_cm3.h ****  */
1000:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:library/usb/../cmsis/inc/core_cm3.h **** {
1002:library/usb/../cmsis/inc/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:library/usb/../cmsis/inc/core_cm3.h ****   return(__regFaultMask);
1004:library/usb/../cmsis/inc/core_cm3.h **** }
1005:library/usb/../cmsis/inc/core_cm3.h **** 
1006:library/usb/../cmsis/inc/core_cm3.h **** /**
1007:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:library/usb/../cmsis/inc/core_cm3.h ****  *
1009:library/usb/../cmsis/inc/core_cm3.h ****  * @param  faultMask  faultMask value
1010:library/usb/../cmsis/inc/core_cm3.h ****  *
ARM GAS  /tmp/ccddVxxl.s 			page 35


1011:library/usb/../cmsis/inc/core_cm3.h ****  * Set the fault mask register
1012:library/usb/../cmsis/inc/core_cm3.h ****  */
1013:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:library/usb/../cmsis/inc/core_cm3.h **** {
1015:library/usb/../cmsis/inc/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:library/usb/../cmsis/inc/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:library/usb/../cmsis/inc/core_cm3.h **** }
1018:library/usb/../cmsis/inc/core_cm3.h **** 
1019:library/usb/../cmsis/inc/core_cm3.h **** /**
1020:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Control Register value
1021:library/usb/../cmsis/inc/core_cm3.h ****  * 
1022:library/usb/../cmsis/inc/core_cm3.h ****  * @return Control value
1023:library/usb/../cmsis/inc/core_cm3.h ****  *
1024:library/usb/../cmsis/inc/core_cm3.h ****  * Return the content of the control register
1025:library/usb/../cmsis/inc/core_cm3.h ****  */
1026:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:library/usb/../cmsis/inc/core_cm3.h **** {
1028:library/usb/../cmsis/inc/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:library/usb/../cmsis/inc/core_cm3.h ****   return(__regControl);
1030:library/usb/../cmsis/inc/core_cm3.h **** }
1031:library/usb/../cmsis/inc/core_cm3.h **** 
1032:library/usb/../cmsis/inc/core_cm3.h **** /**
1033:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Control Register value
1034:library/usb/../cmsis/inc/core_cm3.h ****  *
1035:library/usb/../cmsis/inc/core_cm3.h ****  * @param  control  Control value
1036:library/usb/../cmsis/inc/core_cm3.h ****  *
1037:library/usb/../cmsis/inc/core_cm3.h ****  * Set the control register
1038:library/usb/../cmsis/inc/core_cm3.h ****  */
1039:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:library/usb/../cmsis/inc/core_cm3.h **** {
1041:library/usb/../cmsis/inc/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:library/usb/../cmsis/inc/core_cm3.h ****   __regControl = control;
1043:library/usb/../cmsis/inc/core_cm3.h **** }
1044:library/usb/../cmsis/inc/core_cm3.h **** 
1045:library/usb/../cmsis/inc/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:library/usb/../cmsis/inc/core_cm3.h **** 
1047:library/usb/../cmsis/inc/core_cm3.h **** 
1048:library/usb/../cmsis/inc/core_cm3.h **** 
1049:library/usb/../cmsis/inc/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:library/usb/../cmsis/inc/core_cm3.h **** /* IAR iccarm specific functions */
1051:library/usb/../cmsis/inc/core_cm3.h **** 
1052:library/usb/../cmsis/inc/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:library/usb/../cmsis/inc/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:library/usb/../cmsis/inc/core_cm3.h **** 
1055:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:library/usb/../cmsis/inc/core_cm3.h **** 
1058:library/usb/../cmsis/inc/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:library/usb/../cmsis/inc/core_cm3.h **** 
1064:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
ARM GAS  /tmp/ccddVxxl.s 			page 36


1068:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:library/usb/../cmsis/inc/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:library/usb/../cmsis/inc/core_cm3.h **** 
1076:library/usb/../cmsis/inc/core_cm3.h **** 
1077:library/usb/../cmsis/inc/core_cm3.h **** /**
1078:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:library/usb/../cmsis/inc/core_cm3.h ****  *
1080:library/usb/../cmsis/inc/core_cm3.h ****  * @return ProcessStackPointer
1081:library/usb/../cmsis/inc/core_cm3.h ****  *
1082:library/usb/../cmsis/inc/core_cm3.h ****  * Return the actual process stack pointer
1083:library/usb/../cmsis/inc/core_cm3.h ****  */
1084:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:library/usb/../cmsis/inc/core_cm3.h **** 
1086:library/usb/../cmsis/inc/core_cm3.h **** /**
1087:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:library/usb/../cmsis/inc/core_cm3.h ****  *
1089:library/usb/../cmsis/inc/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:library/usb/../cmsis/inc/core_cm3.h ****  *
1091:library/usb/../cmsis/inc/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:library/usb/../cmsis/inc/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:library/usb/../cmsis/inc/core_cm3.h ****  */
1094:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:library/usb/../cmsis/inc/core_cm3.h **** 
1096:library/usb/../cmsis/inc/core_cm3.h **** /**
1097:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:library/usb/../cmsis/inc/core_cm3.h ****  *
1099:library/usb/../cmsis/inc/core_cm3.h ****  * @return Main Stack Pointer
1100:library/usb/../cmsis/inc/core_cm3.h ****  *
1101:library/usb/../cmsis/inc/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:library/usb/../cmsis/inc/core_cm3.h ****  * Cortex processor register
1103:library/usb/../cmsis/inc/core_cm3.h ****  */
1104:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:library/usb/../cmsis/inc/core_cm3.h **** 
1106:library/usb/../cmsis/inc/core_cm3.h **** /**
1107:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:library/usb/../cmsis/inc/core_cm3.h ****  *
1109:library/usb/../cmsis/inc/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:library/usb/../cmsis/inc/core_cm3.h ****  *
1111:library/usb/../cmsis/inc/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:library/usb/../cmsis/inc/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:library/usb/../cmsis/inc/core_cm3.h ****  */
1114:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:library/usb/../cmsis/inc/core_cm3.h **** 
1116:library/usb/../cmsis/inc/core_cm3.h **** /**
1117:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:library/usb/../cmsis/inc/core_cm3.h ****  *
1119:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to reverse
1120:library/usb/../cmsis/inc/core_cm3.h ****  * @return        reversed value
1121:library/usb/../cmsis/inc/core_cm3.h ****  *
1122:library/usb/../cmsis/inc/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:library/usb/../cmsis/inc/core_cm3.h ****  */
1124:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
ARM GAS  /tmp/ccddVxxl.s 			page 37


1125:library/usb/../cmsis/inc/core_cm3.h **** 
1126:library/usb/../cmsis/inc/core_cm3.h **** /**
1127:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Reverse bit order of value
1128:library/usb/../cmsis/inc/core_cm3.h ****  *
1129:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to reverse
1130:library/usb/../cmsis/inc/core_cm3.h ****  * @return        reversed value
1131:library/usb/../cmsis/inc/core_cm3.h ****  *
1132:library/usb/../cmsis/inc/core_cm3.h ****  * Reverse bit order of value
1133:library/usb/../cmsis/inc/core_cm3.h ****  */
1134:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:library/usb/../cmsis/inc/core_cm3.h **** 
1136:library/usb/../cmsis/inc/core_cm3.h **** /**
1137:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:library/usb/../cmsis/inc/core_cm3.h ****  *
1139:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
1140:library/usb/../cmsis/inc/core_cm3.h ****  * @return        value of (*address)
1141:library/usb/../cmsis/inc/core_cm3.h ****  *
1142:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:library/usb/../cmsis/inc/core_cm3.h ****  */
1144:library/usb/../cmsis/inc/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:library/usb/../cmsis/inc/core_cm3.h **** 
1146:library/usb/../cmsis/inc/core_cm3.h **** /**
1147:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:library/usb/../cmsis/inc/core_cm3.h ****  *
1149:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
1150:library/usb/../cmsis/inc/core_cm3.h ****  * @return        value of (*address)
1151:library/usb/../cmsis/inc/core_cm3.h ****  *
1152:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:library/usb/../cmsis/inc/core_cm3.h ****  */
1154:library/usb/../cmsis/inc/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:library/usb/../cmsis/inc/core_cm3.h **** 
1156:library/usb/../cmsis/inc/core_cm3.h **** /**
1157:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:library/usb/../cmsis/inc/core_cm3.h ****  *
1159:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
1160:library/usb/../cmsis/inc/core_cm3.h ****  * @return        value of (*address)
1161:library/usb/../cmsis/inc/core_cm3.h ****  *
1162:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:library/usb/../cmsis/inc/core_cm3.h ****  */
1164:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:library/usb/../cmsis/inc/core_cm3.h **** 
1166:library/usb/../cmsis/inc/core_cm3.h **** /**
1167:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:library/usb/../cmsis/inc/core_cm3.h ****  *
1169:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to store
1170:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
1171:library/usb/../cmsis/inc/core_cm3.h ****  * @return        successful / failed
1172:library/usb/../cmsis/inc/core_cm3.h ****  *
1173:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:library/usb/../cmsis/inc/core_cm3.h ****  */
1175:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:library/usb/../cmsis/inc/core_cm3.h **** 
1177:library/usb/../cmsis/inc/core_cm3.h **** /**
1178:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:library/usb/../cmsis/inc/core_cm3.h ****  *
1180:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to store
1181:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
ARM GAS  /tmp/ccddVxxl.s 			page 38


1182:library/usb/../cmsis/inc/core_cm3.h ****  * @return        successful / failed
1183:library/usb/../cmsis/inc/core_cm3.h ****  *
1184:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:library/usb/../cmsis/inc/core_cm3.h ****  */
1186:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:library/usb/../cmsis/inc/core_cm3.h **** 
1188:library/usb/../cmsis/inc/core_cm3.h **** /**
1189:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:library/usb/../cmsis/inc/core_cm3.h ****  *
1191:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to store
1192:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
1193:library/usb/../cmsis/inc/core_cm3.h ****  * @return        successful / failed
1194:library/usb/../cmsis/inc/core_cm3.h ****  *
1195:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:library/usb/../cmsis/inc/core_cm3.h ****  */
1197:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:library/usb/../cmsis/inc/core_cm3.h **** 
1199:library/usb/../cmsis/inc/core_cm3.h **** 
1200:library/usb/../cmsis/inc/core_cm3.h **** 
1201:library/usb/../cmsis/inc/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:library/usb/../cmsis/inc/core_cm3.h **** /* GNU gcc specific functions */
1203:library/usb/../cmsis/inc/core_cm3.h **** 
1204:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:library/usb/../cmsis/inc/core_cm3.h **** 
1207:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:library/usb/../cmsis/inc/core_cm3.h **** 
1210:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:library/usb/../cmsis/inc/core_cm3.h **** 
1219:library/usb/../cmsis/inc/core_cm3.h **** 
1220:library/usb/../cmsis/inc/core_cm3.h **** /**
1221:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:library/usb/../cmsis/inc/core_cm3.h ****  *
1223:library/usb/../cmsis/inc/core_cm3.h ****  * @return ProcessStackPointer
1224:library/usb/../cmsis/inc/core_cm3.h ****  *
1225:library/usb/../cmsis/inc/core_cm3.h ****  * Return the actual process stack pointer
1226:library/usb/../cmsis/inc/core_cm3.h ****  */
1227:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:library/usb/../cmsis/inc/core_cm3.h **** 
1229:library/usb/../cmsis/inc/core_cm3.h **** /**
1230:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:library/usb/../cmsis/inc/core_cm3.h ****  *
1232:library/usb/../cmsis/inc/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:library/usb/../cmsis/inc/core_cm3.h ****  *
1234:library/usb/../cmsis/inc/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:library/usb/../cmsis/inc/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:library/usb/../cmsis/inc/core_cm3.h ****  */
1237:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:library/usb/../cmsis/inc/core_cm3.h **** 
ARM GAS  /tmp/ccddVxxl.s 			page 39


1239:library/usb/../cmsis/inc/core_cm3.h **** /**
1240:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:library/usb/../cmsis/inc/core_cm3.h ****  *
1242:library/usb/../cmsis/inc/core_cm3.h ****  * @return Main Stack Pointer
1243:library/usb/../cmsis/inc/core_cm3.h ****  *
1244:library/usb/../cmsis/inc/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:library/usb/../cmsis/inc/core_cm3.h ****  * Cortex processor register
1246:library/usb/../cmsis/inc/core_cm3.h ****  */
1247:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:library/usb/../cmsis/inc/core_cm3.h **** 
1249:library/usb/../cmsis/inc/core_cm3.h **** /**
1250:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:library/usb/../cmsis/inc/core_cm3.h ****  *
1252:library/usb/../cmsis/inc/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:library/usb/../cmsis/inc/core_cm3.h ****  *
1254:library/usb/../cmsis/inc/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:library/usb/../cmsis/inc/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:library/usb/../cmsis/inc/core_cm3.h ****  */
1257:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:library/usb/../cmsis/inc/core_cm3.h **** 
1259:library/usb/../cmsis/inc/core_cm3.h **** /**
1260:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Base Priority value
1261:library/usb/../cmsis/inc/core_cm3.h ****  *
1262:library/usb/../cmsis/inc/core_cm3.h ****  * @return BasePriority
1263:library/usb/../cmsis/inc/core_cm3.h ****  *
1264:library/usb/../cmsis/inc/core_cm3.h ****  * Return the content of the base priority register
1265:library/usb/../cmsis/inc/core_cm3.h ****  */
1266:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:library/usb/../cmsis/inc/core_cm3.h **** 
1268:library/usb/../cmsis/inc/core_cm3.h **** /**
1269:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Base Priority value
1270:library/usb/../cmsis/inc/core_cm3.h ****  *
1271:library/usb/../cmsis/inc/core_cm3.h ****  * @param  basePri  BasePriority
1272:library/usb/../cmsis/inc/core_cm3.h ****  *
1273:library/usb/../cmsis/inc/core_cm3.h ****  * Set the base priority register
1274:library/usb/../cmsis/inc/core_cm3.h ****  */
1275:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:library/usb/../cmsis/inc/core_cm3.h **** 
1277:library/usb/../cmsis/inc/core_cm3.h **** /**
1278:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:library/usb/../cmsis/inc/core_cm3.h ****  *
1280:library/usb/../cmsis/inc/core_cm3.h ****  * @return PriMask
1281:library/usb/../cmsis/inc/core_cm3.h ****  *
1282:library/usb/../cmsis/inc/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:library/usb/../cmsis/inc/core_cm3.h ****  */
1284:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:library/usb/../cmsis/inc/core_cm3.h **** 
1286:library/usb/../cmsis/inc/core_cm3.h **** /**
1287:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:library/usb/../cmsis/inc/core_cm3.h ****  *
1289:library/usb/../cmsis/inc/core_cm3.h ****  * @param  priMask  PriMask
1290:library/usb/../cmsis/inc/core_cm3.h ****  *
1291:library/usb/../cmsis/inc/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:library/usb/../cmsis/inc/core_cm3.h ****  */
1293:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:library/usb/../cmsis/inc/core_cm3.h **** 
1295:library/usb/../cmsis/inc/core_cm3.h **** /**
ARM GAS  /tmp/ccddVxxl.s 			page 40


1296:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:library/usb/../cmsis/inc/core_cm3.h ****  *
1298:library/usb/../cmsis/inc/core_cm3.h ****  * @return FaultMask
1299:library/usb/../cmsis/inc/core_cm3.h ****  *
1300:library/usb/../cmsis/inc/core_cm3.h ****  * Return the content of the fault mask register
1301:library/usb/../cmsis/inc/core_cm3.h ****  */
1302:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:library/usb/../cmsis/inc/core_cm3.h **** 
1304:library/usb/../cmsis/inc/core_cm3.h **** /**
1305:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:library/usb/../cmsis/inc/core_cm3.h ****  *
1307:library/usb/../cmsis/inc/core_cm3.h ****  * @param  faultMask  faultMask value
1308:library/usb/../cmsis/inc/core_cm3.h ****  *
1309:library/usb/../cmsis/inc/core_cm3.h ****  * Set the fault mask register
1310:library/usb/../cmsis/inc/core_cm3.h ****  */
1311:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:library/usb/../cmsis/inc/core_cm3.h **** 
1313:library/usb/../cmsis/inc/core_cm3.h **** /**
1314:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Return the Control Register value
1315:library/usb/../cmsis/inc/core_cm3.h **** * 
1316:library/usb/../cmsis/inc/core_cm3.h **** *  @return Control value
1317:library/usb/../cmsis/inc/core_cm3.h ****  *
1318:library/usb/../cmsis/inc/core_cm3.h ****  * Return the content of the control register
1319:library/usb/../cmsis/inc/core_cm3.h ****  */
1320:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:library/usb/../cmsis/inc/core_cm3.h **** 
1322:library/usb/../cmsis/inc/core_cm3.h **** /**
1323:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Control Register value
1324:library/usb/../cmsis/inc/core_cm3.h ****  *
1325:library/usb/../cmsis/inc/core_cm3.h ****  * @param  control  Control value
1326:library/usb/../cmsis/inc/core_cm3.h ****  *
1327:library/usb/../cmsis/inc/core_cm3.h ****  * Set the control register
1328:library/usb/../cmsis/inc/core_cm3.h ****  */
1329:library/usb/../cmsis/inc/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:library/usb/../cmsis/inc/core_cm3.h **** 
1331:library/usb/../cmsis/inc/core_cm3.h **** /**
1332:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:library/usb/../cmsis/inc/core_cm3.h ****  *
1334:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to reverse
1335:library/usb/../cmsis/inc/core_cm3.h ****  * @return        reversed value
1336:library/usb/../cmsis/inc/core_cm3.h ****  *
1337:library/usb/../cmsis/inc/core_cm3.h ****  * Reverse byte order in integer value
1338:library/usb/../cmsis/inc/core_cm3.h ****  */
1339:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:library/usb/../cmsis/inc/core_cm3.h **** 
1341:library/usb/../cmsis/inc/core_cm3.h **** /**
1342:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:library/usb/../cmsis/inc/core_cm3.h ****  *
1344:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to reverse
1345:library/usb/../cmsis/inc/core_cm3.h ****  * @return        reversed value
1346:library/usb/../cmsis/inc/core_cm3.h ****  *
1347:library/usb/../cmsis/inc/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:library/usb/../cmsis/inc/core_cm3.h ****  */
1349:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:library/usb/../cmsis/inc/core_cm3.h **** 
1351:library/usb/../cmsis/inc/core_cm3.h **** /**
1352:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
ARM GAS  /tmp/ccddVxxl.s 			page 41


1353:library/usb/../cmsis/inc/core_cm3.h ****  *
1354:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to reverse
1355:library/usb/../cmsis/inc/core_cm3.h ****  * @return        reversed value
1356:library/usb/../cmsis/inc/core_cm3.h ****  *
1357:library/usb/../cmsis/inc/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:library/usb/../cmsis/inc/core_cm3.h ****  */
1359:library/usb/../cmsis/inc/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:library/usb/../cmsis/inc/core_cm3.h **** 
1361:library/usb/../cmsis/inc/core_cm3.h **** /**
1362:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Reverse bit order of value
1363:library/usb/../cmsis/inc/core_cm3.h ****  *
1364:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to reverse
1365:library/usb/../cmsis/inc/core_cm3.h ****  * @return        reversed value
1366:library/usb/../cmsis/inc/core_cm3.h ****  *
1367:library/usb/../cmsis/inc/core_cm3.h ****  * Reverse bit order of value
1368:library/usb/../cmsis/inc/core_cm3.h ****  */
1369:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:library/usb/../cmsis/inc/core_cm3.h **** 
1371:library/usb/../cmsis/inc/core_cm3.h **** /**
1372:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:library/usb/../cmsis/inc/core_cm3.h ****  *
1374:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
1375:library/usb/../cmsis/inc/core_cm3.h ****  * @return        value of (*address)
1376:library/usb/../cmsis/inc/core_cm3.h ****  *
1377:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:library/usb/../cmsis/inc/core_cm3.h ****  */
1379:library/usb/../cmsis/inc/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:library/usb/../cmsis/inc/core_cm3.h **** 
1381:library/usb/../cmsis/inc/core_cm3.h **** /**
1382:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:library/usb/../cmsis/inc/core_cm3.h ****  *
1384:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
1385:library/usb/../cmsis/inc/core_cm3.h ****  * @return        value of (*address)
1386:library/usb/../cmsis/inc/core_cm3.h ****  *
1387:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:library/usb/../cmsis/inc/core_cm3.h ****  */
1389:library/usb/../cmsis/inc/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:library/usb/../cmsis/inc/core_cm3.h **** 
1391:library/usb/../cmsis/inc/core_cm3.h **** /**
1392:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:library/usb/../cmsis/inc/core_cm3.h ****  *
1394:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
1395:library/usb/../cmsis/inc/core_cm3.h ****  * @return        value of (*address)
1396:library/usb/../cmsis/inc/core_cm3.h ****  *
1397:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:library/usb/../cmsis/inc/core_cm3.h ****  */
1399:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:library/usb/../cmsis/inc/core_cm3.h **** 
1401:library/usb/../cmsis/inc/core_cm3.h **** /**
1402:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:library/usb/../cmsis/inc/core_cm3.h ****  *
1404:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to store
1405:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
1406:library/usb/../cmsis/inc/core_cm3.h ****  * @return        successful / failed
1407:library/usb/../cmsis/inc/core_cm3.h ****  *
1408:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:library/usb/../cmsis/inc/core_cm3.h ****  */
ARM GAS  /tmp/ccddVxxl.s 			page 42


1410:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:library/usb/../cmsis/inc/core_cm3.h **** 
1412:library/usb/../cmsis/inc/core_cm3.h **** /**
1413:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:library/usb/../cmsis/inc/core_cm3.h ****  *
1415:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to store
1416:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
1417:library/usb/../cmsis/inc/core_cm3.h ****  * @return        successful / failed
1418:library/usb/../cmsis/inc/core_cm3.h ****  *
1419:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:library/usb/../cmsis/inc/core_cm3.h ****  */
1421:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:library/usb/../cmsis/inc/core_cm3.h **** 
1423:library/usb/../cmsis/inc/core_cm3.h **** /**
1424:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:library/usb/../cmsis/inc/core_cm3.h ****  *
1426:library/usb/../cmsis/inc/core_cm3.h ****  * @param  value  value to store
1427:library/usb/../cmsis/inc/core_cm3.h ****  * @param  *addr  address pointer
1428:library/usb/../cmsis/inc/core_cm3.h ****  * @return        successful / failed
1429:library/usb/../cmsis/inc/core_cm3.h ****  *
1430:library/usb/../cmsis/inc/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:library/usb/../cmsis/inc/core_cm3.h ****  */
1432:library/usb/../cmsis/inc/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:library/usb/../cmsis/inc/core_cm3.h **** 
1434:library/usb/../cmsis/inc/core_cm3.h **** 
1435:library/usb/../cmsis/inc/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:library/usb/../cmsis/inc/core_cm3.h **** /* TASKING carm specific functions */
1437:library/usb/../cmsis/inc/core_cm3.h **** 
1438:library/usb/../cmsis/inc/core_cm3.h **** /*
1439:library/usb/../cmsis/inc/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:library/usb/../cmsis/inc/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:library/usb/../cmsis/inc/core_cm3.h ****  * Including the CMSIS ones.
1442:library/usb/../cmsis/inc/core_cm3.h ****  */
1443:library/usb/../cmsis/inc/core_cm3.h **** 
1444:library/usb/../cmsis/inc/core_cm3.h **** #endif
1445:library/usb/../cmsis/inc/core_cm3.h **** 
1446:library/usb/../cmsis/inc/core_cm3.h **** 
1447:library/usb/../cmsis/inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:library/usb/../cmsis/inc/core_cm3.h ****   Core  Function Interface containing:
1449:library/usb/../cmsis/inc/core_cm3.h ****   - Core NVIC Functions
1450:library/usb/../cmsis/inc/core_cm3.h ****   - Core SysTick Functions
1451:library/usb/../cmsis/inc/core_cm3.h ****   - Core Reset Functions
1452:library/usb/../cmsis/inc/core_cm3.h **** */
1453:library/usb/../cmsis/inc/core_cm3.h **** /*@{*/
1454:library/usb/../cmsis/inc/core_cm3.h **** 
1455:library/usb/../cmsis/inc/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:library/usb/../cmsis/inc/core_cm3.h **** 
1457:library/usb/../cmsis/inc/core_cm3.h **** /**
1458:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:library/usb/../cmsis/inc/core_cm3.h ****  *
1460:library/usb/../cmsis/inc/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:library/usb/../cmsis/inc/core_cm3.h ****  *
1462:library/usb/../cmsis/inc/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:library/usb/../cmsis/inc/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:library/usb/../cmsis/inc/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:library/usb/../cmsis/inc/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:library/usb/../cmsis/inc/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
ARM GAS  /tmp/ccddVxxl.s 			page 43


1467:library/usb/../cmsis/inc/core_cm3.h ****  */
1468:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:library/usb/../cmsis/inc/core_cm3.h **** {
1470:library/usb/../cmsis/inc/core_cm3.h ****   uint32_t reg_value;
1471:library/usb/../cmsis/inc/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:library/usb/../cmsis/inc/core_cm3.h ****   
1473:library/usb/../cmsis/inc/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:library/usb/../cmsis/inc/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:library/usb/../cmsis/inc/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:library/usb/../cmsis/inc/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:library/usb/../cmsis/inc/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:library/usb/../cmsis/inc/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:library/usb/../cmsis/inc/core_cm3.h **** }
1480:library/usb/../cmsis/inc/core_cm3.h **** 
1481:library/usb/../cmsis/inc/core_cm3.h **** /**
1482:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:library/usb/../cmsis/inc/core_cm3.h ****  *
1484:library/usb/../cmsis/inc/core_cm3.h ****  * @return priority grouping field 
1485:library/usb/../cmsis/inc/core_cm3.h ****  *
1486:library/usb/../cmsis/inc/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:library/usb/../cmsis/inc/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:library/usb/../cmsis/inc/core_cm3.h ****  */
1489:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:library/usb/../cmsis/inc/core_cm3.h **** {
1491:library/usb/../cmsis/inc/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:library/usb/../cmsis/inc/core_cm3.h **** }
1493:library/usb/../cmsis/inc/core_cm3.h **** 
1494:library/usb/../cmsis/inc/core_cm3.h **** /**
1495:library/usb/../cmsis/inc/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:library/usb/../cmsis/inc/core_cm3.h ****  *
1497:library/usb/../cmsis/inc/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:library/usb/../cmsis/inc/core_cm3.h ****  *
1499:library/usb/../cmsis/inc/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:library/usb/../cmsis/inc/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:library/usb/../cmsis/inc/core_cm3.h ****  */
1502:library/usb/../cmsis/inc/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:library/usb/../cmsis/inc/core_cm3.h **** {
1504:library/usb/../cmsis/inc/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 697              		.loc 2 1504 0
 698 0036 064B     		ldr	r3, .L41+8
 699 0038 4FF48062 		mov	r2, #1024
 700 003c 5A60     		str	r2, [r3, #4]
 701              	.LVL33:
 702              	.LBE7:
 703              	.LBE6:
 704              	.LBB8:
 705              	.LBB9:
 706 003e 4FF48012 		mov	r2, #1048576
 707 0042 1A60     		str	r2, [r3]
 708              	.LVL34:
 709 0044 7047     		bx	lr
 710              	.L42:
 711 0046 00BF     		.align	2
 712              	.L41:
 713 0048 00100240 		.word	1073876992
 714 004c 005C0040 		.word	1073765376
 715 0050 00E100E0 		.word	-536813312
ARM GAS  /tmp/ccddVxxl.s 			page 44


 716              	.LBE9:
 717              	.LBE8:
 718              		.cfi_endproc
 719              	.LFE35:
 721              		.section	.text.USBSendData,"ax",%progbits
 722              		.align	2
 723              		.global	USBSendData
 724              		.thumb
 725              		.thumb_func
 727              	USBSendData:
 728              	.LFB36:
 242:library/usb/usb.c **** 
 243:library/usb/usb.c ****     /* Clean up buffer */
 244:library/usb/usb.c **** 	// for(uint16_t *i = USB_PMAADDR; i <= USB_PMAADDR + 0x3FF; i+=2) *i = 0;
 245:library/usb/usb.c **** 
 246:library/usb/usb.c ****    	/* Activation interrput */
 247:library/usb/usb.c **** 	NVIC_EnableIRQ(USBWakeUp_IRQn);
 248:library/usb/usb.c **** 	// NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 249:library/usb/usb.c **** 	NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 250:library/usb/usb.c **** 
 251:library/usb/usb.c **** }
 252:library/usb/usb.c **** /*
 253:library/usb/usb.c ****  * Name: USBSendData
 254:library/usb/usb.c ****  * Description: Send on host
 255:library/usb/usb.c ****  * Parametrs: buff - buffer data for send on host
 256:library/usb/usb.c ****  */
 257:library/usb/usb.c **** void USBSendData(uint8_t *buff){
 729              		.loc 1 257 0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              	.LVL35:
 734 0000 08B5     		push	{r3, lr}
 735              	.LCFI3:
 736              		.cfi_def_cfa_offset 8
 737              		.cfi_offset 3, -8
 738              		.cfi_offset 14, -4
 258:library/usb/usb.c ****     USBWritePMA((uint16_t *)buff, USB_EP1_TX, sizeof(buff));
 739              		.loc 1 258 0
 740 0002 0422     		movs	r2, #4
 741 0004 8021     		movs	r1, #128
 742 0006 FFF7FEFF 		bl	USBWritePMA
 743              	.LVL36:
 259:library/usb/usb.c ****     USB_COUNT1_TX = sizeof(buff);
 744              		.loc 1 259 0
 745 000a 0422     		movs	r2, #4
 746 000c 044B     		ldr	r3, .L46
 747 000e 1A60     		str	r2, [r3]
 748              	.L44:
 260:library/usb/usb.c ****     while(!(USB->EP1R & USB_EP_CTR_TX)){}
 749              		.loc 1 260 0 discriminator 1
 750 0010 044B     		ldr	r3, .L46+4
 751 0012 9B88     		ldrh	r3, [r3, #4]
 752 0014 03F08003 		and	r3, r3, #128
 753 0018 9BB2     		uxth	r3, r3
 754 001a 002B     		cmp	r3, #0
 755 001c F8D0     		beq	.L44
ARM GAS  /tmp/ccddVxxl.s 			page 45


 261:library/usb/usb.c **** }
 756              		.loc 1 261 0
 757 001e 08BD     		pop	{r3, pc}
 758              	.L47:
 759              		.align	2
 760              	.L46:
 761 0020 14600040 		.word	1073766420
 762 0024 005C0040 		.word	1073765376
 763              		.cfi_endproc
 764              	.LFE36:
 766              		.section	.text.USB_LP_CAN1_RX0_IRQHandler,"ax",%progbits
 767              		.align	2
 768              		.global	USB_LP_CAN1_RX0_IRQHandler
 769              		.thumb
 770              		.thumb_func
 772              	USB_LP_CAN1_RX0_IRQHandler:
 773              	.LFB37:
 262:library/usb/usb.c **** /*
 263:library/usb/usb.c ****  ***********************************************************
 264:library/usb/usb.c ****  ********************** Interrput **************************
 265:library/usb/usb.c ****  ***********************************************************
 266:library/usb/usb.c ****  */
 267:library/usb/usb.c **** void USB_LP_IRQHandler(void){
 774              		.loc 1 267 0
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 0
 777              		@ frame_needed = 0, uses_anonymous_args = 0
 778 0000 08B5     		push	{r3, lr}
 779              	.LCFI4:
 780              		.cfi_def_cfa_offset 8
 781              		.cfi_offset 3, -8
 782              		.cfi_offset 14, -4
 268:library/usb/usb.c ****     uint32_t num;
 269:library/usb/usb.c **** 	if(USB->ISTR & USB_ISTR_RESET){ 
 783              		.loc 1 269 0
 784 0002 324B     		ldr	r3, .L59
 785 0004 B3F84430 		ldrh	r3, [r3, #68]
 786 0008 03F48063 		and	r3, r3, #1024
 787 000c 9BB2     		uxth	r3, r3
 788 000e 0BB1     		cbz	r3, .L49
 270:library/usb/usb.c ****     	USBReset();
 789              		.loc 1 270 0
 790 0010 FFF7FEFF 		bl	USBReset
 791              	.LVL37:
 792              	.L49:
 271:library/usb/usb.c **** 	}
 272:library/usb/usb.c ****     if(USB->ISTR & USB_ISTR_SUSP){
 793              		.loc 1 272 0
 794 0014 2D4B     		ldr	r3, .L59
 795 0016 B3F84430 		ldrh	r3, [r3, #68]
 796 001a 03F40063 		and	r3, r3, #2048
 797 001e 9BB2     		uxth	r3, r3
 798 0020 73B1     		cbz	r3, .L50
 273:library/usb/usb.c ****         USB->CNTR |= USB_CNTR_FSUSP; /* Force Suspend */
 799              		.loc 1 273 0
 800 0022 2A4A     		ldr	r2, .L59
 801 0024 B2F84030 		ldrh	r3, [r2, #64]
ARM GAS  /tmp/ccddVxxl.s 			page 46


 802 0028 9BB2     		uxth	r3, r3
 803 002a 43F00803 		orr	r3, r3, #8
 804 002e A2F84030 		strh	r3, [r2, #64]	@ movhi
 274:library/usb/usb.c ****         USB->CNTR |= USB_CNTR_LP_MODE; /* Low Power Mode */
 805              		.loc 1 274 0
 806 0032 B2F84030 		ldrh	r3, [r2, #64]
 807 0036 9BB2     		uxth	r3, r3
 808 0038 43F00403 		orr	r3, r3, #4
 809 003c A2F84030 		strh	r3, [r2, #64]	@ movhi
 810              	.L50:
 275:library/usb/usb.c ****     }
 276:library/usb/usb.c ****     if(USB->ISTR & USB_ISTR_WKUP){  
 811              		.loc 1 276 0
 812 0040 224B     		ldr	r3, .L59
 813 0042 B3F84430 		ldrh	r3, [r3, #68]
 814 0046 03F48053 		and	r3, r3, #4096
 815 004a 9BB2     		uxth	r3, r3
 816 004c 002B     		cmp	r3, #0
 817 004e 32D0     		beq	.L52
 277:library/usb/usb.c ****         USB->CNTR &= ~USB_CNTR_FSUSP;
 818              		.loc 1 277 0
 819 0050 1E4A     		ldr	r2, .L59
 820 0052 B2F84030 		ldrh	r3, [r2, #64]
 821 0056 9BB2     		uxth	r3, r3
 822 0058 23F00803 		bic	r3, r3, #8
 823 005c 9BB2     		uxth	r3, r3
 824 005e A2F84030 		strh	r3, [r2, #64]	@ movhi
 825 0062 28E0     		b	.L52
 826              	.L57:
 278:library/usb/usb.c ****     }
 279:library/usb/usb.c ****     while((USB->ISTR & USB_ISTR_CTR) != 0){
 280:library/usb/usb.c ****         num = USB->ISTR & USB_ISTR_EP_ID;
 827              		.loc 1 280 0
 828 0064 194B     		ldr	r3, .L59
 829 0066 B3F84430 		ldrh	r3, [r3, #68]
 830              	.LVL38:
 281:library/usb/usb.c ****         if(num == USB_EP0){ /* Endpoint 0 (Control)*/
 831              		.loc 1 281 0
 832 006a 13F00F03 		ands	r3, r3, #15
 833              	.LVL39:
 834 006e 17D1     		bne	.L53
 282:library/usb/usb.c ****             if((USB->ISTR & USB_ISTR_DIR) != 0){
 835              		.loc 1 282 0
 836 0070 164B     		ldr	r3, .L59
 837              	.LVL40:
 838 0072 B3F84430 		ldrh	r3, [r3, #68]
 839 0076 03F01003 		and	r3, r3, #16
 840 007a 9BB2     		uxth	r3, r3
 841 007c 43B1     		cbz	r3, .L54
 283:library/usb/usb.c ****                 if(USB->EP0R & USB_EP_SETUP){ /* SETUP */
 842              		.loc 1 283 0
 843 007e 134B     		ldr	r3, .L59
 844 0080 1B88     		ldrh	r3, [r3]
 845 0082 03F40063 		and	r3, r3, #2048
 846 0086 9BB2     		uxth	r3, r3
 847 0088 ABB1     		cbz	r3, .L52
 284:library/usb/usb.c ****                     USBSetup();
ARM GAS  /tmp/ccddVxxl.s 			page 47


 848              		.loc 1 284 0
 849 008a FFF7FEFF 		bl	USBSetup
 850              	.LVL41:
 851 008e 12E0     		b	.L52
 852              	.L54:
 285:library/usb/usb.c ****                 }else{ /* OUT */
 286:library/usb/usb.c **** 
 287:library/usb/usb.c ****                 }
 288:library/usb/usb.c ****             }else{ /* IN */
 289:library/usb/usb.c ****                 USB->EP0R &= ~USB_EP_CTR_TX;
 853              		.loc 1 289 0
 854 0090 0E4A     		ldr	r2, .L59
 855 0092 1388     		ldrh	r3, [r2]
 856 0094 9BB2     		uxth	r3, r3
 857 0096 23F08003 		bic	r3, r3, #128
 858 009a 9BB2     		uxth	r3, r3
 859 009c 1380     		strh	r3, [r2]	@ movhi
 860 009e 0AE0     		b	.L52
 861              	.LVL42:
 862              	.L53:
 290:library/usb/usb.c ****             }
 291:library/usb/usb.c ****         }else if(num == USB_EP1){ /* Endpoint 1 (IN)*/
 863              		.loc 1 291 0
 864 00a0 012B     		cmp	r3, #1
 865 00a2 03D1     		bne	.L56
 292:library/usb/usb.c ****             if((USB->ISTR & USB_ISTR_DIR) == 0){
 866              		.loc 1 292 0
 867 00a4 094B     		ldr	r3, .L59
 868              	.LVL43:
 869 00a6 B3F84430 		ldrh	r3, [r3, #68]
 870 00aa 04E0     		b	.L52
 871              	.LVL44:
 872              	.L56:
 293:library/usb/usb.c **** 
 294:library/usb/usb.c ****             }
 295:library/usb/usb.c ****         }else if(num == USB_EP2){ /* Endpoint 2 (OUT)*/
 873              		.loc 1 295 0
 874 00ac 022B     		cmp	r3, #2
 875 00ae 02D1     		bne	.L52
 296:library/usb/usb.c ****             if((USB->ISTR & USB_ISTR_DIR) != 0){
 876              		.loc 1 296 0
 877 00b0 064B     		ldr	r3, .L59
 878              	.LVL45:
 879 00b2 B3F84430 		ldrh	r3, [r3, #68]
 880              	.L52:
 279:library/usb/usb.c ****         num = USB->ISTR & USB_ISTR_EP_ID;
 881              		.loc 1 279 0
 882 00b6 054B     		ldr	r3, .L59
 883 00b8 B3F84430 		ldrh	r3, [r3, #68]
 884 00bc 13F4004F 		tst	r3, #32768
 885 00c0 D0D1     		bne	.L57
 297:library/usb/usb.c ****                 
 298:library/usb/usb.c ****             }
 299:library/usb/usb.c ****         }
 300:library/usb/usb.c ****     }
 301:library/usb/usb.c ****     USB->ISTR = 0x0;
 886              		.loc 1 301 0
ARM GAS  /tmp/ccddVxxl.s 			page 48


 887 00c2 0022     		movs	r2, #0
 888 00c4 014B     		ldr	r3, .L59
 889 00c6 A3F84420 		strh	r2, [r3, #68]	@ movhi
 890 00ca 08BD     		pop	{r3, pc}
 891              	.L60:
 892              		.align	2
 893              	.L59:
 894 00cc 005C0040 		.word	1073765376
 895              		.cfi_endproc
 896              	.LFE37:
 898              		.comm	bufferSetup,48,4
 899              		.comm	SetupPacket,8,4
 900              		.global	devAddress
 901              		.section	.bss.devAddress,"aw",%nobits
 902              		.set	.LANCHOR0,. + 0
 905              	devAddress:
 906 0000 00       		.space	1
 907              		.text
 908              	.Letext0:
 909              		.file 3 "library/usb/../cmsis/inc/stm32f103xb.h"
 910              		.file 4 "/usr/include/newlib/machine/_default_types.h"
 911              		.file 5 "/usr/include/newlib/sys/_stdint.h"
 912              		.file 6 "library/usb/usb.h"
ARM GAS  /tmp/ccddVxxl.s 			page 49


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usb.c
     /tmp/ccddVxxl.s:20     .text.USBReset:0000000000000000 $t
     /tmp/ccddVxxl.s:25     .text.USBReset:0000000000000000 USBReset
     /tmp/ccddVxxl.s:108    .text.USBReset:0000000000000074 $d
     /tmp/ccddVxxl.s:116    .text.USBZeroLengthPacket:0000000000000000 $t
     /tmp/ccddVxxl.s:121    .text.USBZeroLengthPacket:0000000000000000 USBZeroLengthPacket
     /tmp/ccddVxxl.s:149    .text.USBZeroLengthPacket:0000000000000020 $d
     /tmp/ccddVxxl.s:155    .text.USBRequest:0000000000000000 $t
     /tmp/ccddVxxl.s:160    .text.USBRequest:0000000000000000 USBRequest
     /tmp/ccddVxxl.s:197    .text.USBReadPMA:0000000000000000 $t
     /tmp/ccddVxxl.s:202    .text.USBReadPMA:0000000000000000 USBReadPMA
     /tmp/ccddVxxl.s:247    .text.USBWritePMA:0000000000000000 $t
     /tmp/ccddVxxl.s:252    .text.USBWritePMA:0000000000000000 USBWritePMA
     /tmp/ccddVxxl.s:297    .text.USBSetup:0000000000000000 $t
     /tmp/ccddVxxl.s:302    .text.USBSetup:0000000000000000 USBSetup
     /tmp/ccddVxxl.s:639    .text.USBSetup:0000000000000230 $d
                            *COM*:0000000000000030 bufferSetup
                            *COM*:0000000000000008 SetupPacket
     /tmp/ccddVxxl.s:657    .text.USBConfig:0000000000000000 $t
     /tmp/ccddVxxl.s:662    .text.USBConfig:0000000000000000 USBConfig
     /tmp/ccddVxxl.s:713    .text.USBConfig:0000000000000048 $d
     /tmp/ccddVxxl.s:722    .text.USBSendData:0000000000000000 $t
     /tmp/ccddVxxl.s:727    .text.USBSendData:0000000000000000 USBSendData
     /tmp/ccddVxxl.s:761    .text.USBSendData:0000000000000020 $d
     /tmp/ccddVxxl.s:767    .text.USB_LP_CAN1_RX0_IRQHandler:0000000000000000 $t
     /tmp/ccddVxxl.s:772    .text.USB_LP_CAN1_RX0_IRQHandler:0000000000000000 USB_LP_CAN1_RX0_IRQHandler
     /tmp/ccddVxxl.s:894    .text.USB_LP_CAN1_RX0_IRQHandler:00000000000000cc $d
     /tmp/ccddVxxl.s:905    .bss.devAddress:0000000000000000 devAddress
     /tmp/ccddVxxl.s:906    .bss.devAddress:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
descDevice
descDeviceQualifier
descConfiguration
descStringLangID
descStringMFC
descStringProduct
descStringSerialNumber
descStringConfig
descStringInterface
