\subsection{arch Architecture Reference}
\label{classclk__with__ref__test_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d7/d53/classclk__with__ref__test_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+379}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+380}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+381}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf refclk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm\+\_\+f}{\bfseries  ( {\bfseries {\bfseries {\bf refclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf test\+\_\+en\+\_\+reg}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf cnt\+\_\+ref\+\_\+clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+382}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+383}{\bfseries  ( {\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+384}{\bfseries  ( {\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk1}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+385}{\bfseries  ( {\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk2}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+386}{\bfseries  ( {\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk3}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+387}{\bfseries  ( {\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk4}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+388}{\bfseries  ( {\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk5}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+389}{\bfseries  ( {\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk6}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf state\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{count}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{count\+\_\+end}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf cnt\+\_\+ref\+\_\+clk} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+ref\+\_\+clk\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk2} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk3} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk4} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk5} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk6} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk0\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk0\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk1\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk1\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk2\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk2\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk3\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk3\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk4\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk4\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk5\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk5\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk6\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk6\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+en\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 44} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.



\subsubsection{Member Function Documentation}
\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!fsm@{fsm}}
\index{fsm@{fsm}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{fsmcurrent\+\_\+state,test\+\_\+en\+\_\+reg(1),cnt\+\_\+ref\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf test\+\_\+en\+\_\+reg}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf cnt\+\_\+ref\+\_\+clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_aa239ea13151327d8aa904dd42ce79c31}


Definition at line {\bf 131} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!fsm\+\_\+f@{fsm\+\_\+f}}
\index{fsm\+\_\+f@{fsm\+\_\+f}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{fsm\+\_\+frefclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm\+\_\+f(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf refclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_ae842ed0b9878601eabcb2ff7e2595bfb}


Definition at line {\bf 117} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+379@{P\+R\+O\+C\+E\+S\+S\+\_\+379}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+379@{P\+R\+O\+C\+E\+S\+S\+\_\+379}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+379current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+379(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_a7b846a45cc53dc5183eca9c973abaa3d}


Definition at line {\bf 78} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+380@{P\+R\+O\+C\+E\+S\+S\+\_\+380}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+380@{P\+R\+O\+C\+E\+S\+S\+\_\+380}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+380current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+380(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_a7c61d66abbf33f73df342125d79f466d}


Definition at line {\bf 89} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+381@{P\+R\+O\+C\+E\+S\+S\+\_\+381}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+381@{P\+R\+O\+C\+E\+S\+S\+\_\+381}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+381reset\+\_\+n,refclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+381(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf refclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_a57a4ccc4f6b195b7876abb997cec42c0}


Definition at line {\bf 100} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+382@{P\+R\+O\+C\+E\+S\+S\+\_\+382}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+382@{P\+R\+O\+C\+E\+S\+S\+\_\+382}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+382current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+382(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_a4c1e24fe9d2eebe8a1a08665830abf69}


Definition at line {\bf 163} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+383@{P\+R\+O\+C\+E\+S\+S\+\_\+383}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+383@{P\+R\+O\+C\+E\+S\+S\+\_\+383}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+383test\+\_\+en,clk0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+383(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_a853fccf96e7f86a60d23a772e39db663}


Definition at line {\bf 174} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+384@{P\+R\+O\+C\+E\+S\+S\+\_\+384}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+384@{P\+R\+O\+C\+E\+S\+S\+\_\+384}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+384test\+\_\+en,clk1}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+384(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk1}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_a5b764a3a6276988336616bcb20a00350}


Definition at line {\bf 194} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+385@{P\+R\+O\+C\+E\+S\+S\+\_\+385}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+385@{P\+R\+O\+C\+E\+S\+S\+\_\+385}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+385test\+\_\+en,clk2}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+385(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk2}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_a91ddce230d211cd5a2a349d18d93414c}


Definition at line {\bf 214} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+386@{P\+R\+O\+C\+E\+S\+S\+\_\+386}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+386@{P\+R\+O\+C\+E\+S\+S\+\_\+386}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+386test\+\_\+en,clk3}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+386(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk3}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_a30dde34ce1a7ef10816f4df80d682a28}


Definition at line {\bf 234} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+387@{P\+R\+O\+C\+E\+S\+S\+\_\+387}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+387@{P\+R\+O\+C\+E\+S\+S\+\_\+387}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+387test\+\_\+en,clk4}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+387(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk4}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_a55f3daf6a9af06eae8f9ca1530afb104}


Definition at line {\bf 254} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+388@{P\+R\+O\+C\+E\+S\+S\+\_\+388}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+388@{P\+R\+O\+C\+E\+S\+S\+\_\+388}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+388test\+\_\+en,clk5}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+388(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk5}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_a3b5c6b35213401f1129b1e5e7ea3f42e}


Definition at line {\bf 274} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+389@{P\+R\+O\+C\+E\+S\+S\+\_\+389}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+389@{P\+R\+O\+C\+E\+S\+S\+\_\+389}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+389test\+\_\+en,clk6}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+389(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk6}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classclk__with__ref__test_1_1arch_a6817cef1e50d470c3809f3a8c28edaee}


Definition at line {\bf 294} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.



\subsubsection{Member Data Documentation}
\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk0@{cnt\+\_\+clk0}}
\index{cnt\+\_\+clk0@{cnt\+\_\+clk0}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_ae1b05c69f1e3cfd8e7ed457ffdc86849}


Definition at line {\bf 48} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk0\+\_\+en\+\_\+reg0@{cnt\+\_\+clk0\+\_\+en\+\_\+reg0}}
\index{cnt\+\_\+clk0\+\_\+en\+\_\+reg0@{cnt\+\_\+clk0\+\_\+en\+\_\+reg0}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk0\+\_\+en\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk0\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a67af2a847ba2fc265cc21c1f662a14ca}


Definition at line {\bf 57} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk0\+\_\+en\+\_\+reg1@{cnt\+\_\+clk0\+\_\+en\+\_\+reg1}}
\index{cnt\+\_\+clk0\+\_\+en\+\_\+reg1@{cnt\+\_\+clk0\+\_\+en\+\_\+reg1}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk0\+\_\+en\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk0\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_ace1c1063e7b16b7dfb1f709577bc0629}


Definition at line {\bf 57} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk1@{cnt\+\_\+clk1}}
\index{cnt\+\_\+clk1@{cnt\+\_\+clk1}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a1fa307e7259e2c1fb12703741add7be5}


Definition at line {\bf 49} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk1\+\_\+en\+\_\+reg0@{cnt\+\_\+clk1\+\_\+en\+\_\+reg0}}
\index{cnt\+\_\+clk1\+\_\+en\+\_\+reg0@{cnt\+\_\+clk1\+\_\+en\+\_\+reg0}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk1\+\_\+en\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk1\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a1750582b848f138303b5225fdc0861df}


Definition at line {\bf 58} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk1\+\_\+en\+\_\+reg1@{cnt\+\_\+clk1\+\_\+en\+\_\+reg1}}
\index{cnt\+\_\+clk1\+\_\+en\+\_\+reg1@{cnt\+\_\+clk1\+\_\+en\+\_\+reg1}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk1\+\_\+en\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk1\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_ac56afe0216082afbe1471d92c566a9af}


Definition at line {\bf 58} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk2@{cnt\+\_\+clk2}}
\index{cnt\+\_\+clk2@{cnt\+\_\+clk2}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk2} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a956277839e352c1d7243d486c03d6a46}


Definition at line {\bf 50} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk2\+\_\+en\+\_\+reg0@{cnt\+\_\+clk2\+\_\+en\+\_\+reg0}}
\index{cnt\+\_\+clk2\+\_\+en\+\_\+reg0@{cnt\+\_\+clk2\+\_\+en\+\_\+reg0}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk2\+\_\+en\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk2\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a98161769c9364f299708b5304c7fd28d}


Definition at line {\bf 59} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk2\+\_\+en\+\_\+reg1@{cnt\+\_\+clk2\+\_\+en\+\_\+reg1}}
\index{cnt\+\_\+clk2\+\_\+en\+\_\+reg1@{cnt\+\_\+clk2\+\_\+en\+\_\+reg1}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk2\+\_\+en\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk2\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a33974ac9e7e3b071629aeceade12a924}


Definition at line {\bf 59} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk3@{cnt\+\_\+clk3}}
\index{cnt\+\_\+clk3@{cnt\+\_\+clk3}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk3} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a1f294777c2167eaa4c4cd25072b70927}


Definition at line {\bf 51} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk3\+\_\+en\+\_\+reg0@{cnt\+\_\+clk3\+\_\+en\+\_\+reg0}}
\index{cnt\+\_\+clk3\+\_\+en\+\_\+reg0@{cnt\+\_\+clk3\+\_\+en\+\_\+reg0}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk3\+\_\+en\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk3\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_af9e45d7a5fd5b866f6cd4b8385797f7d}


Definition at line {\bf 60} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk3\+\_\+en\+\_\+reg1@{cnt\+\_\+clk3\+\_\+en\+\_\+reg1}}
\index{cnt\+\_\+clk3\+\_\+en\+\_\+reg1@{cnt\+\_\+clk3\+\_\+en\+\_\+reg1}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk3\+\_\+en\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk3\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a683acf1d593715d8501bf96cde70e3ab}


Definition at line {\bf 60} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk4@{cnt\+\_\+clk4}}
\index{cnt\+\_\+clk4@{cnt\+\_\+clk4}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk4} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a6af2abbfc3f60ed37e67954fac1115e4}


Definition at line {\bf 52} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk4\+\_\+en\+\_\+reg0@{cnt\+\_\+clk4\+\_\+en\+\_\+reg0}}
\index{cnt\+\_\+clk4\+\_\+en\+\_\+reg0@{cnt\+\_\+clk4\+\_\+en\+\_\+reg0}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk4\+\_\+en\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk4\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a5ec9224d9cfb35ea0709df40ab16703c}


Definition at line {\bf 61} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk4\+\_\+en\+\_\+reg1@{cnt\+\_\+clk4\+\_\+en\+\_\+reg1}}
\index{cnt\+\_\+clk4\+\_\+en\+\_\+reg1@{cnt\+\_\+clk4\+\_\+en\+\_\+reg1}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk4\+\_\+en\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk4\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_aec2e2ee9b22363f70110fac2162f402a}


Definition at line {\bf 61} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk5@{cnt\+\_\+clk5}}
\index{cnt\+\_\+clk5@{cnt\+\_\+clk5}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk5} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a350c83da9c8759992a428ba3ee04747e}


Definition at line {\bf 53} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk5\+\_\+en\+\_\+reg0@{cnt\+\_\+clk5\+\_\+en\+\_\+reg0}}
\index{cnt\+\_\+clk5\+\_\+en\+\_\+reg0@{cnt\+\_\+clk5\+\_\+en\+\_\+reg0}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk5\+\_\+en\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk5\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_ab90d96a48d44e8171edd63814a733fb0}


Definition at line {\bf 62} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk5\+\_\+en\+\_\+reg1@{cnt\+\_\+clk5\+\_\+en\+\_\+reg1}}
\index{cnt\+\_\+clk5\+\_\+en\+\_\+reg1@{cnt\+\_\+clk5\+\_\+en\+\_\+reg1}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk5\+\_\+en\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk5\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_abf114f8d0417e99c030214dc47a2a5c4}


Definition at line {\bf 62} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk6@{cnt\+\_\+clk6}}
\index{cnt\+\_\+clk6@{cnt\+\_\+clk6}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk6} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a6c28b0abfbb3b1c1fd1bc172421905db}


Definition at line {\bf 54} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk6\+\_\+en\+\_\+reg0@{cnt\+\_\+clk6\+\_\+en\+\_\+reg0}}
\index{cnt\+\_\+clk6\+\_\+en\+\_\+reg0@{cnt\+\_\+clk6\+\_\+en\+\_\+reg0}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk6\+\_\+en\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk6\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_ae47e0071e340d71942ec561540f0ff39}


Definition at line {\bf 63} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk6\+\_\+en\+\_\+reg1@{cnt\+\_\+clk6\+\_\+en\+\_\+reg1}}
\index{cnt\+\_\+clk6\+\_\+en\+\_\+reg1@{cnt\+\_\+clk6\+\_\+en\+\_\+reg1}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk6\+\_\+en\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk6\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a73c3379f36217a09d6d2eaca8f4259cc}


Definition at line {\bf 63} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk\+\_\+en@{cnt\+\_\+clk\+\_\+en}}
\index{cnt\+\_\+clk\+\_\+en@{cnt\+\_\+clk\+\_\+en}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a2c35500e3dd9e2cdc4da6427cb663501}


Definition at line {\bf 55} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+ref\+\_\+clk@{cnt\+\_\+ref\+\_\+clk}}
\index{cnt\+\_\+ref\+\_\+clk@{cnt\+\_\+ref\+\_\+clk}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+ref\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+ref\+\_\+clk} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_aa29ada49fd27182f874e83681d02e959}


Definition at line {\bf 46} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+ref\+\_\+clk\+\_\+en@{cnt\+\_\+ref\+\_\+clk\+\_\+en}}
\index{cnt\+\_\+ref\+\_\+clk\+\_\+en@{cnt\+\_\+ref\+\_\+clk\+\_\+en}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+ref\+\_\+clk\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+ref\+\_\+clk\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a396e09be5ef61136d0ce6c047a32ab4b}


Definition at line {\bf 47} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!current\+\_\+state@{current\+\_\+state}}
\index{current\+\_\+state@{current\+\_\+state}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a7ede5b91aac1f3d1b2a884a5e191d554}


Definition at line {\bf 70} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!next\+\_\+state@{next\+\_\+state}}
\index{next\+\_\+state@{next\+\_\+state}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{next\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a7b92f98d060e763f3dd6fa727ddb03d8}


Definition at line {\bf 70} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!state\+\_\+type@{state\+\_\+type}}
\index{state\+\_\+type@{state\+\_\+type}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{state\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf state\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{count}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{count\+\_\+end}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classclk__with__ref__test_1_1arch_a5d63eac905ea5dbf6baaf64e5d8569d5}


Definition at line {\bf 68} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!test\+\_\+en\+\_\+reg@{test\+\_\+en\+\_\+reg}}
\index{test\+\_\+en\+\_\+reg@{test\+\_\+en\+\_\+reg}!clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{test\+\_\+en\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+en\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classclk__with__ref__test_1_1arch_a46a04c6cb1df7ed695c88bb6f815c26f}


Definition at line {\bf 64} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/self\+\_\+test/{\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}\end{DoxyCompactItemize}
