{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702419455308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702419455309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 00:17:04 2023 " "Processing started: Wed Dec 13 00:17:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702419455309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419455309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx -c tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx -c tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419455309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702419455700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702419455700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/logistic_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/logistic_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logistic_map " "Found entity 1: logistic_map" {  } { { "../hdl/tx/chaos_gen/logistic_map.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/logistic_map.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_xpander.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_xpander.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chaos_xpander " "Found entity 1: chaos_xpander" {  } { { "../hdl/tx/chaos_gen/chaos_xpander.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_xpander.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chaos_gen " "Found entity 1: chaos_gen" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "../hdl/tx/tx_fsm.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx_fsm.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "modulator.sv(41) " "Verilog HDL warning at modulator.sv(41): extended using \"x\" or \"z\"" {  } { { "../hdl/tx/modulator.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/modulator.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1702419465594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/modulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/modulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Found entity 1: modulator" {  } { { "../hdl/tx/modulator.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/modulator.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chip_bit_ctr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chip_bit_ctr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chip_bit_ctr " "Found entity 1: chip_bit_ctr" {  } { { "../hdl/tx/chip_bit_ctr.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chip_bit_ctr.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/pkgs/wire_shuffler_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/pkgs/wire_shuffler_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wire_shuffler_pkg (SystemVerilog) " "Found design unit 1: wire_shuffler_pkg (SystemVerilog)" {  } { { "../hdl/pkgs/wire_shuffler_pkg.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/pkgs/wire_shuffler_pkg.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/pkgs/spreading_factors_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/pkgs/spreading_factors_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spreading_factors_pkg (SystemVerilog) " "Found design unit 1: spreading_factors_pkg (SystemVerilog)" {  } { { "../hdl/pkgs/spreading_factors_pkg.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/pkgs/spreading_factors_pkg.sv" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/booth/calc_partial_product.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/booth/calc_partial_product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calc_partial_product " "Found entity 1: calc_partial_product" {  } { { "../hdl/booth/calc_partial_product.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/calc_partial_product.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/booth/booth_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/booth/booth_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 booth_mul " "Found entity 1: booth_mul" {  } { { "../hdl/booth/booth_mul.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/booth_mul.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/piso.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/piso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piso " "Found entity 1: piso" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/negedge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/negedge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negedge_detector " "Found entity 1: negedge_detector" {  } { { "../hdl/misc/negedge_detector.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/negedge_detector.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/interfaces/tx_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/interfaces/tx_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_if " "Found entity 1: tx_if" {  } { { "../hdl/interfaces/tx_if.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/interfaces/tx_if.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702419465605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419465605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx " "Elaborating entity \"tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702419465899 ""}
{ "Error" "EVRFX_SV_1027_UNCONVERTED" "wire_shuffler_pkg.sv(46) " "SystemVerilog error at wire_shuffler_pkg.sv(46): assignments to unpacked arrays must be aggregate expressions" {  } { { "../hdl/pkgs/wire_shuffler_pkg.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/pkgs/wire_shuffler_pkg.sv" 46 0 0 } }  } 0 10673 "SystemVerilog error at %1!s!: assignments to unpacked arrays must be aggregate expressions" 0 0 "Analysis & Synthesis" 0 -1 1702419466027 ""}
{ "Error" "EVRFX_SV_1065_UNCONVERTED" "wire_shuffler_pkg.sv(46) " "SystemVerilog error at wire_shuffler_pkg.sv(46): cannot assign or compare packed values to unpacked values or vice versa" {  } { { "../hdl/pkgs/wire_shuffler_pkg.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/pkgs/wire_shuffler_pkg.sv" 46 0 0 } }  } 0 10710 "SystemVerilog error at %1!s!: cannot assign or compare packed values to unpacked values or vice versa" 0 0 "Analysis & Synthesis" 0 -1 1702419466027 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702419466030 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Projects/DCSK/DCSK/DCSK/tx_synth/output_files/tx.map.smsg " "Generated suppressed messages file G:/Projects/DCSK/DCSK/DCSK/tx_synth/output_files/tx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419466055 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702419466111 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 13 00:17:46 2023 " "Processing ended: Wed Dec 13 00:17:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702419466111 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702419466111 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702419466111 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419466111 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702419466699 ""}
