<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de rvcsr.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rvcsr_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rvcsr.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rvcsr_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : RVCSR</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : CSR listing for Hazard3</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef _HARDWARE_REGS_RVCSR_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define _HARDWARE_REGS_RVCSR_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Register    : RVCSR_MSTATUS</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Description : Machine status register</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a483614b4b3c9751057fab60170c3c286">   19</a></span><span class="preprocessor">#define RVCSR_MSTATUS_OFFSET _u(0x00000300)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeb0a5b488beff55f144e28c25618a366">   20</a></span><span class="preprocessor">#define RVCSR_MSTATUS_BITS   _u(0x00221888)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab90dc10231397d8d0184de24ac3f887d">   21</a></span><span class="preprocessor">#define RVCSR_MSTATUS_RESET  _u(0x00001800)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Field       : RVCSR_MSTATUS_TW</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Description : Timeout wait. When 1, attempting to execute a WFI instruction</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//               in U-mode will instantly cause an illegal instruction</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//               exception.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0de04c03f734a6e82db781a3171eaac6">   27</a></span><span class="preprocessor">#define RVCSR_MSTATUS_TW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a335349dc43bbd327a6b919942b5ab133">   28</a></span><span class="preprocessor">#define RVCSR_MSTATUS_TW_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7e2a7d9d3075ebea0058018aa12edbdd">   29</a></span><span class="preprocessor">#define RVCSR_MSTATUS_TW_MSB    _u(21)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a56a96a1ee3f69278b076cf5ed2479c8d">   30</a></span><span class="preprocessor">#define RVCSR_MSTATUS_TW_LSB    _u(21)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa02c766f698e59f62c3cbaf336a0af9b">   31</a></span><span class="preprocessor">#define RVCSR_MSTATUS_TW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// Field       : RVCSR_MSTATUS_MPRV</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// Description : Modify privilege. If 1, loads and stores behave as though the</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">//               current privilege level were `mpp`. This includes physical</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">//               memory protection checks, and the privilege level asserted on</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">//               the system bus alongside the load/store address.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae5657f95f68f519042af4aaa1ab4f3f1">   38</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPRV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1bfbbcd0b62966ec9079fbdd4f997844">   39</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPRV_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab9724eff2894a8f022dfed2107869826">   40</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPRV_MSB    _u(17)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aec957912dffdc1dcbc3679b03e03f246">   41</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPRV_LSB    _u(17)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab9c3f01264f3a244c44c4e618633844a">   42</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPRV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">// Field       : RVCSR_MSTATUS_MPP</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">// Description : Previous privilege level. Can store the values 3 (M-mode) or 0</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//               (U-mode). If another value is written, hardware rounds to the</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//               nearest supported mode.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acfb0ecec3909806007f4eb31af107eb1">   48</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPP_RESET  _u(0x3)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2793d7ac33bdc2f1704d9b322553b632">   49</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPP_BITS   _u(0x00001800)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af9309495da34b5d595f621e032237fc9">   50</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPP_MSB    _u(12)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a44410780efd27e74b7337de42486a378">   51</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPP_LSB    _u(11)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a23a89242dd37f789247161d734367962">   52</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">// Field       : RVCSR_MSTATUS_MPIE</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// Description : Previous interrupt enable. Readable and writable. Is set to the</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//               current value of `mstatus.mie` on trap entry. Is set to 1 on</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//               trap return.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a03b0765b790f2ab4caaea031da30ea8f">   58</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPIE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3514ecce398ecb282648c431ec280620">   59</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPIE_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a871475117e8c05bd979f5aae31afe246">   60</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPIE_MSB    _u(7)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a171af5b06461fa2daf1d050898bb3189">   61</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPIE_LSB    _u(7)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2e392c5940aa3ddaa4a96755ca8098f4">   62</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MPIE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// Field       : RVCSR_MSTATUS_MIE</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">// Description : Interrupt enable. Readable and writable. Is set to 0 on trap</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">//               entry. Is set to the current value of `mstatus.mpie` on trap</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">//               return.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8436b7163283721cdc7cf23712cdc5df">   68</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MIE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6ba429610003cd64afa1c6d2c1ffff39">   69</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MIE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a656e39ace80a8e9c15b130c9d1d45832">   70</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MIE_MSB    _u(3)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a05a5819148e4bff2e63d42f1668c2ab3">   71</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MIE_LSB    _u(3)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa7267fe36da10ae67c6aed6d9808fc0e">   72</a></span><span class="preprocessor">#define RVCSR_MSTATUS_MIE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">// Register    : RVCSR_MISA</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// Description : Summary of ISA extension support</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">//               On RP2350, Hazard3&#39;s full `-march` string is:</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">//               `rv32ima_zicsr_zifencei_zba_zbb_zbs_zbkb_zca_zcb_zcmp`</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">//</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">//               Note Zca is equivalent to the C extension in this case; all</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">//               instructions from the RISC-V C extension relevant to a 32-bit</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">//               non-floating-point processor are supported. On older toolchains</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">//               which do not support the Zc extensions, the appropriate</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">//               `-march` string is: `rv32imac_zicsr_zifencei_zba_zbb_zbs_zbkb`</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">//</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">//               In addition the following custom extensions are configured:</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//               Xh3bm, Xh3power, Xh3irq, Xh3pmpm</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ade94f69e8c82882e74f68073a1c020b3">   88</a></span><span class="preprocessor">#define RVCSR_MISA_OFFSET _u(0x00000301)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5f13f0da0eb02c9109646af406bc7509">   89</a></span><span class="preprocessor">#define RVCSR_MISA_BITS   _u(0xc0b511bf)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a11690db60f59248b44e243e629bd6dc5">   90</a></span><span class="preprocessor">#define RVCSR_MISA_RESET  _u(0x40901105)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">// Field       : RVCSR_MISA_MXL</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">// Description : Value of 0x1 indicates this is a 32-bit processor.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5c5c6359330eecb0229ab237a8d0dfb6">   94</a></span><span class="preprocessor">#define RVCSR_MISA_MXL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adbf9f32c9422c5735139b4a61e0c90ae">   95</a></span><span class="preprocessor">#define RVCSR_MISA_MXL_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a428afc233f7b6073b4f1c9c2c33dea95">   96</a></span><span class="preprocessor">#define RVCSR_MISA_MXL_MSB    _u(31)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a67e3e08c976566adf0052484bb3ba321">   97</a></span><span class="preprocessor">#define RVCSR_MISA_MXL_LSB    _u(30)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7669f248732a902fac986585a3a97cfa">   98</a></span><span class="preprocessor">#define RVCSR_MISA_MXL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">// Field       : RVCSR_MISA_X</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">// Description : Value of 1 indicates nonstandard extensions are present. (Xh3b</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//               bit manipulation, and custom sleep and interrupt control CSRs)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8ef6b60bc360be3d2b9b335d5a990e5e">  103</a></span><span class="preprocessor">#define RVCSR_MISA_X_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa1474c91adadc93c0310f4689a667f9b">  104</a></span><span class="preprocessor">#define RVCSR_MISA_X_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abb7c8885a07cb945ecd1a4a23815a1df">  105</a></span><span class="preprocessor">#define RVCSR_MISA_X_MSB    _u(23)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aed2c5a2d50c10512bd46d5cfad2d5984">  106</a></span><span class="preprocessor">#define RVCSR_MISA_X_LSB    _u(23)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7ecb91985130d6a0de4aa1b73ea6b7ae">  107</a></span><span class="preprocessor">#define RVCSR_MISA_X_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">// Field       : RVCSR_MISA_V</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// Description : Vector extension (not implemented).</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3af70cd00e3f607f2018490fb9e8d7ae">  111</a></span><span class="preprocessor">#define RVCSR_MISA_V_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a86ea7899fad36e55d9f8ecc72df26063">  112</a></span><span class="preprocessor">#define RVCSR_MISA_V_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0344deb56cf9a565b3efc03073494f65">  113</a></span><span class="preprocessor">#define RVCSR_MISA_V_MSB    _u(21)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9a29b4d58e5f2cf69815b8428d2a5d71">  114</a></span><span class="preprocessor">#define RVCSR_MISA_V_LSB    _u(21)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae121d80b7aac4be987945bfbc703f8a1">  115</a></span><span class="preprocessor">#define RVCSR_MISA_V_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">// Field       : RVCSR_MISA_U</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">// Description : Value of 1 indicates U-mode is implemented.</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a04bdb62f2eac37b0e7b025547170d04b">  119</a></span><span class="preprocessor">#define RVCSR_MISA_U_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a74b67d4b7dc2eaa21dc36cd84a35819b">  120</a></span><span class="preprocessor">#define RVCSR_MISA_U_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a565e0f87b316ee3addc774eeaa435580">  121</a></span><span class="preprocessor">#define RVCSR_MISA_U_MSB    _u(20)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaef65f3b7acf551f4f42b048e40c92e8">  122</a></span><span class="preprocessor">#define RVCSR_MISA_U_LSB    _u(20)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3ace1567741b6502031e7168b53010b5">  123</a></span><span class="preprocessor">#define RVCSR_MISA_U_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">// Field       : RVCSR_MISA_S</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">// Description : Supervisor extension (not implemented).</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acda7dca1ea297c5d47f858d5223dd0f8">  127</a></span><span class="preprocessor">#define RVCSR_MISA_S_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad489b27f426c7c9ea8643d41012d5606">  128</a></span><span class="preprocessor">#define RVCSR_MISA_S_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acf46b0667a88d7c8fdb2f97ed1d47e24">  129</a></span><span class="preprocessor">#define RVCSR_MISA_S_MSB    _u(18)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa5c322a6aa5c063ffea370d7bcc041ea">  130</a></span><span class="preprocessor">#define RVCSR_MISA_S_LSB    _u(18)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4163d333ee07ed9e014c3fb57cdb6ac4">  131</a></span><span class="preprocessor">#define RVCSR_MISA_S_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// Field       : RVCSR_MISA_Q</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">// Description : Quad-precision floating point extension (not implemented).</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a53d46b79ac11b10180f464c4a93183ba">  135</a></span><span class="preprocessor">#define RVCSR_MISA_Q_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a973ac64b95ad6cd21750545de1742a94">  136</a></span><span class="preprocessor">#define RVCSR_MISA_Q_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3d3d2f1bcea96ad3732cd51bdc58990e">  137</a></span><span class="preprocessor">#define RVCSR_MISA_Q_MSB    _u(16)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9b617801201092c21d6d6f4529c73bde">  138</a></span><span class="preprocessor">#define RVCSR_MISA_Q_LSB    _u(16)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae08f5059d95ab29cb2c4bd5ebc65d38f">  139</a></span><span class="preprocessor">#define RVCSR_MISA_Q_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// Field       : RVCSR_MISA_M</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">// Description : Value of 1 indicates the M extension (integer multiply/divide)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">//               is implemented.</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a97e0b0153708f6b27ecbc251d6abc588">  144</a></span><span class="preprocessor">#define RVCSR_MISA_M_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a52cf86c50e6b78744a2dd77da9b262ae">  145</a></span><span class="preprocessor">#define RVCSR_MISA_M_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2f45ea3f6dd9f8a00b258a734f7e7c8f">  146</a></span><span class="preprocessor">#define RVCSR_MISA_M_MSB    _u(12)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1c3d9dfacc69d02b676ae02752b8bb65">  147</a></span><span class="preprocessor">#define RVCSR_MISA_M_LSB    _u(12)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a501e272212d2577d01fc2207518ac5d5">  148</a></span><span class="preprocessor">#define RVCSR_MISA_M_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">// Field       : RVCSR_MISA_I</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">// Description : Value of 1 indicates the RVI base ISA is implemented (as</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">//               opposed to RVE)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a04b7a78e4837d7de9298af0f83ca90d1">  153</a></span><span class="preprocessor">#define RVCSR_MISA_I_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3b499ea8a83c0a5dc2f9fc9da6f30dbb">  154</a></span><span class="preprocessor">#define RVCSR_MISA_I_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a809bf338947eeec3f682bb792ad570a8">  155</a></span><span class="preprocessor">#define RVCSR_MISA_I_MSB    _u(8)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a41f98acae8bfeae389edde1a62fc6fdf">  156</a></span><span class="preprocessor">#define RVCSR_MISA_I_LSB    _u(8)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1a2347b40247a13a68ab8f7d81af3c32">  157</a></span><span class="preprocessor">#define RVCSR_MISA_I_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">// Field       : RVCSR_MISA_H</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">// Description : Hypervisor extension (not implemented, I agree it would be</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">//               pretty cool on a microcontroller through).</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac8ffb8b596662bfeecd06e0d617b85a2">  162</a></span><span class="preprocessor">#define RVCSR_MISA_H_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abbd5593688b6f95ba0904fc8d55ff26b">  163</a></span><span class="preprocessor">#define RVCSR_MISA_H_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a33125525c6548350811775ba39571037">  164</a></span><span class="preprocessor">#define RVCSR_MISA_H_MSB    _u(7)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8fcc2cbc38b3504d56e68b29ed073132">  165</a></span><span class="preprocessor">#define RVCSR_MISA_H_LSB    _u(7)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a25761a124b560e573535c141ad0530fc">  166</a></span><span class="preprocessor">#define RVCSR_MISA_H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">// Field       : RVCSR_MISA_F</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">// Description : Single-precision floating point extension (not implemented).</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae588c6952769791625944ce780f010c2">  170</a></span><span class="preprocessor">#define RVCSR_MISA_F_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8bc8a472c14624076bda348d006ce384">  171</a></span><span class="preprocessor">#define RVCSR_MISA_F_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6038e3e91707b01aa9abc2e7af59f9eb">  172</a></span><span class="preprocessor">#define RVCSR_MISA_F_MSB    _u(5)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2ecea2f8bc2d2ad1eda41f5a7bf6e11c">  173</a></span><span class="preprocessor">#define RVCSR_MISA_F_LSB    _u(5)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a994510c5ecc9b14ff60b6b0ed49478a1">  174</a></span><span class="preprocessor">#define RVCSR_MISA_F_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">// Field       : RVCSR_MISA_E</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// Description : RV32E/64E base ISA (not implemented).</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a20a3404c3a243aa78d1b4f2111bb09b1">  178</a></span><span class="preprocessor">#define RVCSR_MISA_E_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a47fdcb3acb352d15026f1aaf8ff621bd">  179</a></span><span class="preprocessor">#define RVCSR_MISA_E_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab833c598ce4766d50c7b74b712962705">  180</a></span><span class="preprocessor">#define RVCSR_MISA_E_MSB    _u(4)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa0ea8de5fcf323e1704c9b117335eaca">  181</a></span><span class="preprocessor">#define RVCSR_MISA_E_LSB    _u(4)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7e1e13ae55046b6d7e145867769eb9fe">  182</a></span><span class="preprocessor">#define RVCSR_MISA_E_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">// Field       : RVCSR_MISA_D</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">// Description : Double-precision floating point extension (not implemented).</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1d0322b2ced61a1dc1c251ac73731d20">  186</a></span><span class="preprocessor">#define RVCSR_MISA_D_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a25c576ccaedd33951dfa9b1fc929c0cc">  187</a></span><span class="preprocessor">#define RVCSR_MISA_D_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3c8ad5ba5ca8a521b681c8d2b1b1ee8b">  188</a></span><span class="preprocessor">#define RVCSR_MISA_D_MSB    _u(3)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6334e2788d5cfa8325b11deb1653e060">  189</a></span><span class="preprocessor">#define RVCSR_MISA_D_LSB    _u(3)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a218a42cc72115cbb5fd368d6c3ca84e2">  190</a></span><span class="preprocessor">#define RVCSR_MISA_D_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">// Field       : RVCSR_MISA_C</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">// Description : Value of 1 indicates the C extension (compressed instructions)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">//               is implemented.</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af7360c909fb258fa629a47ac6b0c2c78">  195</a></span><span class="preprocessor">#define RVCSR_MISA_C_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1c95bb353fffdf43c02f42d460753dc6">  196</a></span><span class="preprocessor">#define RVCSR_MISA_C_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af92b289820cdcb61b9575ed5325e26da">  197</a></span><span class="preprocessor">#define RVCSR_MISA_C_MSB    _u(2)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a51c98c44fcfbaeca016d44d71532786e">  198</a></span><span class="preprocessor">#define RVCSR_MISA_C_LSB    _u(2)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ade5f7936545dca1e44f068aa00e6f4f8">  199</a></span><span class="preprocessor">#define RVCSR_MISA_C_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">// Field       : RVCSR_MISA_B</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">// Description : Value of 1 indicates the B extension (bit manipulation) is</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">//               implemented. B is the combination of Zba, Zbb and Zbs.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">//</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">//               Hazard3 implements all of these extensions, but the definition</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//               of B as ZbaZbbZbs did not exist at the point this version of</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">//               Hazard3 was taped out. This bit was reserved-0 at that point.</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">//               Therefore this bit reads as 0.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a50ca30cb4ddaed5116fd0d60b91f64ef">  209</a></span><span class="preprocessor">#define RVCSR_MISA_B_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4a84d844b7caf988095c26bb04e811c9">  210</a></span><span class="preprocessor">#define RVCSR_MISA_B_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8ee235b3e564ba9227dd194bfa3438ae">  211</a></span><span class="preprocessor">#define RVCSR_MISA_B_MSB    _u(1)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa831806aaadb885e29481bf995c10f42">  212</a></span><span class="preprocessor">#define RVCSR_MISA_B_LSB    _u(1)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a40eb852c008088f77f0fe5b9028113c6">  213</a></span><span class="preprocessor">#define RVCSR_MISA_B_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">// Field       : RVCSR_MISA_A</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">// Description : Value of 1 indicates the A extension (atomics) is implemented.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad8030dfe4d3bebb2999c9eb964097d73">  217</a></span><span class="preprocessor">#define RVCSR_MISA_A_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3f3327b38e0de63a18488e12cfe178ec">  218</a></span><span class="preprocessor">#define RVCSR_MISA_A_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adf2a9a2fa32d7561b7322eb52672ba09">  219</a></span><span class="preprocessor">#define RVCSR_MISA_A_MSB    _u(0)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad41f90e5a5ec2cdcad8ed32bd3dd2659">  220</a></span><span class="preprocessor">#define RVCSR_MISA_A_LSB    _u(0)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa5d9f8a0291ed93eb226e8bbfa9c5c01">  221</a></span><span class="preprocessor">#define RVCSR_MISA_A_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">// Register    : RVCSR_MEDELEG</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">// Description : Machine exception delegation register. Not implemented, as no</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">//               S-mode support.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac8a596da9ff5d2e95f623bf3a4c9d3cc">  226</a></span><span class="preprocessor">#define RVCSR_MEDELEG_OFFSET _u(0x00000302)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a870c36459c5609530be6e563c5cd10b1">  227</a></span><span class="preprocessor">#define RVCSR_MEDELEG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a129e9b9abebc7cebe2e2a928aded7b25">  228</a></span><span class="preprocessor">#define RVCSR_MEDELEG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a105e789f249fb8e9d1e1e07ae4a9f87b">  229</a></span><span class="preprocessor">#define RVCSR_MEDELEG_MSB    _u(31)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae073ba5752a3cd713d5d719e650dc5a9">  230</a></span><span class="preprocessor">#define RVCSR_MEDELEG_LSB    _u(0)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af1bbad01531086438ea203eebbec52dd">  231</a></span><span class="preprocessor">#define RVCSR_MEDELEG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">// Register    : RVCSR_MIDELEG</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">// Description : Machine interrupt delegation register. Not implemented, as no</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">//               S-mode support.</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4dab6742e4c78ee4ed99ecfb7825b726">  236</a></span><span class="preprocessor">#define RVCSR_MIDELEG_OFFSET _u(0x00000303)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab47cd8095d251332bddf1595877aa2ea">  237</a></span><span class="preprocessor">#define RVCSR_MIDELEG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaa2cad12d7adb6e2a7a52656a6b68b08">  238</a></span><span class="preprocessor">#define RVCSR_MIDELEG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae9564b14d52f3eb5e65c2b7d4f8b8616">  239</a></span><span class="preprocessor">#define RVCSR_MIDELEG_MSB    _u(31)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac143c424e2c6f3d646187b11ebf187ad">  240</a></span><span class="preprocessor">#define RVCSR_MIDELEG_LSB    _u(0)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2c721c1e2c0d2d8dd9d0056617d7b016">  241</a></span><span class="preprocessor">#define RVCSR_MIDELEG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">// Register    : RVCSR_MIE</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">// Description : Machine interrupt enable register</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abfd5a16fcb6bb5aed051123b868cd2ad">  245</a></span><span class="preprocessor">#define RVCSR_MIE_OFFSET _u(0x00000304)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abdf7e2714069fde608d3cb6c8ec54c48">  246</a></span><span class="preprocessor">#define RVCSR_MIE_BITS   _u(0x00000888)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4537c67389f14b2707cb5817474fddb6">  247</a></span><span class="preprocessor">#define RVCSR_MIE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">// Field       : RVCSR_MIE_MEIE</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// Description : External interrupt enable. The processor transfers to the</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">//               external interrupt vector when `mie.meie`, `mip.meip` and</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">//               `mstatus.mie` are all 1.</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">//</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">//               Hazard3 has internal registers to individually filter external</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">//               interrupts (see `meiea`), but this standard control can be used</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">//               to mask all external interrupts at once.</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac95e0bd25a551fe637037fbc244a99df">  257</a></span><span class="preprocessor">#define RVCSR_MIE_MEIE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a93a41fb5653c8700d17c88437dcb30dc">  258</a></span><span class="preprocessor">#define RVCSR_MIE_MEIE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0580b508a75d91f54bed1c75443a7e21">  259</a></span><span class="preprocessor">#define RVCSR_MIE_MEIE_MSB    _u(11)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#addd8db8639df2d6c52752f9d4b677142">  260</a></span><span class="preprocessor">#define RVCSR_MIE_MEIE_LSB    _u(11)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afb502a06945cc403622b62026e151cfe">  261</a></span><span class="preprocessor">#define RVCSR_MIE_MEIE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">// Field       : RVCSR_MIE_MTIE</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">// Description : Timer interrupt enable. The processor transfers to the timer</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">//               interrupt vector when `mie.mtie`, `mip.mtip` and `mstatus.mie`</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">//               are all 1, unless a software or external interrupt request is</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">//               also both pending and enabled at this time.</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6e6efc0326c402a8e50993d1830dcdb9">  268</a></span><span class="preprocessor">#define RVCSR_MIE_MTIE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2c8f93418726f39ef26727b82d83863f">  269</a></span><span class="preprocessor">#define RVCSR_MIE_MTIE_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6464b4361b4eb6b9c9596e4ce2b81f37">  270</a></span><span class="preprocessor">#define RVCSR_MIE_MTIE_MSB    _u(7)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6b2ca85415795844c98378d3c4394b8d">  271</a></span><span class="preprocessor">#define RVCSR_MIE_MTIE_LSB    _u(7)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0994923c2627385dec4d86c757c1382c">  272</a></span><span class="preprocessor">#define RVCSR_MIE_MTIE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">// Field       : RVCSR_MIE_MSIE</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">// Description : Software interrupt enable. The processor transfers to the</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">//               software interrupt vector when `mie.msie`, `mip.msip` and</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">//               `mstatus.mie` are all 1, unless an external interrupt request</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">//               is also both pending and enabled at this time.</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6206fcfb8459f6ba8c9404f157ada846">  279</a></span><span class="preprocessor">#define RVCSR_MIE_MSIE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0ac969e114d1520479131991b2735e2a">  280</a></span><span class="preprocessor">#define RVCSR_MIE_MSIE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2a9748507b9095eaa5ddccf76ecf46cc">  281</a></span><span class="preprocessor">#define RVCSR_MIE_MSIE_MSB    _u(3)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab9dd85b029bc2212bf2c42c17830ebeb">  282</a></span><span class="preprocessor">#define RVCSR_MIE_MSIE_LSB    _u(3)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab881aefcca602febf9095067363ce703">  283</a></span><span class="preprocessor">#define RVCSR_MIE_MSIE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">// Register    : RVCSR_MTVEC</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">// Description : Machine trap handler base address.</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1bdad5c8b9c4cb438514dff4f479c051">  287</a></span><span class="preprocessor">#define RVCSR_MTVEC_OFFSET _u(0x00000305)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa9c2511f21675fdc1e167ee290e1cee0">  288</a></span><span class="preprocessor">#define RVCSR_MTVEC_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a065933b7425165fb153d572554d8238d">  289</a></span><span class="preprocessor">#define RVCSR_MTVEC_RESET  _u(0x00007ffc)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">// Field       : RVCSR_MTVEC_BASE</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">// Description : The upper 30 bits of the trap vector address (2 LSBs are</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">//               implicitly 0). Must be 64-byte-aligned if vectoring is enabled.</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">//               Otherwise, must be 4-byte-aligned.</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ade022c1b0d0d92052550d4caa5566fa3">  295</a></span><span class="preprocessor">#define RVCSR_MTVEC_BASE_RESET  _u(0x00001fff)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a51bb6e19fc353162366d9088a3e402fd">  296</a></span><span class="preprocessor">#define RVCSR_MTVEC_BASE_BITS   _u(0xfffffffc)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeae2551b5da7ccde9f00927e06198385">  297</a></span><span class="preprocessor">#define RVCSR_MTVEC_BASE_MSB    _u(31)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa3b8d50eab37bab9ba56c8587fe8da89">  298</a></span><span class="preprocessor">#define RVCSR_MTVEC_BASE_LSB    _u(2)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3d027cd7562dcc62f854eb1f55085aa0">  299</a></span><span class="preprocessor">#define RVCSR_MTVEC_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">// Field       : RVCSR_MTVEC_MODE</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">// Description : If 0 (direct mode), all traps set pc to the trap vector base.</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">//               If 1 (vectored), exceptions set pc to the trap vector base, and</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">//               interrupts set pc to 4 times the interrupt cause (3=soft IRQ,</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">//               7=timer IRQ, 11=external IRQ).</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">//</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">//               The upper bit is hardwired to zero, so attempting to set mode</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">//               to 2 or 3 will result in a value of 0 or 1 respectively.</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">//               0x0 -&gt; Direct entry to mtvec</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">//               0x1 -&gt; Vectored entry to a 16-entry jump table starting at mtvec</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afe679397115675c49da40212870afb40">  311</a></span><span class="preprocessor">#define RVCSR_MTVEC_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0e486f0469521830cdd55a55c9525446">  312</a></span><span class="preprocessor">#define RVCSR_MTVEC_MODE_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9a69d9b348b1295256ec2b18d963b86f">  313</a></span><span class="preprocessor">#define RVCSR_MTVEC_MODE_MSB    _u(1)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa755f0273bd4c2f45032045348e5bd70">  314</a></span><span class="preprocessor">#define RVCSR_MTVEC_MODE_LSB    _u(0)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7a0228aaf5e3c6401d172c982c47305f">  315</a></span><span class="preprocessor">#define RVCSR_MTVEC_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5fc7ec8f24126931e885fd674d7534ae">  316</a></span><span class="preprocessor">#define RVCSR_MTVEC_MODE_VALUE_DIRECT _u(0x0)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a93ba902d8514b43b1971c6441a34d08a">  317</a></span><span class="preprocessor">#define RVCSR_MTVEC_MODE_VALUE_VECTORED _u(0x1)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">// Register    : RVCSR_MCOUNTEREN</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">// Description : Counter enable. Control access to counters from U-mode. Not to</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">//               be confused with mcountinhibit.</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6be38f1a381d767a7f30de53d71d557e">  322</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_OFFSET _u(0x00000306)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a960958deb3ba1eea69e7027e43b42016">  323</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac8ac5c875ba0e105e47d4888a0d6d0e3">  324</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">// Field       : RVCSR_MCOUNTEREN_IR</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">// Description : If 1, U-mode is permitted to access the `instret`/`instreth`</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">//               instruction retire counter CSRs. Otherwise, U-mode accesses to</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">//               these CSRs will trap.</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afc3b8d794a414fcb1b3c849a3e26bfe2">  330</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_IR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ada883b63c9b74eed541fe4023db57e69">  331</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_IR_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa1b684a5ada49b1a6636cb5873e5be70">  332</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_IR_MSB    _u(2)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab751f25a9addfaa231f9f0f4a4b479e0">  333</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_IR_LSB    _u(2)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a543c0bdbc9aa0f2f37cfdb94856bf5de">  334</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_IR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">// Field       : RVCSR_MCOUNTEREN_TM</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">// Description : No hardware effect, as the `time`/`timeh` CSRs are not</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">//               implemented. However, this field still exists, as M-mode</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">//               software can use it to track whether it should emulate U-mode</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">//               attempts to access those CSRs.</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a960aae317baf3489f6e40ca4c4a04544">  341</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_TM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1a94f73fa8cb23fc8c58b671daaf3051">  342</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_TM_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a29a87f3e63ce10c3fe65d71261cd4524">  343</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_TM_MSB    _u(1)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a320c24c6538246dfa4d0ceb5b9c1cf80">  344</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_TM_LSB    _u(1)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1f7d201faedfb026d3697280f73d74d8">  345</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_TM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">// Field       : RVCSR_MCOUNTEREN_CY</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">// Description : If 1, U-mode is permitted to access the `cycle`/`cycleh` cycle</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">//               counter CSRs. Otherwise, U-mode accesses to these CSRs will</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">//               trap.</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac33bdbcdb10089a77a5a3fdd37a8664e">  351</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_CY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a457c24e0fb2107fe6e771586e22b97a0">  352</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_CY_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2798aba10e4cf8a675d03cd9d12e29d2">  353</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_CY_MSB    _u(0)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acd5169056aed458dc09fa038cf0e0db5">  354</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_CY_LSB    _u(0)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac6956e13f52fbd43cf84c792d96d4389">  355</a></span><span class="preprocessor">#define RVCSR_MCOUNTEREN_CY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">// Register    : RVCSR_MENVCFG</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">// Description : Machine environment configuration register, low half</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ada4724ce74b29d53f3544f7129d7ecb7">  359</a></span><span class="preprocessor">#define RVCSR_MENVCFG_OFFSET _u(0x0000030a)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af157e9fc481d52692003a3cc38790286">  360</a></span><span class="preprocessor">#define RVCSR_MENVCFG_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af34c3d3a97cfa16cf58d163b1f17fa70">  361</a></span><span class="preprocessor">#define RVCSR_MENVCFG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">// Field       : RVCSR_MENVCFG_FIOM</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">// Description : When set, fence instructions in modes less privileged than</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">//               M-mode which specify that IO memory accesses are ordered will</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">//               also cause ordering of main memory accesses.</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">//</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">//               FIOM is hardwired to zero on Hazard3, because S-mode is not</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">//               supported, and because fence instructions execute as NOPs (with</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">//               the exception of `fence.i`)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7fdd55ada1fff73f4771ca570f032e32">  371</a></span><span class="preprocessor">#define RVCSR_MENVCFG_FIOM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a31e377fd761b6cd83b88597232d57c3b">  372</a></span><span class="preprocessor">#define RVCSR_MENVCFG_FIOM_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a549b8eb9a1680c3ca7279d2bb8de210b">  373</a></span><span class="preprocessor">#define RVCSR_MENVCFG_FIOM_MSB    _u(0)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1b87a64387a025c43750a334bab553ec">  374</a></span><span class="preprocessor">#define RVCSR_MENVCFG_FIOM_LSB    _u(0)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac6816ac209ee9be01991917467606d34">  375</a></span><span class="preprocessor">#define RVCSR_MENVCFG_FIOM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">// Register    : RVCSR_MSTATUSH</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">// Description : High half of mstatus, hardwired to 0.</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6a711500d28db24db8b35e8854447588">  379</a></span><span class="preprocessor">#define RVCSR_MSTATUSH_OFFSET _u(0x00000310)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0bb85aca1681389283067124b2b65823">  380</a></span><span class="preprocessor">#define RVCSR_MSTATUSH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaaf62c43c3a70d0ea203f3ea80520571">  381</a></span><span class="preprocessor">#define RVCSR_MSTATUSH_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a35ae05aaacb91fc8f9af4ca56632ae94">  382</a></span><span class="preprocessor">#define RVCSR_MSTATUSH_MSB    _u(31)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab2183319ce54811cb509ac83bd22dd38">  383</a></span><span class="preprocessor">#define RVCSR_MSTATUSH_LSB    _u(0)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a58b2d2b2267b2c1e78d965c3723c4c85">  384</a></span><span class="preprocessor">#define RVCSR_MSTATUSH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">// Register    : RVCSR_MENVCFGH</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">// Description : Machine environment configuration register, high half</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">//</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">//               This register is fully reserved, as Hazard3 does not implement</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">//               the relevant extensions. It is implemented as hardwired-0.</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a22c077969e0450efdb336d3207fc7fa2">  391</a></span><span class="preprocessor">#define RVCSR_MENVCFGH_OFFSET _u(0x0000031a)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9c1961a6535861e7123428cc26c89ce6">  392</a></span><span class="preprocessor">#define RVCSR_MENVCFGH_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af5cb655473982ddb1b3b82f1ef26af28">  393</a></span><span class="preprocessor">#define RVCSR_MENVCFGH_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adafb8a7ce2277715109b9ec35029aeb6">  394</a></span><span class="preprocessor">#define RVCSR_MENVCFGH_MSB    _u(31)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a23c94315d5c4034a1b4db987a13d8516">  395</a></span><span class="preprocessor">#define RVCSR_MENVCFGH_LSB    _u(0)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1fa057176c30a006418c3d197ae1e924">  396</a></span><span class="preprocessor">#define RVCSR_MENVCFGH_ACCESS &quot;-&quot;</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">// Register    : RVCSR_MCOUNTINHIBIT</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">// Description : Count inhibit register for `mcycle`/`minstret`</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afdbe4af30ec0c5d7d013ff6282a3c50a">  400</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_OFFSET _u(0x00000320)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abbe7be43b3df54ae62fb14034719c72c">  401</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_BITS   _u(0x00000005)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3a0bdf7780a77a2f6efbdbf8f3cf6fb9">  402</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_RESET  _u(0x00000005)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">// Field       : RVCSR_MCOUNTINHIBIT_IR</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">// Description : Inhibit counting of the `minstret` and `minstreth` registers.</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">//               Set by default to save power.</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8742abc85d0e61d99438131abf932ebc">  407</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_IR_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0ecd08bf96bee567e75b2795d7d42309">  408</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_IR_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a51ab7f31b5f6b0eb8ec559c90159bb08">  409</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_IR_MSB    _u(2)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6b52766d5b83a8f9df7979b520558ed2">  410</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_IR_LSB    _u(2)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5b42933e0940d5600621be4d63c6549a">  411</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_IR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">// Field       : RVCSR_MCOUNTINHIBIT_CY</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">// Description : Inhibit counting of the `mcycle` and `mcycleh` registers. Set</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">//               by default to save power.</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8c327bcd18bce422b93cddbee5f043bd">  416</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_CY_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a442f0df9ecf302064d378039377ee8b7">  417</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_CY_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a13edcd2f6562adaaab0f916b49f75db3">  418</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_CY_MSB    _u(0)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3b377c38a1906637a62d5edcee87f665">  419</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_CY_LSB    _u(0)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4182e36b40d09a7f8e826b1b1d21ee38">  420</a></span><span class="preprocessor">#define RVCSR_MCOUNTINHIBIT_CY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">// Register    : RVCSR_MHPMEVENT3</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0f831f17262cf5672362ebc07a879361">  424</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT3_OFFSET _u(0x00000323)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a80227be4b866c09e54c9c7b41e30b449">  425</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a51325f226061dc792dbf1c5bdd42d073">  426</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a71c2b65a0d3a977ba02acad058ccb315">  427</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT3_MSB    _u(31)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3cdb798b69854b787d3c69fc2274df61">  428</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT3_LSB    _u(0)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af5b6d4dd3351a0799dffdfc8edb3033c">  429</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">// Register    : RVCSR_MHPMEVENT4</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aca6f00be4f65a2b6f0f14e9924f9c725">  433</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT4_OFFSET _u(0x00000324)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aae04ac1b2357fe0d448dc7150211802f">  434</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT4_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0a9531cbfcac520eab542bac6b5b401e">  435</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a27e18fecb14678ce64b028beea5047c9">  436</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT4_MSB    _u(31)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad542aaee930a874156fef4ab5f9dd4e7">  437</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT4_LSB    _u(0)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac48378a4f7d5b110eb3ce65e4e16d281">  438</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT4_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">// Register    : RVCSR_MHPMEVENT5</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a957f0e467402cf2592f800f003efabf9">  442</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT5_OFFSET _u(0x00000325)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4d3b9a11b9b0f226b24abb1156987c1c">  443</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT5_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a37e1953103b84fdaf678a4431c430b8d">  444</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adfcdc4064f1271bbfef9b6bae6ffa4cb">  445</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT5_MSB    _u(31)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a29c4535ff36ccc45534be1cb43122800">  446</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT5_LSB    _u(0)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa219753001447d00e2fa8c485f95ade3">  447</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT5_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">// Register    : RVCSR_MHPMEVENT6</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9e958665e07e4484a3fee0e610641d8c">  451</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT6_OFFSET _u(0x00000326)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5763f240c3bcff3de9728f74ee4a3325">  452</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT6_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8ac310752b52b245ba699277ebd01f81">  453</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a055c005f2d05c13655cfffbbb6e442f7">  454</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT6_MSB    _u(31)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a845e26c25f93b7d3028209dc74c050fa">  455</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT6_LSB    _u(0)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a70576c57fa9c3db890c38a2cd6f38948">  456</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT6_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">// Register    : RVCSR_MHPMEVENT7</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a36de7eed1e8c60e730194de393c58d63">  460</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT7_OFFSET _u(0x00000327)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab7be6dcbe45b80aca5a62f4056011675">  461</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT7_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5a762739a348d895a2567e4a7f5b689c">  462</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a119de50f46cde63b8ce6a43ca7b858ea">  463</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT7_MSB    _u(31)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac3f2abee03d9abef03fb86dc5ce6bba2">  464</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT7_LSB    _u(0)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac816992259aa44ae8c887f6ca523bf97">  465</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT7_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">// Register    : RVCSR_MHPMEVENT8</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a423a0807ed2d1a7ea49084e5117b2a04">  469</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT8_OFFSET _u(0x00000328)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a69553a54d69bdf34d321462ceb6a0f7e">  470</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT8_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aecaf68424990465f2317f7a4c6838d72">  471</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT8_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aea95ab79ce875fa8142c4bf68a1312e6">  472</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT8_MSB    _u(31)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af3d7e1ef07e1bf9fbb9de27b3b5671b5">  473</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT8_LSB    _u(0)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a628bc944efa382b99ec6690de6fe8368">  474</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT8_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">// Register    : RVCSR_MHPMEVENT9</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afc500a61a72bd572a429bec8ef8e43ff">  478</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT9_OFFSET _u(0x00000329)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aed8a93a466a10813092a5017cfccc565">  479</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT9_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0664d2c7879f30da9c690d5292a2c96e">  480</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT9_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a14251aa598e3b6cb48722a63d0b77361">  481</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT9_MSB    _u(31)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a46fc347efa598957344c6c2e17bcb488">  482</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT9_LSB    _u(0)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3e5d0e5cc9ae41e528a02901394a3254">  483</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT9_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">// Register    : RVCSR_MHPMEVENT10</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8257819e43f8a55199c918f0d4fffcba">  487</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT10_OFFSET _u(0x0000032a)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afbdcfc8ec84dbce94f1c0ff9d2f2b500">  488</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT10_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a81f910e75031c5ed1258ec36a7d8dc84">  489</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT10_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac68aee3fcbb4c7b51513d2264980a156">  490</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT10_MSB    _u(31)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a708b062b76eef0c6ddb93efdebb4dda6">  491</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT10_LSB    _u(0)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a66036b8643d6b343b491b5c21d91e53a">  492</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT10_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">// Register    : RVCSR_MHPMEVENT11</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3e4c47448e10f8a1345dcdf72937ea1b">  496</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT11_OFFSET _u(0x0000032b)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae1aafbbd95a340b525ef9e5cdaead9c4">  497</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT11_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5f457086c290105c075e1cbbf6dc04d5">  498</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT11_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1bd8897bb8783cd6f85eb4b2c2243f67">  499</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT11_MSB    _u(31)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad5e09dfe6758409f419306eccf301465">  500</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT11_LSB    _u(0)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abb4270c181725e2c5f3b55a5b0a68a77">  501</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT11_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">// Register    : RVCSR_MHPMEVENT12</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a162d488d1ed4ccef31b55bf361886a51">  505</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT12_OFFSET _u(0x0000032c)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a952c3166f0f2d7e848ed78d1a2795a8a">  506</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT12_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9a05e8cb16973e40fae4da34f3263eda">  507</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT12_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5901a3594d3ed7b22d06b418fd8de90d">  508</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT12_MSB    _u(31)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab06b913fba5be481259e1287bbf2c3fd">  509</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT12_LSB    _u(0)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3177e29bfda2b2cfac05f2a6efe0636e">  510</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT12_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">// Register    : RVCSR_MHPMEVENT13</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acd8b71e3f39f96451898a3414457d92e">  514</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT13_OFFSET _u(0x0000032d)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#accb7287290342d7e9b0b79eee4411322">  515</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT13_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac778167e6ed9d4b548bcc1f4b8f830ad">  516</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT13_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac48f56c442558ba6d51ea3145923fab8">  517</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT13_MSB    _u(31)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a14186cac84e8a723084614309ffd6ea2">  518</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT13_LSB    _u(0)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a58d2b2b688e269cc417a9810d82f3ed2">  519</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT13_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">// Register    : RVCSR_MHPMEVENT14</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae408c38c5bdf0793c97efbbe7cf6e397">  523</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT14_OFFSET _u(0x0000032e)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa7a6f0f217383740312b1aa7f1b73e76">  524</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT14_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8115caa693c13f223871c7a4cc973a94">  525</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT14_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a05d8e4010e155021bdb8ad291a72f4ea">  526</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT14_MSB    _u(31)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab8752e75f87d6eee0f74c02a3a5eed80">  527</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT14_LSB    _u(0)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3d9bc63ae4d5a85f7aa09888c9dedd44">  528</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT14_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">// Register    : RVCSR_MHPMEVENT15</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7eb73761192746087f9d4e504f910d59">  532</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT15_OFFSET _u(0x0000032f)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a92d965ae0992aa4b2290df11ba61634d">  533</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT15_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7c6a75d6e985a4a14fcd82986ee39dfe">  534</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT15_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6a0dc6ee213ea283800290d958fd22b5">  535</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT15_MSB    _u(31)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a57d521aea498a657b600aa1f490d8f4b">  536</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT15_LSB    _u(0)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaf5413d956f065365144da0e182d46da">  537</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT15_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">// Register    : RVCSR_MHPMEVENT16</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5d2f0ead61517148c74ebbaa9d93c9af">  541</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT16_OFFSET _u(0x00000330)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a373fde82eee9ccbce659fa68ab82af36">  542</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT16_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae95ca64d9f196842380bf0116ae6dcf9">  543</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT16_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#addd41154ab4fb048905150819f7b1de5">  544</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT16_MSB    _u(31)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1cce3e4832d185799b91a2d7405f1df4">  545</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT16_LSB    _u(0)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6350ae42b3fb825b54ef7de6084f993f">  546</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT16_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">// Register    : RVCSR_MHPMEVENT17</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a776b582b42770e45d9332387842d24da">  550</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT17_OFFSET _u(0x00000331)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac937d3538e7de7506182b108c9b87b59">  551</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT17_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a215bbd3847086153ae69a22872037f5d">  552</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT17_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adf5ed153a184df0a10ac62608ab19a58">  553</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT17_MSB    _u(31)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aef017391a3afde88ccd1a47496ae19ac">  554</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT17_LSB    _u(0)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1574217bb5b5b1fbd9b93656adca8e4d">  555</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT17_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">// Register    : RVCSR_MHPMEVENT18</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a13aeba8026c2e244a4270899d8b8f754">  559</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT18_OFFSET _u(0x00000332)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa391806c15aa13244176b768f61585ed">  560</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT18_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeaa3ad736e62830d2b832129662196e0">  561</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT18_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7c3c10e7ec8af950432c46f22f73e679">  562</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT18_MSB    _u(31)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a55b547043dd5c4ab942bb079ff693bc6">  563</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT18_LSB    _u(0)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2a37442ca7fa4adc07eb58401df7998d">  564</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT18_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">// Register    : RVCSR_MHPMEVENT19</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a24d5cf02fed09e8589dce94d8dd67925">  568</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT19_OFFSET _u(0x00000333)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad0bb5bf24fd871c91a0182051b77d040">  569</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT19_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae55f28e0a31f9fbcb005e44d5b74711d">  570</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT19_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae78c40aebc3ce22f67853cdf944ece9b">  571</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT19_MSB    _u(31)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9352294609f67ed45c2e926d66de4c91">  572</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT19_LSB    _u(0)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3a80df3214f3415e4c65a3bc30f584a1">  573</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT19_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">// Register    : RVCSR_MHPMEVENT20</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae3dd930841ae7ea19276b040d8166a06">  577</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT20_OFFSET _u(0x00000334)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9c823dfb5feb91f86aab07fb46ff1c2c">  578</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT20_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a146e34ea43b5a3180ddaf47dc2304f95">  579</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT20_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3ec87e450cbadd86aa10d992cc554b38">  580</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT20_MSB    _u(31)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4a865a00238d14f525e5de859755e876">  581</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT20_LSB    _u(0)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad58d195045791e244e45e8ab9c47e8c9">  582</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT20_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">// Register    : RVCSR_MHPMEVENT21</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a48c57ccb6d52f541f3019ad3a10cad68">  586</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT21_OFFSET _u(0x00000335)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afd46acaafc268a9979f1858223bcab5d">  587</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT21_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaad6d07e70cb213bba4ab1afaf97b5a5">  588</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT21_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a741f26c85383e88663dac87ea5e853a1">  589</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT21_MSB    _u(31)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af1d7767751d8acf07f0dc89b5740169a">  590</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT21_LSB    _u(0)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6f0933d687a52c8ff3d8adc1b247f021">  591</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT21_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">// Register    : RVCSR_MHPMEVENT22</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae7bf51efd0386863dcd84ba4d985d76b">  595</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT22_OFFSET _u(0x00000336)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4373605267fe284303bfd0cdc4ba5b10">  596</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT22_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a07025aca2e2202c2e856e1df5ab4bc5b">  597</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT22_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab457d8ddc2fc69cda8f658b1801843ae">  598</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT22_MSB    _u(31)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3916e9b92d2166b8418076ebf0a6864a">  599</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT22_LSB    _u(0)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9d91928d7cca12c78b3aa41d3125581f">  600</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT22_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">// Register    : RVCSR_MHPMEVENT23</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab950cfc11138a84ad981a0edf3f8a331">  604</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT23_OFFSET _u(0x00000337)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2ecbf24c383a08f1a4a3f9e9696725d7">  605</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT23_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6c7830815b6b5cf156262b3800e34779">  606</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT23_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a00c2c0675af1580770950eb83ba74173">  607</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT23_MSB    _u(31)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8521548ae8fbd50b4633504bc3db0673">  608</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT23_LSB    _u(0)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aef7692d583aa528a2d752e202b31e766">  609</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT23_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">// Register    : RVCSR_MHPMEVENT24</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0c7ad2de52abb778ba6040d53f135b63">  613</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT24_OFFSET _u(0x00000338)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5fe1b4af680d4ca3095e62496810845c">  614</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT24_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acd0bd9c22edb870d9cdf7fdc2126aac4">  615</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT24_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a03fc90736948e535ace56932125cc840">  616</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT24_MSB    _u(31)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa0db0083d09a90811482eed249df8200">  617</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT24_LSB    _u(0)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0369616a0d58d429c9bca5a43f0efc13">  618</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT24_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">// Register    : RVCSR_MHPMEVENT25</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a622c2bd82dc6d071755760b80b85542a">  622</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT25_OFFSET _u(0x00000339)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a412b9cd5a3a4d99a4ec0e45c5fb09eba">  623</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT25_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab0b10ea98bd7c666f39e490eeff8a74a">  624</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT25_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8639919a2ab987d7ab4e1de489ce0751">  625</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT25_MSB    _u(31)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab32c211ef41e1b89b6238938e0e8bb40">  626</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT25_LSB    _u(0)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4f349de9c36331b65f3ae1625bffb11f">  627</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT25_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">// Register    : RVCSR_MHPMEVENT26</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2b75059869c17482e01694db69935489">  631</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT26_OFFSET _u(0x0000033a)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab43e77e3133480a4830e1695a9f614c1">  632</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT26_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa95fa1a6afb62948732b15650f4bd91e">  633</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT26_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aafb212b56d56dccff1988dd1a6a9fb07">  634</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT26_MSB    _u(31)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a05930f0f2ec28f3fc49f854816ec6a40">  635</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT26_LSB    _u(0)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a80b62650bb515139adc3b1334cbb9ae8">  636</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT26_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">// Register    : RVCSR_MHPMEVENT27</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a735a6b49afd32c4fdcd7cb207268a443">  640</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT27_OFFSET _u(0x0000033b)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a84f8c3702293168680f50714fdf8f00b">  641</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT27_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aea1f77005df83be3abe36f91dda92315">  642</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT27_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a415693e501fea12de097c70cc2241f95">  643</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT27_MSB    _u(31)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af0481a6c4ddeeb038a969955a37e1122">  644</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT27_LSB    _u(0)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8b5dda7708ca38d75463f54b09d01c89">  645</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT27_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">// Register    : RVCSR_MHPMEVENT28</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aadb3960aac70e83f08e96477f7c93fcc">  649</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT28_OFFSET _u(0x0000033c)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae04378262cd4ac3bfeb2f46c2cd38a7d">  650</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT28_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac5b2528e42771d75d61292e2d1ff61ab">  651</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT28_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac970b74997e359ff42fee48fc4bc2006">  652</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT28_MSB    _u(31)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a811fe80c56a8b5b0da083437ca60c705">  653</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT28_LSB    _u(0)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a051f296e3ff0df37a22771556c8259ec">  654</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT28_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">// Register    : RVCSR_MHPMEVENT29</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab3fad9fa90e73c7f9318dd9648b1cb08">  658</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT29_OFFSET _u(0x0000033d)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad54bd4ba88799d4d6d609a27117ae926">  659</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT29_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1224b0703110c30e7ba5dd23b13ae27c">  660</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT29_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad66bbc8927cde66a175dec7f2ba7254f">  661</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT29_MSB    _u(31)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aca4a7a3f7b6aa563c6785116b03045bc">  662</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT29_LSB    _u(0)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5950b5ee50284800b6d282e89f3277ec">  663</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT29_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">// Register    : RVCSR_MHPMEVENT30</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad2744216734ecb4d6c5c588a01dd2093">  667</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT30_OFFSET _u(0x0000033e)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5f4ec46adcaf431bb3d4a26dea907017">  668</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT30_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af5516d53bde9686bf5ba672a363c4f47">  669</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT30_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8c84567bd4460eaa57d1394c5beb6d43">  670</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT30_MSB    _u(31)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a64f4ef9c351ed4d376c4fbee6a781eda">  671</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT30_LSB    _u(0)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a86ec1db99c213dcc727efbe4c193412f">  672</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT30_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">// Register    : RVCSR_MHPMEVENT31</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">// Description : Extended performance event selector, hardwired to 0.</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afd9b584d1f31da6c55d1ac3a25815534">  676</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT31_OFFSET _u(0x0000033f)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7fbc95faae295c6db42bd56a7adf9f1d">  677</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT31_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a02dca0782f8da2518caf8c6ccf1f90aa">  678</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT31_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a31416d879ced67b92c53fdfb37f49b95">  679</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT31_MSB    _u(31)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1691b6d8f6ec52bdfa44a11ac20e68c3">  680</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT31_LSB    _u(0)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5bda319b5a860ffcada5fbd4a4592155">  681</a></span><span class="preprocessor">#define RVCSR_MHPMEVENT31_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">// Register    : RVCSR_MSCRATCH</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">// Description : Scratch register for machine trap handlers.</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">//</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">//               32-bit read/write register with no specific hardware function.</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">//               Software may use this to do a fast save/restore of a core</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">//               register in a trap handler.</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae8fff667f508fc61e83c174617b976d5">  689</a></span><span class="preprocessor">#define RVCSR_MSCRATCH_OFFSET _u(0x00000340)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a08a2238a6399c3282b86387900d04eee">  690</a></span><span class="preprocessor">#define RVCSR_MSCRATCH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae6b6fd8f9770d270d732a47a75d4b504">  691</a></span><span class="preprocessor">#define RVCSR_MSCRATCH_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3b65c643d32f394ea814fef83f3b4796">  692</a></span><span class="preprocessor">#define RVCSR_MSCRATCH_MSB    _u(31)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8a2ce6235cb2a4f04c93fb3d14a7d4f0">  693</a></span><span class="preprocessor">#define RVCSR_MSCRATCH_LSB    _u(0)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a485237177a8b7ec00f3f41a2fad107a4">  694</a></span><span class="preprocessor">#define RVCSR_MSCRATCH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">// Register    : RVCSR_MEPC</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">// Description : Machine exception program counter.</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">//</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">//               When entering a trap, the current value of the program counter</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">//               is recorded here. When executing an `mret`, the processor jumps</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">//               to `mepc`. Can also be read and written by software.</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a96f5a375f5b7464c4d12d1938f702c3a">  702</a></span><span class="preprocessor">#define RVCSR_MEPC_OFFSET _u(0x00000341)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aca62a1e0017d5b552f0896010c8ea310">  703</a></span><span class="preprocessor">#define RVCSR_MEPC_BITS   _u(0xfffffffc)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af2215db195f2fad13169fd4c5097f279">  704</a></span><span class="preprocessor">#define RVCSR_MEPC_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a81432ac89433c6ea53e87dea9dc48bd4">  705</a></span><span class="preprocessor">#define RVCSR_MEPC_MSB    _u(31)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a86cb333eeac13c8aa7833c0085e85f61">  706</a></span><span class="preprocessor">#define RVCSR_MEPC_LSB    _u(2)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0098568753a0365465f1e9133a8c81e5">  707</a></span><span class="preprocessor">#define RVCSR_MEPC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">// Register    : RVCSR_MCAUSE</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">// Description : Machine trap cause. Set when entering a trap to indicate the</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">//               reason for the trap. Readable and writable by software.</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a55e032dfce4eaa5445a1044e3a434542">  712</a></span><span class="preprocessor">#define RVCSR_MCAUSE_OFFSET _u(0x00000342)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a36cb3b75d180cb290c3ff5b57bda4b23">  713</a></span><span class="preprocessor">#define RVCSR_MCAUSE_BITS   _u(0x8000000f)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa0fb669167f05d2b7bf16451a1812627">  714</a></span><span class="preprocessor">#define RVCSR_MCAUSE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">// Field       : RVCSR_MCAUSE_INTERRUPT</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">// Description : If 1, the trap was caused by an interrupt. If 0, it was caused</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">//               by an exception.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab0ccc3fab5ee09809e5ab2ea2b665ad9">  719</a></span><span class="preprocessor">#define RVCSR_MCAUSE_INTERRUPT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae7f78af624bc932654bf96bf18c63430">  720</a></span><span class="preprocessor">#define RVCSR_MCAUSE_INTERRUPT_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0179b6a8c5835040ce362032975e44af">  721</a></span><span class="preprocessor">#define RVCSR_MCAUSE_INTERRUPT_MSB    _u(31)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8248725fe5cc10c5bfc658dedbeadd7a">  722</a></span><span class="preprocessor">#define RVCSR_MCAUSE_INTERRUPT_LSB    _u(31)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5f86fc8c7f975a85134c34c3b9e62fbe">  723</a></span><span class="preprocessor">#define RVCSR_MCAUSE_INTERRUPT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">// Field       : RVCSR_MCAUSE_CODE</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">// Description : If `interrupt` is set, `code` indicates the index of the bit in</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">//               mip that caused the trap (3=soft IRQ, 7=timer IRQ, 11=external</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">//               IRQ). Otherwise, `code` is set according to the cause of the</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">//               exception.</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">//               0x0 -&gt; Instruction fetch was misaligned. Will never fire on RP2350, since the C extension is enabled.</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">//               0x1 -&gt; Instruction access fault. Instruction fetch failed a PMP check, or encountered a downstream bus fault, and then passed the point of no speculation.</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">//               0x2 -&gt; Illegal instruction was executed (including illegal CSR accesses)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">//               0x3 -&gt; Breakpoint. An ebreak instruction was executed when the relevant dcsr.ebreak bit was clear.</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">//               0x4 -&gt; Load address misaligned. Hazard3 requires natural alignment of all accesses.</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">//               0x5 -&gt; Load access fault. A load failed a PMP check, or encountered a downstream bus error.</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">//               0x6 -&gt; Store/AMO address misaligned. Hazard3 requires natural alignment of all accesses.</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">//               0x7 -&gt; Store/AMO access fault. A store/AMO failed a PMP check, or encountered a downstream bus error. Also set if an AMO is attempted on a region that does not support atomics (on RP2350, anything but SRAM).</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">//               0x8 -&gt; Environment call from U-mode.</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">//               0xb -&gt; Environment call from M-mode.</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af498ae74a9262c77a0ac572a08cf6ab8">  740</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa7e390ff5eff6c4c74398ab0bf2bc203">  741</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6ab4e2b63fa9c69351dbaa5dcb083379">  742</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_MSB    _u(3)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1f28e1b8a782902fb7087cb49d7a439f">  743</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_LSB    _u(0)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2a26fe2634fb376d1f64b5cfdc640670">  744</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8cb3b42f2d71f4898525951d96179817">  745</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_VALUE_INSTR_ALIGN _u(0x0)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3603c527084d3bd700778dc66e044276">  746</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_VALUE_INSTR_FAULT _u(0x1)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad95b1753f6ace2b772446455eadba938">  747</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_VALUE_ILLEGAL_INSTR _u(0x2)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac64f1fb4cf71691826c10a7072388bbd">  748</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_VALUE_BREAKPOINT _u(0x3)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7fdbfbda7b879acbe3a58198dd7f802d">  749</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_VALUE_LOAD_ALIGN _u(0x4)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0245db79ecb7fee94118be49e5f496fd">  750</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_VALUE_LOAD_FAULT _u(0x5)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad390a875ae370a3f5c02b67a761d6fce">  751</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_VALUE_STORE_ALIGN _u(0x6)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9b68d9241328b2d2afdfd1467316121b">  752</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_VALUE_STORE_FAULT _u(0x7)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab72f5aaf9c7c1281babdbeb458300a50">  753</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_VALUE_U_ECALL _u(0x8)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af88d68323b8013a348e6af47e300788b">  754</a></span><span class="preprocessor">#define RVCSR_MCAUSE_CODE_VALUE_M_ECALL _u(0xb)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">// Register    : RVCSR_MTVAL</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">// Description : Machine bad address or instruction. Hardwired to zero.</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a38b998f48186b3d1c86a21b9147777c7">  758</a></span><span class="preprocessor">#define RVCSR_MTVAL_OFFSET _u(0x00000343)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa42706536e142362af02127eb1aea747">  759</a></span><span class="preprocessor">#define RVCSR_MTVAL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a42b51f16de6b39a23dd956b29c0c9187">  760</a></span><span class="preprocessor">#define RVCSR_MTVAL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9df8a733b6c2655d8ce8e2ca9d82485c">  761</a></span><span class="preprocessor">#define RVCSR_MTVAL_MSB    _u(31)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aee064a7256b97d9cbe333c167ce2eda2">  762</a></span><span class="preprocessor">#define RVCSR_MTVAL_LSB    _u(0)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac1346586e7c9fe534bf4d8993af4ace4">  763</a></span><span class="preprocessor">#define RVCSR_MTVAL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">// Register    : RVCSR_MIP</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">// Description : Machine interrupt pending</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a94cec0ea64ea1b4e8832edf1cf7071f1">  767</a></span><span class="preprocessor">#define RVCSR_MIP_OFFSET _u(0x00000344)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2de0c313a6f84b35dbef33f31aaf0ff9">  768</a></span><span class="preprocessor">#define RVCSR_MIP_BITS   _u(0x00000888)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aee5abd695ae23395ee233df7dc33346b">  769</a></span><span class="preprocessor">#define RVCSR_MIP_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">// Field       : RVCSR_MIP_MEIP</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment">// Description : External interrupt pending. The processor transfers to the</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">//               external interrupt vector when `mie.meie`, `mip.meip` and</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">//               `mstatus.mie` are all 1.</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">//</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">//               Hazard3 has internal registers to individually filter which</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">//               external IRQs appear in `meip`. When `meip` is 1, this</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">//               indicates there is at least one external interrupt which is</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">//               asserted (hence pending in `mieipa`), enabled in `meiea`, and</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">//               of priority greater than or equal to the current preemption</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">//               level in `meicontext.preempt`.</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a522f059176e86ccc673764270d5bfc84">  782</a></span><span class="preprocessor">#define RVCSR_MIP_MEIP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae9ea8ab9169a3ecb91f4c06bbd825bf8">  783</a></span><span class="preprocessor">#define RVCSR_MIP_MEIP_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7995ee24d9d6f33747c1d2db35853f87">  784</a></span><span class="preprocessor">#define RVCSR_MIP_MEIP_MSB    _u(11)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0f731ec6b559ed5e8b0c3e021a50babb">  785</a></span><span class="preprocessor">#define RVCSR_MIP_MEIP_LSB    _u(11)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab7123f6ad882ccb91a2d2126c2ca29d4">  786</a></span><span class="preprocessor">#define RVCSR_MIP_MEIP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">// Field       : RVCSR_MIP_MTIP</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">// Description : Timer interrupt pending. The processor transfers to the timer</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">//               interrupt vector when `mie.mtie`, `mip.mtip` and `mstatus.mie`</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">//               are all 1, unless a software or external interrupt request is</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">//               also both pending and enabled at this time.</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1ee38168e27cb2fe7e2184fe4021fb3f">  793</a></span><span class="preprocessor">#define RVCSR_MIP_MTIP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a29f1fee38220ea1d1f491b3de73c02fb">  794</a></span><span class="preprocessor">#define RVCSR_MIP_MTIP_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2b4d9a77dc743bbe064ea489d1598806">  795</a></span><span class="preprocessor">#define RVCSR_MIP_MTIP_MSB    _u(7)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad8ef53983d01b31ecbf639260f3b828a">  796</a></span><span class="preprocessor">#define RVCSR_MIP_MTIP_LSB    _u(7)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a42f730c95885e816396b8250c6ba9c2e">  797</a></span><span class="preprocessor">#define RVCSR_MIP_MTIP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">// Field       : RVCSR_MIP_MSIP</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">// Description : Software interrupt pending. The processor transfers to the</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">//               software interrupt vector when `mie.msie`, `mip.msip` and</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">//               `mstatus.mie` are all 1, unless an external interrupt request</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">//               is also both pending and enabled at this time.</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9dfed133bf2f450d28f7ee83c7a0826a">  804</a></span><span class="preprocessor">#define RVCSR_MIP_MSIP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8d87c7ab103984995751157c0b10ed12">  805</a></span><span class="preprocessor">#define RVCSR_MIP_MSIP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4aada2166bc7750360a69118513b6ee8">  806</a></span><span class="preprocessor">#define RVCSR_MIP_MSIP_MSB    _u(3)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a002459d7ca773c47dc8b86ca9ad89921">  807</a></span><span class="preprocessor">#define RVCSR_MIP_MSIP_LSB    _u(3)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7d519056c289ee1cab6ceae02b441b2d">  808</a></span><span class="preprocessor">#define RVCSR_MIP_MSIP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">// Register    : RVCSR_PMPCFG0</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">// Description : Physical memory protection configuration for regions 0 through</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">//               3</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a06d9ef52955f31e84ec2a9a80dcec537">  813</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_OFFSET _u(0x000003a0)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad9e292700299e1d87b8885cb28a3e89e">  814</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_BITS   _u(0x9f9f9f9f)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad12dbf5eeeddc91a2fddb2070f123d83">  815</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">// Field       : RVCSR_PMPCFG0_R3_L</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">// Description : Lock region 3, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad783c98246fbbc05f62078d1048d0b83">  819</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a091d4cdd4e1315989a5cfcc5c0ec0df9">  820</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_L_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae9b7c8d00476c3f5b14e9af2fc2209a8">  821</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_L_MSB    _u(31)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acd699f675af7d55dd716152ae29436c5">  822</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_L_LSB    _u(31)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a388ae7eba5c7cce4ac6ec3056c658421">  823</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_L_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">// Field       : RVCSR_PMPCFG0_R3_A</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">// Description : Address matching type for region 3. Writing an unsupported</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8b7e3b6928e091d30456425d86a22f31">  831</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a29bb48d387ab3786c3db8be9fee39bb0">  832</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_A_BITS   _u(0x18000000)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a57a493a291e6ca7dd0c0b9a3624ac538">  833</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_A_MSB    _u(28)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad184610f77b6127d9b2c716bb71c7d70">  834</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_A_LSB    _u(27)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6b76c0fbd65b364715680c6729056708">  835</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_A_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a99f3a0e378921ec9bbc58e9be82bbacd">  836</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a25a0bd0679a87b8e118a4734a85cb777">  837</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4303a7148f1705fb19f37951c6f1194c">  838</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment">// Field       : RVCSR_PMPCFG0_R3_R</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment">// Description : Read permission for region 3. Note R and X are transposed from</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adf5d49e591abadc76ae382f5e61a3a4f">  843</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a15d5cdb6f35d0ea9c62fbcebc5af95de">  844</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_R_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0f808362a70e6da6b267117cff9075d0">  845</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_R_MSB    _u(26)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a897a15fa91c1b240564fde84e8351822">  846</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_R_LSB    _u(26)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af683bf0b8ed2792615cdcfa3ba2a1475">  847</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_R_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">// Field       : RVCSR_PMPCFG0_R3_W</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">// Description : Write permission for region 3</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3bcb238d2503cab7080a227f954e72a1">  851</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af92f9778ea9efd0f125b9bc3f410ece1">  852</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_W_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a64e998cba7c08d9dee9fd15fad533006">  853</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_W_MSB    _u(25)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9d7c58bf6dfd83ed2942fc0b5f8c5cb3">  854</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_W_LSB    _u(25)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1a1b322aa2823b0364b6d411db11341d">  855</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_W_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">// Field       : RVCSR_PMPCFG0_R3_X</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">// Description : Execute permission for region 3. Note R and X are transposed</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1b79b2ebed412657c2e792e60fae7095">  860</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aca44aa846dad3660e06ab38457d789c5">  861</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_X_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae4b5ce2f27ce19a67594394c9f5b21f9">  862</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_X_MSB    _u(24)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aef802065cbe599268c6cf6fc53af50cf">  863</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_X_LSB    _u(24)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad3a90ca9a075318c21662ed3681c598b">  864</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R3_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">// Field       : RVCSR_PMPCFG0_R2_L</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">// Description : Lock region 2, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af56342ee92c715fe2a185949efe970ca">  868</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aad6c0bbb203a5debc315512d2a6bf079">  869</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_L_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aac36cc5bc03711a8138fb4e8bea7cb9a">  870</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_L_MSB    _u(23)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a47499da104f7cc22e14bd93b6d54fcad">  871</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_L_LSB    _u(23)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ace5b18b888d6470930237e3e048ec936">  872</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_L_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">// Field       : RVCSR_PMPCFG0_R2_A</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">// Description : Address matching type for region 2. Writing an unsupported</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a94a7fb61179d810b0538c789b8214707">  880</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0084c0c41b5199d5dc60d99f8e494be1">  881</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_A_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abe7ab462e88a24cf69293305ec1b5348">  882</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_A_MSB    _u(20)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a36a8022e5b6fae73a82a0746fbc5a3af">  883</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_A_LSB    _u(19)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a609119e44dd4b90589b99939036ea916">  884</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_A_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac815513180eed9e5cf42f765cee236fe">  885</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa1b9e0740ed0e9419ce1cf5a0b9c2809">  886</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9022256e79e31358e70bc02555625229">  887</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment">// Field       : RVCSR_PMPCFG0_R2_R</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">// Description : Read permission for region 2. Note R and X are transposed from</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a886245e6ee16415b9579926e00331b16">  892</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#accdd6269d3a43203da4e6daad7153ce9">  893</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_R_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5a173f74e7fc9e35df5b32a397d7a165">  894</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_R_MSB    _u(18)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a005745812eed058318edbcdf81c9996c">  895</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_R_LSB    _u(18)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5d718e548c4cef450b93ddf9ef32fa33">  896</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_R_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment">// Field       : RVCSR_PMPCFG0_R2_W</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">// Description : Write permission for region 2</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4bb65a8f7236aaa5a37dbaef5c0b306c">  900</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af796c73b99f35010f4b600b9bbf206d5">  901</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_W_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6e49b2a280325dbd9a712ae2af81cab2">  902</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_W_MSB    _u(17)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a81a5ba9250be2a88f55460619184d9f7">  903</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_W_LSB    _u(17)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a130ef669dd9fcd41f6b0f19bf54ef1f3">  904</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_W_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">// Field       : RVCSR_PMPCFG0_R2_X</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">// Description : Execute permission for region 2. Note R and X are transposed</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a59035500765df61abd1f7cc8466aec5b">  909</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2b8ac29be8e8a994fe57636b370124e8">  910</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_X_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae2126ffb35a9aba1bec6307d1e5ca2ab">  911</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_X_MSB    _u(16)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6a07b273291c2604b6b39991b5b9d226">  912</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_X_LSB    _u(16)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abefca2edc953f72552bc303d9aa13bed">  913</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R2_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">// Field       : RVCSR_PMPCFG0_R1_L</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">// Description : Lock region 1, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad9ac6326a1157366369652c12025d8eb">  917</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa28e773c9074a4400967d074afe08968">  918</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_L_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af0104cc1434827eb8c025f11df38a4da">  919</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_L_MSB    _u(15)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8b74e32c363f652a38b83cb2b7c36abb">  920</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_L_LSB    _u(15)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a59b0489dd64f28233e006884771e7eb2">  921</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_L_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">// Field       : RVCSR_PMPCFG0_R1_A</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">// Description : Address matching type for region 1. Writing an unsupported</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a88b6eac72f5cc34854c790f15a09a4b6">  929</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af0de3d873186fd4a5dbb60fa5e652a94">  930</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_A_BITS   _u(0x00001800)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aff8b2c53cdf75a82973cdad72bdff30d">  931</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_A_MSB    _u(12)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a33cca1a40d8bc665bc63bb3a87c2dcf7">  932</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_A_LSB    _u(11)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3d9227cbe98ab4e77cd0af41feccc425">  933</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_A_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a02fc01a7abe1c761c2f4e8d227eb137e">  934</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ada80c34734c4357809eeec89430cceb4">  935</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a25c0d1bef30a4feea6ee0d9d621c023b">  936</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">// Field       : RVCSR_PMPCFG0_R1_R</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">// Description : Read permission for region 1. Note R and X are transposed from</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6eeba218c22774e99986f29c411a9574">  941</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8262a27cabf9cd2cde0ca6a5d01ab0d6">  942</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_R_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa705abc7cee4849a4e03b3ef891de027">  943</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_R_MSB    _u(10)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2c6580a6ec667a8fca526fbb62e1edd5">  944</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_R_LSB    _u(10)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab78fb4266607100a75e64c626048a924">  945</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_R_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">// Field       : RVCSR_PMPCFG0_R1_W</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">// Description : Write permission for region 1</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a40fd6fe1e7d2b630ae66a913a9a7ee38">  949</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1102e6589c546ff1992e1b76bece2528">  950</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_W_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a59243fa0ecdc220ee29183f3c9278d13">  951</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_W_MSB    _u(9)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a50ef65d6fe7a4b0dc183d389bc006953">  952</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_W_LSB    _u(9)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a64d26686b33f96f08fbbfba2951c8fce">  953</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_W_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">// Field       : RVCSR_PMPCFG0_R1_X</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">// Description : Execute permission for region 1. Note R and X are transposed</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2e7b0f427644a7ad6c7b363ea593da44">  958</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2bcfd22abc76a25734ed36875a18c6d0">  959</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_X_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a42e9387750b33b662c2ee7c65e8a78a8">  960</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_X_MSB    _u(8)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac68febb195b95163b5cb56ad40448e78">  961</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_X_LSB    _u(8)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7e0fd16854fd554e5580767f5fca082f">  962</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R1_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">// Field       : RVCSR_PMPCFG0_R0_L</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">// Description : Lock region 0, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7cfa2e703348bda799d7244ef34b938a">  966</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a22e2eac42255253c3af9c9a162e33a3b">  967</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_L_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5e4559d92aa611bf5616e4363b930c45">  968</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_L_MSB    _u(7)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9efeb2e807b9acd1dd917c6b61d842ab">  969</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_L_LSB    _u(7)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a88752e82be2c3d1294e695acd4eab124">  970</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_L_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">// Field       : RVCSR_PMPCFG0_R0_A</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">// Description : Address matching type for region 0. Writing an unsupported</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8253e1a85228d743737f2228f9e0c36e">  978</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adcf8ddf5ef288fad022717ad34c24490">  979</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_A_BITS   _u(0x00000018)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad7edbd98f737440c8c012aae1595bfbb">  980</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_A_MSB    _u(4)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab81f8e99ac25d5a31d7796e0f05b0a50">  981</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_A_LSB    _u(3)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a54824a743cc7c5c6de8e73c569e009e9">  982</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_A_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab0d09118986e8f89f999dea89594a53e">  983</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af2230aaafd32314e3b7b0d5473be084b">  984</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa63c3f05adcfe7f7c2d4ecff968b9ea1">  985</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">// Field       : RVCSR_PMPCFG0_R0_R</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">// Description : Read permission for region 0. Note R and X are transposed from</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afecdd3827953b821dc903e73c903d004">  990</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa38baeeeaff8dbc179a9aa8842388664">  991</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_R_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae53ad0d00f0b3ca449a4dd351c140549">  992</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_R_MSB    _u(2)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a61673852043b9f39c708a4f42121b4ba">  993</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_R_LSB    _u(2)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0d07cb4ead9a0b9fa2e54c50ca21b86b">  994</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_R_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">// Field       : RVCSR_PMPCFG0_R0_W</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">// Description : Write permission for region 0</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5bb181608f9b268c261dc7d17bd56bb6">  998</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8bbaaa7805df4c36d7e8c8cd00af27b6">  999</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_W_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aff4fd659db858cd2969f9a32f4cf1748"> 1000</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_W_MSB    _u(1)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3e2f5fce54d3d48396f6606ca81e5d47"> 1001</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_W_LSB    _u(1)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac770c86f1c45b74161dc7388683aac28"> 1002</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_W_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">// Field       : RVCSR_PMPCFG0_R0_X</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">// Description : Execute permission for region 0. Note R and X are transposed</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1b8b06c3d03470aa18bed36fba49f9e0"> 1007</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac27d394fec67b52e8f3480a6275d1f72"> 1008</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_X_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a07130f913a77a0a8dab6198cf30ac51a"> 1009</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_X_MSB    _u(0)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5e3b48de877ee1b872bca964bc53b8e2"> 1010</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_X_LSB    _u(0)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4fe7af323d9071e336e7aa7fbb81a492"> 1011</a></span><span class="preprocessor">#define RVCSR_PMPCFG0_R0_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">// Register    : RVCSR_PMPCFG1</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">// Description : Physical memory protection configuration for regions 4 through</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">//               7</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a66bc1e942c0ace8e5f41763c2697e569"> 1016</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_OFFSET _u(0x000003a1)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5a33b04458ff67c11fdbfc6ed2f71d71"> 1017</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_BITS   _u(0x9f9f9f9f)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9477b840897a32b03d2c769b37a765fe"> 1018</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">// Field       : RVCSR_PMPCFG1_R7_L</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">// Description : Lock region 7, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa913bace94445d09a513de4e50cfe91e"> 1022</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4de3aec6db09f18b233efa91d085d730"> 1023</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_L_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a73e1196ac418c8834bc74e0a7f9900e9"> 1024</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_L_MSB    _u(31)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae3e794b9a078121e12d1d23c918a0d27"> 1025</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_L_LSB    _u(31)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af266a63fa4dc0b6462d7fb790c6f4789"> 1026</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_L_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">// Field       : RVCSR_PMPCFG1_R7_A</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment">// Description : Address matching type for region 7. Writing an unsupported</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1f9a98f72b1d690cec35e1d311c80106"> 1034</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acc6af0c012f98ad5d7a515153ccc0c7c"> 1035</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_A_BITS   _u(0x18000000)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3325b7e11a4931c5d79754ea86d3340a"> 1036</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_A_MSB    _u(28)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaa111fd4ac033288e665a41a634a68d7"> 1037</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_A_LSB    _u(27)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3d4d8f1b8729deb97925d11ee03d84b8"> 1038</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_A_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aca1606a0f5e026ee49df32c8c38da7db"> 1039</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3efa7a8163df8e9d7722d598370bdb09"> 1040</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0dc2f4b99c4acf7e5616891299eaee4c"> 1041</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">// Field       : RVCSR_PMPCFG1_R7_R</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">// Description : Read permission for region 7. Note R and X are transposed from</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac85b7768aa95d6490a4cbae0f9aeead4"> 1046</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a55e07f9264293d76e30d9d53a8fd2114"> 1047</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_R_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad20dcef7975eef1844a4b47b6f00da33"> 1048</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_R_MSB    _u(26)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a77e26597b7aed98a0c27da98007703f3"> 1049</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_R_LSB    _u(26)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a58e194ef3237798c90672ef5647e5dff"> 1050</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_R_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">// Field       : RVCSR_PMPCFG1_R7_W</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">// Description : Write permission for region 7</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abd1e45360906ceb4d6c03a3b8376e92e"> 1054</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9dfc39e43fbe5ab65e761d8d700d4dd6"> 1055</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_W_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa243ddc3b7fb318aa2b9941eb30cac5a"> 1056</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_W_MSB    _u(25)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7033af058c1e0b6a2a8aa311db63ecc4"> 1057</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_W_LSB    _u(25)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac73ca24bbb1f059998ab451ce0b095a9"> 1058</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_W_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">// Field       : RVCSR_PMPCFG1_R7_X</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">// Description : Execute permission for region 7. Note R and X are transposed</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a63438f7c36a2b39714ed1dc0970afcda"> 1063</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a49a74daf4c4141dd5f9c71a620a34d5b"> 1064</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_X_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab8683c3474f84fc9b01eafc79f0106b9"> 1065</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_X_MSB    _u(24)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a088750c6c8dcc562260de33a5dcb6e81"> 1066</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_X_LSB    _u(24)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8c8e6b82f4745a3a89588fbc4bfb3011"> 1067</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R7_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">// Field       : RVCSR_PMPCFG1_R6_L</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">// Description : Lock region 6, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5e24202804e9aeca3d7e3ad63021375c"> 1071</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acac5ab5f41745cdd9b903098075d0d2a"> 1072</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_L_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2ca25d93f971d116fddd8072b8ee2949"> 1073</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_L_MSB    _u(23)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad664622cf0cade62ccf7a18dac6d0b3d"> 1074</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_L_LSB    _u(23)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a77533e3af5fd7e05bda0b088a212c936"> 1075</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_L_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">// Field       : RVCSR_PMPCFG1_R6_A</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">// Description : Address matching type for region 6. Writing an unsupported</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a300bcf918d163416ca67b5764cf615a7"> 1083</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a34ff600b492f689b741c318d46078624"> 1084</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_A_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acedb101a744e83bb980d8ba3db640198"> 1085</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_A_MSB    _u(20)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4282c3f9c2b7fb47de58ddb5301dbd4d"> 1086</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_A_LSB    _u(19)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa83716a24567eac98f12580eb6dd066b"> 1087</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_A_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2df5630b580dfc120cb32d28a55ad263"> 1088</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7d35d5fc7645c0b340598f5dcaa1c089"> 1089</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aed68c410b757388cb3868cdb59cede58"> 1090</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment">// Field       : RVCSR_PMPCFG1_R6_R</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment">// Description : Read permission for region 6. Note R and X are transposed from</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a84986f5f18e9793e09e50a56e1321cd8"> 1095</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3fcc3be09a86c4b4f5172e115fe56754"> 1096</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_R_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a09edb73024494369eb8450a1ce717ef4"> 1097</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_R_MSB    _u(18)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aefb6b3497accfbdddd3e15752c1d5c72"> 1098</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_R_LSB    _u(18)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a921e94139a9fcc93b7b26301b06a83e1"> 1099</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_R_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">// Field       : RVCSR_PMPCFG1_R6_W</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">// Description : Write permission for region 6</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0dd90000445e745696c1bd3942770252"> 1103</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acbf3b197561b629e5c9b5fa90e822a72"> 1104</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_W_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a624b95fd672fb59b8e82ff0cb9057e26"> 1105</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_W_MSB    _u(17)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adf0a9a3531bc7e7a19d35163f0694d11"> 1106</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_W_LSB    _u(17)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa25d8c9491572048b58edcf4335f0b33"> 1107</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_W_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">// Field       : RVCSR_PMPCFG1_R6_X</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment">// Description : Execute permission for region 6. Note R and X are transposed</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4e89930a771715415a501c0fc29d1664"> 1112</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a24858d68fc3ef7ee52f0c51ed21b10f6"> 1113</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_X_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9da5d8c12acb2b67303c6d39e32ac63f"> 1114</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_X_MSB    _u(16)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0da73780ae4e6645ae55f69b01bf0187"> 1115</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_X_LSB    _u(16)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6e7272542fa926b5870d967ad100d4a0"> 1116</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R6_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment">// Field       : RVCSR_PMPCFG1_R5_L</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment">// Description : Lock region 5, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aba9e3b614e32894b6389b74cdaf10d24"> 1120</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a620a6312f5e132e8712a7423f78341d7"> 1121</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_L_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4f3170d6e4c2bffe28bfa776e9c65444"> 1122</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_L_MSB    _u(15)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ade9fe8d864884a75e61bfba6574cc279"> 1123</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_L_LSB    _u(15)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a25f5f1ee646a032bddbd46f4eadc3af2"> 1124</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_L_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">// Field       : RVCSR_PMPCFG1_R5_A</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">// Description : Address matching type for region 5. Writing an unsupported</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acc045ea76d32212e88926eda474571d6"> 1132</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afb530dad8e163af79e7881628256aac9"> 1133</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_A_BITS   _u(0x00001800)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a73d8f4643f411fd668155342dc2a0e67"> 1134</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_A_MSB    _u(12)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aba959cd47c95632c23ff75a28b02f48f"> 1135</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_A_LSB    _u(11)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a04557e51137a75207f2029932531f2a7"> 1136</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_A_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac5ca5b2c1646a8698d8dbbe5c6e0ddec"> 1137</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8311645d5591836ccb9c00d5fbb251f6"> 1138</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a295d3746ce24a881c2708eaf53e03b5e"> 1139</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">// Field       : RVCSR_PMPCFG1_R5_R</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">// Description : Read permission for region 5. Note R and X are transposed from</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a74b36aff290d5bed3d67fb51017e34b1"> 1144</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2316eeaef85058153cce60044b22da6f"> 1145</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_R_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a329b2ba26ad7f71cd317ac080967f0f0"> 1146</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_R_MSB    _u(10)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6c5bef8c9bda226b4c4d14e4fe63dcad"> 1147</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_R_LSB    _u(10)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a95722ec2d542ea8bc94b96c987d6d26f"> 1148</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_R_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment">// Field       : RVCSR_PMPCFG1_R5_W</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">// Description : Write permission for region 5</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa778f7240530cbec9621c58654e060e4"> 1152</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adb6c754d4279d19e55d4a78f339aa12a"> 1153</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_W_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a57cc65c3a1397da42d9c5fcfa6a4ac5e"> 1154</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_W_MSB    _u(9)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5d5b3843245d2f02268cde001cb23ac8"> 1155</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_W_LSB    _u(9)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a023f5c1d98caeb3156ecc4ed5f6c9957"> 1156</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_W_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">// Field       : RVCSR_PMPCFG1_R5_X</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">// Description : Execute permission for region 5. Note R and X are transposed</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a08224bed13841e62ac6560295da0f176"> 1161</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac19a8f91a4bec5a108c429ea13ab0d70"> 1162</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_X_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac216262f5740456514aa54efd82b5193"> 1163</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_X_MSB    _u(8)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab9053fa1953458fd1ed4d2e778f7b540"> 1164</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_X_LSB    _u(8)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1f9e552371e8a95ae31fd26d5219a50a"> 1165</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R5_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">// Field       : RVCSR_PMPCFG1_R4_L</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment">// Description : Lock region 4, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab1a7a35fcb09490d81aef82bb48170f6"> 1169</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac94e118e14270a74f313c9a9f6b30937"> 1170</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_L_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a674ac5205391ba400c6065337ee6d720"> 1171</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_L_MSB    _u(7)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaf3c199418c67f0f9f6363bbaeefa7e8"> 1172</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_L_LSB    _u(7)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a39974ba4414d0ce844589b4ca6d6820f"> 1173</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_L_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">// Field       : RVCSR_PMPCFG1_R4_A</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">// Description : Address matching type for region 4. Writing an unsupported</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9d2eee7cbb20815ef06b67234b55e33d"> 1181</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6b85b431b2f3867b295c913919e5d099"> 1182</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_A_BITS   _u(0x00000018)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa76597e45d9c8593430e518140992f1e"> 1183</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_A_MSB    _u(4)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4cf97dd341c3efdd7e8ff38bf5ea88c7"> 1184</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_A_LSB    _u(3)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1baab62a6b83397b3c31a2d5733c49bd"> 1185</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_A_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae99d4c71215014f12a7c6e5ce29080ef"> 1186</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a745222a27eb14944baf67002f67c0033"> 1187</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7c618032c0e929dda9abc61a27e25201"> 1188</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">// Field       : RVCSR_PMPCFG1_R4_R</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">// Description : Read permission for region 4. Note R and X are transposed from</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abc5f2204218ff5dd1d9f593baf7b2fcb"> 1193</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1945bffe1ef8346eafaffed6599a23d8"> 1194</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_R_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac8f3467936face1ab6d320ea56fb2dab"> 1195</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_R_MSB    _u(2)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8c91842c2aa7da81b7a24d8a7c1de65b"> 1196</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_R_LSB    _u(2)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aabcded300b3e8e1de2ade1cdcd576a1f"> 1197</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_R_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">// Field       : RVCSR_PMPCFG1_R4_W</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">// Description : Write permission for region 4</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a52032589b2beaeed9c19cd8075f45e88"> 1201</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a737bf6d27f9479050b51fae7b0afd2c8"> 1202</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_W_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae1a246f5316486573eda0a77da051864"> 1203</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_W_MSB    _u(1)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad85fc55115b65be1adbda0b640e96f49"> 1204</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_W_LSB    _u(1)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a08fe5237244152beaba22c84917e3c0e"> 1205</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_W_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">// Field       : RVCSR_PMPCFG1_R4_X</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">// Description : Execute permission for region 4. Note R and X are transposed</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3af2ac88b6699e4a26a1ce9e085c08bf"> 1210</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a433afc24f19d053713b77d0de778f5b0"> 1211</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_X_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac84c3305aa8fc7a412ce850271eb8cb9"> 1212</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_X_MSB    _u(0)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acd2252cf7ec24175d40ee51fa0960195"> 1213</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_X_LSB    _u(0)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac856701307b86b51256558216470a04e"> 1214</a></span><span class="preprocessor">#define RVCSR_PMPCFG1_R4_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">// Register    : RVCSR_PMPCFG2</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">// Description : Physical memory protection configuration for regions 8 through</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">//               11</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeb7d6e42adb6b2657754d82ec03ec82a"> 1219</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_OFFSET _u(0x000003a2)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a64268cb862c2f6b45103d07986afd82c"> 1220</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_BITS   _u(0x9f9f9f9f)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a736f4345a680622d1c53259cd6b2b5a6"> 1221</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_RESET  _u(0x001f1f1f)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment">// Field       : RVCSR_PMPCFG2_R11_L</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment">// Description : Lock region 11, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a26674bdcee185e041c1e65eab9e3092b"> 1225</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a437c86f268cbd6ab7a476d5786a4897b"> 1226</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_L_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5387338d8e0de97bbc203e1f0969a4b8"> 1227</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_L_MSB    _u(31)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa16a752f9c7e3d78ea4119a679e0465d"> 1228</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_L_LSB    _u(31)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa9029b9af8f7728fe178b785fe2b4b00"> 1229</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_L_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment">// Field       : RVCSR_PMPCFG2_R11_A</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">// Description : Address matching type for region 11. Writing an unsupported</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af6d1f5d389eb4010b773168651bf23b0"> 1237</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab65465f4ff05c707aa2291be9ef33911"> 1238</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_A_BITS   _u(0x18000000)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af35a8fe545d07af8f1c96c86e33f9560"> 1239</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_A_MSB    _u(28)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac79bc919e80235f1d981d8ebab1fdd60"> 1240</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_A_LSB    _u(27)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7ac42356c455528957d2e8c410e9079e"> 1241</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_A_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#add43ed3802558f717e7d32ed0f4a2ce6"> 1242</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1df01fb80d505f8135e97a71579032df"> 1243</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a08f0a4151e05f4b03ba9875d1677076b"> 1244</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment">// Field       : RVCSR_PMPCFG2_R11_R</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment">// Description : Read permission for region 11. Note R and X are transposed from</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aea7366462fba2331b395bae90b3ef2d3"> 1249</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac0c8d331f53a899341c1d82ea8530659"> 1250</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_R_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7f99188a6e2a6cd1e7efe2108ff8029d"> 1251</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_R_MSB    _u(26)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad32db0134c9eb35f1f0c0bc7f718d1c5"> 1252</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_R_LSB    _u(26)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2517b04bb8b6d19f94abca84bb66e0f8"> 1253</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_R_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment">// Field       : RVCSR_PMPCFG2_R11_W</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">// Description : Write permission for region 11</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abd6c83e35134a367c5a87958058be89e"> 1257</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7ed1d58e459bb25b0917d22519c9be86"> 1258</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_W_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae989e366f9580d8b140740c1e658307c"> 1259</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_W_MSB    _u(25)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac9f485c581d3f67401828594bb77b7f3"> 1260</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_W_LSB    _u(25)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adb976dfb631eb8f87cc93acab8512db4"> 1261</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_W_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">// Field       : RVCSR_PMPCFG2_R11_X</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment">// Description : Execute permission for region 11. Note R and X are transposed</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8695624cbdcca942708e97118d81fd94"> 1266</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac5bc6a79f5e2cb64f98dff26d2f23398"> 1267</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_X_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2bfc0d5073d826d391624c30e1b74044"> 1268</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_X_MSB    _u(24)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aec896dd1982485ce8a2e6dd2f3d39324"> 1269</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_X_LSB    _u(24)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a08bb3efdfcf01ecb85a4f1c5817ceb3b"> 1270</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R11_X_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment">// Field       : RVCSR_PMPCFG2_R10_L</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment">// Description : Lock region 10, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac222b5428f9650fd1d6e49aec212fa10"> 1274</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab2b49336e674ea5bde6d9e8e5e5d1470"> 1275</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_L_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a457572c3aac9a88d68e735e4b115dd41"> 1276</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_L_MSB    _u(23)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a61bc8df2f8c406dd5ef97b767c2d0548"> 1277</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_L_LSB    _u(23)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0b73a32d23bc67f611b517eb2fdd50a6"> 1278</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_L_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">// Field       : RVCSR_PMPCFG2_R10_A</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">// Description : Address matching type for region 10. Writing an unsupported</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a729c73aff0724ff33695cee052e5495e"> 1286</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_A_RESET  _u(0x3)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af748c65f3ce7e7eea8c1e3a4b8dbd3d6"> 1287</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_A_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a287cf7fd62696c5c9c279cae768281fa"> 1288</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_A_MSB    _u(20)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4ac213849e7bc69e3a3123a34f714643"> 1289</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_A_LSB    _u(19)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3b90129d733babbabd47218f6d68a584"> 1290</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_A_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aabe06db82366afe43e84502eaa64c6c7"> 1291</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3dafd6aa7a6c53dddeba09be2c14cefe"> 1292</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8465bc8b0c384ab677c94e03ee0fab52"> 1293</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment">// Field       : RVCSR_PMPCFG2_R10_R</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">// Description : Read permission for region 10. Note R and X are transposed from</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9c894009dfdc08c89641f9b712229214"> 1298</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_R_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a307fe0257a376c4431c54f9e76fa3038"> 1299</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_R_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adbdee67a2b1b67da24ace5358d63bcf8"> 1300</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_R_MSB    _u(18)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2847013ba160a88680cc83c8f98e0b31"> 1301</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_R_LSB    _u(18)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7e79dc586ce7cea52cdaa393b39bde1f"> 1302</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_R_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">// Field       : RVCSR_PMPCFG2_R10_W</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">// Description : Write permission for region 10</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7399f58cca1c99a072fac094bf3b70db"> 1306</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_W_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a93b080e870c99a04e4f725103972f11d"> 1307</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_W_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a833e486cab7f0fe6f2164a58f598fe92"> 1308</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_W_MSB    _u(17)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a974a926ef905eb7c42fe96c953cdabc1"> 1309</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_W_LSB    _u(17)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2adb7292b2172e7d7a631af7b5f1de23"> 1310</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_W_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">// Field       : RVCSR_PMPCFG2_R10_X</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">// Description : Execute permission for region 10. Note R and X are transposed</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a14e3c83d2d777d9c3ff6f9392831e520"> 1315</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_X_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a051657c39e5b7e524b57ecebbb65910f"> 1316</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_X_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a079e02293323dfee42bf3adc3d1da233"> 1317</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_X_MSB    _u(16)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a83800044299ed92d474b63b1b7ba387c"> 1318</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_X_LSB    _u(16)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a83797d9b8c57fb477c276e42d2480dbd"> 1319</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R10_X_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment">// Field       : RVCSR_PMPCFG2_R9_L</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">// Description : Lock region 9, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4ea91076ea6b744c04e8174f7a1ae08b"> 1323</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a096556bcdadf1c71e1cd20e6d759d3e5"> 1324</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_L_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a26e7e292f1a93be19588c87211d876c9"> 1325</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_L_MSB    _u(15)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6d7ca6177d216f98f2ea3545aaa70741"> 1326</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_L_LSB    _u(15)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7fb911ab00f5c35e219fb83ed30dfb65"> 1327</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_L_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">// Field       : RVCSR_PMPCFG2_R9_A</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment">// Description : Address matching type for region 9. Writing an unsupported</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a841f11e0a0eee074802d1244c7a25a51"> 1335</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_A_RESET  _u(0x3)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a794ebc3edfbd806635ba2cbec486d18e"> 1336</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_A_BITS   _u(0x00001800)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2334dc0e661f2bc279ce44a200d888dc"> 1337</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_A_MSB    _u(12)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a092b3690ef2b68d6ee726238cb7c9d8c"> 1338</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_A_LSB    _u(11)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acca58ffaa71f0d8f2e6be14dde3dfe94"> 1339</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_A_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab4cc1cec492009540c1b7f6e4447a2ea"> 1340</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0959c185dcfbc1168b2bde05fd2b939b"> 1341</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7637f6b09c16091842c9bd8b671b5765"> 1342</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment">// Field       : RVCSR_PMPCFG2_R9_R</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment">// Description : Read permission for region 9. Note R and X are transposed from</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abfbc91bbbc1a5ab1fc3a377668d2d980"> 1347</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_R_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a928916d728627d9ea9e1980c412a9a0b"> 1348</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_R_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4a636bd72b0ef08682a377d08217e2a1"> 1349</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_R_MSB    _u(10)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a81cee82e22e31a2dc91015af23a5a870"> 1350</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_R_LSB    _u(10)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aea543a17573eff158b8f3c8e5fd26260"> 1351</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_R_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">// Field       : RVCSR_PMPCFG2_R9_W</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment">// Description : Write permission for region 9</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a283a9329ff46ff617cc5eb7da08ad5ea"> 1355</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_W_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a25ea200ba317e6dcf08f12b21b95ff81"> 1356</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_W_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5209bbfb039428f7270d5846201a2f31"> 1357</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_W_MSB    _u(9)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9e9424c18cd22e994587cfd105367ae5"> 1358</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_W_LSB    _u(9)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a36972bf60a23e52c9743227f0659e0b8"> 1359</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_W_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">// Field       : RVCSR_PMPCFG2_R9_X</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">// Description : Execute permission for region 9. Note R and X are transposed</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2253ebf99bf75ffe1196267db05c0300"> 1364</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_X_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a79cadc7884522f2ff32b7853980b9c07"> 1365</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_X_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa381c2f14946840b116319d49c019797"> 1366</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_X_MSB    _u(8)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a12713bfb051a0816f2a1a4740cee971b"> 1367</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_X_LSB    _u(8)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa98e7edae010e845dcbf252da65a58b1"> 1368</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R9_X_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment">// Field       : RVCSR_PMPCFG2_R8_L</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment">// Description : Lock region 8, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a91fe633fbcb68762549ada6d3ec04e98"> 1372</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7fd9f86042801d11a012114b4ab476ee"> 1373</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_L_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4f639ee3212aab263fba57e2abe98e1f"> 1374</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_L_MSB    _u(7)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab39f5d64885bc3d2d38678cc81db17a6"> 1375</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_L_LSB    _u(7)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6a7ba0aa2caa32521279c5ca6a05a508"> 1376</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_L_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment">// Field       : RVCSR_PMPCFG2_R8_A</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">// Description : Address matching type for region 8. Writing an unsupported</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a97104598589556da5216d8f13eb87f1a"> 1384</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_A_RESET  _u(0x3)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af607fc244a6b2db16d06b9e6f0e00573"> 1385</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_A_BITS   _u(0x00000018)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a517e0151887915215f307a798e209466"> 1386</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_A_MSB    _u(4)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae117ba75e63263f04f68d33226cb8106"> 1387</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_A_LSB    _u(3)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2c8a0e3226709d49e1c7b57b4efd78c3"> 1388</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_A_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a46014809747c2bf542e365b2a975b3fd"> 1389</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a72f4af3cbb6a924c1c05f5163f746ef0"> 1390</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5580f02a206dfbaf8f18ef5d7efcd6a7"> 1391</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">// Field       : RVCSR_PMPCFG2_R8_R</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">// Description : Read permission for region 8. Note R and X are transposed from</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af2c72383a5b5b213b4715f88390567bf"> 1396</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_R_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afbef3965e3771af3c844ddd78d075577"> 1397</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_R_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4531e18acd22ae650921375b75e0c009"> 1398</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_R_MSB    _u(2)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac7786da41b3c5e7bfe0b9a6d15e6a43c"> 1399</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_R_LSB    _u(2)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad66c6c348bb260a07656d761f014cc0a"> 1400</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_R_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment">// Field       : RVCSR_PMPCFG2_R8_W</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">// Description : Write permission for region 8</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a05c6bd5a094905a8e1c88edea94d9433"> 1404</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_W_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a352600d4f47159deb9cd8e0fbc009204"> 1405</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_W_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac10fcefb61dc95ab3b211ee714935935"> 1406</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_W_MSB    _u(1)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a08df07adfad4bd31de7d4ef46d0fbf1d"> 1407</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_W_LSB    _u(1)</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a33caaee84fc04012e03d663702f23ce3"> 1408</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_W_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment">// Field       : RVCSR_PMPCFG2_R8_X</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment">// Description : Execute permission for region 8. Note R and X are transposed</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4f7c65464acf9d94473e6eee1d4a9726"> 1413</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_X_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a833e5877d7f1d09067dcd1fa4da6bc65"> 1414</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_X_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad20f52d0a2750e4a5899568633aa2a7e"> 1415</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_X_MSB    _u(0)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa51e05d257f568007354c18d4315c608"> 1416</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_X_LSB    _u(0)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a170a11d91f21f9a84564f072775e3480"> 1417</a></span><span class="preprocessor">#define RVCSR_PMPCFG2_R8_X_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment">// Register    : RVCSR_PMPCFG3</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">// Description : Physical memory protection configuration for regions 12 through</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">//               15</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aba8c6169a10871738232bc2410a9ac21"> 1422</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_OFFSET _u(0x000003a3)</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a76f420e5b58d9ef0caa56d6a0a36f8c3"> 1423</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_BITS   _u(0x9f9f9f9f)</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2971ad79ec3c6eb79275d4c4b8a89a6f"> 1424</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment">// Field       : RVCSR_PMPCFG3_R15_L</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment">// Description : Lock region 15, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac32adbe65c7d03e9fca6321f5af5dcea"> 1428</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aff8c4bb6f6a9d5c962fafaa25f98c668"> 1429</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_L_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a37e96cf873b17c66cd86b9b49ec3c69a"> 1430</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_L_MSB    _u(31)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#addf575c6a0fd5f7044fbb6b3c06181d8"> 1431</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_L_LSB    _u(31)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae59e925beed55d38ef0136bb7a59e858"> 1432</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_L_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">// Field       : RVCSR_PMPCFG3_R15_A</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment">// Description : Address matching type for region 15. Writing an unsupported</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a909572882649f5dedc995aca2c591c60"> 1440</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aadbb8c60ed0b7887d00d58dcd27b6db2"> 1441</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_A_BITS   _u(0x18000000)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae5e261a99e94ee4cf90e9a4a8b4a07dc"> 1442</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_A_MSB    _u(28)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad51567650e98f2ec45c6f3f21c7cdada"> 1443</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_A_LSB    _u(27)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abd2310d1e1fa00341cd572ffda881489"> 1444</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_A_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1762cb88dea70ff216531b604fb91d78"> 1445</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aae5248d64ff8886fef30e1091bf7bcc7"> 1446</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a002a4520ff2c2d5fabde2c4271627010"> 1447</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment">// Field       : RVCSR_PMPCFG3_R15_R</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment">// Description : Read permission for region 15. Note R and X are transposed from</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4c2602d2d05a622f0be4500ee1859493"> 1452</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8ce20bbab76162dbf1af4f389879e785"> 1453</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_R_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#add991e497b7de4ecfcaca0237d541107"> 1454</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_R_MSB    _u(26)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a68f09c3680d853c1ec85ece8b62f5c4f"> 1455</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_R_LSB    _u(26)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a51405e639da15bef344f73f7ebbae8a7"> 1456</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_R_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">// Field       : RVCSR_PMPCFG3_R15_W</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment">// Description : Write permission for region 15</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad4656dc96342175f4e41da2d39f5c1f8"> 1460</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a35ab1e2e3d6cae760177eb86351dd7b5"> 1461</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_W_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aee5c05c5ef009c9f99944690b111c21c"> 1462</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_W_MSB    _u(25)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adf1abe091f4f332b72128971951f15af"> 1463</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_W_LSB    _u(25)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab73b8dd40299c9585c2cf61363a3fd10"> 1464</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_W_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment">// Field       : RVCSR_PMPCFG3_R15_X</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">// Description : Execute permission for region 15. Note R and X are transposed</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aed8c1d860e7f00c64fab327d5ad9ce38"> 1469</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac2bb42b3800414b172d26cad21dc887c"> 1470</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_X_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa0adbc4852eda7fd1d7152d9522bd2d4"> 1471</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_X_MSB    _u(24)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1f56b95eb9ce3aa7f81d67900a1edafa"> 1472</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_X_LSB    _u(24)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa4c07863f8b40b8e445b3033bf371e4d"> 1473</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R15_X_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment">// Field       : RVCSR_PMPCFG3_R14_L</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">// Description : Lock region 14, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab63ca3895d269f233e05111566b7fcaf"> 1477</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a98c9c3438bedf28986ffb394534bcef6"> 1478</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_L_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3f99e6c5f1cf1a42ec4c1ee299bba712"> 1479</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_L_MSB    _u(23)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad6d048161ab6cb10d929d84467f4834d"> 1480</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_L_LSB    _u(23)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6fc2dacc9f67094becbc3de5f626e421"> 1481</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_L_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">// Field       : RVCSR_PMPCFG3_R14_A</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment">// Description : Address matching type for region 14. Writing an unsupported</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4c646eaa50786326a05c6af226da64c0"> 1489</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a518b43f5629a0bf68fa83ccce73e8649"> 1490</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_A_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5ee6065a1f9e6b1ba21172879a47fa1b"> 1491</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_A_MSB    _u(20)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a29e7ea779eb6c2a8f4597b0c8dfaac16"> 1492</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_A_LSB    _u(19)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3d5eb7550004e9c361182598a84f4f0f"> 1493</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_A_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a528a269d019112e1e52e87eaf9d1558c"> 1494</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9ef884fbdaacaa35bd4a0c739af13b9d"> 1495</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9a74597058f6a02115472d2d31e7e3df"> 1496</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">// Field       : RVCSR_PMPCFG3_R14_R</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">// Description : Read permission for region 14. Note R and X are transposed from</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a17e7b28922ac342319b6a7683a0a3563"> 1501</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a883b220c285fda8d63c576408542210f"> 1502</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_R_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a11d448a2be6220e8d232e5175eb6c692"> 1503</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_R_MSB    _u(18)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4b758785c8e019c7f228a4fa2b1727c5"> 1504</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_R_LSB    _u(18)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1d5d388e3ece9446b4b69ea83490eeec"> 1505</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_R_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment">// Field       : RVCSR_PMPCFG3_R14_W</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment">// Description : Write permission for region 14</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abd3e738771083188682ca0d762626e09"> 1509</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a45b352d158863ce3d4989a97e7dff36d"> 1510</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_W_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeebcc188e667fe16775ac5507b6c50c6"> 1511</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_W_MSB    _u(17)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aff15599af5468489fa55992385e8dfbe"> 1512</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_W_LSB    _u(17)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a167eaf1623776bd547cfa0dc39dbe24e"> 1513</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_W_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment">// Field       : RVCSR_PMPCFG3_R14_X</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment">// Description : Execute permission for region 14. Note R and X are transposed</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a02713c390d662b1cb3ff4417d7723842"> 1518</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a80b97bb2f74f689c73e348896fbced63"> 1519</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_X_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2587ae75cd3f2a8cfc00eb6afd980734"> 1520</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_X_MSB    _u(16)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab8e88d04cbb3a9001b4c33a480e8b714"> 1521</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_X_LSB    _u(16)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5dd788fd741c4e0979445ab06967adf4"> 1522</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R14_X_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment">// Field       : RVCSR_PMPCFG3_R13_L</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment">// Description : Lock region 13, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0151ae7553b6646abe7d03222a299731"> 1526</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a10b4fe56a8df01085b6ec2892ae65443"> 1527</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_L_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adfaf8206954370873457fd57948761f9"> 1528</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_L_MSB    _u(15)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a85aef84b87f35e49427cfd29df9eb456"> 1529</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_L_LSB    _u(15)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3c20f0b5d500e5595c4ac0848371bbfa"> 1530</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_L_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">// Field       : RVCSR_PMPCFG3_R13_A</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">// Description : Address matching type for region 13. Writing an unsupported</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a26658524ad39daa46a216ad38ee43184"> 1538</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aec8af92aaf7082f29725cffb47a42497"> 1539</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_A_BITS   _u(0x00001800)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac39f08ecd7e309629a241b60e8629076"> 1540</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_A_MSB    _u(12)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aff082915337d293095944d0e0a0b1c77"> 1541</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_A_LSB    _u(11)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab43165f6bac4049b1df936a570cf73f2"> 1542</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_A_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acee7ee54d3e3163c9be04df783bc0782"> 1543</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a50f5b5ff00428110ded53ae616886128"> 1544</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab6825cd096742a225ad78dcad06934b7"> 1545</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">// Field       : RVCSR_PMPCFG3_R13_R</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment">// Description : Read permission for region 13. Note R and X are transposed from</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae102b8aac3c7b26aed77f61dead71a1e"> 1550</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a45c31902f9a4e5c6e9c32ccdb8d264e6"> 1551</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_R_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a14676d0f7aa3e67e08235977d73eb88a"> 1552</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_R_MSB    _u(10)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a009883f30a51787738bf838b99b610d5"> 1553</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_R_LSB    _u(10)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9ee6dbca9903045681bfb5ea5195ba3c"> 1554</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_R_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment">// Field       : RVCSR_PMPCFG3_R13_W</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment">// Description : Write permission for region 13</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5ce88defca6b76024e32cf63cbae1435"> 1558</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a69b1800ad5a90548385e2638610e1ace"> 1559</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_W_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae2353948a49e49f3185fd3bc5cdf775d"> 1560</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_W_MSB    _u(9)</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac1ca399839b540c3227a023da7a12075"> 1561</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_W_LSB    _u(9)</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abf161e913f5c7ec8b09f6ee2c0340c62"> 1562</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_W_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment">// Field       : RVCSR_PMPCFG3_R13_X</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment">// Description : Execute permission for region 13. Note R and X are transposed</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a37f923f402addd4e57d6943acd8bc9c0"> 1567</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaa1ac7e91b2ab46b243d7e8da742d13b"> 1568</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_X_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a134d5c7f8c4d47a2e690babaffb09f4b"> 1569</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_X_MSB    _u(8)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a097c965268888c4e964114256827040f"> 1570</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_X_LSB    _u(8)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abdaef95fb72764977b638220b8d2a167"> 1571</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R13_X_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment">// Field       : RVCSR_PMPCFG3_R12_L</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment">// Description : Lock region 12, and apply it to M-mode as well as U-mode.</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3e46db2ad82425744fbb37a9a880db4b"> 1575</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_L_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abdbd7469baacbf443c2c1b95a6ad4117"> 1576</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_L_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa5b896bbadba0af2fd095e9f2b5344af"> 1577</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_L_MSB    _u(7)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a529f397d8b0e8d21adf8523032924969"> 1578</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_L_LSB    _u(7)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a07eaf73cb1aacdb5a17734e47aaabef4"> 1579</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_L_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">// Field       : RVCSR_PMPCFG3_R12_A</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">// Description : Address matching type for region 12. Writing an unsupported</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">//               value (TOR) will set the region to OFF.</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment">//               0x0 -&gt; Disable region</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">//               0x2 -&gt; Naturally aligned 4-byte</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment">//               0x3 -&gt; Naturally aligned power-of-two (8 bytes to 4 GiB)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a503035cb7e415e1c4b17d4a7a7b95cbc"> 1587</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_A_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aba76bffa4246153a40e1272404a3616a"> 1588</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_A_BITS   _u(0x00000018)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8269cdf6d857a767cc738b7e912c9f8b"> 1589</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_A_MSB    _u(4)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9e07eada98a62ddefd6777769145ba16"> 1590</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_A_LSB    _u(3)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afc05baebf9fc7aedb7b1ef08d8ad3f8b"> 1591</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_A_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5f9007b9fa1e885677619732564fda19"> 1592</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_A_VALUE_OFF _u(0x0)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afc96688e0d60cfbbc7d7ee46caeb811f"> 1593</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_A_VALUE_NA4 _u(0x2)</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abfc87a078403f6f710a3b213e781ea1b"> 1594</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_A_VALUE_NAPOT _u(0x3)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment">// Field       : RVCSR_PMPCFG3_R12_R</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment">// Description : Read permission for region 12. Note R and X are transposed from</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">//               the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8e3acc1d9fac64b453d35fc5258e91cb"> 1599</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_R_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab1c6eeedc42196143301be311e349bea"> 1600</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_R_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae15bde9000a03b281738b3100ebaaf9d"> 1601</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_R_MSB    _u(2)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab81365bca697f3d202a06c5c60ec5248"> 1602</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_R_LSB    _u(2)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1d71e394fe5b5f8527750afe8f979ede"> 1603</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_R_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">// Field       : RVCSR_PMPCFG3_R12_W</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment">// Description : Write permission for region 12</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0b6fb39c16fc4b9b779e6d8445b0bb03"> 1607</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_W_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af7b815c248f5205ffe20c4780fe6546d"> 1608</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_W_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aea307676cd0d4329a799f08f5f8b5db5"> 1609</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_W_MSB    _u(1)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a69b6ca8bd5b848e1934f783d112e87c8"> 1610</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_W_LSB    _u(1)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a81ff3a73963b92b9f66371f58279a5f6"> 1611</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_W_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment">// Field       : RVCSR_PMPCFG3_R12_X</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment">// Description : Execute permission for region 12. Note R and X are transposed</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment">//               from the standard bit order due to erratum RP2350-E6.</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a40937915647ca53d6652532798e0beb7"> 1616</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_X_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2dda8ab5b55f1651225acce0b772c013"> 1617</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_X_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a08e494921b76ba5665f8b96aa26ab7ae"> 1618</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_X_MSB    _u(0)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a425f677332e473a2010ded370ae37a03"> 1619</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_X_LSB    _u(0)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab7f6a64bccb96dc9e3054353748aacd6"> 1620</a></span><span class="preprocessor">#define RVCSR_PMPCFG3_R12_X_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">// Register    : RVCSR_PMPADDR0</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">// Description : Physical memory protection address for region 0. Note all PMP</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aad5ad94bb2a8a20e7a56cc7b9e5d25af"> 1625</a></span><span class="preprocessor">#define RVCSR_PMPADDR0_OFFSET _u(0x000003b0)</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad0143d5e9b28fd9b7e8c803233c44c01"> 1626</a></span><span class="preprocessor">#define RVCSR_PMPADDR0_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a216e76ce01002b3aea3035d03f343f0b"> 1627</a></span><span class="preprocessor">#define RVCSR_PMPADDR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a777642206c7559b77ca62a9716c9e26a"> 1628</a></span><span class="preprocessor">#define RVCSR_PMPADDR0_MSB    _u(29)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1212af044edb7067fd77a4c16862aecf"> 1629</a></span><span class="preprocessor">#define RVCSR_PMPADDR0_LSB    _u(0)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afa95ff4e51a2ef7ae790f3a8442c0335"> 1630</a></span><span class="preprocessor">#define RVCSR_PMPADDR0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">// Register    : RVCSR_PMPADDR1</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment">// Description : Physical memory protection address for region 1. Note all PMP</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a566169ffa3ff8452a9e7fc067cd4c3b0"> 1635</a></span><span class="preprocessor">#define RVCSR_PMPADDR1_OFFSET _u(0x000003b1)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae89bfc46b40eb9d38197365dade3ccef"> 1636</a></span><span class="preprocessor">#define RVCSR_PMPADDR1_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8e2821696d8011f1da5f761691eeb2ef"> 1637</a></span><span class="preprocessor">#define RVCSR_PMPADDR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac5e18d38eb5fd6186d2abc42c45fd39b"> 1638</a></span><span class="preprocessor">#define RVCSR_PMPADDR1_MSB    _u(29)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa1bfb85656c53f4377ba8f0f91fe1e58"> 1639</a></span><span class="preprocessor">#define RVCSR_PMPADDR1_LSB    _u(0)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a31f03d53c9839bdd8d0c207f6987b21a"> 1640</a></span><span class="preprocessor">#define RVCSR_PMPADDR1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">// Register    : RVCSR_PMPADDR2</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">// Description : Physical memory protection address for region 2. Note all PMP</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a141d4825f5426ed40e4a80eae3c7bbca"> 1645</a></span><span class="preprocessor">#define RVCSR_PMPADDR2_OFFSET _u(0x000003b2)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a385247b605b38299e2cf02a35e30ee1c"> 1646</a></span><span class="preprocessor">#define RVCSR_PMPADDR2_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a67f8e1db59491ed067b898f1de110547"> 1647</a></span><span class="preprocessor">#define RVCSR_PMPADDR2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9daf14f3a29623b8750b12456e8ae9fc"> 1648</a></span><span class="preprocessor">#define RVCSR_PMPADDR2_MSB    _u(29)</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4052db4b779c45ed3543502278f9eae2"> 1649</a></span><span class="preprocessor">#define RVCSR_PMPADDR2_LSB    _u(0)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a64639bf1cf7716355a032bfbf0a6adad"> 1650</a></span><span class="preprocessor">#define RVCSR_PMPADDR2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="comment">// Register    : RVCSR_PMPADDR3</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment">// Description : Physical memory protection address for region 3. Note all PMP</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4805785d163cb3b8c428007258db7065"> 1655</a></span><span class="preprocessor">#define RVCSR_PMPADDR3_OFFSET _u(0x000003b3)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaf406f66cbd97a2b9de1702ed84d958e"> 1656</a></span><span class="preprocessor">#define RVCSR_PMPADDR3_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a89d893bffa30f44bd28e0d3934517963"> 1657</a></span><span class="preprocessor">#define RVCSR_PMPADDR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9730306a276ae5e8cf49de94381a2739"> 1658</a></span><span class="preprocessor">#define RVCSR_PMPADDR3_MSB    _u(29)</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae6718b05e5f46f3441a6568b83dd3294"> 1659</a></span><span class="preprocessor">#define RVCSR_PMPADDR3_LSB    _u(0)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2165a032f859a7df2ae2bebfc3ebda3f"> 1660</a></span><span class="preprocessor">#define RVCSR_PMPADDR3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment">// Register    : RVCSR_PMPADDR4</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment">// Description : Physical memory protection address for region 4. Note all PMP</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa7af2d6ee78ce249df608cbc88785039"> 1665</a></span><span class="preprocessor">#define RVCSR_PMPADDR4_OFFSET _u(0x000003b4)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afc108dbe451a0bfc58bf3a601a8aed5e"> 1666</a></span><span class="preprocessor">#define RVCSR_PMPADDR4_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6219acd88883c4079a01c59bab67f4d1"> 1667</a></span><span class="preprocessor">#define RVCSR_PMPADDR4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae2623915581dfcc884386b6042455958"> 1668</a></span><span class="preprocessor">#define RVCSR_PMPADDR4_MSB    _u(29)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a85f41bc16d43228b2d5f01ff6f8b219a"> 1669</a></span><span class="preprocessor">#define RVCSR_PMPADDR4_LSB    _u(0)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab50ee357f880ba8da0c48382ba936343"> 1670</a></span><span class="preprocessor">#define RVCSR_PMPADDR4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment">// Register    : RVCSR_PMPADDR5</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="comment">// Description : Physical memory protection address for region 5. Note all PMP</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8601016f2a58dbac2989701623e6c457"> 1675</a></span><span class="preprocessor">#define RVCSR_PMPADDR5_OFFSET _u(0x000003b5)</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0475d17734491f13951d7f142749ba27"> 1676</a></span><span class="preprocessor">#define RVCSR_PMPADDR5_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a09d495a953dcfc5e77c8eebbb4a58658"> 1677</a></span><span class="preprocessor">#define RVCSR_PMPADDR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a14407456f43c75c93fc843c9e161ecf1"> 1678</a></span><span class="preprocessor">#define RVCSR_PMPADDR5_MSB    _u(29)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abddb6455081ad9422927e5628a9d88fc"> 1679</a></span><span class="preprocessor">#define RVCSR_PMPADDR5_LSB    _u(0)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af9b5082ce5d706dc6841fe01cd46737b"> 1680</a></span><span class="preprocessor">#define RVCSR_PMPADDR5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">// Register    : RVCSR_PMPADDR6</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment">// Description : Physical memory protection address for region 6. Note all PMP</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a34897010ef3cefe066dea8afebb71d95"> 1685</a></span><span class="preprocessor">#define RVCSR_PMPADDR6_OFFSET _u(0x000003b6)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0a01d0adb0451b9ba14b22cc86fe7126"> 1686</a></span><span class="preprocessor">#define RVCSR_PMPADDR6_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac5449540d9ecefa044fe14c107f2c68b"> 1687</a></span><span class="preprocessor">#define RVCSR_PMPADDR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a353da5b9da41d0dd89401721b5deb8a4"> 1688</a></span><span class="preprocessor">#define RVCSR_PMPADDR6_MSB    _u(29)</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad439a593061c9c4dce07af5e98ac7a09"> 1689</a></span><span class="preprocessor">#define RVCSR_PMPADDR6_LSB    _u(0)</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aac9bc76b503e6ff764e97c95df53de04"> 1690</a></span><span class="preprocessor">#define RVCSR_PMPADDR6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment">// Register    : RVCSR_PMPADDR7</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment">// Description : Physical memory protection address for region 7. Note all PMP</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae40d9eb984e9904d62289b33afa8a01d"> 1695</a></span><span class="preprocessor">#define RVCSR_PMPADDR7_OFFSET _u(0x000003b7)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a002348ec34ff24f4109174cdcb68b197"> 1696</a></span><span class="preprocessor">#define RVCSR_PMPADDR7_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9986b4b6c1d776690d52c272aee1f711"> 1697</a></span><span class="preprocessor">#define RVCSR_PMPADDR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a83118fc23c3e2d0acb6d136b9d0c7cc9"> 1698</a></span><span class="preprocessor">#define RVCSR_PMPADDR7_MSB    _u(29)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac779ebfd832fe4ec67195966db2bc10b"> 1699</a></span><span class="preprocessor">#define RVCSR_PMPADDR7_LSB    _u(0)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a234f31f13fa0315b8ba20e6922662b8b"> 1700</a></span><span class="preprocessor">#define RVCSR_PMPADDR7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment">// Register    : RVCSR_PMPADDR8</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment">// Description : Physical memory protection address for region 8. Note all PMP</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment">//</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">//               Hardwired to the address range `0x00000000` through</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">//               `0x0fffffff`, which contains the boot ROM. This range is made</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">//               accessible to User mode by default. User mode access to this</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment">//               range can be disabled using one of the dynamically configurable</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment">//               PMP regions, or using the permission registers in ACCESSCTRL.</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab3802af260434f10b233ab1a808f0882"> 1711</a></span><span class="preprocessor">#define RVCSR_PMPADDR8_OFFSET _u(0x000003b8)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1ca625f41ef3f6914c602bbdf89d1841"> 1712</a></span><span class="preprocessor">#define RVCSR_PMPADDR8_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7e4ea81e9091de93710ffcce7c3c5888"> 1713</a></span><span class="preprocessor">#define RVCSR_PMPADDR8_RESET  _u(0x01ffffff)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#add67195b5eac9f371e2af97df704f664"> 1714</a></span><span class="preprocessor">#define RVCSR_PMPADDR8_MSB    _u(29)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a907706d6c46a229b70900428f976c871"> 1715</a></span><span class="preprocessor">#define RVCSR_PMPADDR8_LSB    _u(0)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af641a9f4290a624a070b7484b9381da4"> 1716</a></span><span class="preprocessor">#define RVCSR_PMPADDR8_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment">// Register    : RVCSR_PMPADDR9</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment">// Description : Physical memory protection address for region 9. Note all PMP</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment">//</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="comment">//               Hardwired to the address range `0x40000000` through</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">//               `0x5fffffff`, which contains the system peripherals. This range</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment">//               is made accessible to User mode by default. User mode access to</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment">//               this range can be disabled using one of the dynamically</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment">//               configurable PMP regions, or using the permission registers in</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment">//               ACCESSCTRL.</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa583783b47acca769f82d0741df44fb6"> 1728</a></span><span class="preprocessor">#define RVCSR_PMPADDR9_OFFSET _u(0x000003b9)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a45fc3375fc2b2951b1885ddaf65ec8f8"> 1729</a></span><span class="preprocessor">#define RVCSR_PMPADDR9_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aadc0e6d8e1e3ae007f808a8d685f0aea"> 1730</a></span><span class="preprocessor">#define RVCSR_PMPADDR9_RESET  _u(0x13ffffff)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5f966739fc17803341b928c52adcbc88"> 1731</a></span><span class="preprocessor">#define RVCSR_PMPADDR9_MSB    _u(29)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad0183ec857d3c57c2191cdb8e7ce21b3"> 1732</a></span><span class="preprocessor">#define RVCSR_PMPADDR9_LSB    _u(0)</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a47d823ae02bf6f0d0fb154b239a8c5ab"> 1733</a></span><span class="preprocessor">#define RVCSR_PMPADDR9_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">// Register    : RVCSR_PMPADDR10</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">// Description : Physical memory protection address for region 10. Note all PMP</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment">//</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">//               Hardwired to the address range `0xd0000000` through</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment">//               `0xdfffffff`, which contains the core-local peripherals (SIO).</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment">//               This range is made accessible to User mode by default. User</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment">//               mode access to this range can be disabled using one of the</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">//               dynamically configurable PMP regions, or using the permission</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment">//               registers in ACCESSCTRL.</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab66d145281b168e0c8f16f7fdc8271a7"> 1745</a></span><span class="preprocessor">#define RVCSR_PMPADDR10_OFFSET _u(0x000003ba)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acbe89cc779ff47364ee93ed9ccf7ea1d"> 1746</a></span><span class="preprocessor">#define RVCSR_PMPADDR10_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aac76d10924c35112e462d73dedb4a3ce"> 1747</a></span><span class="preprocessor">#define RVCSR_PMPADDR10_RESET  _u(0x35ffffff)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a88fba53411e9008c0abfe022300a4f5b"> 1748</a></span><span class="preprocessor">#define RVCSR_PMPADDR10_MSB    _u(29)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab3983125cb609d4cce878e9b210d3f78"> 1749</a></span><span class="preprocessor">#define RVCSR_PMPADDR10_LSB    _u(0)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1c0e2d6612ca1392d3a81d487fa2c557"> 1750</a></span><span class="preprocessor">#define RVCSR_PMPADDR10_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment">// Register    : RVCSR_PMPADDR11</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment">// Description : Physical memory protection address for region 11. Note all PMP</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="comment">//</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment">//               Hardwired to all-zeroes. This region is not implemented.</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa6cfee9f222c8bff99341c4ab20b644c"> 1757</a></span><span class="preprocessor">#define RVCSR_PMPADDR11_OFFSET _u(0x000003bb)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7c8a8dcc53a15cc417de96f49972df15"> 1758</a></span><span class="preprocessor">#define RVCSR_PMPADDR11_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa3f020e41b7487c0c1308b77b88ec42c"> 1759</a></span><span class="preprocessor">#define RVCSR_PMPADDR11_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aab377886b8b7e0734eb782d28c055f43"> 1760</a></span><span class="preprocessor">#define RVCSR_PMPADDR11_MSB    _u(29)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acd472b8e161d45bbb2f46a556e9d4ef7"> 1761</a></span><span class="preprocessor">#define RVCSR_PMPADDR11_LSB    _u(0)</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afd37c3a4ab802ecd4f9440a63cbcd35b"> 1762</a></span><span class="preprocessor">#define RVCSR_PMPADDR11_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment">// Register    : RVCSR_PMPADDR12</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment">// Description : Physical memory protection address for region 12. Note all PMP</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment">//</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="comment">//               Hardwired to all-zeroes. This region is not implemented.</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2eba5827928fd9b5c2d4c03c584e8847"> 1769</a></span><span class="preprocessor">#define RVCSR_PMPADDR12_OFFSET _u(0x000003bc)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a35aa687a0c6015a1cf2e816ae8c042d5"> 1770</a></span><span class="preprocessor">#define RVCSR_PMPADDR12_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4160d80d34f206d97c3c2aabb05c26b5"> 1771</a></span><span class="preprocessor">#define RVCSR_PMPADDR12_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a99347963aeaec80acdd77352958d5fe1"> 1772</a></span><span class="preprocessor">#define RVCSR_PMPADDR12_MSB    _u(29)</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa123a4e793ac325a78bf63533a40d91d"> 1773</a></span><span class="preprocessor">#define RVCSR_PMPADDR12_LSB    _u(0)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abb6cbf92da42a0db93147caf782a90df"> 1774</a></span><span class="preprocessor">#define RVCSR_PMPADDR12_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="comment">// Register    : RVCSR_PMPADDR13</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="comment">// Description : Physical memory protection address for region 13. Note all PMP</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment">//</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment">//               Hardwired to all-zeroes. This region is not implemented.</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4b793232842ff02f9d23420afda50409"> 1781</a></span><span class="preprocessor">#define RVCSR_PMPADDR13_OFFSET _u(0x000003bd)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeac4081ce61890d3ab7f9db3ac168526"> 1782</a></span><span class="preprocessor">#define RVCSR_PMPADDR13_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acb849677f99b5d19ef84e6cfc0aaaf4c"> 1783</a></span><span class="preprocessor">#define RVCSR_PMPADDR13_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6e23093371aa0810c07a0e9752f7e050"> 1784</a></span><span class="preprocessor">#define RVCSR_PMPADDR13_MSB    _u(29)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a43f74ed36562f44908326c46edb66b83"> 1785</a></span><span class="preprocessor">#define RVCSR_PMPADDR13_LSB    _u(0)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3382816450705f1b8d1e10b9472239d8"> 1786</a></span><span class="preprocessor">#define RVCSR_PMPADDR13_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment">// Register    : RVCSR_PMPADDR14</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment">// Description : Physical memory protection address for region 14. Note all PMP</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment">//</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment">//               Hardwired to all-zeroes. This region is not implemented.</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a87fd3f47dd3a15a477951b1fd866df4a"> 1793</a></span><span class="preprocessor">#define RVCSR_PMPADDR14_OFFSET _u(0x000003be)</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a668092a286e084bb052edb166a9f8c38"> 1794</a></span><span class="preprocessor">#define RVCSR_PMPADDR14_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0ec0a1027dab38a031b1aba4d50ad58d"> 1795</a></span><span class="preprocessor">#define RVCSR_PMPADDR14_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4a259c0696284297996761cc5b9be644"> 1796</a></span><span class="preprocessor">#define RVCSR_PMPADDR14_MSB    _u(29)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab1a6319641c2060d254afdd334c6d639"> 1797</a></span><span class="preprocessor">#define RVCSR_PMPADDR14_LSB    _u(0)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae7046bfada5d76ce7761ebb85ff48ee2"> 1798</a></span><span class="preprocessor">#define RVCSR_PMPADDR14_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">// Register    : RVCSR_PMPADDR15</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">// Description : Physical memory protection address for region 15. Note all PMP</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">//               addresses are in units of four bytes.</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment">//</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment">//               Hardwired to all-zeroes. This region is not implemented.</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a17e984721912e4879b06c4f6557e4877"> 1805</a></span><span class="preprocessor">#define RVCSR_PMPADDR15_OFFSET _u(0x000003bf)</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8fafc9a613ffd30afab786a1c1a1d284"> 1806</a></span><span class="preprocessor">#define RVCSR_PMPADDR15_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9b952fe185760333c06f94992f8f7a37"> 1807</a></span><span class="preprocessor">#define RVCSR_PMPADDR15_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad41cd71a8a616baefd4112333f53f94f"> 1808</a></span><span class="preprocessor">#define RVCSR_PMPADDR15_MSB    _u(29)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a369586b8b58b58ea6d150a6e2660a912"> 1809</a></span><span class="preprocessor">#define RVCSR_PMPADDR15_LSB    _u(0)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a36efe56dbdc4d0ea46073e3d9a482385"> 1810</a></span><span class="preprocessor">#define RVCSR_PMPADDR15_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="comment">// Register    : RVCSR_TSELECT</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="comment">// Description : Select trigger to be configured via `tdata1`/`tdata2`</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment">//</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment">//               On RP2350, four instruction address triggers are implemented,</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment">//               so only the two LSBs of this register are writable.</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af0bebac15e9e936356f6cfa5f21de46b"> 1817</a></span><span class="preprocessor">#define RVCSR_TSELECT_OFFSET _u(0x000007a0)</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af338ee89291e1003691a1d68d5b2c0b8"> 1818</a></span><span class="preprocessor">#define RVCSR_TSELECT_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9c30a529a10cc09c02002bf93e37cb6f"> 1819</a></span><span class="preprocessor">#define RVCSR_TSELECT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0ab6cb40fb668632b29318cfe9c12647"> 1820</a></span><span class="preprocessor">#define RVCSR_TSELECT_MSB    _u(1)</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af823887165c45599aab5fd7a5b4fa601"> 1821</a></span><span class="preprocessor">#define RVCSR_TSELECT_LSB    _u(0)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adbd6ced04e0b71313930e0c6bf7c9059"> 1822</a></span><span class="preprocessor">#define RVCSR_TSELECT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment">// Register    : RVCSR_TDATA1</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment">// Description : Trigger configuration data 1</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment">//</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment">//               Hazard 3 only supports address/data match triggers (type=2) so</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment">//               this register description includes the `mcontrol` fields for</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment">//               this type.</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment">//</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment">//               More precisely, Hazard3 only supports exact instruction address</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">//               match triggers (hardware breakpoints) so many of this</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">//               register&#39;s fields are hardwired.</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4cb34966e448f4d27aedd130510b19c1"> 1834</a></span><span class="preprocessor">#define RVCSR_TDATA1_OFFSET _u(0x000007a1)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3281cd6513b0c0f440f5ffaa70d62b7d"> 1835</a></span><span class="preprocessor">#define RVCSR_TDATA1_BITS   _u(0xffffffcf)</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af58587bbcfbeb1c8f4783868e187d618"> 1836</a></span><span class="preprocessor">#define RVCSR_TDATA1_RESET  _u(0x20000000)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment">// Field       : RVCSR_TDATA1_TYPE</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment">// Description : Trigger type. Hardwired to type=2, meaning an address/data</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment">//               match trigger</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5c1deea1f4866cf52483de942edd7427"> 1841</a></span><span class="preprocessor">#define RVCSR_TDATA1_TYPE_RESET  _u(0x2)</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af3d26ce0d5a24df1d4e0107bf08e5b70"> 1842</a></span><span class="preprocessor">#define RVCSR_TDATA1_TYPE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a93e0241f99f9485463948b67e6dbb5f3"> 1843</a></span><span class="preprocessor">#define RVCSR_TDATA1_TYPE_MSB    _u(31)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7e445f1262f31dc1b0af803e096047c1"> 1844</a></span><span class="preprocessor">#define RVCSR_TDATA1_TYPE_LSB    _u(28)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a990ac5653134573c33955f105336dd07"> 1845</a></span><span class="preprocessor">#define RVCSR_TDATA1_TYPE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="comment">// Field       : RVCSR_TDATA1_DMODE</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment">// Description : If 0, both Debug and M-mode can write the `tdata` registers at</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment">//               the selected `tselect`.</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment">//</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment">//               If 1, only Debug Mode can write the `tdata` registers at the</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">//               selected `tselect`. Writes from other modes are ignored.</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment">//</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment">//               This bit is only writable from Debug Mode</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5e0fd4ea8abe03bca2f4567f436a442d"> 1855</a></span><span class="preprocessor">#define RVCSR_TDATA1_DMODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1e2c4704ef33b74a6817968f16d09c77"> 1856</a></span><span class="preprocessor">#define RVCSR_TDATA1_DMODE_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a44edde2e291bac611df8d81b8147d41e"> 1857</a></span><span class="preprocessor">#define RVCSR_TDATA1_DMODE_MSB    _u(27)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a89d739e3307e62a3afbcad2104687bd1"> 1858</a></span><span class="preprocessor">#define RVCSR_TDATA1_DMODE_LSB    _u(27)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a72f0b1e6b40413e258a315ffd17ce3cb"> 1859</a></span><span class="preprocessor">#define RVCSR_TDATA1_DMODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment">// Field       : RVCSR_TDATA1_MASKMAX</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">// Description : Value of 0 indicates only exact address matches are supported</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad92cd23e47e9b706a3b032f62d0ca533"> 1863</a></span><span class="preprocessor">#define RVCSR_TDATA1_MASKMAX_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac085e97e7a6271a7842720482e30caeb"> 1864</a></span><span class="preprocessor">#define RVCSR_TDATA1_MASKMAX_BITS   _u(0x07e00000)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae7c7ea94e6fa8ddc5b0c1c20267e97bb"> 1865</a></span><span class="preprocessor">#define RVCSR_TDATA1_MASKMAX_MSB    _u(26)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9a9993961355c4a913dd36dc6679a302"> 1866</a></span><span class="preprocessor">#define RVCSR_TDATA1_MASKMAX_LSB    _u(21)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4c4fca5856b0379ac83872689e493122"> 1867</a></span><span class="preprocessor">#define RVCSR_TDATA1_MASKMAX_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment">// Field       : RVCSR_TDATA1_HIT</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">// Description : Trigger hit flag. Not implemented, hardwired to 0.</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a126dd12246cf8cf4b66e5dca8da43b0a"> 1871</a></span><span class="preprocessor">#define RVCSR_TDATA1_HIT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acd62738c94dff0051f744270b6f8c4ec"> 1872</a></span><span class="preprocessor">#define RVCSR_TDATA1_HIT_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab922869019679a7b062e80cb59653128"> 1873</a></span><span class="preprocessor">#define RVCSR_TDATA1_HIT_MSB    _u(20)</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaf1ae6660fc1ccf723e67070a1d481a1"> 1874</a></span><span class="preprocessor">#define RVCSR_TDATA1_HIT_LSB    _u(20)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad0ac0ff4bdfbf0d7ea2f16d5a10cac8a"> 1875</a></span><span class="preprocessor">#define RVCSR_TDATA1_HIT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="comment">// Field       : RVCSR_TDATA1_SELECT</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="comment">// Description : Hardwired value of 0 indicates that only address matches are</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="comment">//               supported, not data matches</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae9619c8dfd8df06ff85e14f50f0aa230"> 1880</a></span><span class="preprocessor">#define RVCSR_TDATA1_SELECT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8aafe86899a20ad3d6091fc1de107612"> 1881</a></span><span class="preprocessor">#define RVCSR_TDATA1_SELECT_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a10edd5819f2d094a6be47564c74d7e97"> 1882</a></span><span class="preprocessor">#define RVCSR_TDATA1_SELECT_MSB    _u(19)</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acc3af1433ae138987ec275fbde009a7d"> 1883</a></span><span class="preprocessor">#define RVCSR_TDATA1_SELECT_LSB    _u(19)</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afd04fa73098510aa24be7790195b2178"> 1884</a></span><span class="preprocessor">#define RVCSR_TDATA1_SELECT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="comment">// Field       : RVCSR_TDATA1_TIMING</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="comment">// Description : Hardwired value of 0 indicates that trigger fires before the</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="comment">//               triggering instruction executes, not afterward</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a596916b0f5166362eb2f6de48a7aa075"> 1889</a></span><span class="preprocessor">#define RVCSR_TDATA1_TIMING_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a23a96d8ab8e131cdda1be9ebb2b5c4d8"> 1890</a></span><span class="preprocessor">#define RVCSR_TDATA1_TIMING_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a822639d1e5909e93bf7b7e163e31c9b8"> 1891</a></span><span class="preprocessor">#define RVCSR_TDATA1_TIMING_MSB    _u(18)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2c43fc136a46c4ec0f4c42de6dcb879b"> 1892</a></span><span class="preprocessor">#define RVCSR_TDATA1_TIMING_LSB    _u(18)</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afb9be03694cc3586514553cf1b36184e"> 1893</a></span><span class="preprocessor">#define RVCSR_TDATA1_TIMING_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment">// Field       : RVCSR_TDATA1_SIZELO</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="comment">// Description : Hardwired value of 0 indicates that access size matching is not</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="comment">//               supported</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a651b2397985cc0bd3929c4b3361e7fd7"> 1898</a></span><span class="preprocessor">#define RVCSR_TDATA1_SIZELO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a91cd64698bf7fe98de77e08900613ca8"> 1899</a></span><span class="preprocessor">#define RVCSR_TDATA1_SIZELO_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5a2eae66fda1502ab766d84550cdebe2"> 1900</a></span><span class="preprocessor">#define RVCSR_TDATA1_SIZELO_MSB    _u(17)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac08707d9d113b12afb0e62a8c348e81c"> 1901</a></span><span class="preprocessor">#define RVCSR_TDATA1_SIZELO_LSB    _u(16)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af50f692b02d6810a444adde25d0047ca"> 1902</a></span><span class="preprocessor">#define RVCSR_TDATA1_SIZELO_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment">// Field       : RVCSR_TDATA1_ACTION</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment">// Description : Select action to be taken when the trigger fires.</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment">//               0x0 -&gt; Raise a breakpoint exception, which can be handled by the M-mode exception handler</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="comment">//               0x1 -&gt; Enter debug mode. This action is only selectable when `tdata1.dmode` is 1.</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aea42be4510e53c10b5e6c7720cb7b13a"> 1908</a></span><span class="preprocessor">#define RVCSR_TDATA1_ACTION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adb2803f7a5f39d271ed5a1cd96b949b4"> 1909</a></span><span class="preprocessor">#define RVCSR_TDATA1_ACTION_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af1074e037ade53bfc54e7b503c005685"> 1910</a></span><span class="preprocessor">#define RVCSR_TDATA1_ACTION_MSB    _u(15)</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7a3aea1e4db5fae5fb2d3d1a03d58da2"> 1911</a></span><span class="preprocessor">#define RVCSR_TDATA1_ACTION_LSB    _u(12)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a74ceaf5016af2ff8af10c5c6132a40a9"> 1912</a></span><span class="preprocessor">#define RVCSR_TDATA1_ACTION_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acbfd4ef1801859c5e37ed495ab4fc32a"> 1913</a></span><span class="preprocessor">#define RVCSR_TDATA1_ACTION_VALUE_EBREAK _u(0x0)</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aee085542b7f48fa10c95b0f8125f9fbe"> 1914</a></span><span class="preprocessor">#define RVCSR_TDATA1_ACTION_VALUE_DEBUG _u(0x1)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment">// Field       : RVCSR_TDATA1_CHAIN</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="comment">// Description : Hardwired to 0 to indicate trigger chaining is not supported.</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aacd25ff7bbf5ef9882c159520943db9c"> 1918</a></span><span class="preprocessor">#define RVCSR_TDATA1_CHAIN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaadd52ad666e4ac7d8ba1ab40aca0f40"> 1919</a></span><span class="preprocessor">#define RVCSR_TDATA1_CHAIN_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a541cce53ba063339d50d9328377aaeaf"> 1920</a></span><span class="preprocessor">#define RVCSR_TDATA1_CHAIN_MSB    _u(11)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9abb0974d277808dfa91524263a9b54c"> 1921</a></span><span class="preprocessor">#define RVCSR_TDATA1_CHAIN_LSB    _u(11)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a035e3324089034a2b8971bf777820a9b"> 1922</a></span><span class="preprocessor">#define RVCSR_TDATA1_CHAIN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment">// Field       : RVCSR_TDATA1_MATCH</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">// Description : Hardwired to 0 to indicate match is always on the full address</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment">//               specified by `tdata2`</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4116d0328431dbaef1652b07b9e5c3b0"> 1927</a></span><span class="preprocessor">#define RVCSR_TDATA1_MATCH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad089644803dd9d05322fc86162b57763"> 1928</a></span><span class="preprocessor">#define RVCSR_TDATA1_MATCH_BITS   _u(0x00000780)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac2f35e5c86d12ac4bab07d537b55569f"> 1929</a></span><span class="preprocessor">#define RVCSR_TDATA1_MATCH_MSB    _u(10)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a569e5960311d51c3731e53378465c85a"> 1930</a></span><span class="preprocessor">#define RVCSR_TDATA1_MATCH_LSB    _u(7)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a89542206bd2f97f93af192fe87f61dba"> 1931</a></span><span class="preprocessor">#define RVCSR_TDATA1_MATCH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment">// Field       : RVCSR_TDATA1_M</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment">// Description : When set, enable this trigger in M-mode</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a63c37bd586c8c22d0edd2a41702cf2c9"> 1935</a></span><span class="preprocessor">#define RVCSR_TDATA1_M_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4a4ada391997529effe88d212064d7f6"> 1936</a></span><span class="preprocessor">#define RVCSR_TDATA1_M_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9a235fd342aab85fca9d8d99e3238c5c"> 1937</a></span><span class="preprocessor">#define RVCSR_TDATA1_M_MSB    _u(6)</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0662a24673e3e4e9280a9bc8be05f24d"> 1938</a></span><span class="preprocessor">#define RVCSR_TDATA1_M_LSB    _u(6)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acc3ed07c265f703c4438fc29aa7d3121"> 1939</a></span><span class="preprocessor">#define RVCSR_TDATA1_M_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="comment">// Field       : RVCSR_TDATA1_U</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="comment">// Description : When set, enable this trigger in U-mode</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac234d15d8f302d02943ed887091e8677"> 1943</a></span><span class="preprocessor">#define RVCSR_TDATA1_U_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6f780217e793b841b8c5cce243005476"> 1944</a></span><span class="preprocessor">#define RVCSR_TDATA1_U_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a17c92cd2f8ace62450aee4e3e97516a0"> 1945</a></span><span class="preprocessor">#define RVCSR_TDATA1_U_MSB    _u(3)</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abeeebec1cb44c77719cfac42ce0e6aa5"> 1946</a></span><span class="preprocessor">#define RVCSR_TDATA1_U_LSB    _u(3)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7850b4fb907d1b5249f42897b2829e12"> 1947</a></span><span class="preprocessor">#define RVCSR_TDATA1_U_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="comment">// Field       : RVCSR_TDATA1_EXECUTE</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment">// Description : When set, the trigger fires on the address of an instruction</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment">//               that is executed.</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afb8fa6c56d359ba7fa90dd1d7c0ee06d"> 1952</a></span><span class="preprocessor">#define RVCSR_TDATA1_EXECUTE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a962fdc6138de4194084fd3e27a5f6130"> 1953</a></span><span class="preprocessor">#define RVCSR_TDATA1_EXECUTE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3083f7815fc3d2ce3f50b2a3db6a3493"> 1954</a></span><span class="preprocessor">#define RVCSR_TDATA1_EXECUTE_MSB    _u(2)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa2cc61f312d32e2a3b9d397303eb18ff"> 1955</a></span><span class="preprocessor">#define RVCSR_TDATA1_EXECUTE_LSB    _u(2)</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4eb9ebe84c80d262d411845692bc8317"> 1956</a></span><span class="preprocessor">#define RVCSR_TDATA1_EXECUTE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment">// Field       : RVCSR_TDATA1_STORE</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment">// Description : Hardwired to 0 to indicate store address/data triggers are not</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment">//               supported</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2159f83015a0d3e7a9d8395c011e19e8"> 1961</a></span><span class="preprocessor">#define RVCSR_TDATA1_STORE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af54d80b365d3c47c90a88cc7e316509d"> 1962</a></span><span class="preprocessor">#define RVCSR_TDATA1_STORE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae4a808d24f84a69d096bfd645fdd4135"> 1963</a></span><span class="preprocessor">#define RVCSR_TDATA1_STORE_MSB    _u(1)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a53a3d6c0a013d30b0dcfc7660791ba46"> 1964</a></span><span class="preprocessor">#define RVCSR_TDATA1_STORE_LSB    _u(1)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae4285a59e56f773a3787d9912ae1c8b1"> 1965</a></span><span class="preprocessor">#define RVCSR_TDATA1_STORE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment">// Field       : RVCSR_TDATA1_LOAD</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment">// Description : Hardwired to 0 to indicate load address/data triggers are not</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="comment">//               supported</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4642f8b2300411608426f1526863d45f"> 1970</a></span><span class="preprocessor">#define RVCSR_TDATA1_LOAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a59c2541b3ad590b8a9eb6334ccd5e912"> 1971</a></span><span class="preprocessor">#define RVCSR_TDATA1_LOAD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a29c1e7822f5818b75c04ce3963fe9e8d"> 1972</a></span><span class="preprocessor">#define RVCSR_TDATA1_LOAD_MSB    _u(0)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af24f6fba43bf62e430314071e0a1f5c9"> 1973</a></span><span class="preprocessor">#define RVCSR_TDATA1_LOAD_LSB    _u(0)</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa32f23da489fa4fbc7d4dc72664e35b5"> 1974</a></span><span class="preprocessor">#define RVCSR_TDATA1_LOAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment">// Register    : RVCSR_TDATA2</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment">// Description : Trigger configuration data 2</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment">//</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment">//               Contains the address for instruction address triggers (hardware</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment">//               breakpoints)</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af05aa18243642a7c7de9133fdf79b0c1"> 1981</a></span><span class="preprocessor">#define RVCSR_TDATA2_OFFSET _u(0x000007a2)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a89974a3b427d5d1af4067e6b0d750b71"> 1982</a></span><span class="preprocessor">#define RVCSR_TDATA2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4030499ec1def65ff79c33c053e838b3"> 1983</a></span><span class="preprocessor">#define RVCSR_TDATA2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a74c148c05f4d877b8126e99b8cf142d3"> 1984</a></span><span class="preprocessor">#define RVCSR_TDATA2_MSB    _u(31)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a60c4da7ecafd82e62c37ffbd58b68cf7"> 1985</a></span><span class="preprocessor">#define RVCSR_TDATA2_LSB    _u(0)</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad775a80c7876cda9039c6c3c472b0584"> 1986</a></span><span class="preprocessor">#define RVCSR_TDATA2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment">// Register    : RVCSR_DCSR</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment">// Description : Debug control and status register. Access outside of Debug Mode</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment">//               will cause an illegal instruction exception.</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a806e357d53e0299582e2186e9b98fe60"> 1991</a></span><span class="preprocessor">#define RVCSR_DCSR_OFFSET _u(0x000007b0)</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5ef616e5d7baf2ab33f4e5d55aaad101"> 1992</a></span><span class="preprocessor">#define RVCSR_DCSR_BITS   _u(0xf0009fc7)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae2b6b8ed9ff650f2dd2af9ef86cdcab0"> 1993</a></span><span class="preprocessor">#define RVCSR_DCSR_RESET  _u(0x40000603)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="comment">// Field       : RVCSR_DCSR_XDEBUGVER</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">// Description : Hardwired to 4: external debug support as per RISC-V 0.13.2</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">//               debug specification.</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1ef57af6adcc54d3196c64d1c74aa061"> 1998</a></span><span class="preprocessor">#define RVCSR_DCSR_XDEBUGVER_RESET  _u(0x4)</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a047e958285ae22a52e905299cd833bc1"> 1999</a></span><span class="preprocessor">#define RVCSR_DCSR_XDEBUGVER_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a03650365d55fc829245481dfc00f949d"> 2000</a></span><span class="preprocessor">#define RVCSR_DCSR_XDEBUGVER_MSB    _u(31)</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8f08611f62643779c086a504265db0d8"> 2001</a></span><span class="preprocessor">#define RVCSR_DCSR_XDEBUGVER_LSB    _u(28)</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a50f1e5996a309846aa5ff4b3619f51b2"> 2002</a></span><span class="preprocessor">#define RVCSR_DCSR_XDEBUGVER_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment">// Field       : RVCSR_DCSR_EBREAKM</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="comment">// Description : When 1, `ebreak` instructions executed in M-mode will break to</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="comment">//               Debug Mode instead of trapping</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a783520f04ac4eead48cf557524f99f33"> 2007</a></span><span class="preprocessor">#define RVCSR_DCSR_EBREAKM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abf47085f031fb801a2bb9e5744ddbb8f"> 2008</a></span><span class="preprocessor">#define RVCSR_DCSR_EBREAKM_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7a5287536c54c6a355faa402e15cb56e"> 2009</a></span><span class="preprocessor">#define RVCSR_DCSR_EBREAKM_MSB    _u(15)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0bac82ef203ae71024c0945246865300"> 2010</a></span><span class="preprocessor">#define RVCSR_DCSR_EBREAKM_LSB    _u(15)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab26668219c16d74d5de3a2bc373881df"> 2011</a></span><span class="preprocessor">#define RVCSR_DCSR_EBREAKM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment">// Field       : RVCSR_DCSR_EBREAKU</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="comment">// Description : When 1, `ebreak` instructions executed in U-mode will break to</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="comment">//               Debug Mode instead of trapping.</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7ea4a3f8a82b9f27ee8d1d2d36b128b0"> 2016</a></span><span class="preprocessor">#define RVCSR_DCSR_EBREAKU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae19c6187ea291f428ff2fb1141e87750"> 2017</a></span><span class="preprocessor">#define RVCSR_DCSR_EBREAKU_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aad196e941beba439dccab6c90de4bc13"> 2018</a></span><span class="preprocessor">#define RVCSR_DCSR_EBREAKU_MSB    _u(12)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa80d3fad834058097ef89d87cd7d148c"> 2019</a></span><span class="preprocessor">#define RVCSR_DCSR_EBREAKU_LSB    _u(12)</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a49de6cb89fa793c03958719afad9e417"> 2020</a></span><span class="preprocessor">#define RVCSR_DCSR_EBREAKU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment">// Field       : RVCSR_DCSR_STEPIE</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment">// Description : Hardwired to 0: no interrupts are taken during hardware single-</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment">//               stepping.</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0794f24f7649b07ac71d2714dd086158"> 2025</a></span><span class="preprocessor">#define RVCSR_DCSR_STEPIE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a72765043c1ff63112ae8f35bdfb52995"> 2026</a></span><span class="preprocessor">#define RVCSR_DCSR_STEPIE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0d34c1efd6c482ff38fa12eea2edc8bf"> 2027</a></span><span class="preprocessor">#define RVCSR_DCSR_STEPIE_MSB    _u(11)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6165196fa016e241133d29a9a86b7d00"> 2028</a></span><span class="preprocessor">#define RVCSR_DCSR_STEPIE_LSB    _u(11)</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5e3a39bc89f76a9de116c3e677da6808"> 2029</a></span><span class="preprocessor">#define RVCSR_DCSR_STEPIE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">// Field       : RVCSR_DCSR_STOPCOUNT</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment">// Description : Hardwired to 1: `mcycle`/`mcycleh` and `minstret`/`minstreth`</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment">//               do not increment in Debug Mode.</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaaf405563c641029451b178906019372"> 2034</a></span><span class="preprocessor">#define RVCSR_DCSR_STOPCOUNT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a09a557c64946e498df4ebe116285e4ab"> 2035</a></span><span class="preprocessor">#define RVCSR_DCSR_STOPCOUNT_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab483e2c9a1f0ac220d9f9ac86e228d88"> 2036</a></span><span class="preprocessor">#define RVCSR_DCSR_STOPCOUNT_MSB    _u(10)</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a756697930abb180dd8cf8a677a0d6ea6"> 2037</a></span><span class="preprocessor">#define RVCSR_DCSR_STOPCOUNT_LSB    _u(10)</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1e81514bb8a5f47eabef8f2c3c551227"> 2038</a></span><span class="preprocessor">#define RVCSR_DCSR_STOPCOUNT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment">// Field       : RVCSR_DCSR_STOPTIME</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment">// Description : Hardwired to 1: core-local timers don&#39;t increment in debug</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment">//               mode. External timers (e.g. hart-shared) may be configured to</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment">//               ignore this.</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9895830580f871d605eeb7eaa225d118"> 2044</a></span><span class="preprocessor">#define RVCSR_DCSR_STOPTIME_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afc3322643872d5f2f2de8381c3ee7a43"> 2045</a></span><span class="preprocessor">#define RVCSR_DCSR_STOPTIME_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af3c97ab01fed716785cd53566d133fdd"> 2046</a></span><span class="preprocessor">#define RVCSR_DCSR_STOPTIME_MSB    _u(9)</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a73830f62d2803244a3742d7e2f841881"> 2047</a></span><span class="preprocessor">#define RVCSR_DCSR_STOPTIME_LSB    _u(9)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a66f02cffbe6db9707f0d46fd64740d75"> 2048</a></span><span class="preprocessor">#define RVCSR_DCSR_STOPTIME_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="comment">// Field       : RVCSR_DCSR_CAUSE</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="comment">// Description : Set by hardware when entering debug mode.</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment">//               0x1 -&gt; An ebreak instruction was executed when the relevant `dcsr.ebreakx` bit was set.</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment">//               0x2 -&gt; The trigger module caused a breakpoint exception.</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment">//               0x3 -&gt; Processor entered Debug Mode due to a halt request, or a reset-halt request present when the core reset was released.</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment">//               0x4 -&gt; Processor entered Debug Mode after executing one instruction with single-stepping enabled.</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9d6f393f4ae5e4ab4073ef8a4667e23c"> 2056</a></span><span class="preprocessor">#define RVCSR_DCSR_CAUSE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2811231b220ee2dc256a585aab256d8e"> 2057</a></span><span class="preprocessor">#define RVCSR_DCSR_CAUSE_BITS   _u(0x000001c0)</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a765959210bfc431d6c037ec42db96503"> 2058</a></span><span class="preprocessor">#define RVCSR_DCSR_CAUSE_MSB    _u(8)</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a861cc3a6b8cbc14694882fcc0fb1be3b"> 2059</a></span><span class="preprocessor">#define RVCSR_DCSR_CAUSE_LSB    _u(6)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abd6c97e97ebe6ea8df159236668cdedf"> 2060</a></span><span class="preprocessor">#define RVCSR_DCSR_CAUSE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7396acacdf917332dbb87aacd72fb950"> 2061</a></span><span class="preprocessor">#define RVCSR_DCSR_CAUSE_VALUE_EBREAK _u(0x1)</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a27feea381c35921a3be2f792f4cdf4ed"> 2062</a></span><span class="preprocessor">#define RVCSR_DCSR_CAUSE_VALUE_TRIGGER _u(0x2)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a093895179884f01358d3eebb43f6dff6"> 2063</a></span><span class="preprocessor">#define RVCSR_DCSR_CAUSE_VALUE_HALTREQ _u(0x3)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6d49afc947cee6106608e50f62f799a8"> 2064</a></span><span class="preprocessor">#define RVCSR_DCSR_CAUSE_VALUE_STEP _u(0x4)</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment">// Field       : RVCSR_DCSR_STEP</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment">// Description : When 1, re-enter Debug Mode after each instruction executed in</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">//               M-mode or U-mode.</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#add9a2e4d205750cb8f98eb2ba1fb68d8"> 2069</a></span><span class="preprocessor">#define RVCSR_DCSR_STEP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5ff983162f85c8eb4da8844600ed8852"> 2070</a></span><span class="preprocessor">#define RVCSR_DCSR_STEP_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0d5047b6cc66279589ad4b3edc88a14b"> 2071</a></span><span class="preprocessor">#define RVCSR_DCSR_STEP_MSB    _u(2)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a11c983259cf86cc975380789d5801c98"> 2072</a></span><span class="preprocessor">#define RVCSR_DCSR_STEP_LSB    _u(2)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad5b5cb40200e97ae7228f099a9bc93ec"> 2073</a></span><span class="preprocessor">#define RVCSR_DCSR_STEP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment">// Field       : RVCSR_DCSR_PRV</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">// Description : Read the privilege mode the core was in when entering Debug</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment">//               Mode, and set the privilege mode the core will execute in when</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment">//               returning from Debug Mode.</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6c12abfeb6d7245927b89a19091993f0"> 2079</a></span><span class="preprocessor">#define RVCSR_DCSR_PRV_RESET  _u(0x3)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1ce914a642485334aa03bdc816a9e107"> 2080</a></span><span class="preprocessor">#define RVCSR_DCSR_PRV_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a97ed99056f24fcb5fb49541d93c02152"> 2081</a></span><span class="preprocessor">#define RVCSR_DCSR_PRV_MSB    _u(1)</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae42fa21641842274515a99fc6afa2ace"> 2082</a></span><span class="preprocessor">#define RVCSR_DCSR_PRV_LSB    _u(0)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3c93575c872407c7d94badcf43940135"> 2083</a></span><span class="preprocessor">#define RVCSR_DCSR_PRV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment">// Register    : RVCSR_DPC</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment">// Description : Debug program counter. When entering Debug Mode, `dpc` samples</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">//               the current program counter, e.g. the address of an `ebreak`</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment">//               which caused Debug Mode entry. When leaving debug mode, the</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment">//               processor jumps to `dpc`. The host may read/write this register</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment">//               whilst in Debug Mode.</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adade36912b09086fa63df1f1302dbd21"> 2091</a></span><span class="preprocessor">#define RVCSR_DPC_OFFSET _u(0x000007b1)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7797b39a9b8aeeb23075852ae8b5e84b"> 2092</a></span><span class="preprocessor">#define RVCSR_DPC_BITS   _u(0xfffffffe)</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a843d9c05a5d07400df6113f9e3096f50"> 2093</a></span><span class="preprocessor">#define RVCSR_DPC_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2e334579a18d28540792b46b10e1829a"> 2094</a></span><span class="preprocessor">#define RVCSR_DPC_MSB    _u(31)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab9117062d43cb9a27ae22d3a75e4e187"> 2095</a></span><span class="preprocessor">#define RVCSR_DPC_LSB    _u(1)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8e39be2dd3304a349540a8bf9412cbb6"> 2096</a></span><span class="preprocessor">#define RVCSR_DPC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment">// Register    : RVCSR_MCYCLE</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment">// Description : Machine-mode cycle counter, low half</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment">//               Counts up once per cycle, when `mcountinhibit.cy` is 0.</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment">//               Disabled by default to save power.</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad825be3352adde8b0f346697bd6a15c6"> 2102</a></span><span class="preprocessor">#define RVCSR_MCYCLE_OFFSET _u(0x00000b00)</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8a3e02b497ca1b75777cf7ef356d40dd"> 2103</a></span><span class="preprocessor">#define RVCSR_MCYCLE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac8ad94edb90a11daa0695634d525d2c5"> 2104</a></span><span class="preprocessor">#define RVCSR_MCYCLE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2c08bf2540ee3ab4d2356fceccf56975"> 2105</a></span><span class="preprocessor">#define RVCSR_MCYCLE_MSB    _u(31)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae0cd3ed86a0860f862ee26a674a85aef"> 2106</a></span><span class="preprocessor">#define RVCSR_MCYCLE_LSB    _u(0)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2a7c2e34862002fc1879a8fec0d18848"> 2107</a></span><span class="preprocessor">#define RVCSR_MCYCLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="comment">// Register    : RVCSR_MINSTRET</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="comment">// Description : Machine-mode instruction retire counter, low half</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment">//               Counts up once per instruction, when `mcountinhibit.ir` is 0.</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment">//               Disabled by default to save power.</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4433dabf6b4e219b4d43bea51ba2d607"> 2113</a></span><span class="preprocessor">#define RVCSR_MINSTRET_OFFSET _u(0x00000b02)</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ace1edaada887a8c072ab9b4cfe0dfb6c"> 2114</a></span><span class="preprocessor">#define RVCSR_MINSTRET_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa3c19aca1612cf868c574bcd714cc621"> 2115</a></span><span class="preprocessor">#define RVCSR_MINSTRET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af457e806ebf34566f4c4b007207a659e"> 2116</a></span><span class="preprocessor">#define RVCSR_MINSTRET_MSB    _u(31)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2120a47abd57dd052a50431e679b52d0"> 2117</a></span><span class="preprocessor">#define RVCSR_MINSTRET_LSB    _u(0)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac37f9abbd9215922d4577bb633157a10"> 2118</a></span><span class="preprocessor">#define RVCSR_MINSTRET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER3</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a75acdab6388dfe7217c8eb0a97c04092"> 2122</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3_OFFSET _u(0x00000b03)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afcd78abf6f8dd17c14c774624b87fded"> 2123</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3c9057a00b4e2bc14dccdd6d7a6e5f3c"> 2124</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a55562e709273efaaf5656873fb8093ae"> 2125</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3_MSB    _u(31)</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5796865bb3322b01031531f2e475ab17"> 2126</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3_LSB    _u(0)</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ade3d6d59b343c9bbbd926bdc14a9eb15"> 2127</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER4</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6b5cc746f5818d5a5a732944f2ef3bdb"> 2131</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4_OFFSET _u(0x00000b04)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a816da69ec39c1e160f9d26d4bb8d1281"> 2132</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaf6c75bbae73fb5dca632f2ea4c52689"> 2133</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab62615236affe8c614c3c739de0e476e"> 2134</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4_MSB    _u(31)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6a19cbaf1b6b84c3bbe8187adde50594"> 2135</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4_LSB    _u(0)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abff85ae78b554868cce1a669cef97780"> 2136</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER5</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af6af6a2e84ed585c32bb7d7e25ce8379"> 2140</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5_OFFSET _u(0x00000b05)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeea3f11c96402b1b23d9a8b6e9c63c73"> 2141</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a45967533cfe9bcbc27e9e8baaefd7e11"> 2142</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae70b150e1160fd309d9c42b68686f6a6"> 2143</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5_MSB    _u(31)</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab29a0389eaca426da0d8b59af31dd126"> 2144</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5_LSB    _u(0)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6b2a2933cefd62411824aa9fe051b172"> 2145</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER6</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aab2605207d9b962348df2975a3e41d0a"> 2149</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6_OFFSET _u(0x00000b06)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a00276a12277eef3778de92bcfe394c85"> 2150</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aed8dff89084fc8179f9fc23e432b9269"> 2151</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac97bcae64b300199c50380172c3d1013"> 2152</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6_MSB    _u(31)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a16b77dfdec6b67bdb19676102f35f485"> 2153</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6_LSB    _u(0)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adcb2ef43e928a40e6386adabfb356056"> 2154</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER7</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a311d4b5e67a987e77251eb28b31b1a12"> 2158</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7_OFFSET _u(0x00000b07)</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac8dac2cbc9208e790eefd1cf9d14ae61"> 2159</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a15faa139de7db6e045df543bb8fea76b"> 2160</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a20b03951981113a7334cca294f4fea0b"> 2161</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7_MSB    _u(31)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad0fbcda689120ad096c5594d4fb0c9dd"> 2162</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7_LSB    _u(0)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aae64d0e57072e9081352445f2ba99502"> 2163</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER8</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9044aa0c49955ecbe1cb52d66db745a0"> 2167</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8_OFFSET _u(0x00000b08)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaadeee5ce1a226c9aa78a6f2b4d8b913"> 2168</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a13825a3ed2916fe65ac43e347603be33"> 2169</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8ca03b33fe7408ff9bcf0b8a8ac04d00"> 2170</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8_MSB    _u(31)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0d96148cccfbceb31e97270a618173e6"> 2171</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8_LSB    _u(0)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a105b6650558594221862688807897930"> 2172</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER9</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ade152cab689a3937edf3b72ec2f1dc47"> 2176</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9_OFFSET _u(0x00000b09)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afd3f2bf6a6956a59ea4a31ddd5ee8e81"> 2177</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad550fba0ca1411b1a2bcdf6f3c9ff54e"> 2178</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0dde65fa8fa7a202e751d4c175939f2b"> 2179</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9_MSB    _u(31)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a21eb293010bf41ecd9cb9e872a1eaa30"> 2180</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9_LSB    _u(0)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0e64270194ea849933b49b6dd67265e1"> 2181</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER10</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a92d9d91c5066f0e3954caad9ac84de7f"> 2185</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10_OFFSET _u(0x00000b0a)</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6b2f162cb23b477d433781b672fa1f99"> 2186</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a692811cee509197f24ff7ee58ecb1906"> 2187</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a76b539c891fcbb13e12cb66d6b989d6a"> 2188</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10_MSB    _u(31)</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aea8b6cdc307a5c2f3487ac71a66a24b4"> 2189</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10_LSB    _u(0)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad51b522a79b25721ff7eed79f17a1a72"> 2190</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER11</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af5afcd0c743c05c9b17ecdf3f78efa82"> 2194</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11_OFFSET _u(0x00000b0b)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2fa054dede88890c3a843ef241175108"> 2195</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a89eabce8714163474e1e8b2b85064fbd"> 2196</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8bffde65a51d09088610895df5310a7b"> 2197</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11_MSB    _u(31)</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a150b7dfaf6fb4b7e1d25767c30326a1a"> 2198</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11_LSB    _u(0)</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acc0c6580db6ce28953a7a1fe940731b7"> 2199</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER12</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3b50bda0fc3907207adfeff00f649873"> 2203</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12_OFFSET _u(0x00000b0c)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aebebc93b56e918c8c79768e66f1633c9"> 2204</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a40def7bd72ca968509cdd0251d6413e9"> 2205</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaabaf8fb07a822dc549cc98225a00558"> 2206</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12_MSB    _u(31)</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4c7ffb4cde7b11d5f4c789e8e39c7c2e"> 2207</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12_LSB    _u(0)</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a336a3c43de9a796b07ca1767b93dc841"> 2208</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER13</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6762ca3c86b40d4a694206d4bfe3efba"> 2212</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13_OFFSET _u(0x00000b0d)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a78957c8775e2fd88c04cc6d567ef9d0b"> 2213</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aafbaa6b6257395c1daeaf929199b903a"> 2214</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad7ba3a72ef6aa9b7b856e82ef5f779b7"> 2215</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13_MSB    _u(31)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#accbf2e70911e9be2103a5d83e9fbe20e"> 2216</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13_LSB    _u(0)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a37c57109944ac97707810c7181dc4989"> 2217</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER14</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a05bbf842a4c45919125e0d797d69a8a6"> 2221</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14_OFFSET _u(0x00000b0e)</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a557bb20f5e69db62f1da9c1b06876bfb"> 2222</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a15f3657c91ef77cc19335a1df46c5afa"> 2223</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac48be1672ac40de67a1631cad0a99703"> 2224</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14_MSB    _u(31)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aecd61b3b96fd656cc86b14f6d8dbee27"> 2225</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14_LSB    _u(0)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adbf485b1e2cda7ce741457fd971d3eb9"> 2226</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER15</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6b0b4e31dbd89cb69d6b33cebfa64d59"> 2230</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15_OFFSET _u(0x00000b0f)</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a201e547d586a8f7929e2177ae5304c1f"> 2231</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa7a8940e9d57459fd8660dc51c2c46f5"> 2232</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1c93d5227449e1395796bf13af08a5b1"> 2233</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15_MSB    _u(31)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a051bdb804dd8a58ecf2acf8ab1e493ab"> 2234</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15_LSB    _u(0)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae7eb78dab957bf646f53c7e5b3b74ad2"> 2235</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER16</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4fcbf0fd6b1e31be6c9563e5c98ab19f"> 2239</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16_OFFSET _u(0x00000b10)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a50a6e195e2631b9be23d4527a2f180b6"> 2240</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aca92bd1792f23dd3c05388e36eb0ee5b"> 2241</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afb6c0736a4ffdb20eb440ca4f48dc78e"> 2242</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16_MSB    _u(31)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9c17822f81ced41f6f98cccf15ff8c78"> 2243</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16_LSB    _u(0)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aef923f2aea1e38abc4819f9c729589fd"> 2244</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER17</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab068007a8f5453b84d51f7c9d5bd4ccc"> 2248</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17_OFFSET _u(0x00000b11)</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1d02df8def20b869a13bd2208320998c"> 2249</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a985819a9d3b07a082884baa73dbc8b3f"> 2250</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a71904b70c58be1ba22d7a38d1388a27d"> 2251</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17_MSB    _u(31)</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad3416ea3f409356b68528f4e9f1b234f"> 2252</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17_LSB    _u(0)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2d42e31c2394604bd78a926ac5933362"> 2253</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER18</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a91e6096d753fe91ded90517a9086ac47"> 2257</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18_OFFSET _u(0x00000b12)</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a36b8ecb2d9a82e36bac7e4ad26585ef3"> 2258</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adcda8ef8157ed2cb66a744e5429c073d"> 2259</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a28d40f7e4bb2c1be0c2174ba8805ce45"> 2260</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18_MSB    _u(31)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a31b7b9f82c7f2bc827eec0381acb2c98"> 2261</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18_LSB    _u(0)</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a44e4647fa2d9230f709d9ccdcc8aeafe"> 2262</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER19</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8c757d8aed96be192f7976025c2a79fd"> 2266</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19_OFFSET _u(0x00000b13)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa0bb141247a5d3b6fe02d281c5363c5d"> 2267</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a247a92a7a766459a744b54e581edd6ea"> 2268</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9067ba2a11d0e8959e2a0369c65ce9ec"> 2269</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19_MSB    _u(31)</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8b2ce3b2f6a9e45a556bb30dfd4e0621"> 2270</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19_LSB    _u(0)</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4b0405c94e91c3c21f83e36c42c2b356"> 2271</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER20</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a03589e4a256e942fe5080e29cae821f6"> 2275</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20_OFFSET _u(0x00000b14)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae218acc6723aea75278e557c17e5ffb8"> 2276</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a58f8c7b8f09e7a6fe3c20935abf33d99"> 2277</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5c6bbb215a971938ae156f2637412678"> 2278</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20_MSB    _u(31)</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5a888f3ff1d5aaf2cb4b45f1b49d5d01"> 2279</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20_LSB    _u(0)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac6060c164953c8d811778f4d4b7f3a7b"> 2280</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER21</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad571a5fb5d1911d8790cc9a93eecf212"> 2284</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21_OFFSET _u(0x00000b15)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac50b3a5e3ba5ea3222ef74448cb5de64"> 2285</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5ba4b7b227bc175b4d9ff67878bbf336"> 2286</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0e3e7324799d1aa3e8c823284d5b3e26"> 2287</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21_MSB    _u(31)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa58584abcfcf5182d88dd4bdd14961a7"> 2288</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21_LSB    _u(0)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a343c985c84aebed427242a4a55cb6162"> 2289</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER22</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab16e3601f2017cc7c40650243bb58e42"> 2293</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22_OFFSET _u(0x00000b16)</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4c0ce8305ef9d3294964aca67b9d7ac4"> 2294</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8fc6bc1fb68cc9a92957b036cdd2e25d"> 2295</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5a0da31825a0478ee3aa99a7ca39174e"> 2296</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22_MSB    _u(31)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afee3b27a10c100a35c091c600d0dc63d"> 2297</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22_LSB    _u(0)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac5fdae1729ae29740f762a2345485717"> 2298</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER23</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5450aecd4d190b2b667463050ee6335b"> 2302</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23_OFFSET _u(0x00000b17)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a62fd43ea572536004cc05e3bcbca01dd"> 2303</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3593487c15fca0ee9613637d3d708b65"> 2304</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2fecd17657b942b3d9e258b0078eb4d4"> 2305</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23_MSB    _u(31)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3fe9038f576834f4e6e7ced41949c991"> 2306</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23_LSB    _u(0)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a953f9ce3fac75d654e49dfd26153eab5"> 2307</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER24</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a24b9cb3d72e2daf2fb06752e41e4a273"> 2311</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24_OFFSET _u(0x00000b18)</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a889a1af2e36d1778be0b7889d7f6de0d"> 2312</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a58ad1c2c215002c6e1d28840d87ea4e0"> 2313</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a782c2e7c213dd29fdfc8dcd1e5997724"> 2314</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24_MSB    _u(31)</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a94f482be734e254dc5284871c182541b"> 2315</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24_LSB    _u(0)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aac0dfe1b83bb18f7c82416ab213382aa"> 2316</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER25</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a57211accd58a5c4b44eb4b749e9f95c5"> 2320</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25_OFFSET _u(0x00000b19)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0ac4f977945ee97b5b6edde22ec035cc"> 2321</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a15fb8cb0ee7523bf28c9aabe2772b2d1"> 2322</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeb562678b639732f8cdeb6390167e568"> 2323</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25_MSB    _u(31)</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af04c0671a41d9bf7ce2289e3602883c8"> 2324</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25_LSB    _u(0)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a67fee7820103859aab9149f47e4c038e"> 2325</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER26</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a85596e271227151665e7d77f8428ca5f"> 2329</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26_OFFSET _u(0x00000b1a)</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acf2002efa467ea89ac5fa08ad36e167d"> 2330</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1975e34d163baf0108229dc497a7fc03"> 2331</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0afabe513f9853e002239ed7d321dab5"> 2332</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26_MSB    _u(31)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a79d96f13df612e1d076e1f22dfa18faa"> 2333</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26_LSB    _u(0)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a115888ea2299a24e535bf8647c4d5e5b"> 2334</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER27</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7816e7cd017a66751a5e2d17b4046e1b"> 2338</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27_OFFSET _u(0x00000b1b)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a47cd7b7a78b28c539ae65b8adf5f0622"> 2339</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aefb091f0edc811be0dae540ccd710a55"> 2340</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aea8abf1a7a4bb0829614419e8c71060a"> 2341</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27_MSB    _u(31)</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0544070a46632bf8a47c372a1f5cbf72"> 2342</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27_LSB    _u(0)</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a263e309b8f804833dd33a736742bc60d"> 2343</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER28</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae4ff41bcff8b157e74060a3003b19fc2"> 2347</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28_OFFSET _u(0x00000b1c)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a095954bb86f7d3313e8ced88fca5ad51"> 2348</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4a102fcfbf44302bb4a1812d858ccf96"> 2349</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab6c559858915369d8f0bd9d90fafca81"> 2350</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28_MSB    _u(31)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a31aabf7edcc4c65f546c0982be6b5be8"> 2351</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28_LSB    _u(0)</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a67f390fe35e5c966a38be00cb630c89c"> 2352</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER29</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2b6effc4a9601a3bfa5a0f69d36652a0"> 2356</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29_OFFSET _u(0x00000b1d)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae599480f1aa47d62ab9db78b049dc177"> 2357</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a502debf5884d8e28855888dbe21d5267"> 2358</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a88fe3c6efb0c2c1750af842b0acd117d"> 2359</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29_MSB    _u(31)</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afb818fda773df120b2b2fcb55486be96"> 2360</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29_LSB    _u(0)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a56550df2634bf9901441329dbf13f7ce"> 2361</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER30</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8effccb447aed6e0bedc0fa50eb11c5c"> 2365</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30_OFFSET _u(0x00000b1e)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa77e38f5e10b73ef77eaa28306414941"> 2366</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1b19a77c9e022b79de640cec3fc49867"> 2367</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a485184ff1b8ad66b747cef66439b8bf8"> 2368</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30_MSB    _u(31)</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abea3664a45755cd595ba51ab61c680b1"> 2369</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30_LSB    _u(0)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae645cf427006145dad34d2a18bf6ed58"> 2370</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER31</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aefa50abfa41c8bb44fcd2ce50ce9604e"> 2374</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31_OFFSET _u(0x00000b1f)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8650e7b17c9c152d9c0a618e47cfaaa9"> 2375</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2ca27dbec89899103c0c7222ee0fe13d"> 2376</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3637d8576f40de52d3e6fa48c899027d"> 2377</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31_MSB    _u(31)</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9e1f35d87785ddc5ce5214adab5704a6"> 2378</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31_LSB    _u(0)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1fb21daab15bec2c3e3d6bafb112115e"> 2379</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="comment">// Register    : RVCSR_MCYCLEH</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="comment">// Description : Machine-mode cycle counter, high half</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="comment">//               Counts up once per 1 &lt;&lt; 32 cycles, when `mcountinhibit.cy` is</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="comment">//               0. Disabled by default to save power.</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af353b512977e5862e5f35c98a380f6d1"> 2385</a></span><span class="preprocessor">#define RVCSR_MCYCLEH_OFFSET _u(0x00000b80)</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a902595c6b599945ede78b6bed27368a6"> 2386</a></span><span class="preprocessor">#define RVCSR_MCYCLEH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac335963384f18725cdfd4f5bf9fff4f2"> 2387</a></span><span class="preprocessor">#define RVCSR_MCYCLEH_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6ec7b71fe7c005fa459f8d4ccddec7ba"> 2388</a></span><span class="preprocessor">#define RVCSR_MCYCLEH_MSB    _u(31)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af6a0cc16c0caab4194165234acc329c8"> 2389</a></span><span class="preprocessor">#define RVCSR_MCYCLEH_LSB    _u(0)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeb3dfbea8928888cbe8d0496c151e514"> 2390</a></span><span class="preprocessor">#define RVCSR_MCYCLEH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment">// Register    : RVCSR_MINSTRETH</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="comment">// Description : Machine-mode instruction retire counter, low half</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="comment">//               Counts up once per 1 &lt;&lt; 32 instructions, when</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="comment">//               `mcountinhibit.ir` is 0. Disabled by default to save power.</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aea9d6ab8df841412a621ce5501b35022"> 2396</a></span><span class="preprocessor">#define RVCSR_MINSTRETH_OFFSET _u(0x00000b82)</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afb6c209663c3f8ac50d0ee27a8cea830"> 2397</a></span><span class="preprocessor">#define RVCSR_MINSTRETH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad5d7817d2dc2e0fa61eddc28351d86b3"> 2398</a></span><span class="preprocessor">#define RVCSR_MINSTRETH_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa97a658a4957edc7f6db1a82e619e9ca"> 2399</a></span><span class="preprocessor">#define RVCSR_MINSTRETH_MSB    _u(31)</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac4997bb695020bdc33ffcd3e08bf61e3"> 2400</a></span><span class="preprocessor">#define RVCSR_MINSTRETH_LSB    _u(0)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a27c6d033b84e512d8069ca6d5234c934"> 2401</a></span><span class="preprocessor">#define RVCSR_MINSTRETH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER3H</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab7142dfa2aa7cea7dcf2eef247ae9882"> 2405</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3H_OFFSET _u(0x00000b83)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aba824eaeca783f227138896c7941589a"> 2406</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aae8278bd9f7099e97c2f3a0fb1f76146"> 2407</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac40aaf9124728e5ef1d191b3ab508c63"> 2408</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3H_MSB    _u(31)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a66e73a22b9f2406d0e6f926760f09ced"> 2409</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3H_LSB    _u(0)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abb089d948b9eb76236e465df55bb41e8"> 2410</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER3H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER4H</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aadeaca95a703e15b2d67a6afa0419e65"> 2414</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4H_OFFSET _u(0x00000b84)</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad20d15f37ed540c1dbdbea92998bc798"> 2415</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a37b76822f43857059a05d9236a5ec1e4"> 2416</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a74aa84f01cc18ce757c247f962161403"> 2417</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4H_MSB    _u(31)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a37a6e65ae80cc8856278a773ba79f82e"> 2418</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4H_LSB    _u(0)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a01dfbcc7e63295b185fab9cda89457b1"> 2419</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER4H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER5H</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7c2e885980f449f4cd30e2a70d7df1b6"> 2423</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5H_OFFSET _u(0x00000b85)</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4e23ab16f1cf67a5510ae7f1741130a8"> 2424</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae3e96fadcd05fd8976e884c44e600d5a"> 2425</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a56be56d34a2b9d6af6078faf9b7cf4ea"> 2426</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5H_MSB    _u(31)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a389c3fd0958b0821762530af1db57e83"> 2427</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5H_LSB    _u(0)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a01eac0e210aec0bff6ad7a23eebedc90"> 2428</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER5H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER6H</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afb8952be7d89a9ff33fb8c75150a5b8f"> 2432</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6H_OFFSET _u(0x00000b86)</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae9f4841f470283d4f96c486aabf05f3d"> 2433</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0ca250dd6d3545e77a66d7c435a422a6"> 2434</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a36981c7e1bb0a1ca0920552db738a5fe"> 2435</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6H_MSB    _u(31)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac26a25b119b12b634e4d0f0d41ded08b"> 2436</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6H_LSB    _u(0)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6c516c7c2638cc5a2d0e4ad3fbb2c755"> 2437</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER6H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER7H</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae274727f1ec4f5687f5582e3249f9ed8"> 2441</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7H_OFFSET _u(0x00000b87)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aafe01fe4942c73db2cad3488dd36aea1"> 2442</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ade5813052ed86e30fd4abfc0b69a8e0d"> 2443</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8da3202f0a259380daf698b593ce41e6"> 2444</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7H_MSB    _u(31)</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0a93659e739b0d551b8b4dc34ac99da7"> 2445</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7H_LSB    _u(0)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a76fd894f8e6e0495b38ae8d84ba14d4e"> 2446</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER7H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER8H</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a474d2d494a7e21e9b46456d96cd222b7"> 2450</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8H_OFFSET _u(0x00000b88)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aac28b1071055d898b74e0d7a4fa7c26f"> 2451</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0927eb23caa44f1d0d8b111a344e2fe9"> 2452</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4bd524de3f256b71166d2e9c78ca7d42"> 2453</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8H_MSB    _u(31)</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a823af37059f75b90df1c753f9ae69aba"> 2454</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8H_LSB    _u(0)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aed7a370c26351a7759f66cd3b38371d2"> 2455</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER8H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER9H</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abb8fe88f555163efeff6054888adc737"> 2459</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9H_OFFSET _u(0x00000b89)</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6ab94ecf0498c8feb9f9e7fb7f45b7e9"> 2460</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a04635eca8db76d25eb4461ae1e361219"> 2461</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae3b6ed71c55a3c7777a2bbbdd1d6a834"> 2462</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9H_MSB    _u(31)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7850cf0b3d42701a3b7134e1e3396e7b"> 2463</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9H_LSB    _u(0)</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a55ea0301f99731a39749c481deb7c41a"> 2464</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER9H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER10H</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a05a62ff2fe24ecadd66241287fbe2c5d"> 2468</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10H_OFFSET _u(0x00000b8a)</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1e5954927387ee80e6e105097fde55da"> 2469</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afdd44e9d12b0d2e59c4951830f3afcdf"> 2470</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acebed5cf4978d8efd76e2e477a539d9a"> 2471</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10H_MSB    _u(31)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aabb0e00dab02f2745b2869304dda52db"> 2472</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10H_LSB    _u(0)</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a37d7beaae0b7370981b8c5cd74c566ca"> 2473</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER10H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER11H</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7dcb9b10b5f19d0e192eb23e7883a5d7"> 2477</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11H_OFFSET _u(0x00000b8b)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a27abe41b5cd5af021aad85c0a4e5ebb1"> 2478</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0420ec5680beaee25b0b2dd38877723f"> 2479</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a99c431efb5dacf7cc54f6a5af5bb29fa"> 2480</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11H_MSB    _u(31)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a929fec02b42dd2bc9e59bca3be0bd2e4"> 2481</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11H_LSB    _u(0)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6bf163136b63f5071ed777b7774d0487"> 2482</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER11H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER12H</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa3972a69a738e5a87a2a10a00392111e"> 2486</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12H_OFFSET _u(0x00000b8c)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac3f167d2a8487ac08792c382090ccbca"> 2487</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8c114dd291b9cbee5345043759f59000"> 2488</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0a622502172855a2b24f7bdf3629daf2"> 2489</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12H_MSB    _u(31)</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab9a1e4599146d9ccd6a5243ea8cca44e"> 2490</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12H_LSB    _u(0)</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad8df32be9182421d2d4d8c53a31ba60f"> 2491</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER12H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER13H</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab308616093e32ed44e3da5e83d2f1ee4"> 2495</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13H_OFFSET _u(0x00000b8d)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9ef24b17a4de1e9d1cf5ddbebea9973f"> 2496</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a17a8dfabc0f63e7d06b9870a3cfc8e57"> 2497</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a263dae231ba1e43244d1bec5e8744427"> 2498</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13H_MSB    _u(31)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afdf4c098e10f63b9d491e88c23763445"> 2499</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13H_LSB    _u(0)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af645511ef4030864ffd8ad12fb686f6c"> 2500</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER13H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER14H</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaf36029ee913e0bce7ab17331cdd0556"> 2504</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14H_OFFSET _u(0x00000b8e)</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4aac4c72eec14db4b8ed015a8773e14d"> 2505</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0ac7fcba4b6a4d55bba9d6e10653a344"> 2506</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a56f6eb97029ac7fc3cb9f8a8091a7e8e"> 2507</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14H_MSB    _u(31)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa3011942be53a1059b1a22a231004edf"> 2508</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14H_LSB    _u(0)</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad2f85e157d20e2757c8e29c2512078c5"> 2509</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER14H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER15H</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a55b48dd5363d0809f728327f6efc591e"> 2513</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15H_OFFSET _u(0x00000b8f)</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3debff42da39dd06dfb717e23b833211"> 2514</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afa3433017cb25e464cb9d43ef7cce1fa"> 2515</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3ecf22495fc79d5b9bf6b609246333c3"> 2516</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15H_MSB    _u(31)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a794260d421d025d10234a927a746ab99"> 2517</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15H_LSB    _u(0)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae769b9a0cd4de155956cb44e91c9e236"> 2518</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER15H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER16H</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7e27a7e6bed808d875fe5eef16304f48"> 2522</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16H_OFFSET _u(0x00000b90)</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5e903aed9c527cba6b2f2d9e9ddff331"> 2523</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5eea64ca336991492c81021f62070be2"> 2524</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a89441bb40299b8b22a0fc162f7276797"> 2525</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16H_MSB    _u(31)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a31976a61212c97d4e9899c12df06c0ea"> 2526</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16H_LSB    _u(0)</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a648b362b56d7d0b27733d8aa803f4d87"> 2527</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER16H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER17H</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a28845ff195c8208189fbb07107d465c7"> 2531</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17H_OFFSET _u(0x00000b91)</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af77df88ddb9cbfdb828fb0f822f33bf1"> 2532</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9f50d5595edb7611d892c6d0fd27fa0e"> 2533</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a783841e5108ab35f95cd936efbbc2f12"> 2534</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17H_MSB    _u(31)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0d6107c727172d72edb98e35f3740eba"> 2535</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17H_LSB    _u(0)</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acbf2a8bfd2263d4efa0fac460144f55d"> 2536</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER17H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER18H</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a90a3fcabb30cd5a3e867e1134da766ae"> 2540</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18H_OFFSET _u(0x00000b92)</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad4cc2aaa921ab3d90efbe5994f5c206c"> 2541</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a33c0984590ebc2932b36ac2480a49cc3"> 2542</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2192d6d2352d7801786fc6a117a2be6f"> 2543</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18H_MSB    _u(31)</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1e9f1902623aadc340930a8f495cba86"> 2544</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18H_LSB    _u(0)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeb7a19da95a778b6e2910172980dbc4c"> 2545</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER18H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER19H</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a78f127b74ed6376e996e41830673179a"> 2549</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19H_OFFSET _u(0x00000b93)</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7fcc27e067313e751ae99d03e6a14142"> 2550</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a311412d8b580575bde460215e17b0735"> 2551</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2939454a2e6654e5b63bbb9667f8b8f2"> 2552</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19H_MSB    _u(31)</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9b00b87c48907ed21e327ac3a18b841e"> 2553</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19H_LSB    _u(0)</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae207bf91e23b167b04d92321dc2ec62a"> 2554</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER19H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER20H</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abfcfc71d79bf71df60bda8176a1ca610"> 2558</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20H_OFFSET _u(0x00000b94)</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a06868e195a4d068efe46ab10d1695f82"> 2559</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a58b5c1b90dea19efbeee3d54b329ffb7"> 2560</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a25b9487ba845f8f5cc7b2e8a2e744a41"> 2561</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20H_MSB    _u(31)</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab63d9915649dc529925a2b54a0a98b74"> 2562</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20H_LSB    _u(0)</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9aba1d9f43bba4e0cd3180bc2b4fcc43"> 2563</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER20H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER21H</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeeda25c2fc25135498cc9b951a625b26"> 2567</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21H_OFFSET _u(0x00000b95)</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aef6d8d208961abdb7bc5c744b62b6ffb"> 2568</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acda8b633611b89a98c811d106370e265"> 2569</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7a85adb1c4fa099915398ff06d6d9bbc"> 2570</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21H_MSB    _u(31)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad4d1ca729d3b8cb7ac84176cf95ce624"> 2571</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21H_LSB    _u(0)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9085d19b61bac9e69fd104d03a50b43a"> 2572</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER21H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER22H</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a23681378687032d9f9480b42861ad388"> 2576</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22H_OFFSET _u(0x00000b96)</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abf03ddbfd01d7500d15bbee9adbbdce7"> 2577</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a12f1d21138569e109c67dc706938f666"> 2578</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab228ab9064c4e91283130a6233e8814f"> 2579</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22H_MSB    _u(31)</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acf5576e3406130b52739df3308cba7a8"> 2580</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22H_LSB    _u(0)</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a455ee1f3af69c4eb85cb8e793d4e9054"> 2581</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER22H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER23H</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0ce5eb5de16ee7bf6b89f96f410cc55c"> 2585</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23H_OFFSET _u(0x00000b97)</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a446ee6e12db6728f5fc4a193d90a5a09"> 2586</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afbd1e3e2f2fbdca57c7f0380aac7c2ba"> 2587</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4fe51962d369c815c43705d314ee3604"> 2588</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23H_MSB    _u(31)</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4b14c6de849ffda839e2c7268ec2370a"> 2589</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23H_LSB    _u(0)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abc8f689b64c532cae41682ff207689c8"> 2590</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER23H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER24H</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a85cb51c4b5d6218d332f268d753e7e6d"> 2594</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24H_OFFSET _u(0x00000b98)</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acd47357f682d9d9477b2db61ca6bccab"> 2595</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab0a1488d2385e791643857595b79c5b4"> 2596</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad6128ef6327c0ab537b700f277086220"> 2597</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24H_MSB    _u(31)</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5740c3e9160b354d7fe9154c79cd98fb"> 2598</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24H_LSB    _u(0)</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af11ec935ea8e702d6c6a042822268ae4"> 2599</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER24H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER25H</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa783670f9907f6849fd0872d2e8faefd"> 2603</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25H_OFFSET _u(0x00000b99)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a69af6b9f1616d835b11f8f1377575882"> 2604</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2cec688aadeeccbca7ba3aa708368a2f"> 2605</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a80754ce52a89011e2186e797d78ae417"> 2606</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25H_MSB    _u(31)</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af28fd61eaa9365c0e0c0b98457daaf66"> 2607</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25H_LSB    _u(0)</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab81db2677c645c22d20c54aa42a84892"> 2608</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER25H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER26H</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8dd4fd1f24c6b4d1ea82c3ab69640a21"> 2612</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26H_OFFSET _u(0x00000b9a)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aab018c00afdca320dbcadfd588346dba"> 2613</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3f85571ffbc540ecb375e7e4e729d010"> 2614</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad5e504a1fbd52a1918742126c41d41e6"> 2615</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26H_MSB    _u(31)</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac33f30fd614488d8e2ecbc09be3ccdd3"> 2616</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26H_LSB    _u(0)</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7b7a2e1553c545abf8b4500f99f258c0"> 2617</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER26H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER27H</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aaba976f4c53f0e3229436a59ee317295"> 2621</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27H_OFFSET _u(0x00000b9b)</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1f9aac49c7437abdc6cca2644a759941"> 2622</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7b571c7d4d687afaa9d1747150a20d93"> 2623</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7682cab5baedbb7e4fca882e9e2a9a4b"> 2624</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27H_MSB    _u(31)</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9b7450702f1e64423fcae1ea723f5e44"> 2625</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27H_LSB    _u(0)</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0406754c07bf68054f88e00526feef75"> 2626</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER27H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER28H</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a99767c17950fa764d5b8f484e3b42852"> 2630</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28H_OFFSET _u(0x00000b9c)</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2b0e749a8a1ee72571464916b45b6704"> 2631</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6b8b9bafede8d29975d0ebcdae6d2f6e"> 2632</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a476f6ee474a3df6b6b6416d4acf209fd"> 2633</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28H_MSB    _u(31)</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a209a41bed9a2db1c310827d1aa943ee1"> 2634</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28H_LSB    _u(0)</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aef4f284b1243e727ace79dfeacc38047"> 2635</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER28H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER29H</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9d4c84a360b61fffb6cc8ff7ffb6ccf4"> 2639</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29H_OFFSET _u(0x00000b9d)</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acf038705ee25647906d5343155d8f085"> 2640</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6b7beae9138f567b1e9c3f8f1d7daaef"> 2641</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a25d433ec0af8c95dccfb670a76b1cc79"> 2642</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29H_MSB    _u(31)</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5ead6f62b0d5f2527b71cf0fe7549e12"> 2643</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29H_LSB    _u(0)</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a420336b4469b77a8ad6515cbd0928b28"> 2644</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER29H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER30H</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6e24fc6388e5df06fcb983f0853172cf"> 2648</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30H_OFFSET _u(0x00000b9e)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a77e75af2b61be474730fd2b7810fe0f5"> 2649</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5c50ed05aecd833f1b8f6c81ea269ce7"> 2650</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab22c41cd558a455c67c8279fe8b0cc8c"> 2651</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30H_MSB    _u(31)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2eb713950c6e2f52b78a5b438a366652"> 2652</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30H_LSB    _u(0)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a31b5b09e6aa346a940c67773c24ff47b"> 2653</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER30H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="comment">// Register    : RVCSR_MHPMCOUNTER31H</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="comment">// Description : Extended performance counter, hardwired to 0.</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a388158e7bb8aa0861423fa79964961f1"> 2657</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31H_OFFSET _u(0x00000b9f)</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a47980f747bc402c256f9865deffd815e"> 2658</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31H_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5c10179c6f351275d0f814bbf7beb99d"> 2659</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31H_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a04db3d50ce0f8a29405ca5b2440910b1"> 2660</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31H_MSB    _u(31)</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac86aa4815171263cc9ec5fb9db0b1b04"> 2661</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31H_LSB    _u(0)</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad88d2046249e9164cfbac5278fd5e773"> 2662</a></span><span class="preprocessor">#define RVCSR_MHPMCOUNTER31H_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment">// Register    : RVCSR_PMPCFGM0</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="comment">// Description : PMP M-mode configuration. One bit per PMP region. Setting a bit</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span><span class="comment">//               makes the corresponding region apply to M-mode (like the</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span><span class="comment">//               `pmpcfg.L` bit) but does not lock the region.</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="comment">//</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="comment">//               PMP is useful for non-security-related purposes, such as stack</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span><span class="comment">//               guarding and peripheral emulation. This extension allows M-mode</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="comment">//               to freely use any currently unlocked regions for its own</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="comment">//               purposes, without the inconvenience of having to lock them.</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="comment">//</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="comment">//               Note that this does not grant any new capabilities to M-mode,</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="comment">//               since in the base standard it is already possible to apply</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="comment">//               unlocked regions to M-mode by locking them. In general, PMP</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><span class="comment">//               regions should be locked in ascending region number order so</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span><span class="comment">//               they can&#39;t be subsequently overridden by currently unlocked</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><span class="comment">//               regions.</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="comment">//</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="comment">//               Note also that this is not the same as the rule locking bypass</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="comment">//               bit in the ePMP extension, which does not permit locked and</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="comment">//               unlocked M-mode regions to coexist.</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="comment">//</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="comment">//               This is a Hazard3 custom CSR.</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a496eed1b3dba0c5ad4318df01bc01da8"> 2686</a></span><span class="preprocessor">#define RVCSR_PMPCFGM0_OFFSET _u(0x00000bd0)</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8952a26beb7b1457860ad124b6856f5d"> 2687</a></span><span class="preprocessor">#define RVCSR_PMPCFGM0_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a43623eb23f7a6ab380740d87afca1ff5"> 2688</a></span><span class="preprocessor">#define RVCSR_PMPCFGM0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa1330a8d0564ffb9b6b3d4008db8d059"> 2689</a></span><span class="preprocessor">#define RVCSR_PMPCFGM0_MSB    _u(15)</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a48ce04c31432c803e63bd4b8b67ba092"> 2690</a></span><span class="preprocessor">#define RVCSR_PMPCFGM0_LSB    _u(0)</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#add0d814057aa65669bc457b49c012047"> 2691</a></span><span class="preprocessor">#define RVCSR_PMPCFGM0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="comment">// Register    : RVCSR_MEIEA</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment">// Description : External interrupt enable array.</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="comment">//</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="comment">//               The array contains a read-write bit for each external interrupt</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="comment">//               request: a `1` bit indicates that interrupt is currently</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span><span class="comment">//               enabled. At reset, all external interrupts are disabled.</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="comment">//</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="comment">//               If enabled, an external interrupt can cause assertion of the</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span><span class="comment">//               standard RISC-V machine external interrupt pending flag</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span><span class="comment">//               (`mip.meip`), and therefore cause the processor to enter the</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="comment">//               external interrupt vector. See `meipa`.</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="comment">//</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="comment">//               There are up to 512 external interrupts. The upper half of this</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment">//               register contains a 16-bit window into the full 512-bit vector.</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="comment">//               The window is indexed by the 5 LSBs of the write data.</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1c3889450c514f580eba90839150de69"> 2708</a></span><span class="preprocessor">#define RVCSR_MEIEA_OFFSET _u(0x00000be0)</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5e32e66641144cac201a074713ace501"> 2709</a></span><span class="preprocessor">#define RVCSR_MEIEA_BITS   _u(0xffff001f)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9563af8b8f4ff752cabaaec58c747a25"> 2710</a></span><span class="preprocessor">#define RVCSR_MEIEA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="comment">// Field       : RVCSR_MEIEA_WINDOW</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><span class="comment">// Description : 16-bit read/write window into the external interrupt enable</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment">//               array</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa10f3f2ed4eda11fe9e4b0a6d6f2e092"> 2715</a></span><span class="preprocessor">#define RVCSR_MEIEA_WINDOW_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af52968a7e8ca19c68dd765743ba1baea"> 2716</a></span><span class="preprocessor">#define RVCSR_MEIEA_WINDOW_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae52c414804c17854b833be68c085f713"> 2717</a></span><span class="preprocessor">#define RVCSR_MEIEA_WINDOW_MSB    _u(31)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abe186f89d52ee4c29dfad8af7e3e98c0"> 2718</a></span><span class="preprocessor">#define RVCSR_MEIEA_WINDOW_LSB    _u(16)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a23618269f6928eff3e9fc73a9cd6924f"> 2719</a></span><span class="preprocessor">#define RVCSR_MEIEA_WINDOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="comment">// Field       : RVCSR_MEIEA_INDEX</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span><span class="comment">// Description : Write-only self-clearing field (no value is stored) used to</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span><span class="comment">//               control which window of the array appears in `window`.</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a67fea60f4e6eb51588a6c74437ba14ca"> 2724</a></span><span class="preprocessor">#define RVCSR_MEIEA_INDEX_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a32873b26cc3a9dcbf6ecbfde8b08b46d"> 2725</a></span><span class="preprocessor">#define RVCSR_MEIEA_INDEX_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a95271155bdfc6774f65f9df155c39768"> 2726</a></span><span class="preprocessor">#define RVCSR_MEIEA_INDEX_MSB    _u(4)</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aee1ac6120cd6a519b1546f49a8ef9c8e"> 2727</a></span><span class="preprocessor">#define RVCSR_MEIEA_INDEX_LSB    _u(0)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa55c363928f9c6911e7aec8d7b95ce30"> 2728</a></span><span class="preprocessor">#define RVCSR_MEIEA_INDEX_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="comment">// Register    : RVCSR_MEIPA</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="comment">// Description : External interrupt pending array</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span><span class="comment">//</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span><span class="comment">//               Contains a read-only bit for each external interrupt request.</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="comment">//               Similarly to `meiea`, this register is a window into an array</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="comment">//               of up to 512 external interrupt flags. The status appears in</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment">//               the upper 16 bits of the value read from `meipa`, and the lower</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment">//               5 bits of the value _written_ by the same CSR instruction (or 0</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="comment">//               if no write takes place) select a 16-bit window of the full</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment">//               interrupt pending array.</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="comment">//</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="comment">//               A `1` bit indicates that interrupt is currently asserted. IRQs</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="comment">//               are assumed to be level-sensitive, and the relevant `meipa` bit</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment">//               is cleared by servicing the requestor so that it deasserts its</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="comment">//               interrupt request.</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="comment">//</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="comment">//               When any interrupt of sufficient priority is both set in</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="comment">//               `meipa` and enabled in `meiea`, the standard RISC-V external</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="comment">//               interrupt pending bit `mip.meip` is asserted. In other words,</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="comment">//               `meipa` is filtered by `meiea` to generate the standard</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="comment">//               `mip.meip` flag.</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a889b4efa42369e48bff5386a7584e814"> 2751</a></span><span class="preprocessor">#define RVCSR_MEIPA_OFFSET _u(0x00000be1)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abc846854617d0ecfaf68212aafb05141"> 2752</a></span><span class="preprocessor">#define RVCSR_MEIPA_BITS   _u(0xffff001f)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5d35ecdda76a732baa6b4e39a6d2dbf1"> 2753</a></span><span class="preprocessor">#define RVCSR_MEIPA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="comment">// Field       : RVCSR_MEIPA_WINDOW</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><span class="comment">// Description : 16-bit read-only window into the external interrupt pending</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="comment">//               array</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab7852db0118e3b3ff495169348837d2e"> 2758</a></span><span class="preprocessor">#define RVCSR_MEIPA_WINDOW_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a58683fa5cf67bd8654ca66ad79741b7e"> 2759</a></span><span class="preprocessor">#define RVCSR_MEIPA_WINDOW_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8c821a88ad923e2ef928cb6e14fea28e"> 2760</a></span><span class="preprocessor">#define RVCSR_MEIPA_WINDOW_MSB    _u(31)</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8360e39492227d27edb011481a92091b"> 2761</a></span><span class="preprocessor">#define RVCSR_MEIPA_WINDOW_LSB    _u(16)</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acd5d55afc2aa9fb50926c7cdeaab111f"> 2762</a></span><span class="preprocessor">#define RVCSR_MEIPA_WINDOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="comment">// Field       : RVCSR_MEIPA_INDEX</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="comment">// Description : Write-only, self-clearing field (no value is stored) used to</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment">//               control which window of the array appears in `window`.</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a98be06dd98c124d7a21b9296d6553639"> 2767</a></span><span class="preprocessor">#define RVCSR_MEIPA_INDEX_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2af66e246697b97f0b904fc191977d9e"> 2768</a></span><span class="preprocessor">#define RVCSR_MEIPA_INDEX_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8ed73573419b0920424178255428ba5e"> 2769</a></span><span class="preprocessor">#define RVCSR_MEIPA_INDEX_MSB    _u(4)</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aedeebd52365447baddae53edce359031"> 2770</a></span><span class="preprocessor">#define RVCSR_MEIPA_INDEX_LSB    _u(0)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8b1e91d54f63fac061c27d64d3fe45cb"> 2771</a></span><span class="preprocessor">#define RVCSR_MEIPA_INDEX_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment">// Register    : RVCSR_MEIFA</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="comment">// Description : External interrupt force array</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment">//</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment">//               Contains a read-write bit for every interrupt request. Writing</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="comment">//               a 1 to a bit in the interrupt force array causes the</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="comment">//               corresponding bit to become pending in `meipa`. Software can</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="comment">//               use this feature to manually trigger a particular interrupt.</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="comment">//</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="comment">//               There are no restrictions on using `meifa` inside of an</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="comment">//               interrupt. The more useful case here is to schedule some lower-</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment">//               priority handler from within a high-priority interrupt, so that</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span><span class="comment">//               it will execute before the core returns to the foreground code.</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span><span class="comment">//               Implementers may wish to reserve some external IRQs with their</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span><span class="comment">//               external inputs tied to 0 for this purpose.</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span><span class="comment">//</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><span class="comment">//               Bits can be cleared by software, and are cleared automatically</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span><span class="comment">//               by hardware upon a read of `meinext` which returns the</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment">//               corresponding IRQ number in `meinext.irq` with `mienext.noirq`</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="comment">//               clear (no matter whether `meinext.update` is written).</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><span class="comment">//</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment">//               `meifa` implements the same array window indexing scheme as</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="comment">//               `meiea` and `meipa`.</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af76479e89e34bae04e8b0b5d08b5412d"> 2795</a></span><span class="preprocessor">#define RVCSR_MEIFA_OFFSET _u(0x00000be2)</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac23523092aadc4d38980d2261e1f66fd"> 2796</a></span><span class="preprocessor">#define RVCSR_MEIFA_BITS   _u(0xffff001f)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a76c96653d5bf2479c5cba081a594b2c0"> 2797</a></span><span class="preprocessor">#define RVCSR_MEIFA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><span class="comment">// Field       : RVCSR_MEIFA_WINDOW</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="comment">// Description : 16-bit read/write window into the external interrupt force</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="comment">//               array</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af62e6eaba2d3cbd7da14a737222f0653"> 2802</a></span><span class="preprocessor">#define RVCSR_MEIFA_WINDOW_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a40a52f3eb8e1dfe892a1e9d30d219747"> 2803</a></span><span class="preprocessor">#define RVCSR_MEIFA_WINDOW_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad73a373d623b9e2a4703c50a2591ee54"> 2804</a></span><span class="preprocessor">#define RVCSR_MEIFA_WINDOW_MSB    _u(31)</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8d9972fd45bbee3b670aaf089d0ef6a6"> 2805</a></span><span class="preprocessor">#define RVCSR_MEIFA_WINDOW_LSB    _u(16)</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a73a9098a2e14b0834ef70deb1d26d5ec"> 2806</a></span><span class="preprocessor">#define RVCSR_MEIFA_WINDOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="comment">// Field       : RVCSR_MEIFA_INDEX</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span><span class="comment">// Description : Write-only, self-clearing field (no value is stored) used to</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="comment">//               control which window of the array appears in `window`.</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a55c7c1c510e6b81071b6055a23888d0a"> 2811</a></span><span class="preprocessor">#define RVCSR_MEIFA_INDEX_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a89846667d1ca0eeb43bc27ba129ee8b4"> 2812</a></span><span class="preprocessor">#define RVCSR_MEIFA_INDEX_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a12f570c2154f03729b002018a5dd6983"> 2813</a></span><span class="preprocessor">#define RVCSR_MEIFA_INDEX_MSB    _u(4)</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1c34dca11e7d803dadd201fe502cd35b"> 2814</a></span><span class="preprocessor">#define RVCSR_MEIFA_INDEX_LSB    _u(0)</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8c3e4b021192f1c44b0dd0865d711679"> 2815</a></span><span class="preprocessor">#define RVCSR_MEIFA_INDEX_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment">// Register    : RVCSR_MEIPRA</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="comment">// Description : External interrupt priority array</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span><span class="comment">//</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="comment">//               Each interrupt has an (up to) 4-bit priority value associated</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="comment">//               with it, and each access to this register reads and/or writes a</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span><span class="comment">//               16-bit window containing four such priority values. When less</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="comment">//               than 16 priority levels are available, the LSBs of the priority</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="comment">//               fields are hardwired to 0.</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="comment">//</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="comment">//               When an interrupt&#39;s priority is lower than the current</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="comment">//               preemption priority `meicontext.preempt`, it is treated as not</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="comment">//               being pending for the purposes of `mip.meip`. The pending bit</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="comment">//               in `meipa` will still assert, but the machine external</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="comment">//               interrupt pending bit `mip.meip` will not, so the processor</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment">//               will ignore this interrupt. See `meicontext`.</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a30dde8aece5a8539ced820679f9b891c"> 2832</a></span><span class="preprocessor">#define RVCSR_MEIPRA_OFFSET _u(0x00000be3)</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acd6770db96d599a2c37b37cecb031434"> 2833</a></span><span class="preprocessor">#define RVCSR_MEIPRA_BITS   _u(0xffff001f)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad3b7de7485d392792f75f5a03a1576fe"> 2834</a></span><span class="preprocessor">#define RVCSR_MEIPRA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="comment">// Field       : RVCSR_MEIPRA_WINDOW</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="comment">// Description : 16-bit read/write window into the external interrupt priority</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment">//               array, containing four 4-bit priority values.</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a20f8285cbaab72f666d28979bbb80e5c"> 2839</a></span><span class="preprocessor">#define RVCSR_MEIPRA_WINDOW_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1601b78bfc4938718f1765c5941a3ee2"> 2840</a></span><span class="preprocessor">#define RVCSR_MEIPRA_WINDOW_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a765d89ca79b6d257bf1f68f8073e6f66"> 2841</a></span><span class="preprocessor">#define RVCSR_MEIPRA_WINDOW_MSB    _u(31)</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a92eb49028b220a7f34793c993858a010"> 2842</a></span><span class="preprocessor">#define RVCSR_MEIPRA_WINDOW_LSB    _u(16)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae0e74bd91e6fffdf33ddc17cbd9c4640"> 2843</a></span><span class="preprocessor">#define RVCSR_MEIPRA_WINDOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="comment">// Field       : RVCSR_MEIPRA_INDEX</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="comment">// Description : Write-only, self-clearing field (no value is stored) used to</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span><span class="comment">//               control which window of the array appears in `window`.</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4b73ceb3e4a65708d526a592cb579e3b"> 2848</a></span><span class="preprocessor">#define RVCSR_MEIPRA_INDEX_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa7b7b33029e4129f424025474f881c8d"> 2849</a></span><span class="preprocessor">#define RVCSR_MEIPRA_INDEX_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a22c2b15689537f36cacc47362c76b37d"> 2850</a></span><span class="preprocessor">#define RVCSR_MEIPRA_INDEX_MSB    _u(4)</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af4db3a35659efb429a90a05a15d0d14a"> 2851</a></span><span class="preprocessor">#define RVCSR_MEIPRA_INDEX_LSB    _u(0)</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a131649da3626fe3b551fc5e22a4b2cc3"> 2852</a></span><span class="preprocessor">#define RVCSR_MEIPRA_INDEX_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment">// Register    : RVCSR_MEINEXT</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="comment">// Description : Get next external interrupt</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span><span class="comment">//</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="comment">//               Contains the index of the highest-priority external interrupt</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span><span class="comment">//               which is both asserted in `meipa` and enabled in `meiea`, left-</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="comment">//               shifted by 2 so that it can be used to index an array of 32-bit</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="comment">//               function pointers. If there is no such interrupt, the MSB is</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="comment">//               set.</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="comment">//</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment">//               When multiple interrupts of the same priority are both pending</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="comment">//               and enabled, the lowest-numbered wins. Interrupts with priority</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="comment">//               less than `meicontext.ppreempt` -- the _previous_ preemption</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="comment">//               priority -- are treated as though they are not pending. This is</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="comment">//               to ensure that a preempting interrupt frame does not service</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span><span class="comment">//               interrupts which may be in progress in the frame that was</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span><span class="comment">//               preempted.</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae2738b72213b4b1929af6ab97da4f1ed"> 2870</a></span><span class="preprocessor">#define RVCSR_MEINEXT_OFFSET _u(0x00000be4)</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afcaa1919f8db8ebff1cb8d8caff8e039"> 2871</a></span><span class="preprocessor">#define RVCSR_MEINEXT_BITS   _u(0x800007fd)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6292c27ac35c44b5cc962e4b2ec417c0"> 2872</a></span><span class="preprocessor">#define RVCSR_MEINEXT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="comment">// Field       : RVCSR_MEINEXT_NOIRQ</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="comment">// Description : Set when there is no external interrupt which is enabled,</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><span class="comment">//               pending, and has priority greater than or equal to</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="comment">//               `meicontext.ppreempt`. Can be efficiently tested with a `bltz`</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="comment">//               or `bgez` instruction.</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a934efb1b8fa60b8fb20ce37b38e1b084"> 2879</a></span><span class="preprocessor">#define RVCSR_MEINEXT_NOIRQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac7acda31ef71644fc82e0dd0ca2c7d8c"> 2880</a></span><span class="preprocessor">#define RVCSR_MEINEXT_NOIRQ_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a26dce3196e45e08c32082a80a420264f"> 2881</a></span><span class="preprocessor">#define RVCSR_MEINEXT_NOIRQ_MSB    _u(31)</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a33e0afafde9a10261a52c4d9b3a2387e"> 2882</a></span><span class="preprocessor">#define RVCSR_MEINEXT_NOIRQ_LSB    _u(31)</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a5da987e81685867a3ad8ef72e3fb0670"> 2883</a></span><span class="preprocessor">#define RVCSR_MEINEXT_NOIRQ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="comment">// Field       : RVCSR_MEINEXT_IRQ</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="comment">// Description : Index of the highest-priority active external interrupt. Zero</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span><span class="comment">//               when no external interrupts with sufficient priority are both</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span><span class="comment">//               pending and enabled.</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8b04dd96dfdcc62877ac1cc38d2bbf4f"> 2889</a></span><span class="preprocessor">#define RVCSR_MEINEXT_IRQ_RESET  _u(0x000)</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae5be007adbbd4eda8035e1a4c7b5472f"> 2890</a></span><span class="preprocessor">#define RVCSR_MEINEXT_IRQ_BITS   _u(0x000007fc)</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aec132106834d563f5e714a0c2c0aa764"> 2891</a></span><span class="preprocessor">#define RVCSR_MEINEXT_IRQ_MSB    _u(10)</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa37cf2cf39ec1130c8be01539b33fc56"> 2892</a></span><span class="preprocessor">#define RVCSR_MEINEXT_IRQ_LSB    _u(2)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af3da3b2ccdaa09c0a6c5878380901db2"> 2893</a></span><span class="preprocessor">#define RVCSR_MEINEXT_IRQ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span><span class="comment">// Field       : RVCSR_MEINEXT_UPDATE</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="comment">// Description : Writing 1 (self-clearing) causes hardware to update</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="comment">//               `meicontext` according to the IRQ number and preemption</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="comment">//               priority of the interrupt indicated in `noirq`/`irq`. This</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="comment">//               should be done in a single atomic operation, i.e. `csrrsi a0,</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="comment">//               meinext, 0x1`.</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a14e7a8f52a348c822c8cc66f7ee52015"> 2901</a></span><span class="preprocessor">#define RVCSR_MEINEXT_UPDATE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adc8e5a82ac5f5b32183456492084a0b6"> 2902</a></span><span class="preprocessor">#define RVCSR_MEINEXT_UPDATE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa689624b2b5ecdd2c38de47632528931"> 2903</a></span><span class="preprocessor">#define RVCSR_MEINEXT_UPDATE_MSB    _u(0)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abb57ccd57d2b23cd41be0470ca88e4ee"> 2904</a></span><span class="preprocessor">#define RVCSR_MEINEXT_UPDATE_LSB    _u(0)</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6b9d06863e53d3965b69b0c9a1699771"> 2905</a></span><span class="preprocessor">#define RVCSR_MEINEXT_UPDATE_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment">// Register    : RVCSR_MEICONTEXT</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="comment">// Description : External interrupt context register</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="comment">//</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="comment">//               Configures the priority level for interrupt preemption, and</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="comment">//               helps software track which interrupt it is currently in. The</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span><span class="comment">//               latter is useful when a common interrupt service routine</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="comment">//               handles interrupt requests from multiple instances of the same</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="comment">//               peripheral.</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span><span class="comment">//</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span><span class="comment">//               A three-level stack of preemption priorities is maintained in</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="comment">//               the `preempt`, `ppreempt` and `pppreempt` fields. The priority</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment">//               stack is saved when hardware enters the external interrupt</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="comment">//               vector, and restored by an `mret` instruction if</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment">//               `meicontext.mreteirq` is set.</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment">//</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment">//               The top entry of the priority stack, `preempt`, is used by</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="comment">//               hardware to ensure that only higher-priority interrupts can</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="comment">//               preempt the current interrupt. The next entry, `ppreempt`, is</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span><span class="comment">//               used to avoid servicing interrupts which may already be in</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="comment">//               progress in a frame that was preempted. The third entry,</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="comment">//               `pppreempt`, has no hardware effect, but ensures that `preempt`</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="comment">//               and `ppreempt` can be correctly saved/restored across arbitrary</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="comment">//               levels of preemption.</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#accd13900a31237a8dfdc0e3e25d8cb2d"> 2930</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_OFFSET _u(0x00000be5)</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac0620429998d718c7df51b9ab629e469"> 2931</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_BITS   _u(0xff1f9fff)</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aebe8a648ebad4024f8015a9450ec965a"> 2932</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_RESET  _u(0x00008000)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span><span class="comment">// Field       : RVCSR_MEICONTEXT_PPPREEMPT</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span><span class="comment">// Description : Previous `ppreempt`. Set to `ppreempt` on priority save, set to</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span><span class="comment">//               zero on priority restore.  Has no hardware effect, but ensures</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><span class="comment">//               that when `meicontext` is saved/restored correctly, `preempt`</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span><span class="comment">//               and `ppreempt` stack correctly through arbitrarily many</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span><span class="comment">//               preemption frames.</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad43c128af80033c791306104c6127df6"> 2940</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PPPREEMPT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a65b2529b2e5f2453c1f2428988c8a91c"> 2941</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PPPREEMPT_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a53d0377c9a2d3d639714e44fbecebfba"> 2942</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PPPREEMPT_MSB    _u(31)</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a52ad648487f4ba8a8e7766431cdb38aa"> 2943</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PPPREEMPT_LSB    _u(28)</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad35897e0a99c0654ad42d7a0494af292"> 2944</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PPPREEMPT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span><span class="comment">// Field       : RVCSR_MEICONTEXT_PPREEMPT</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span><span class="comment">// Description : Previous `preempt`. Set to `preempt` on priority save, restored</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span><span class="comment">//               to to `pppreempt` on priority restore.</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span><span class="comment">//</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment">//               IRQs of lower priority than `ppreempt` are not visible in</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment">//               `meinext`, so that a preemptee is not re-taken in the</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="comment">//               preempting frame.</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aff044c15970b99fa51b1cdc09a3e28f3"> 2953</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PPREEMPT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0a40b60c955e0e8b257a9d79934467db"> 2954</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PPREEMPT_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa5cd2c32aa0142c5de7da7af6fd519b9"> 2955</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PPREEMPT_MSB    _u(27)</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae3304c078d9ad245ef43fb85952e2eca"> 2956</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PPREEMPT_LSB    _u(24)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6c6d16325f947bf0a9e5caa95c04bd01"> 2957</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PPREEMPT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span><span class="comment">// Field       : RVCSR_MEICONTEXT_PREEMPT</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="comment">// Description : Minimum interrupt priority to preempt the current interrupt.</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="comment">//               Interrupts with lower priority than `preempt` do not cause the</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="comment">//               core to transfer to an interrupt handler. Updated by hardware</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="comment">//               when when `meinext.update` is written, or when hardware enters</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="comment">//               the external interrupt vector.</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="comment">//</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span><span class="comment">//               If an interrupt is present in `meinext` when this field is</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span><span class="comment">//               updated, then `preempt` is set to one level greater than that</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span><span class="comment">//               interrupt&#39;s priority. Otherwise, `ppreempt` is set to one level</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span><span class="comment">//               greater than the maximum interrupt priority, disabling</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><span class="comment">//               preemption.</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a9df9a329679189c0258f66e7eacaef4f"> 2971</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PREEMPT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7d6b89f88e68d51ffd1f836cc1d36fbc"> 2972</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PREEMPT_BITS   _u(0x001f0000)</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a127db02d88f5c3c30ae2d794ee8fde4c"> 2973</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PREEMPT_MSB    _u(20)</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abcec3d6249a13622d3f3e251aaeb362d"> 2974</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PREEMPT_LSB    _u(16)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1de1db46e0bacd1a5afef71499a7cefd"> 2975</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_PREEMPT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="comment">// Field       : RVCSR_MEICONTEXT_NOIRQ</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span><span class="comment">// Description : Not in interrupt (read/write). Set to 1 at reset. Set to</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span><span class="comment">//               `meinext.noirq` when `meinext.update` is written. No hardware</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span><span class="comment">//               effect.</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1fcb1ce78ad701e7505a14dc60bb355c"> 2981</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_NOIRQ_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a19cabd711d5c893f94ab5fea34e693c2"> 2982</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_NOIRQ_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab30e631272e105bd894da593ea1aa32b"> 2983</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_NOIRQ_MSB    _u(15)</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a518f60ef6a0b58ca097c94674b88f17c"> 2984</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_NOIRQ_LSB    _u(15)</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3f86af96b5033acebaa7223d7a8d5f47"> 2985</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_NOIRQ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span><span class="comment">// Field       : RVCSR_MEICONTEXT_IRQ</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span><span class="comment">// Description : Current IRQ number (read/write). Set to `meinext.irq` when</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span><span class="comment">//               `meinext.update` is written. No hardware effect.</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a77ca60d8e8ca6c19ce2d714db8b0e0b0"> 2990</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_IRQ_RESET  _u(0x000)</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeaeb69562269093ec06ccf447e487e42"> 2991</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_IRQ_BITS   _u(0x00001ff0)</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad3080f39c76627860807f59b25e1c13a"> 2992</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_IRQ_MSB    _u(12)</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a89dc3bdc8fddf2a1523c34283fed8ea8"> 2993</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_IRQ_LSB    _u(4)</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adb8c8c3df57aed5c246281909aac7932"> 2994</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_IRQ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="comment">// Field       : RVCSR_MEICONTEXT_MTIESAVE</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="comment">// Description : Reads as the current value of `mie.mtie`, if `clearts` is set</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="comment">//               by the same CSR access instruction. Otherwise reads as 0.</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span><span class="comment">//               Writes are ORed into `mie.mtie`.</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad75eaaa332d60bf35fbfddf8c55a8251"> 3000</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MTIESAVE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a23da8073a63cce28504afcf0bdd8d33f"> 3001</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MTIESAVE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aef403dbd0790e83e84cf59ca0e9034d9"> 3002</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MTIESAVE_MSB    _u(3)</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a788e8f03c0cf0a9c7cf59ef9dddb28ca"> 3003</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MTIESAVE_LSB    _u(3)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0ac252c0917e0784b8c5eca5e03b1329"> 3004</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MTIESAVE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="comment">// Field       : RVCSR_MEICONTEXT_MSIESAVE</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="comment">// Description : Reads as the current value of `mie.msie`, if `clearts` is set</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment">//               by the same CSR access instruction. Otherwise reads as 0.</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="comment">//               Writes are ORed into `mie.msie`.</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a444126de26fc023beee671d5643a5d90"> 3010</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MSIESAVE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a79e6e6e1497b7b15cbf4daa65ccd3055"> 3011</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MSIESAVE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4ee38a07ba775e0148ab5fa3073aec6a"> 3012</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MSIESAVE_MSB    _u(2)</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6257ba6f3634e00c6ab91da000c5d18d"> 3013</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MSIESAVE_LSB    _u(2)</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab2f839efdeb3f3a3518dac6332e32a60"> 3014</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MSIESAVE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="comment">// Field       : RVCSR_MEICONTEXT_CLEARTS</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="comment">// Description : Write-1 self-clearing field. Writing 1 will clear `mie.mtie`</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="comment">//               and `mie.msie`, and present their prior values in the</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="comment">//               `mtiesave` and `msiesave` of this register. This makes it safe</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="comment">//               to re-enable IRQs (via `mstatus.mie`) without the possibility</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="comment">//               of being preempted by the standard timer and soft interrupt</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="comment">//               handlers, which may not be aware of Hazard3&#39;s interrupt</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span><span class="comment">//               hardware.</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="comment">//</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span><span class="comment">//               The clear due to `clearts` takes precedence over the set due to</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="comment">//               `mtiesave`/`msiesave`, although it would be unusual for</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="comment">//               software to write both on the same cycle.</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adda1c45231e482db9c5e4da625e14484"> 3028</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_CLEARTS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a74fa0ada9b82b10a1f91bc08f3728458"> 3029</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_CLEARTS_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a52b3fac00a6c2cab8248293b622058a2"> 3030</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_CLEARTS_MSB    _u(1)</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aacd172d15dd22e562a58aa39ea6c700a"> 3031</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_CLEARTS_LSB    _u(1)</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4e7112a365e70939cbbd3676363eff47"> 3032</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_CLEARTS_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span><span class="comment">// Field       : RVCSR_MEICONTEXT_MRETEIRQ</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span><span class="comment">// Description : If 1, enable restore of the preemption priority stack on</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span><span class="comment">//               `mret`. This bit is set on entering the external interrupt</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span><span class="comment">//               vector, cleared by `mret`, and cleared upon taking any trap</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="comment">//               other than an external interrupt.</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment">//</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment">//               Provided `meicontext` is saved on entry to the external</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment">//               interrupt vector (before enabling preemption), is restored</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="comment">//               before exiting, and the standard software/timer IRQs are</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span><span class="comment">//               prevented from preempting (e.g. by using `clearts`), this flag</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span><span class="comment">//               allows the hardware to safely manage the preemption priority</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span><span class="comment">//               stack even when an external interrupt handler may take</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span><span class="comment">//               exceptions.</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aeb6ad1fe9519da87c58d926003e5a5d3"> 3047</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MRETEIRQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a34faf65d864bd48224c8b8fec738fa94"> 3048</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MRETEIRQ_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a855e29f0219ea6fce812a25db5b4fb5e"> 3049</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MRETEIRQ_MSB    _u(0)</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad71c488417a9679cded9c037b65ed70c"> 3050</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MRETEIRQ_LSB    _u(0)</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afea1bfa946ae3dad4aaabf602e4d98bf"> 3051</a></span><span class="preprocessor">#define RVCSR_MEICONTEXT_MRETEIRQ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><span class="comment">// Register    : RVCSR_MSLEEP</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span><span class="comment">// Description : M-mode sleep control register</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7896b5df59a1276557bd1d1c2b3eb510"> 3055</a></span><span class="preprocessor">#define RVCSR_MSLEEP_OFFSET _u(0x00000bf0)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7531481478ef1baaf533a204b014d9f0"> 3056</a></span><span class="preprocessor">#define RVCSR_MSLEEP_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1b4a781859233a4b9a3450335e35b44b"> 3057</a></span><span class="preprocessor">#define RVCSR_MSLEEP_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="comment">// Field       : RVCSR_MSLEEP_SLEEPONBLOCK</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment">// Description : Enter the deep sleep state configured by</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="comment">//               msleep.deepsleep/msleep.powerdown on a `h3.block` instruction,</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="comment">//               as well as a standard `wfi`. If this bit is clear, a `h3.block`</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><span class="comment">//               is always implemented as a simple pipeline stall.</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0ad767ff72910036019d78d3e9a6ae98"> 3064</a></span><span class="preprocessor">#define RVCSR_MSLEEP_SLEEPONBLOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a640431a802e57278614417d001192807"> 3065</a></span><span class="preprocessor">#define RVCSR_MSLEEP_SLEEPONBLOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab7da56866b117fc0720544e562b6372a"> 3066</a></span><span class="preprocessor">#define RVCSR_MSLEEP_SLEEPONBLOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a95becb603bdf64ef5f0a63b9a113b79d"> 3067</a></span><span class="preprocessor">#define RVCSR_MSLEEP_SLEEPONBLOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad2a5e15d7e32df341d1260d54a09de04"> 3068</a></span><span class="preprocessor">#define RVCSR_MSLEEP_SLEEPONBLOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="comment">// Field       : RVCSR_MSLEEP_POWERDOWN</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="comment">// Description : Release the external power request when going to sleep. The</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment">//               function of this is platform-defined -- it may do nothing, it</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment">//               may do something simple like clock-gating the fabric, or it may</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="comment">//               be tied to some complex system-level power controller.</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span><span class="comment">//</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span><span class="comment">//               When waking, the processor reasserts its external power-up</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span><span class="comment">//               request, and will not fetch any instructions until the request</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span><span class="comment">//               is acknowledged. This may add considerable latency to the</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="comment">//               wakeup.</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad70b60daf1b37518e4c22a5de0f56da6"> 3080</a></span><span class="preprocessor">#define RVCSR_MSLEEP_POWERDOWN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2d228cfd207027121131eba542cd9e85"> 3081</a></span><span class="preprocessor">#define RVCSR_MSLEEP_POWERDOWN_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#affdba8fe80a4b0d1d0a460a16882f10a"> 3082</a></span><span class="preprocessor">#define RVCSR_MSLEEP_POWERDOWN_MSB    _u(1)</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab9712387aab5155d9fd7834212f20f94"> 3083</a></span><span class="preprocessor">#define RVCSR_MSLEEP_POWERDOWN_LSB    _u(1)</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a13f092dde3cd6064e946fd09e3aa7b95"> 3084</a></span><span class="preprocessor">#define RVCSR_MSLEEP_POWERDOWN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span><span class="comment">// Field       : RVCSR_MSLEEP_DEEPSLEEP</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><span class="comment">// Description : Deassert the processor clock enable when entering the sleep</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span><span class="comment">//               state. If a clock gate is instantiated, this allows most of the</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span><span class="comment">//               processor (everything except the power state machine and the</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment">//               interrupt and halt input registers) to be clock gated whilst</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment">//               asleep, which may reduce the sleep current. This adds one cycle</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment">//               to the wakeup latency.</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac245640a79a97248eb5e4670b425c017"> 3093</a></span><span class="preprocessor">#define RVCSR_MSLEEP_DEEPSLEEP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1ada8835ea48e6f3c0f788d780a32d51"> 3094</a></span><span class="preprocessor">#define RVCSR_MSLEEP_DEEPSLEEP_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae877b4276ac2039067ac9bd1ad62d5f0"> 3095</a></span><span class="preprocessor">#define RVCSR_MSLEEP_DEEPSLEEP_MSB    _u(0)</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a03487b5b422605dbc9a68346caa14212"> 3096</a></span><span class="preprocessor">#define RVCSR_MSLEEP_DEEPSLEEP_LSB    _u(0)</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0aff8110b969e69795df93e278a1e039"> 3097</a></span><span class="preprocessor">#define RVCSR_MSLEEP_DEEPSLEEP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span><span class="comment">// Register    : RVCSR_DMDATA0</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="comment">// Description : The Debug Module&#39;s DATA0 register is mapped into Hazard3&#39;s CSR</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment">//               space so that the Debug Module can exchange data with the core</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment">//               by executing CSR access instructions (this is used to implement</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment">//               the Abstract Access Register command). Only accessible in Debug</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment">//               Mode.</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a110978ca6d4fedd0c8578c7a3998c452"> 3105</a></span><span class="preprocessor">#define RVCSR_DMDATA0_OFFSET _u(0x00000bff)</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab0e843b9d6e5b49d3d32d9e4e0f5c224"> 3106</a></span><span class="preprocessor">#define RVCSR_DMDATA0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad2e80a13b14a460ea32fa2adda48b064"> 3107</a></span><span class="preprocessor">#define RVCSR_DMDATA0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad1ea58f1e040c2387a17eb763d0b13a5"> 3108</a></span><span class="preprocessor">#define RVCSR_DMDATA0_MSB    _u(31)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0b695c945b0a3875a84033d797b5ec1d"> 3109</a></span><span class="preprocessor">#define RVCSR_DMDATA0_LSB    _u(0)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a58740cbd3b4a523ae356053ba0e8ff09"> 3110</a></span><span class="preprocessor">#define RVCSR_DMDATA0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="comment">// Register    : RVCSR_CYCLE</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span><span class="comment">// Description : Read-only U-mode alias of mcycle, accessible when</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span><span class="comment">//               `mcounteren.cy` is set</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae22dcfe12959dcacc35da43d609f59af"> 3115</a></span><span class="preprocessor">#define RVCSR_CYCLE_OFFSET _u(0x00000c00)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a80ff3ee4c4921605d181987607190c75"> 3116</a></span><span class="preprocessor">#define RVCSR_CYCLE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a95265bd75a4568da19db7ccdb4eb60ee"> 3117</a></span><span class="preprocessor">#define RVCSR_CYCLE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a838f0c297c848ca44e473e9110fc7cf1"> 3118</a></span><span class="preprocessor">#define RVCSR_CYCLE_MSB    _u(31)</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af7442404e1d47426e5a2c0fe48241cf8"> 3119</a></span><span class="preprocessor">#define RVCSR_CYCLE_LSB    _u(0)</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a57672b89b79899eb363ed46ea4906d12"> 3120</a></span><span class="preprocessor">#define RVCSR_CYCLE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span><span class="comment">// Register    : RVCSR_INSTRET</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment">// Description : Read-only U-mode alias of minstret, accessible when</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment">//               `mcounteren.ir` is set</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4dc0deb9a94537f8ceeab2550021ad38"> 3125</a></span><span class="preprocessor">#define RVCSR_INSTRET_OFFSET _u(0x00000c02)</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aca99cdd7b5e90c32ff0a94df897bf585"> 3126</a></span><span class="preprocessor">#define RVCSR_INSTRET_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae4835adffcf8e367476cb629c33c7ed0"> 3127</a></span><span class="preprocessor">#define RVCSR_INSTRET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afef66f5c963f0b650485671c1beed1f5"> 3128</a></span><span class="preprocessor">#define RVCSR_INSTRET_MSB    _u(31)</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aed392fc6f5dab40d17de6aac4c0deca7"> 3129</a></span><span class="preprocessor">#define RVCSR_INSTRET_LSB    _u(0)</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8b19dd6227b32e3da2c1e41fcb97a6fc"> 3130</a></span><span class="preprocessor">#define RVCSR_INSTRET_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment">// Register    : RVCSR_CYCLEH</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span><span class="comment">// Description : Read-only U-mode alias of mcycleh, accessible when</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span><span class="comment">//               `mcounteren.cy` is set</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a58c2dd391c7eea1d940d205f1f57bd71"> 3135</a></span><span class="preprocessor">#define RVCSR_CYCLEH_OFFSET _u(0x00000c80)</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae09afa62e26037a0028b50565083e41b"> 3136</a></span><span class="preprocessor">#define RVCSR_CYCLEH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae846ce4929c11044aa761545f5ddc1bf"> 3137</a></span><span class="preprocessor">#define RVCSR_CYCLEH_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a6ec3543ff6bcf1127c27703ee695b85f"> 3138</a></span><span class="preprocessor">#define RVCSR_CYCLEH_MSB    _u(31)</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af5e7ffa0dfcb7f17d9f21e2fca929e1e"> 3139</a></span><span class="preprocessor">#define RVCSR_CYCLEH_LSB    _u(0)</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4ef505894064dc17c60f404f22fe999b"> 3140</a></span><span class="preprocessor">#define RVCSR_CYCLEH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span><span class="comment">// Register    : RVCSR_INSTRETH</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span><span class="comment">// Description : Read-only U-mode alias of minstreth, accessible when</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span><span class="comment">//               `mcounteren.ir` is set</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab87aa78276570ffcd65c6685edd8ac51"> 3145</a></span><span class="preprocessor">#define RVCSR_INSTRETH_OFFSET _u(0x00000c82)</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a2d759378aca1127ad734cb91329b2896"> 3146</a></span><span class="preprocessor">#define RVCSR_INSTRETH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acaacd08dcbe64b793395336a39fbf417"> 3147</a></span><span class="preprocessor">#define RVCSR_INSTRETH_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aea81f97f123f7d843bca24aab2030f6a"> 3148</a></span><span class="preprocessor">#define RVCSR_INSTRETH_MSB    _u(31)</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac1c2c36f57bad7bbb03d82b861bb0c78"> 3149</a></span><span class="preprocessor">#define RVCSR_INSTRETH_LSB    _u(0)</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a3d00b7b90e4bdadb6186cded334ae071"> 3150</a></span><span class="preprocessor">#define RVCSR_INSTRETH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><span class="comment">// Register    : RVCSR_MVENDORID</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><span class="comment">// Description : Vendor ID</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac4944bb1c4198cc67524c54ca586d49e"> 3154</a></span><span class="preprocessor">#define RVCSR_MVENDORID_OFFSET _u(0x00000f11)</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a02d8911062e2c25074307a61082c4c42"> 3155</a></span><span class="preprocessor">#define RVCSR_MVENDORID_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8d5204fac9f968191b63f78de51dbe78"> 3156</a></span><span class="preprocessor">#define RVCSR_MVENDORID_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="comment">// Field       : RVCSR_MVENDORID_BANK</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment">// Description : Value of 9 indicates 9 continuation codes, which is JEP106 bank</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment">//               10.</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab7fea82162c430d30821ac5f4c5ceaf2"> 3161</a></span><span class="preprocessor">#define RVCSR_MVENDORID_BANK_RESET  _u(0x0000009)</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a79f59fcbf968d62d982738f95abe371f"> 3162</a></span><span class="preprocessor">#define RVCSR_MVENDORID_BANK_BITS   _u(0xffffff80)</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ab4a54a43ca9716b15a8d68c7ce213137"> 3163</a></span><span class="preprocessor">#define RVCSR_MVENDORID_BANK_MSB    _u(31)</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#af57c37a2011897c8c2f7606d70ee0bc4"> 3164</a></span><span class="preprocessor">#define RVCSR_MVENDORID_BANK_LSB    _u(7)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a698a60cb61a39ecffbfd8647d4c5de61"> 3165</a></span><span class="preprocessor">#define RVCSR_MVENDORID_BANK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span><span class="comment">// Field       : RVCSR_MVENDORID_OFFSET</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span><span class="comment">// Description : ID 0x13 in bank 10 is the JEP106 ID for Raspberry Pi Ltd, the</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span><span class="comment">//               vendor of RP2350.</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa33f56db18e27e73dd20917cc85d4836"> 3170</a></span><span class="preprocessor">#define RVCSR_MVENDORID_OFFSET_RESET  _u(0x13)</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae33346cfb164fa0a9914fd45f2f4b9f3"> 3171</a></span><span class="preprocessor">#define RVCSR_MVENDORID_OFFSET_BITS   _u(0x0000007f)</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0b334e1766d4abfc2e8e963e81b12ac0"> 3172</a></span><span class="preprocessor">#define RVCSR_MVENDORID_OFFSET_MSB    _u(6)</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0dabb3ae2be248fd52b2ed2b586c4f1c"> 3173</a></span><span class="preprocessor">#define RVCSR_MVENDORID_OFFSET_LSB    _u(0)</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#afd1aac9f794e6598f18f4fca12f75bbd"> 3174</a></span><span class="preprocessor">#define RVCSR_MVENDORID_OFFSET_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="comment">// Register    : RVCSR_MARCHID</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span><span class="comment">// Description : Architecture ID (Hazard3)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ac00dfe366a88cc6246e0d736d413e9d8"> 3178</a></span><span class="preprocessor">#define RVCSR_MARCHID_OFFSET _u(0x00000f12)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acd97e223f6aba71a80920dd5a672617c"> 3179</a></span><span class="preprocessor">#define RVCSR_MARCHID_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abdf48bb7f4074768a6e7ed1bc8bd2987"> 3180</a></span><span class="preprocessor">#define RVCSR_MARCHID_RESET  _u(0x0000001b)</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a12125c3c0952e11fb9a27f7c30bba058"> 3181</a></span><span class="preprocessor">#define RVCSR_MARCHID_MSB    _u(31)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae1d98e4539154e71fe586330751cae1f"> 3182</a></span><span class="preprocessor">#define RVCSR_MARCHID_LSB    _u(0)</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aa6ff0e5c9e441f4077d3c8bd382611b4"> 3183</a></span><span class="preprocessor">#define RVCSR_MARCHID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="comment">// Register    : RVCSR_MIMPID</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><span class="comment">// Description : Implementation ID. On RP2350 this reads as 0x86fc4e3f, which is</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span><span class="comment">//               release v1.0-rc1 of Hazard3.</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a51cc8fae2f378584ecc7bd1bb7ff3c66"> 3188</a></span><span class="preprocessor">#define RVCSR_MIMPID_OFFSET _u(0x00000f13)</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8a93e4d28934fbdb2f6433a544e04d4d"> 3189</a></span><span class="preprocessor">#define RVCSR_MIMPID_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#abf8cc6a3b059c0da8c8017aff4bed30a"> 3190</a></span><span class="preprocessor">#define RVCSR_MIMPID_RESET  _u(0x86fc4e3f)</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a14653613db75520d27089db67d3aa46f"> 3191</a></span><span class="preprocessor">#define RVCSR_MIMPID_MSB    _u(31)</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8ac006b8b5abe889f5545abaca2c3374"> 3192</a></span><span class="preprocessor">#define RVCSR_MIMPID_LSB    _u(0)</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a1129803082b6dca9fc9e4515b71c9f17"> 3193</a></span><span class="preprocessor">#define RVCSR_MIMPID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><span class="comment">// Register    : RVCSR_MHARTID</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span><span class="comment">// Description : Hardware thread ID</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span><span class="comment">//               On RP2350, core 0 has a hart ID of 0, and core 1 has a hart ID</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span><span class="comment">//               of 1.</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a12bea02ee6ccebf9baf1379ac2b85c92"> 3199</a></span><span class="preprocessor">#define RVCSR_MHARTID_OFFSET _u(0x00000f14)</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a7a96b390804aaad75a491c3294bb28d3"> 3200</a></span><span class="preprocessor">#define RVCSR_MHARTID_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0b93bb35879ba2ddfeafcd2000016df9"> 3201</a></span><span class="preprocessor">#define RVCSR_MHARTID_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#adc320ac1ecc109689c0ff922060b26f7"> 3202</a></span><span class="preprocessor">#define RVCSR_MHARTID_MSB    _u(31)</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a8bca88017152e50dd18bc00d7a623097"> 3203</a></span><span class="preprocessor">#define RVCSR_MHARTID_LSB    _u(0)</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#acf962ab76238a7fe813555e8d8c10ff4"> 3204</a></span><span class="preprocessor">#define RVCSR_MHARTID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="comment">// Register    : RVCSR_MCONFIGPTR</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="comment">// Description : Pointer to configuration data structure (hardwired to 0)</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#aca9b25318d341726b4698ce06163394a"> 3208</a></span><span class="preprocessor">#define RVCSR_MCONFIGPTR_OFFSET _u(0x00000f15)</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#accc404531b083c78bfeb94bd954dc311"> 3209</a></span><span class="preprocessor">#define RVCSR_MCONFIGPTR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a0b313ca8db84706f79502235cd591a3e"> 3210</a></span><span class="preprocessor">#define RVCSR_MCONFIGPTR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#a4f8f93e8e1588de8e2f353c507d17988"> 3211</a></span><span class="preprocessor">#define RVCSR_MCONFIGPTR_MSB    _u(31)</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ad0d7c590ebe6d71cd581dfec3abce934"> 3212</a></span><span class="preprocessor">#define RVCSR_MCONFIGPTR_LSB    _u(0)</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="rvcsr_8h.html#ae63e8495ff87f766ac006c14d3c2211d"> 3213</a></span><span class="preprocessor">#define RVCSR_MCONFIGPTR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_RVCSR_H</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rvcsr_8h.html">rvcsr.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
