// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --version 2
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN:   -target-feature +zvfh -disable-O0-optnone  \
// RUN:   -emit-llvm %s -o - | opt -S -passes=mem2reg | \
// RUN:   FileCheck --check-prefix=CHECK-RV64 %s

#include <riscv_vector.h>

// CHECK-RV64-LABEL: define dso_local riscv_m1x8 @test_vlseg8e64ff_v_f64m1x8
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], ptr noundef [[NEW_VL:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0:[0-9]+]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call { riscv_m1x8, i64 } @llvm.riscv.vlseg8ff.riscv_m1x8.i64(riscv_m1x8 poison, ptr [[BASE]], i64 [[VL]], i64 0)
// CHECK-RV64-NEXT:    [[TMP1:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 0
// CHECK-RV64-NEXT:    [[TMP2:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 1
// CHECK-RV64-NEXT:    store i64 [[TMP2]], ptr [[NEW_VL]], align 8
// CHECK-RV64-NEXT:    ret riscv_m1x8 [[TMP1]]
//
vfloat64m1x8_t test_vlseg8e64ff_v_f64m1x8(const double *base, size_t *new_vl, size_t vl) {
  return __riscv_vlseg8e64ff_v_f64m1x8(base, new_vl, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m1x8 @test_vlseg8e64ff_v_i64m1x8
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], ptr noundef [[NEW_VL:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call { riscv_m1x8, i64 } @llvm.riscv.vlseg8ff.riscv_m1x8.i64(riscv_m1x8 poison, ptr [[BASE]], i64 [[VL]], i64 0)
// CHECK-RV64-NEXT:    [[TMP1:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 0
// CHECK-RV64-NEXT:    [[TMP2:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 1
// CHECK-RV64-NEXT:    store i64 [[TMP2]], ptr [[NEW_VL]], align 8
// CHECK-RV64-NEXT:    ret riscv_m1x8 [[TMP1]]
//
vint64m1x8_t test_vlseg8e64ff_v_i64m1x8(const int64_t *base, size_t *new_vl, size_t vl) {
  return __riscv_vlseg8e64ff_v_i64m1x8(base, new_vl, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m1x8 @test_vlseg8e64ff_v_u64m1x8
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], ptr noundef [[NEW_VL:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call { riscv_m1x8, i64 } @llvm.riscv.vlseg8ff.riscv_m1x8.i64(riscv_m1x8 poison, ptr [[BASE]], i64 [[VL]], i64 0)
// CHECK-RV64-NEXT:    [[TMP1:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 0
// CHECK-RV64-NEXT:    [[TMP2:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 1
// CHECK-RV64-NEXT:    store i64 [[TMP2]], ptr [[NEW_VL]], align 8
// CHECK-RV64-NEXT:    ret riscv_m1x8 [[TMP1]]
//
vuint64m1x8_t test_vlseg8e64ff_v_u64m1x8(const uint64_t *base, size_t *new_vl, size_t vl) {
  return __riscv_vlseg8e64ff_v_u64m1x8(base, new_vl, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m1x8 @test_vlseg8e64ff_v_f64m1x8_m
// CHECK-RV64-SAME: (<vscale x 1 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], ptr noundef [[NEW_VL:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call { riscv_m1x8, i64 } @llvm.riscv.vlseg8ff.mask.riscv_m1x8.i64.nxv1i1(riscv_m1x8 poison, ptr [[BASE]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 3, i64 0)
// CHECK-RV64-NEXT:    [[TMP1:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 0
// CHECK-RV64-NEXT:    [[TMP2:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 1
// CHECK-RV64-NEXT:    store i64 [[TMP2]], ptr [[NEW_VL]], align 8
// CHECK-RV64-NEXT:    ret riscv_m1x8 [[TMP1]]
//
vfloat64m1x8_t test_vlseg8e64ff_v_f64m1x8_m(vbool64_t mask, const double *base, size_t *new_vl, size_t vl) {
  return __riscv_vlseg8e64ff_v_f64m1x8_m(mask, base, new_vl, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m1x8 @test_vlseg8e64ff_v_i64m1x8_m
// CHECK-RV64-SAME: (<vscale x 1 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], ptr noundef [[NEW_VL:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call { riscv_m1x8, i64 } @llvm.riscv.vlseg8ff.mask.riscv_m1x8.i64.nxv1i1(riscv_m1x8 poison, ptr [[BASE]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 3, i64 0)
// CHECK-RV64-NEXT:    [[TMP1:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 0
// CHECK-RV64-NEXT:    [[TMP2:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 1
// CHECK-RV64-NEXT:    store i64 [[TMP2]], ptr [[NEW_VL]], align 8
// CHECK-RV64-NEXT:    ret riscv_m1x8 [[TMP1]]
//
vint64m1x8_t test_vlseg8e64ff_v_i64m1x8_m(vbool64_t mask, const int64_t *base, size_t *new_vl, size_t vl) {
  return __riscv_vlseg8e64ff_v_i64m1x8_m(mask, base, new_vl, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m1x8 @test_vlseg8e64ff_v_u64m1x8_m
// CHECK-RV64-SAME: (<vscale x 1 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], ptr noundef [[NEW_VL:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call { riscv_m1x8, i64 } @llvm.riscv.vlseg8ff.mask.riscv_m1x8.i64.nxv1i1(riscv_m1x8 poison, ptr [[BASE]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 3, i64 0)
// CHECK-RV64-NEXT:    [[TMP1:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 0
// CHECK-RV64-NEXT:    [[TMP2:%.*]] = extractvalue { riscv_m1x8, i64 } [[TMP0]], 1
// CHECK-RV64-NEXT:    store i64 [[TMP2]], ptr [[NEW_VL]], align 8
// CHECK-RV64-NEXT:    ret riscv_m1x8 [[TMP1]]
//
vuint64m1x8_t test_vlseg8e64ff_v_u64m1x8_m(vbool64_t mask, const uint64_t *base, size_t *new_vl, size_t vl) {
  return __riscv_vlseg8e64ff_v_u64m1x8_m(mask, base, new_vl, vl);
}

