# Synospys Constraint Checker(syntax only), version maplat, Build 700R, built Jul  4 2013
# Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

# Written on Sat Mar 29 19:46:45 2014


##### DESIGN INFO #######################################################

Top View:                "USBAER_top_level"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                                             Requested     Requested     Clock                                          Clock                
Clock                                             Frequency     Period        Type                                           Group                
--------------------------------------------------------------------------------------------------------------------------------------------------
System                                            334.0 MHz     2.994         system                                         system_clkgroup      
clockgen|CLKOP_inferred_clock                     378.9 MHz     2.640         inferred                                       Autoconstr_clkgroup_0
USBAER_top_level|IfClockxCI                       4.2 MHz       240.649       inferred                                       Autoconstr_clkgroup_1
ADCStateMachine|StateColxDP_derived_clock[11]     4.2 MHz       240.649       derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
ADCStateMachine|StateRowxDP_derived_clock[5]      4.2 MHz       240.649       derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
==================================================================================================================================================
