// ***************
// Filename: simple_dual_port_ram.sv
// Author: Paul Barcelona
// Description: Simple dual-port RAM with an independent write port and read
//   port. Version 1.0.0. CLOCKING 0 uses wclk for both ports; a separate rclk
//   is used when ASYNC=1 (unrelated clocks, read-during- write of the same
//   address returns old or new data, undefined which). Optional byte enables.
//   Inferred as block RAM. Reset - the read output register resets
//   synchronously (active low, rclk domain). Latency - read data one rclk
//   after raddr with re_i. Errors - DEPTH<2, WIDTH<1 or BYTE_EN with WIDTH
//   not multiple of 8 rejected at elaboration. Clock - the clock of the
//   parent block, all signals are synchronous to it.
//   parent block, all signals are synchronous to it.
// Date: 2026-09-29

module simple_dual_port_ram #(
  parameter int WIDTH   = 32,
  parameter int DEPTH   = 1024,
  parameter bit BYTE_EN = 1'b0,
  parameter bit ASYNC   = 1'b0
) (
  input  logic                     wclk,
  input  logic                     we_i,
  input  logic [WIDTH/8-1:0]       be_i,
  input  logic [$clog2(DEPTH)-1:0] waddr_i,
  input  logic [WIDTH-1:0]         wdata_i,
  input  logic                     rclk,       // ignored (wclk used) when ASYNC=0
  input  logic                     rst_n,      // rclk domain
  input  logic                     re_i,
  input  logic [$clog2(DEPTH)-1:0] raddr_i,
  output logic [WIDTH-1:0]         rdata_o
);
