{
  "processor": "Ridge 32",
  "manufacturer": "Ridge Computers",
  "year": 1982,
  "schema_version": "1.0",
  "source": "Ridge 32 Technical Summary",
  "instruction_count": 40,
  "instructions": [
    {"mnemonic": "ADD r,r,r", "opcode": "0x01", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "32-bit integer add"},
    {"mnemonic": "ADDI r,imm,r", "opcode": "0x02", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZVC", "notes": "Add immediate"},
    {"mnemonic": "SUB r,r,r", "opcode": "0x03", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Subtract"},
    {"mnemonic": "AND r,r,r", "opcode": "0x04", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZ", "notes": "Logical AND"},
    {"mnemonic": "OR r,r,r", "opcode": "0x05", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZ", "notes": "Logical OR"},
    {"mnemonic": "XOR r,r,r", "opcode": "0x06", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZ", "notes": "Exclusive OR"},
    {"mnemonic": "NOT r,r", "opcode": "0x07", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZ", "notes": "Bitwise complement"},
    {"mnemonic": "SLL r,r,r", "opcode": "0x08", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Shift left logical"},
    {"mnemonic": "SRL r,r,r", "opcode": "0x09", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Shift right logical"},
    {"mnemonic": "SRA r,r,r", "opcode": "0x0A", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Shift right arithmetic"},
    {"mnemonic": "CMP r,r", "opcode": "0x0B", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Compare registers"},
    {"mnemonic": "CMPI r,imm", "opcode": "0x0C", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZVC", "notes": "Compare immediate"},
    {"mnemonic": "LD r,addr", "opcode": "0x10", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load word from memory"},
    {"mnemonic": "LDH r,addr", "opcode": "0x11", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load halfword"},
    {"mnemonic": "LDB r,addr", "opcode": "0x12", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load byte"},
    {"mnemonic": "LD r,d(r)", "opcode": "0x13", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Load with displacement"},
    {"mnemonic": "ST r,addr", "opcode": "0x14", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store word to memory"},
    {"mnemonic": "STH r,addr", "opcode": "0x15", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store halfword"},
    {"mnemonic": "STB r,addr", "opcode": "0x16", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "ST r,d(r)", "opcode": "0x17", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "base_disp", "flags_affected": "none", "notes": "Store with displacement"},
    {"mnemonic": "MOV r,r", "opcode": "0x18", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register-to-register move"},
    {"mnemonic": "MOVI r,imm", "opcode": "0x19", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate"},
    {"mnemonic": "BR addr", "opcode": "0x20", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Unconditional branch"},
    {"mnemonic": "BEQ addr", "opcode": "0x21", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Branch if equal"},
    {"mnemonic": "BNE addr", "opcode": "0x22", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BLT addr", "opcode": "0x23", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Branch if less than"},
    {"mnemonic": "BGE addr", "opcode": "0x24", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Branch if greater or equal"},
    {"mnemonic": "CALL addr", "opcode": "0x25", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Subroutine call"},
    {"mnemonic": "RET", "opcode": "0x26", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "TRAP imm", "opcode": "0x27", "bytes": 4, "cycles": 6, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Software trap"},
    {"mnemonic": "RETI", "opcode": "0x28", "bytes": 4, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "FADD fr,fr,fr", "opcode": "0x30", "bytes": 4, "cycles": 8, "category": "float", "addressing_mode": "register", "flags_affected": "fpflags", "notes": "FP add"},
    {"mnemonic": "FSUB fr,fr,fr", "opcode": "0x31", "bytes": 4, "cycles": 8, "category": "float", "addressing_mode": "register", "flags_affected": "fpflags", "notes": "FP subtract"},
    {"mnemonic": "FMUL fr,fr,fr", "opcode": "0x32", "bytes": 4, "cycles": 8, "category": "float", "addressing_mode": "register", "flags_affected": "fpflags", "notes": "FP multiply"},
    {"mnemonic": "FDIV fr,fr,fr", "opcode": "0x33", "bytes": 4, "cycles": 20, "category": "float", "addressing_mode": "register", "flags_affected": "fpflags", "notes": "FP divide"},
    {"mnemonic": "IN r,port", "opcode": "0x40", "bytes": 4, "cycles": 6, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from I/O port"},
    {"mnemonic": "OUT r,port", "opcode": "0x41", "bytes": 4, "cycles": 6, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to I/O port"},
    {"mnemonic": "NOP", "opcode": "0xFF", "bytes": 4, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HALT", "opcode": "0xFE", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"},
    {"mnemonic": "EI", "opcode": "0xFD", "bytes": 4, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "IE", "notes": "Enable interrupts"}
  ]
}
