// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vadam_riscv.h for the primary calling header

#include "Vadam_riscv.h"       // For This
#include "Vadam_riscv__Syms.h"


//--------------------
// STATIC VARIABLES


//--------------------

VL_CTOR_IMP(Vadam_riscv) {
    Vadam_riscv__Syms* __restrict vlSymsp = __VlSymsp = new Vadam_riscv__Syms(this, name());
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Reset internal values
    
    // Reset structure values
    _ctor_var_reset();
}

void Vadam_riscv::__Vconfigure(Vadam_riscv__Syms* vlSymsp, bool first) {
    if (0 && first) {}  // Prevent unused
    this->__VlSymsp = vlSymsp;
    this->_configure_coverage(vlSymsp, first);
}

Vadam_riscv::~Vadam_riscv() {
    delete __VlSymsp; __VlSymsp=NULL;
}

// Coverage
void Vadam_riscv::__vlCoverInsert(uint32_t* countp, bool enable, const char* filenamep, int lineno, int column,
    const char* hierp, const char* pagep, const char* commentp) {
    static uint32_t fake_zero_count = 0;
    if (!enable) countp = &fake_zero_count;
    *countp = 0;
    VL_COVER_INSERT(countp,  "filename",filenamep,  "lineno",lineno,  "column",column,
	"hier",std::string(name())+hierp,  "page",pagep,  "comment",commentp);
}

//--------------------


void Vadam_riscv::eval() {
    VL_DEBUG_IF(VL_DBG_MSGF("+++++TOP Evaluate Vadam_riscv::eval\n"); );
    Vadam_riscv__Syms* __restrict vlSymsp = this->__VlSymsp;  // Setup global symbol table
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
#ifdef VL_DEBUG
    // Debug assertions
    _eval_debug_assertions();
#endif // VL_DEBUG
    // Initialize
    if (VL_UNLIKELY(!vlSymsp->__Vm_didInit)) _eval_initial_loop(vlSymsp);
    // Evaluate till stable
    int __VclockLoop = 0;
    QData __Vchange = 1;
    while (VL_LIKELY(__Vchange)) {
	VL_DEBUG_IF(VL_DBG_MSGF("+ Clock loop\n"););
	vlSymsp->__Vm_activity = true;
	_eval(vlSymsp);
	__Vchange = _change_request(vlSymsp);
	if (VL_UNLIKELY(++__VclockLoop > 100)) VL_FATAL_MT(__FILE__,__LINE__,__FILE__,"Verilated model didn't converge");
    }
}

void Vadam_riscv::_eval_initial_loop(Vadam_riscv__Syms* __restrict vlSymsp) {
    vlSymsp->__Vm_didInit = true;
    _eval_initial(vlSymsp);
    vlSymsp->__Vm_activity = true;
    int __VclockLoop = 0;
    QData __Vchange = 1;
    while (VL_LIKELY(__Vchange)) {
	_eval_settle(vlSymsp);
	_eval(vlSymsp);
	__Vchange = _change_request(vlSymsp);
	if (VL_UNLIKELY(++__VclockLoop > 100)) VL_FATAL_MT(__FILE__,__LINE__,__FILE__,"Verilated model didn't DC converge");
    }
}

//--------------------
// Internal Methods

void Vadam_riscv::_initial__TOP__1(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_initial__TOP__1\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIGW(__Vtemp1,255,0,8);
    VL_SIGW(__Vtemp2,255,0,8);
    // Body
    // INITIAL at AdamRiscv/data_memory.v:29
    __Vtemp1[0U] = 0x2e686578U;
    __Vtemp1[1U] = 0x64617461U;
    __Vtemp1[2U] = 0x6573745fU;
    __Vtemp1[3U] = 0x6f6d2f74U;
    __Vtemp1[4U] = 0x63762f72U;
    __Vtemp1[5U] = 0x6d526973U;
    __Vtemp1[6U] = 0x2f416461U;
    __Vtemp1[7U] = 0x2eU;
    VL_READMEM_W (true,8,1024, 0,8, __Vtemp1, vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
		  ,0,~0);
    // INITIAL at AdamRiscv/inst_memory.v:9
    __Vtemp2[0U] = 0x2e686578U;
    __Vtemp2[1U] = 0x6772616dU;
    __Vtemp2[2U] = 0x5f70726fU;
    __Vtemp2[3U] = 0x74657374U;
    __Vtemp2[4U] = 0x726f6d2fU;
    __Vtemp2[5U] = 0x7363762fU;
    __Vtemp2[6U] = 0x616d5269U;
    __Vtemp2[7U] = 0x2e2f4164U;
    VL_READMEM_W (true,8,1024, 0,8, __Vtemp2, vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
		  ,0,~0);
}

VL_INLINE_OPT void Vadam_riscv::_combo__TOP__2(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_combo__TOP__2\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((IData)(vlTOPp->clk) ^ vlTOPp->adam_riscv__DOT____Vtogcov__clk)) {
	++(vlSymsp->__Vcoverage[0]);
	vlTOPp->adam_riscv__DOT____Vtogcov__clk = vlTOPp->clk;
    }
    if (((IData)(vlTOPp->rst) ^ vlTOPp->adam_riscv__DOT____Vtogcov__rst)) {
	++(vlSymsp->__Vcoverage[1]);
	vlTOPp->adam_riscv__DOT____Vtogcov__rst = vlTOPp->rst;
    }
}

void Vadam_riscv::_settle__TOP__3(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_settle__TOP__3\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((IData)(vlTOPp->clk) ^ vlTOPp->adam_riscv__DOT____Vtogcov__clk)) {
	++(vlSymsp->__Vcoverage[0]);
	vlTOPp->adam_riscv__DOT____Vtogcov__clk = vlTOPp->clk;
    }
    if (((IData)(vlTOPp->rst) ^ vlTOPp->adam_riscv__DOT____Vtogcov__rst)) {
	++(vlSymsp->__Vcoverage[1]);
	vlTOPp->adam_riscv__DOT____Vtogcov__rst = vlTOPp->rst;
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[36]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[37]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[38]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[39]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[40]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[41]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[42]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[43]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[44]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[45]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[46]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[47]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[48]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[49]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[50]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[51]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[52]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[53]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[54]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[55]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[56]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[57]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[58]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[59]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[60]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[61]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[62]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[63]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[64]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[65]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[66]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[67]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1368]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1369]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1370]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1371]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1372]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1373]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1374]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1375]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1376]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1377]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1378]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1379]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1380]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1381]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1382]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1383]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1384]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1385]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1386]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1387]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1388]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1389]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1390]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1391]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1392]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1393]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1394]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1395]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1396]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1397]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1398]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1399]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1426]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1427]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1428]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1429]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1430]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1431]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1432]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1433]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1434]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1435]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1436]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1437]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1438]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1439]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1440]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1441]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1442]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1443]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1444]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1445]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1446]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1447]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1448]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1449]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1450]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1451]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1452]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1453]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[0U]))) {
	++(vlSymsp->__Vcoverage[1454]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[0U]))) {
	++(vlSymsp->__Vcoverage[1455]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[0U]))) {
	++(vlSymsp->__Vcoverage[1456]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[0U]))) {
	++(vlSymsp->__Vcoverage[1457]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1458]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1459]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1460]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1461]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1462]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1463]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1464]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1465]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1466]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1467]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1468]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1469]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1470]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1471]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1472]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1473]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1474]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1475]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1476]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1477]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1478]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1479]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1480]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1481]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1482]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1483]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1484]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1485]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[1U]))) {
	++(vlSymsp->__Vcoverage[1486]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[1U]))) {
	++(vlSymsp->__Vcoverage[1487]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[1U]))) {
	++(vlSymsp->__Vcoverage[1488]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[1U]))) {
	++(vlSymsp->__Vcoverage[1489]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1490]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1491]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1492]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1493]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1494]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1495]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1496]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1497]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1498]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1499]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1500]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1501]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1502]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1503]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1504]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1505]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1506]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1507]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1508]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1509]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1510]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1511]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1512]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1513]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1514]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1515]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1516]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1517]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[2U]))) {
	++(vlSymsp->__Vcoverage[1518]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[2U]))) {
	++(vlSymsp->__Vcoverage[1519]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[2U]))) {
	++(vlSymsp->__Vcoverage[1520]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[2U]))) {
	++(vlSymsp->__Vcoverage[1521]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1522]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1523]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1524]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1525]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1526]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1527]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1528]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1529]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1530]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1531]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1532]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1533]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1534]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1535]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1536]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1537]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1538]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1539]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1540]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1541]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1542]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1543]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1544]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1545]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1546]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1547]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1548]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1549]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[3U]))) {
	++(vlSymsp->__Vcoverage[1550]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[3U]))) {
	++(vlSymsp->__Vcoverage[1551]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[3U]))) {
	++(vlSymsp->__Vcoverage[1552]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[3U]))) {
	++(vlSymsp->__Vcoverage[1553]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__wb_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem2reg)) {
	++(vlSymsp->__Vcoverage[1367]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem2reg 
	    = vlTOPp->adam_riscv__DOT__wb_mem2reg;
    }
    if ((1U & (((IData)(vlTOPp->adam_riscv__DOT__w_select) 
		>> 1U) ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_m))) {
	++(vlSymsp->__Vcoverage[1556]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_m 
	    = (1U & ((IData)(vlTOPp->adam_riscv__DOT__w_select) 
		     >> 1U));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_select))) {
	++(vlSymsp->__Vcoverage[164]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_select 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_select)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__w_select)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_select))) {
	++(vlSymsp->__Vcoverage[165]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_select 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_select)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__w_select)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[166]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[167]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[168]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[169]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[170]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1303]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1304]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1305]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1306]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1307]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1308]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1309]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1310]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1311]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1312]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1313]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1314]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1315]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1316]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1317]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1318]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1319]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1320]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1321]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1322]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1323]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1324]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1325]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1326]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1327]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1328]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1329]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1330]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1331]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1332]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1333]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1334]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1335]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1336]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1337]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1338]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1339]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1340]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1341]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1342]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1343]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1344]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1345]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1346]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1347]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1348]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1349]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1350]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1351]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1352]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1353]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1354]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1355]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1356]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1357]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1358]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1359]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1360]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1361]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1362]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1363]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1364]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1365]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1366]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[203]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[204]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[205]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[206]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[207]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[208]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[209]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[210]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[211]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[212]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[213]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[214]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[215]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[216]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[217]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[218]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[219]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[220]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[221]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[222]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[223]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[224]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[225]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[226]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[227]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[228]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[229]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[230]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[231]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[232]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[233]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[234]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[235]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[236]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[237]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[238]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[239]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[240]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[241]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[242]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[243]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[244]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[245]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[246]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[247]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[248]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[249]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[250]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[251]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[252]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[253]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[254]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[255]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[256]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[257]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[258]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[259]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[260]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[261]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[262]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[263]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[264]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[265]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[266]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[267]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[268]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[269]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[270]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[271]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[272]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[273]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[274]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[275]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[276]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[277]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[278]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[279]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[280]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[281]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[282]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[283]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[284]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[285]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[286]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[287]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[288]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[289]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[290]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[291]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[292]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[293]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[294]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[295]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[296]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[297]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[298]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[299]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[300]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[301]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[302]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[303]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[304]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[305]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[306]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[307]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[308]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[309]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[310]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[311]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[312]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[313]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[314]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[315]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[316]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[317]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[318]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[319]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[320]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[321]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[322]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[323]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[324]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[325]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[326]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[327]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[328]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[329]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[330]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix[0U] 
	= vlTOPp->adam_riscv__DOT__wb_matrix_o[0U];
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix[1U] 
	= vlTOPp->adam_riscv__DOT__wb_matrix_o[1U];
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix[2U] 
	= vlTOPp->adam_riscv__DOT__wb_matrix_o[2U];
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix[3U] 
	= vlTOPp->adam_riscv__DOT__wb_matrix_o[3U];
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_m 
	= ((3U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
	   | (2U == (IData)(vlTOPp->adam_riscv__DOT__w_select)));
    vlTOPp->adam_riscv__DOT__w_regs_data = ((IData)(vlTOPp->adam_riscv__DOT__wb_mem2reg)
					     ? vlTOPp->adam_riscv__DOT__wb_mem_data
					     : vlTOPp->adam_riscv__DOT__wb_alu_o);
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_read)) {
	++(vlSymsp->__Vcoverage[1261]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_read 
	    = vlTOPp->adam_riscv__DOT__me_mem_read;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem2reg)) {
	++(vlSymsp->__Vcoverage[1262]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem2reg 
	    = vlTOPp->adam_riscv__DOT__me_mem2reg;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_write)) {
	++(vlSymsp->__Vcoverage[1263]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_write 
	    = vlTOPp->adam_riscv__DOT__me_mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__me_rs2_r_select) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2_r_select)) {
	++(vlSymsp->__Vcoverage[1266]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2_r_select 
	    = vlTOPp->adam_riscv__DOT__me_rs2_r_select;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select))) {
	++(vlSymsp->__Vcoverage[1264]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_w_select)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select))) {
	++(vlSymsp->__Vcoverage[1265]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_w_select)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[1299]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[1300]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[1301]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[1059]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[1060]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[1061]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[1062]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[1063]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[1256]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[1257]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[1258]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[1259]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (8U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[1260]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1064]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1065]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1066]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1067]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1068]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1069]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1070]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1071]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1072]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1073]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1074]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1075]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1076]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1077]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1078]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1079]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1080]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1081]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1082]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1083]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1084]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1085]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1086]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1087]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1088]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1089]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1090]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1091]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1092]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1093]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1094]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1095]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1096]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1097]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1098]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1099]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1100]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1101]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1102]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1103]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1104]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1105]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1106]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1107]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1108]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1109]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1110]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1111]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1112]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1113]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1114]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1115]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1116]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1117]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1118]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1119]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1120]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1121]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1122]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1123]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1124]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1125]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1126]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1127]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1128]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1129]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1130]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1131]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1132]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1133]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1134]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1135]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1136]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1137]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1138]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1139]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1140]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1141]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1142]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1143]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1144]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1145]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1146]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1147]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1148]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1149]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1150]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1151]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1152]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1153]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1154]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1155]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1156]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1157]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1158]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1159]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1160]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1161]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1162]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1163]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1164]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1165]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1166]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1167]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1168]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1169]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1170]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1171]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1172]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1173]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1174]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1175]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1176]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1177]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1178]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1179]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1180]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1181]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1182]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1183]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1184]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1185]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1186]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1187]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1188]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1189]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1190]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1191]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1192]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1193]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1194]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1195]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1196]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1197]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1198]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1199]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1200]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1201]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1202]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1203]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1204]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1205]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1206]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1207]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1208]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1209]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1210]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1211]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1212]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1213]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1214]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1215]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1216]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1217]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1218]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1219]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1220]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1221]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1222]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1223]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1224]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1225]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1226]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1227]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1228]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1229]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1230]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1231]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1232]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1233]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1234]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1235]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1236]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1237]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1238]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1239]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1240]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1241]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1242]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1243]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1244]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1245]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1246]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1247]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1248]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1249]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1250]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1251]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1252]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1253]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1254]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1255]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w 
	= ((((((IData)(vlTOPp->adam_riscv__DOT__me_rs2_r_select) 
	       & (1U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	      & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	     & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		== (IData)(vlTOPp->adam_riscv__DOT__me_rs2))) 
	    | (((~ (IData)(vlTOPp->adam_riscv__DOT__me_rs2_r_select)) 
		& (2U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	       & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		  == (IData)(vlTOPp->adam_riscv__DOT__me_rs2)))) 
	   | (((~ (IData)(vlTOPp->adam_riscv__DOT__me_rs2_r_select)) 
	       & (3U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	      & (IData)(vlTOPp->adam_riscv__DOT__me_mem_write)));
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_m 
	= ((3U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select)) 
	   | (2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select)));
    // ALWAYS at AdamRiscv/imm_gen.v:16
    if (VL_UNLIKELY((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))) {
	++(vlSymsp->__Vcoverage[1689]);
	VL_WRITEF("imm_branch : %x\n",32,((0xfffff000U 
					   & (VL_NEGATE_I((IData)(
								  (1U 
								   & (vlTOPp->adam_riscv__DOT__id_inst 
								      >> 0x1fU)))) 
					      << 0xcU)) 
					  | ((0x800U 
					      & (vlTOPp->adam_riscv__DOT__id_inst 
						 << 4U)) 
					     | ((0x7e0U 
						 & (vlTOPp->adam_riscv__DOT__id_inst 
						    >> 0x14U)) 
						| (0x1eU 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 7U))))));
    }
    if ((1U & ((vlTOPp->adam_riscv__DOT__id_inst >> 0x1eU) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_func7_code))) {
	++(vlSymsp->__Vcoverage[555]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_func7_code 
	    = (1U & (vlTOPp->adam_riscv__DOT__id_inst 
		     >> 0x1eU));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func7_code)) {
	++(vlSymsp->__Vcoverage[872]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func7_code 
	    = vlTOPp->adam_riscv__DOT__ex_func7_code;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_br) ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_br)) {
	++(vlSymsp->__Vcoverage[878]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_br = vlTOPp->adam_riscv__DOT__ex_br;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_read)) {
	++(vlSymsp->__Vcoverage[879]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_read 
	    = vlTOPp->adam_riscv__DOT__ex_mem_read;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem2reg)) {
	++(vlSymsp->__Vcoverage[880]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem2reg 
	    = vlTOPp->adam_riscv__DOT__ex_mem2reg;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_write)) {
	++(vlSymsp->__Vcoverage[884]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_write 
	    = vlTOPp->adam_riscv__DOT__ex_mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_br_addr_mode) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_br_addr_mode)) {
	++(vlSymsp->__Vcoverage[889]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_br_addr_mode 
	    = vlTOPp->adam_riscv__DOT__ex_br_addr_mode;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2_r_select)) {
	++(vlSymsp->__Vcoverage[892]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2_r_select 
	    = vlTOPp->adam_riscv__DOT__ex_rs2_r_select;
    }
    if (((0x67U != (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br_addr_mode)) {
	++(vlSymsp->__Vcoverage[1422]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br_addr_mode 
	    = (0x67U != (0x7fU & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1))) {
	++(vlSymsp->__Vcoverage[885]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1))) {
	++(vlSymsp->__Vcoverage[886]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2))) {
	++(vlSymsp->__Vcoverage[887]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2))) {
	++(vlSymsp->__Vcoverage[888]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select))) {
	++(vlSymsp->__Vcoverage[890]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_w_select)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select))) {
	++(vlSymsp->__Vcoverage[891]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_w_select)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[869]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[870]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[871]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[881]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[882]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[883]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[571]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[572]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[573]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[574]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[575]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[576]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[577]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[578]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[579]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[580]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[873]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[874]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[875]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[876]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[877]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br = 
	(1U & ((((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		 | (0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		| (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	        ? 1U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_write 
	= (1U & (((0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		  | ((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		     & (1U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				     >> 0xcU))))) ? 1U
		  : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_read 
	= (1U & (((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		  | ((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		     & (0U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				     >> 0xcU))))) ? 1U
		  : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg 
	= (1U & (((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		  | ((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		     & (0U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				     >> 0xcU))))) ? 1U
		  : 0U));
    if ((1U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[100]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[101]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[102]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[103]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[104]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[105]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[106]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[107]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[108]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[109]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[110]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[111]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[112]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[113]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[114]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[115]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[116]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[117]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[118]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[119]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[120]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[121]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[122]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[123]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[124]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[125]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[126]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[127]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[128]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[129]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[130]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[131]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[132]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[133]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[134]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[135]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[136]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[137]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[138]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[139]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[140]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[141]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[142]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[143]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[144]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[145]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[146]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[147]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[148]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[149]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[150]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[151]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[152]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[153]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[154]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[155]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[156]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[157]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[158]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[159]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[160]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[161]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[162]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[163]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[581]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[582]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[583]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[584]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[585]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[586]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[587]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[588]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[589]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[590]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[591]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[592]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[593]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[594]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[595]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[596]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[597]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[598]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[599]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[600]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[601]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[602]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[603]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[604]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[605]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[606]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[607]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[608]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[609]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[610]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[611]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[612]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[613]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[614]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[615]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[616]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[617]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[618]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[619]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[620]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[621]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[622]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[623]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[624]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[625]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[626]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[627]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[628]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[629]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[630]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[631]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[632]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[633]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[634]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[635]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[636]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[637]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[638]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[639]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[640]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[641]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[642]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[643]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[644]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[645]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[646]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[647]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[648]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[649]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[650]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[651]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[652]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[653]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[654]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[655]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[656]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[657]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[658]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[659]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[660]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[661]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[662]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[663]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[664]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[665]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[666]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[667]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[668]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[669]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[670]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[671]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[672]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[673]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[674]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[675]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[676]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[837]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[838]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[839]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[840]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[841]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[842]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[843]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[844]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[845]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[846]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[847]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[848]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[849]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[850]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[851]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[852]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[853]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[854]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[855]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[856]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[857]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[858]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[859]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[860]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[861]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[862]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[863]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[864]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[865]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[866]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[867]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[868]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1 
	= ((((0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	     | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 2U : ((0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		     ? 1U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2 
	= (((((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		| (0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	       | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	      | (0x13U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	     | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | ((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	       & ((1U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				>> 0xcU))) | (0U == 
					      (7U & 
					       (vlTOPp->adam_riscv__DOT__id_inst 
						>> 0xcU))))))
	    ? 1U : (((0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		     | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
		     ? 2U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o 
	= ((((((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		 | (0x33U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		| (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	       | (0x13U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	      | (0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	     | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 1U : ((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		     ? ((3U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				      >> 0xcU))) ? 1U
			 : ((4U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
					  >> 0xcU)))
			     ? 3U : ((1U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 0xcU)))
				      ? 0U : 2U))) : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op 
	= (((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	      | (0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	     | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 0U : ((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		     ? 1U : ((0x33U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
			      ? 2U : ((0x13U == (0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst))
				       ? 3U : (((0x67U 
						 == 
						 (0x7fU 
						  & vlTOPp->adam_riscv__DOT__id_inst)) 
						| (0x6fU 
						   == 
						   (0x7fU 
						    & vlTOPp->adam_riscv__DOT__id_inst)))
					        ? 4U
					        : (
						   (0xbU 
						    == 
						    (0x7fU 
						     & vlTOPp->adam_riscv__DOT__id_inst))
						    ? 5U
						    : 7U))))));
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[709]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[710]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[711]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[712]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[713]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[714]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[715]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[716]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[717]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[718]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[719]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[720]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[721]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[722]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[723]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[724]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[725]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[726]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[727]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[728]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[729]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[730]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[731]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[732]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[733]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[734]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[735]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[736]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[737]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[738]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[739]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[740]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[741]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[742]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[743]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[744]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[745]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[746]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[747]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[748]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[749]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[750]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[751]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[752]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[753]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[754]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[755]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[756]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[757]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[758]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[759]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[760]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[761]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[762]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[763]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[764]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[765]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[766]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[767]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[768]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[769]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[770]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[771]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[772]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[773]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[774]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[775]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[776]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[777]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[778]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[779]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[780]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[781]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[782]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[783]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[784]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[785]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[786]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[787]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[788]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[789]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[790]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[791]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[792]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[793]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[794]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[795]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[796]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[797]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[798]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[799]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[800]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[801]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[802]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[803]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[804]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[805]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[806]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[807]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[808]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[809]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[810]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[811]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[812]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[813]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[814]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[815]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[816]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[817]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[818]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[819]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[820]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[821]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[822]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[823]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[824]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[825]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[826]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[827]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[828]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[829]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[830]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[831]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[832]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[833]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[834]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[835]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[836]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    vlTOPp->adam_riscv__DOT__stall = (1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_mem_read)
					     ? (((0xbU 
						  != 
						  (0x7fU 
						   & vlTOPp->adam_riscv__DOT__id_inst)) 
						 & (5U 
						    != (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)))
						 ? 
						((((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
						   == 
						   (0x1fU 
						    & (vlTOPp->adam_riscv__DOT__id_inst 
						       >> 0xfU))) 
						  | ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
						     == 
						     (0x1fU 
						      & (vlTOPp->adam_riscv__DOT__id_inst 
							 >> 0x14U))))
						  ? 1U
						  : 0U)
						 : 
						(((0xbU 
						   == 
						   (0x7fU 
						    & vlTOPp->adam_riscv__DOT__id_inst)) 
						  & (5U 
						     == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)))
						  ? 
						 (((((1U 
						      == 
						      (7U 
						       & (vlTOPp->adam_riscv__DOT__id_inst 
							  >> 0xcU))) 
						     | (3U 
							== 
							(7U 
							 & (vlTOPp->adam_riscv__DOT__id_inst 
							    >> 0xcU)))) 
						    & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
						       == 
						       (0x1fU 
							& (vlTOPp->adam_riscv__DOT__id_inst 
							   >> 0x14U)))) 
						   | (4U 
						      == 
						      (7U 
						       & (vlTOPp->adam_riscv__DOT__id_inst 
							  >> 0xcU))))
						   ? 1U
						   : 0U)
						  : 0U))
					     : 0U));
    vlTOPp->adam_riscv__DOT__id_imm = ((((3U == (0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst)) 
					 | (0x13U == 
					    (0x7fU 
					     & vlTOPp->adam_riscv__DOT__id_inst))) 
					| (0x67U == 
					   (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
				        ? ((0xfffff000U 
					    & (VL_NEGATE_I((IData)(
								   (1U 
								    & (vlTOPp->adam_riscv__DOT__id_inst 
								       >> 0x1fU)))) 
					       << 0xcU)) 
					   | (0xfffU 
					      & (vlTOPp->adam_riscv__DOT__id_inst 
						 >> 0x14U)))
				        : ((0x23U == 
					    (0x7fU 
					     & vlTOPp->adam_riscv__DOT__id_inst))
					    ? ((0xfffff000U 
						& (VL_NEGATE_I((IData)(
								       (1U 
									& (vlTOPp->adam_riscv__DOT__id_inst 
									   >> 0x1fU)))) 
						   << 0xcU)) 
					       | ((0xfe0U 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 0x14U)) 
						  | (0x1fU 
						     & (vlTOPp->adam_riscv__DOT__id_inst 
							>> 7U))))
					    : ((0x63U 
						== 
						(0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst))
					        ? (
						   (0xfffff000U 
						    & (VL_NEGATE_I((IData)(
									   (1U 
									    & (vlTOPp->adam_riscv__DOT__id_inst 
									       >> 0x1fU)))) 
						       << 0xcU)) 
						   | ((0x800U 
						       & (vlTOPp->adam_riscv__DOT__id_inst 
							  << 4U)) 
						      | ((0x7e0U 
							  & (vlTOPp->adam_riscv__DOT__id_inst 
							     >> 0x14U)) 
							 | (0x1eU 
							    & (vlTOPp->adam_riscv__DOT__id_inst 
							       >> 7U)))))
					        : (
						   ((0x37U 
						     == 
						     (0x7fU 
						      & vlTOPp->adam_riscv__DOT__id_inst)) 
						    | (0x17U 
						       == 
						       (0x7fU 
							& vlTOPp->adam_riscv__DOT__id_inst)))
						    ? 
						   (0xfffff000U 
						    & vlTOPp->adam_riscv__DOT__id_inst)
						    : 
						   ((0x6fU 
						     == 
						     (0x7fU 
						      & vlTOPp->adam_riscv__DOT__id_inst))
						     ? 
						    ((0xfff00000U 
						      & (VL_NEGATE_I((IData)(
									     (1U 
									      & (vlTOPp->adam_riscv__DOT__id_inst 
										>> 0x1fU)))) 
							 << 0x14U)) 
						     | ((0xff000U 
							 & vlTOPp->adam_riscv__DOT__id_inst) 
							| ((0x800U 
							    & (vlTOPp->adam_riscv__DOT__id_inst 
							       >> 9U)) 
							   | (0x7feU 
							      & (vlTOPp->adam_riscv__DOT__id_inst 
								 >> 0x14U)))))
						     : 
						    ((0xbU 
						      == 
						      (0x7fU 
						       & vlTOPp->adam_riscv__DOT__id_inst))
						      ? 
						     ((0U 
						       == 
						       (7U 
							& (vlTOPp->adam_riscv__DOT__id_inst 
							   >> 0xcU)))
						       ? 
						      ((0xfffff000U 
							& (VL_NEGATE_I((IData)(
									       (1U 
										& (vlTOPp->adam_riscv__DOT__id_inst 
										>> 0x1fU)))) 
							   << 0xcU)) 
						       | (0xfffU 
							  & (vlTOPp->adam_riscv__DOT__id_inst 
							     >> 0x14U)))
						       : 
						      ((1U 
							== 
							(7U 
							 & (vlTOPp->adam_riscv__DOT__id_inst 
							    >> 0xcU)))
						        ? 
						       ((0xfffff000U 
							 & (VL_NEGATE_I((IData)(
										(1U 
										& (vlTOPp->adam_riscv__DOT__id_inst 
										>> 0x1fU)))) 
							    << 0xcU)) 
							| ((0xfe0U 
							    & (vlTOPp->adam_riscv__DOT__id_inst 
							       >> 0x14U)) 
							   | (0x1fU 
							      & (vlTOPp->adam_riscv__DOT__id_inst 
								 >> 7U))))
						        : 0U))
						      : 0U))))));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a 
	= (((1U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (0x1fU & (vlTOPp->adam_riscv__DOT__id_inst 
			   >> 0xfU))));
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	= ((IData)(vlTOPp->adam_riscv__DOT__ex_br_addr_mode)
	    ? vlTOPp->adam_riscv__DOT__ex_pc : vlTOPp->adam_riscv__DOT__ex_regs_data1);
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select 
	= (1U & (((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		  & ((3U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				   >> 0xcU))) | (1U 
						 == 
						 (7U 
						  & (vlTOPp->adam_riscv__DOT__id_inst 
						     >> 0xcU)))))
		  ? 0U : 1U));
    // ALWAYS at AdamRiscv/alu_control.v:10
    if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	    ++(vlSymsp->__Vcoverage[2027]);
	    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
	} else {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[2026]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			++(vlSymsp->__Vcoverage[2025]);
			vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2025]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			} else {
			    ++(vlSymsp->__Vcoverage[2024]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xeU;
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2022]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			} else {
			    ++(vlSymsp->__Vcoverage[2023]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2021]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			} else {
			    ++(vlSymsp->__Vcoverage[2020]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			}
		    }
		}
	    } else {
		++(vlSymsp->__Vcoverage[2019]);
		vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xdU;
	    }
	}
    } else {
	if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[2018]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2016]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 7U;
			} else {
			    ++(vlSymsp->__Vcoverage[2015]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 8U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2014]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl 
				= ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				    ? ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				        ? 4U : 0xfU)
				    : 3U);
			} else {
			    ++(vlSymsp->__Vcoverage[2013]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 9U;
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2012]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			} else {
			    ++(vlSymsp->__Vcoverage[2011]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2010]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl 
				= ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				    ? 0xfU : 2U);
			} else {
			    ++(vlSymsp->__Vcoverage[2009]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			}
		    }
		}
	    } else {
		++(vlSymsp->__Vcoverage[2008]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[2006]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 7U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[2005]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 8U;
			    }
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2004]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 4U;
			    } else {
				++(vlSymsp->__Vcoverage[2003]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 3U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[2002]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 9U;
			    }
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[2001]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[2000]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			    }
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[1999]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 2U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[1998]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 1U;
			    } else {
				++(vlSymsp->__Vcoverage[1997]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			    }
			}
		    }
		}
	    }
	} else {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[1996]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			++(vlSymsp->__Vcoverage[1995]);
			vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[1994]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xcU;
			} else {
			    ++(vlSymsp->__Vcoverage[1993]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[1992]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xbU;
			} else {
			    ++(vlSymsp->__Vcoverage[1991]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[1990]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xaU;
			} else {
			    ++(vlSymsp->__Vcoverage[1989]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 1U;
			}
		    }
		}
	    } else {
		++(vlSymsp->__Vcoverage[1988]);
		vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a 
	= (((1U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select)) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__me_rd))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a 
	= (((1U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b 
	= ((((((IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select) 
	       & (1U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))) 
	      & (0U != (IData)(vlTOPp->adam_riscv__DOT__me_rd))) 
	     & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
		== (IData)(vlTOPp->adam_riscv__DOT__ex_rs2))) 
	    | (((~ (IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select)) 
		& (2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))) 
	       & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
		  == (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)))) 
	   | ((~ (IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select)) 
	      & (3U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))));
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b 
	= ((((((IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select) 
	       & (1U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	      & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	     & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		== (IData)(vlTOPp->adam_riscv__DOT__ex_rs2))) 
	    | (((~ (IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select)) 
		& (2U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	       & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		  == (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)))) 
	   | ((~ (IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select)) 
	      & (3U == (IData)(vlTOPp->adam_riscv__DOT__w_select))));
    vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	= (((IData)(vlTOPp->adam_riscv__DOT__me_mem_read) 
	    & (~ (IData)(vlTOPp->adam_riscv__DOT__me_mem_write)))
	    ? ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
		[(0x3ffU & ((IData)(3U) + vlTOPp->adam_riscv__DOT__me_alu_o))] 
		<< 0x18U) | ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
			      [(0x3ffU & ((IData)(2U) 
					  + vlTOPp->adam_riscv__DOT__me_alu_o))] 
			      << 0x10U) | ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
					    [(0x3ffU 
					      & ((IData)(1U) 
						 + vlTOPp->adam_riscv__DOT__me_alu_o))] 
					    << 8U) 
					   | vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
					   [(0x3ffU 
					     & vlTOPp->adam_riscv__DOT__me_alu_o)])))
	    : 0U);
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffffff00U 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					[(0x3ffU & vlTOPp->adam_riscv__DOT__if_pc)]);
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffff00ffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(1U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 8U));
    vlTOPp->adam_riscv__DOT__if_inst = ((0xff00ffffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(2U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 0x10U));
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffffffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(3U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 0x18U));
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1557]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1558]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1559]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1560]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1561]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1562]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1563]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1564]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1565]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1566]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1567]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1568]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1569]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1570]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1571]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1572]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1573]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1574]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1575]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1576]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1577]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1578]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1579]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1580]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1581]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1582]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1583]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1584]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[0U]))) {
	++(vlSymsp->__Vcoverage[1585]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[0U]))) {
	++(vlSymsp->__Vcoverage[1586]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[0U]))) {
	++(vlSymsp->__Vcoverage[1587]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[0U]))) {
	++(vlSymsp->__Vcoverage[1588]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1589]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1590]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1591]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1592]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1593]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1594]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1595]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1596]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1597]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1598]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1599]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1600]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1601]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1602]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1603]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1604]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1605]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1606]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1607]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1608]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1609]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1610]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1611]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1612]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1613]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1614]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1615]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1616]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[1U]))) {
	++(vlSymsp->__Vcoverage[1617]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[1U]))) {
	++(vlSymsp->__Vcoverage[1618]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[1U]))) {
	++(vlSymsp->__Vcoverage[1619]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[1U]))) {
	++(vlSymsp->__Vcoverage[1620]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1621]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1622]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1623]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1624]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1625]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1626]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1627]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1628]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1629]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1630]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1631]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1632]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1633]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1634]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1635]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1636]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1637]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1638]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1639]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1640]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1641]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1642]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1643]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1644]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1645]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1646]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1647]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1648]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[2U]))) {
	++(vlSymsp->__Vcoverage[1649]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[2U]))) {
	++(vlSymsp->__Vcoverage[1650]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[2U]))) {
	++(vlSymsp->__Vcoverage[1651]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[2U]))) {
	++(vlSymsp->__Vcoverage[1652]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1653]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1654]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1655]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1656]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1657]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1658]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1659]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1660]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1661]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1662]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1663]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1664]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1665]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1666]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1667]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1668]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1669]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1670]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1671]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1672]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1673]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1674]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1675]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1676]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1677]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1678]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1679]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1680]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[3U]))) {
	++(vlSymsp->__Vcoverage[1681]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[3U]))) {
	++(vlSymsp->__Vcoverage[1682]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[3U]))) {
	++(vlSymsp->__Vcoverage[1683]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[3U]))) {
	++(vlSymsp->__Vcoverage[1684]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_m) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_m)) {
	++(vlSymsp->__Vcoverage[2117]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_m 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_m;
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[171]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[172]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[173]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[174]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[175]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[176]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[177]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[178]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[179]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[180]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[181]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[182]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[183]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[184]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[185]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[186]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[187]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[188]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[189]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[190]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[191]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[192]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[193]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[194]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[195]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[196]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[197]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[198]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[199]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[200]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[201]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[202]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    vlTOPp->adam_riscv__DOT__id_matrix_data[0U] = (
						   (2U 
						    & (IData)(vlTOPp->adam_riscv__DOT__w_select))
						    ? 
						   ((3U 
						     == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						     ? 
						    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
						    [0U]
						     : 
						    ((2U 
						      == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						      ? 
						     ((0U 
						       == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))
						       ? vlTOPp->adam_riscv__DOT__w_regs_data
						       : 
						      vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						      [0U])
						      : 
						     vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						     [0U]))
						    : 
						   vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						   [0U]);
    vlTOPp->adam_riscv__DOT__id_matrix_data[1U] = (
						   (2U 
						    & (IData)(vlTOPp->adam_riscv__DOT__w_select))
						    ? 
						   ((3U 
						     == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						     ? 
						    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
						    [1U]
						     : 
						    ((2U 
						      == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						      ? 
						     ((1U 
						       == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))
						       ? vlTOPp->adam_riscv__DOT__w_regs_data
						       : 
						      vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						      [1U])
						      : 
						     vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						     [1U]))
						    : 
						   vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						   [1U]);
    vlTOPp->adam_riscv__DOT__id_matrix_data[2U] = (
						   (2U 
						    & (IData)(vlTOPp->adam_riscv__DOT__w_select))
						    ? 
						   ((3U 
						     == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						     ? 
						    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
						    [2U]
						     : 
						    ((2U 
						      == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						      ? 
						     ((2U 
						       == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))
						       ? vlTOPp->adam_riscv__DOT__w_regs_data
						       : 
						      vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						      [2U])
						      : 
						     vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						     [2U]))
						    : 
						   vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						   [2U]);
    vlTOPp->adam_riscv__DOT__id_matrix_data[3U] = (
						   (2U 
						    & (IData)(vlTOPp->adam_riscv__DOT__w_select))
						    ? 
						   ((3U 
						     == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						     ? 
						    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
						    [3U]
						     : 
						    ((2U 
						      == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						      ? 
						     ((3U 
						       == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))
						       ? vlTOPp->adam_riscv__DOT__w_regs_data
						       : 
						      vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						      [3U])
						      : 
						     vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						     [3U]))
						    : 
						   vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						   [3U]);
    if ((1U & (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		 ? 1U : 0U) ^ vlTOPp->adam_riscv__DOT____Vtogcov__forward_data))) {
	++(vlSymsp->__Vcoverage[1302]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forward_data 
	    = (1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		      ? 1U : 0U));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__hazard_data_w)) {
	++(vlSymsp->__Vcoverage[2118]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__hazard_data_w 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w;
    }
    vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	= ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		   ? 1U : 0U)) ? ((3U == (IData)(vlTOPp->adam_riscv__DOT__w_select))
				   ? (((0U == (0x1fU 
					       & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
						  << 5U)))
				        ? 0U : (vlTOPp->adam_riscv__DOT__wb_matrix_o[
						((IData)(1U) 
						 + 
						 (3U 
						  & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)))] 
						<< 
						((IData)(0x20U) 
						 - 
						 (0x1fU 
						  & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
						     << 5U))))) 
				      | (vlTOPp->adam_riscv__DOT__wb_matrix_o[
					 (3U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2))] 
					 >> (0x1fU 
					     & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
						<< 5U))))
				   : vlTOPp->adam_riscv__DOT__w_regs_data)
	    : vlTOPp->adam_riscv__DOT__me_regs_data2);
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_m) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_m)) {
	++(vlSymsp->__Vcoverage[2114]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_m 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_m;
    }
    vlTOPp->adam_riscv__DOT__forwardM = ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_m)
					  ? 2U : ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_m)
						   ? 1U
						   : 0U));
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br)) {
	++(vlSymsp->__Vcoverage[1411]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_write) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_write)) {
	++(vlSymsp->__Vcoverage[1417]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_write 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_read) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_read)) {
	++(vlSymsp->__Vcoverage[1412]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_read 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_read;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem2reg)) {
	++(vlSymsp->__Vcoverage[1413]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem2reg 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1))) {
	++(vlSymsp->__Vcoverage[1418]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1))) {
	++(vlSymsp->__Vcoverage[1419]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2))) {
	++(vlSymsp->__Vcoverage[1420]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2))) {
	++(vlSymsp->__Vcoverage[1421]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o))) {
	++(vlSymsp->__Vcoverage[1424]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o))) {
	++(vlSymsp->__Vcoverage[1425]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[1414]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[1415]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[1416]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__stall) ^ vlTOPp->adam_riscv__DOT____Vtogcov__stall)) {
	++(vlSymsp->__Vcoverage[35]);
	vlTOPp->adam_riscv__DOT____Vtogcov__stall = vlTOPp->adam_riscv__DOT__stall;
    }
    vlTOPp->adam_riscv__DOT__id_br = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
					     ? 0U : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br)));
    vlTOPp->adam_riscv__DOT__id_mem_read = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_read)));
    vlTOPp->adam_riscv__DOT__id_mem2reg = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						  ? 0U
						  : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg)));
    vlTOPp->adam_riscv__DOT__id_mem_write = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						    ? 0U
						    : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_write)));
    vlTOPp->adam_riscv__DOT__id_br_addr_mode = (1U 
						& ((IData)(vlTOPp->adam_riscv__DOT__stall)
						    ? 0U
						    : 
						   (0x67U 
						    != 
						    (0x7fU 
						     & vlTOPp->adam_riscv__DOT__id_inst))));
    vlTOPp->adam_riscv__DOT__id_alu_src1 = (3U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    vlTOPp->adam_riscv__DOT__id_alu_src2 = (3U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    vlTOPp->adam_riscv__DOT__id_w_select = (3U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o)));
    vlTOPp->adam_riscv__DOT__id_alu_op = (7U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						 ? 0U
						 : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    if ((1U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[523]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[524]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[525]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[526]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[527]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[528]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[529]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[530]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[531]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[532]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[533]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[534]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[535]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[536]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[537]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[538]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[539]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[540]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[541]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[542]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[543]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[544]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[545]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[546]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[547]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[548]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[549]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[550]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[551]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[552]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[553]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[554]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_a)) {
	++(vlSymsp->__Vcoverage[1554]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a;
    }
    vlTOPp->adam_riscv__DOT__id_regs_data1 = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a)
					       ? vlTOPp->adam_riscv__DOT__w_regs_data
					       : vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file
					      [(0x1fU 
						& (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 0xfU))]);
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1953]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1954]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1955]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1956]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1957]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1958]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1959]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1960]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1961]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1962]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1963]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1964]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1965]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1966]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1967]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1968]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1969]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1970]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1971]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1972]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1973]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1974]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1975]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1976]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1977]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1978]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1979]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1980]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1981]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1982]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1983]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1984]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    vlTOPp->adam_riscv__DOT__br_addr = (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
					+ vlTOPp->adam_riscv__DOT__ex_imm);
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__rs2_r_select)) {
	++(vlSymsp->__Vcoverage[1423]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__rs2_r_select 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select;
    }
    vlTOPp->adam_riscv__DOT__id_rs2_r_select = (1U 
						& ((IData)(vlTOPp->adam_riscv__DOT__stall)
						    ? 0U
						    : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select)));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b 
	= ((((((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select) 
	       & (1U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	      & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	     & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		== (0x1fU & (vlTOPp->adam_riscv__DOT__id_inst 
			     >> 0x14U)))) | (((~ (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select)) 
					      & (2U 
						 == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
					     & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
						== 
						(0x1fU 
						 & (vlTOPp->adam_riscv__DOT__id_inst 
						    >> 0x14U))))) 
	   | ((~ (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select)) 
	      & (3U == (IData)(vlTOPp->adam_riscv__DOT__w_select))));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[1692]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xeU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[1693]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xdU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[1694]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xbU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[1695]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((7U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_a)) {
	++(vlSymsp->__Vcoverage[2112]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_a)) {
	++(vlSymsp->__Vcoverage[2115]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a;
    }
    vlTOPp->adam_riscv__DOT__forwardA = ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a)
					  ? 2U : ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a)
						   ? 1U
						   : 0U));
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_b)) {
	++(vlSymsp->__Vcoverage[2113]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_b)) {
	++(vlSymsp->__Vcoverage[2116]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b;
    }
    vlTOPp->adam_riscv__DOT__forwardB = ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b)
					  ? 2U : ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b)
						   ? 1U
						   : 0U));
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2074]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2075]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2076]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2077]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2078]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2079]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2080]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2081]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2082]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2083]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2084]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2085]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2086]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2087]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2088]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2089]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2090]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2091]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2092]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2093]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2094]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2095]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2096]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2097]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2098]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2099]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2100]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2101]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2102]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2103]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2104]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2105]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    vlTOPp->adam_riscv__DOT__me_mem_data = ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
					     ? vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem
					     : ((0U 
						 == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						 ? 
						((0xffffff00U 
						  & (VL_NEGATE_I((IData)(
									 (1U 
									  & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
									     >> 7U)))) 
						     << 8U)) 
						 | (0xffU 
						    & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem))
						 : 
						((1U 
						  == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						  ? 
						 ((0xffff0000U 
						   & (VL_NEGATE_I((IData)(
									  (1U 
									   & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
									      >> 0xfU)))) 
						      << 0x10U)) 
						  | (0xffffU 
						     & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem))
						  : 
						 ((4U 
						   == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						   ? 
						  (0xffU 
						   & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem)
						   : 
						  ((5U 
						    == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						    ? 
						   (0xffffU 
						    & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem)
						    : vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem)))));
    if ((1U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[68]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (1U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[69]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (2U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[70]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (4U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[71]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (8U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[72]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[73]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[74]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[75]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[76]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[77]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[78]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[79]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[80]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[81]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[82]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[83]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[84]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[85]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[86]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[87]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[88]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[89]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[90]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[91]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[92]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[93]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[94]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[95]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[96]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[97]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[98]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[99]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[395]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[396]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[397]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[398]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[399]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[400]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[401]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[402]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[403]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[404]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[405]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[406]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[407]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[408]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[409]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[410]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[411]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[412]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[413]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[414]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[415]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[416]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[417]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[418]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[419]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[420]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[421]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[422]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[423]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[424]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[425]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[426]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[427]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[428]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[429]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[430]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[431]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[432]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[433]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[434]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[435]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[436]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[437]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[438]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[439]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[440]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[441]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[442]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[443]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[444]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[445]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[446]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[447]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[448]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[449]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[450]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[451]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[452]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[453]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[454]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[455]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[456]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[457]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[458]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[459]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[460]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[461]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[462]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[463]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[464]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[465]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[466]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[467]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[468]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[469]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[470]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[471]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[472]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[473]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[474]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[475]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[476]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[477]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[478]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[479]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[480]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[481]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[482]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[483]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[484]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[485]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[486]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[487]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[488]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[489]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[490]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[491]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[492]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[493]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[494]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[495]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[496]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[497]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[498]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[499]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[500]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[501]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[502]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[503]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[504]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[505]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[506]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[507]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[508]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[509]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[510]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[511]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[512]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[513]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[514]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[515]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[516]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[517]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[518]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[519]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[520]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[521]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[522]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2042]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2043]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2044]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2045]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2046]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2047]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2048]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2049]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2050]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2051]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2052]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2053]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2054]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2055]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2056]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2057]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2058]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2059]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2060]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2061]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2062]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2063]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2064]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2065]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2066]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2067]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2068]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2069]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2070]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2071]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2072]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2073]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__forwardM) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardM))) {
	++(vlSymsp->__Vcoverage[1057]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardM 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardM)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__forwardM)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__forwardM) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardM))) {
	++(vlSymsp->__Vcoverage[1058]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardM 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardM)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__forwardM)));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	    ? ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
	        ? ((0U == (IData)(vlTOPp->adam_riscv__DOT__me_rd))
		    ? vlTOPp->adam_riscv__DOT__me_alu_o
		    : vlTOPp->adam_riscv__DOT__ex_matrix_data[0U])
	        : vlTOPp->adam_riscv__DOT__me_matrix_o[0U])
	    : ((1U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	        ? (((2U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
		    & (0U == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)))
		    ? vlTOPp->adam_riscv__DOT__w_regs_data
		    : vlTOPp->adam_riscv__DOT__wb_matrix_o[0U])
	        : vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	    ? ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
	        ? ((1U == (IData)(vlTOPp->adam_riscv__DOT__me_rd))
		    ? vlTOPp->adam_riscv__DOT__me_alu_o
		    : vlTOPp->adam_riscv__DOT__ex_matrix_data[1U])
	        : vlTOPp->adam_riscv__DOT__me_matrix_o[1U])
	    : ((1U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	        ? (((2U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
		    & (1U == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)))
		    ? vlTOPp->adam_riscv__DOT__w_regs_data
		    : vlTOPp->adam_riscv__DOT__wb_matrix_o[1U])
	        : vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	    ? ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
	        ? ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_rd))
		    ? vlTOPp->adam_riscv__DOT__me_alu_o
		    : vlTOPp->adam_riscv__DOT__ex_matrix_data[2U])
	        : vlTOPp->adam_riscv__DOT__me_matrix_o[2U])
	    : ((1U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	        ? (((2U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
		    & (2U == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)))
		    ? vlTOPp->adam_riscv__DOT__w_regs_data
		    : vlTOPp->adam_riscv__DOT__wb_matrix_o[2U])
	        : vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	    ? ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
	        ? ((3U == (IData)(vlTOPp->adam_riscv__DOT__me_rd))
		    ? vlTOPp->adam_riscv__DOT__me_alu_o
		    : vlTOPp->adam_riscv__DOT__ex_matrix_data[3U])
	        : vlTOPp->adam_riscv__DOT__me_matrix_o[3U])
	    : ((1U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	        ? (((2U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
		    & (3U == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)))
		    ? vlTOPp->adam_riscv__DOT__w_regs_data
		    : vlTOPp->adam_riscv__DOT__wb_matrix_o[3U])
	        : vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    if (((IData)(vlTOPp->adam_riscv__DOT__id_br) ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_br)) {
	++(vlSymsp->__Vcoverage[556]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_br = vlTOPp->adam_riscv__DOT__id_br;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_read)) {
	++(vlSymsp->__Vcoverage[557]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_read 
	    = vlTOPp->adam_riscv__DOT__id_mem_read;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem2reg)) {
	++(vlSymsp->__Vcoverage[558]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem2reg 
	    = vlTOPp->adam_riscv__DOT__id_mem2reg;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_write)) {
	++(vlSymsp->__Vcoverage[562]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_write 
	    = vlTOPp->adam_riscv__DOT__id_mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_br_addr_mode) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_br_addr_mode)) {
	++(vlSymsp->__Vcoverage[567]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_br_addr_mode 
	    = vlTOPp->adam_riscv__DOT__id_br_addr_mode;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1))) {
	++(vlSymsp->__Vcoverage[563]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1))) {
	++(vlSymsp->__Vcoverage[564]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2))) {
	++(vlSymsp->__Vcoverage[565]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2))) {
	++(vlSymsp->__Vcoverage[566]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select))) {
	++(vlSymsp->__Vcoverage[568]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_w_select)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select))) {
	++(vlSymsp->__Vcoverage[569]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_w_select)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[559]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[560]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[561]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[331]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[332]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[333]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[334]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[335]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[336]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[337]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[338]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[339]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[340]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[341]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[342]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[343]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[344]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[345]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[346]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[347]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[348]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[349]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[350]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[351]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[352]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[353]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[354]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[355]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[356]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[357]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[358]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[359]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[360]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[361]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[362]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[3]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (1U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[4]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (2U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[5]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (4U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[6]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (8U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[7]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[8]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[9]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[10]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[11]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[12]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[13]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[14]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[15]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[16]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[17]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[18]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[19]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[20]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[21]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[22]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[23]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[24]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[25]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[26]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[27]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[28]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[29]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[30]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[31]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[32]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[33]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[34]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_rs2_r_select) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_rs2_r_select)) {
	++(vlSymsp->__Vcoverage[570]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_rs2_r_select 
	    = vlTOPp->adam_riscv__DOT__id_rs2_r_select;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_b)) {
	++(vlSymsp->__Vcoverage[1555]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b;
    }
    vlTOPp->adam_riscv__DOT__id_regs_data2 = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b)
					       ? ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select)
						   ? vlTOPp->adam_riscv__DOT__w_regs_data
						   : 
						  ((2U 
						    == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						    ? vlTOPp->adam_riscv__DOT__w_regs_data
						    : 
						   vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
						   [
						   (3U 
						    & (vlTOPp->adam_riscv__DOT__id_inst 
						       >> 0x14U))]))
					       : ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select)
						   ? 
						  vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file
						  [
						  (0x1fU 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 0x14U))]
						   : 
						  vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						  [
						  (3U 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 0x14U))]));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__forwardA) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardA))) {
	++(vlSymsp->__Vcoverage[1053]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardA 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardA)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__forwardA)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__forwardA) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardA))) {
	++(vlSymsp->__Vcoverage[1054]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardA 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardA)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__forwardA)));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardA))
	    ? vlTOPp->adam_riscv__DOT__me_alu_o : (
						   (1U 
						    == (IData)(vlTOPp->adam_riscv__DOT__forwardA))
						    ? vlTOPp->adam_riscv__DOT__w_regs_data
						    : vlTOPp->adam_riscv__DOT__ex_regs_data1));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__forwardB) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardB))) {
	++(vlSymsp->__Vcoverage[1055]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardB 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardB)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__forwardB)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__forwardB) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardB))) {
	++(vlSymsp->__Vcoverage[1056]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardB 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardB)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__forwardB)));
    }
    // ALWAYS at AdamRiscv/forwarding.v:60
    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardA)))) {
	++(vlSymsp->__Vcoverage[2119]);
	VL_WRITEF("forwardA! ex_hazard: %b, mem_hazard: %b\n",
		  1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a,
		  1,(IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a));
    } else {
	if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardB)))) {
	    VL_WRITEF("forwardB! ex_hazard: %b, mem_hazard: %b\n",
		      1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b,
		      1,(IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b));
	    ++(vlSymsp->__Vcoverage[2120]);
	} else {
	    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardM)))) {
		VL_WRITEF("forwardM! ex_hazard: %b, mem_hazard: %b\n",
			  1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_m,
			  1,(IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_m));
		++(vlSymsp->__Vcoverage[2121]);
	    } else {
		if (VL_UNLIKELY((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
				        ? 1U : 0U)))) {
		    VL_WRITEF("forward4store! hazard_data: %b\n",
			      1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w);
		    ++(vlSymsp->__Vcoverage[2122]);
		}
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardB))
	    ? ((3U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
	        ? (((0U == (0x1fU & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
				     << 5U))) ? 0U : 
		    (vlTOPp->adam_riscv__DOT__me_matrix_o[
		     ((IData)(1U) + (3U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)))] 
		     << ((IData)(0x20U) - (0x1fU & 
					   ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
					    << 5U))))) 
		   | (vlTOPp->adam_riscv__DOT__me_matrix_o[
		      (3U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2))] 
		      >> (0x1fU & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
				   << 5U)))) : vlTOPp->adam_riscv__DOT__me_alu_o)
	    : ((1U == (IData)(vlTOPp->adam_riscv__DOT__forwardB))
	        ? ((3U == (IData)(vlTOPp->adam_riscv__DOT__w_select))
		    ? (((0U == (0x1fU & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
					 << 5U))) ? 0U
			 : (vlTOPp->adam_riscv__DOT__wb_matrix_o[
			    ((IData)(1U) + (3U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)))] 
			    << ((IData)(0x20U) - (0x1fU 
						  & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
						     << 5U))))) 
		       | (vlTOPp->adam_riscv__DOT__wb_matrix_o[
			  (3U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2))] 
			  >> (0x1fU & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
				       << 5U)))) : vlTOPp->adam_riscv__DOT__w_regs_data)
	        : vlTOPp->adam_riscv__DOT__ex_regs_data2));
    if ((1U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1267]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1268]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1269]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1270]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1271]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1272]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1273]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1274]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1275]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1276]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1277]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1278]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1279]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1280]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1281]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1282]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1283]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1284]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1285]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1286]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1287]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1288]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1289]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1290]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1291]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1292]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1293]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1294]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1295]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1296]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1297]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1298]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1824]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1825]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1826]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1827]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1828]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1829]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1830]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1831]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1832]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1833]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1834]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1835]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1836]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1837]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1838]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1839]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1840]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1841]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1842]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1843]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1844]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1845]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1846]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1847]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1848]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1849]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1850]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1851]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1852]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1853]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1854]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1855]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1856]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1857]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1858]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1859]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1860]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1861]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1862]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1863]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1864]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1865]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1866]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1867]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1868]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1869]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1870]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1871]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1872]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1873]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1874]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1875]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1876]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1877]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1878]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1879]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1880]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1881]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1882]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1883]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1884]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1885]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1886]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1887]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1888]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1889]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1890]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1891]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1892]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1893]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1894]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1895]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1896]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1897]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1898]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1899]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1900]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1901]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1902]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1903]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1904]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1905]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1906]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1907]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1908]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1909]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1910]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1911]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1912]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1913]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1914]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1915]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1916]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1917]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1918]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1919]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1920]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1921]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1922]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1923]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1924]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1925]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1926]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1927]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1928]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1929]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1930]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1931]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1932]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1933]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1934]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1935]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1936]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1937]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1938]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1939]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1940]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1941]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1942]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1943]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1944]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1945]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1946]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1947]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1948]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1949]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1950]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1951]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[363]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[364]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[365]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[366]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[367]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[368]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[369]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[370]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[371]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[372]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[373]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[374]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[375]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[376]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[377]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[378]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[379]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[380]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[381]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[382]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[383]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[384]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[385]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[386]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[387]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[388]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[389]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[390]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[391]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[392]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[393]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[394]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1728]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1729]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1730]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1731]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1732]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1733]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1734]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1735]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1736]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1737]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1738]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1739]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1740]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1741]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1742]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1743]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1744]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1745]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1746]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1747]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1748]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1749]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1750]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1751]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1752]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1753]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1754]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1755]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1756]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1757]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1758]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1759]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	= ((1U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1))
	    ? 0U : ((2U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1))
		     ? vlTOPp->adam_riscv__DOT__ex_pc
		     : vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1792]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1793]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1794]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1795]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1796]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1797]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1798]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1799]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1800]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1801]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1802]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1803]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1804]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1805]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1806]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1807]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1808]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1809]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1810]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1811]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1812]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1813]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1814]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1815]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1816]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1817]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1818]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1819]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1820]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1821]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1822]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1823]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    vlTOPp->adam_riscv__DOT__ex_regs_data2_st = (((1U 
						   == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2)) 
						  & (IData)(vlTOPp->adam_riscv__DOT__ex_mem_write))
						  ? vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre
						  : vlTOPp->adam_riscv__DOT__ex_regs_data2);
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2))
	    ? 4U : ((1U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2))
		     ? vlTOPp->adam_riscv__DOT__ex_imm
		     : vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1696]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1697]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1698]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1699]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1700]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1701]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1702]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1703]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1704]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1705]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1706]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1707]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1708]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1709]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1710]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1711]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1712]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1713]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1714]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1715]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1716]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1717]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1718]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1719]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1720]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1721]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1722]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1723]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1724]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1725]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1726]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1727]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[677]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[678]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[679]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[680]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[681]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[682]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[683]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[684]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[685]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[686]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[687]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[688]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[689]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[690]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[691]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[692]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[693]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[694]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[695]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[696]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[697]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[698]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[699]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[700]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[701]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[702]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[703]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[704]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[705]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[706]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[707]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[708]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    // ALWAYS at AdamRiscv/stage_ex.v:89
    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardA)))) {
	++(vlSymsp->__Vcoverage[1985]);
	VL_WRITEF("forwardA! OP_A: %x\n",32,vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A);
    } else {
	if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardB)))) {
	    VL_WRITEF("forwardB! OP_B: %x\n",32,vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
	    ++(vlSymsp->__Vcoverage[1986]);
	} else {
	    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardM)))) {
		VL_WRITEF("forwardM! OP_M: %x\n",128,
			  vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M);
		++(vlSymsp->__Vcoverage[1987]);
	    }
	}
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1760]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1761]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1762]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1763]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1764]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1765]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1766]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1767]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1768]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1769]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1770]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1771]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1772]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1773]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1774]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1775]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1776]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1777]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1778]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1779]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1780]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1781]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1782]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1783]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1784]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1785]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1786]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1787]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1788]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1789]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1790]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1791]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    // ALWAYS at AdamRiscv/alu.v:17
    vlTOPp->adam_riscv__DOT__ex_alu_o = 0U;
    vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] = 0U;
    vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] = 0U;
    vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] = 0U;
    vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] = 0U;
    if ((8U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	if ((4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2039]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o = 0U;
		} else {
		    ++(vlSymsp->__Vcoverage[2038]);
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			= ((0xffffff00U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]) 
			   | (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
				       + ((0xffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A) 
					  * (0xffU 
					     & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)))));
		    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__u_alu__DOT__unnamedblk1__DOT__j = 4U;
		    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__u_alu__DOT__unnamedblk1__DOT__i = 4U;
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			= ((0xffff00ffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]) 
			   | (0xff00U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
					    << 0x18U) 
					   | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
					      >> 8U)) 
					  + ((0xffU 
					      & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A) 
					     * (0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						   >> 8U)))) 
					 << 8U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			= ((0xff00ffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]) 
			   | (0xff0000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
					      << 0x10U) 
					     | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
						>> 0x10U)) 
					    + ((0xffU 
						& vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A) 
					       * (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x10U)))) 
					   << 0x10U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			= ((0xffffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]) 
			   | (0xff000000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
						<< 8U) 
					       | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
						  >> 0x18U)) 
					      + ((0xffU 
						  & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A) 
						 * 
						 (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x18U)))) 
					     << 0x18U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			= ((0xffffff00U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]) 
			   | (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
				       + ((0xffU & 
					   (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
					    >> 8U)) 
					  * (0xffU 
					     & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)))));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			= ((0xffff00ffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]) 
			   | (0xff00U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
					    << 0x18U) 
					   | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
					      >> 8U)) 
					  + ((0xffU 
					      & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						 >> 8U)) 
					     * (0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						   >> 8U)))) 
					 << 8U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			= ((0xff00ffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]) 
			   | (0xff0000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
					      << 0x10U) 
					     | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
						>> 0x10U)) 
					    + ((0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						   >> 8U)) 
					       * (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x10U)))) 
					   << 0x10U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			= ((0xffffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]) 
			   | (0xff000000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
						<< 8U) 
					       | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
						  >> 0x18U)) 
					      + ((0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						     >> 8U)) 
						 * 
						 (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x18U)))) 
					     << 0x18U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			= ((0xffffff00U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]) 
			   | (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
				       + ((0xffU & 
					   (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
					    >> 0x10U)) 
					  * (0xffU 
					     & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)))));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			= ((0xffff00ffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]) 
			   | (0xff00U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
					    << 0x18U) 
					   | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
					      >> 8U)) 
					  + ((0xffU 
					      & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						 >> 0x10U)) 
					     * (0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						   >> 8U)))) 
					 << 8U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			= ((0xff00ffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]) 
			   | (0xff0000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
					      << 0x10U) 
					     | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
						>> 0x10U)) 
					    + ((0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						   >> 0x10U)) 
					       * (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x10U)))) 
					   << 0x10U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			= ((0xffffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]) 
			   | (0xff000000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
						<< 8U) 
					       | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
						  >> 0x18U)) 
					      + ((0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						     >> 0x10U)) 
						 * 
						 (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x18U)))) 
					     << 0x18U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			= ((0xffffff00U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]) 
			   | (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
				       + ((0xffU & 
					   (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
					    >> 0x18U)) 
					  * (0xffU 
					     & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)))));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			= ((0xffff00ffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]) 
			   | (0xff00U & (((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
					   >> 8U) + 
					  ((0xffU & 
					    (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
					     >> 0x18U)) 
					   * (0xffU 
					      & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						 >> 8U)))) 
					 << 8U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			= ((0xff00ffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]) 
			   | (0xff0000U & (((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
					     >> 0x10U) 
					    + ((0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						   >> 0x18U)) 
					       * (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x10U)))) 
					   << 0x10U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			= ((0xffffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]) 
			   | (0xff000000U & (((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
					       >> 0x18U) 
					      + ((0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						     >> 0x18U)) 
						 * 
						 (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x18U)))) 
					     << 0x18U)));
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2030]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   + vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[2034]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= ((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			    < vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		}
	    }
	} else {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2033]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (VL_LTS_III(1,32,32, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		} else {
		    ++(vlSymsp->__Vcoverage[2031]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   - vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2032]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[2029]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   | vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    }
	}
    } else {
	if ((4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2028]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[2034]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= ((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			    < vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2033]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (VL_LTS_III(1,32,32, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		} else {
		    ++(vlSymsp->__Vcoverage[2037]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= VL_SHIFTRS_III(32,32,5, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, 
					 (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		}
	    }
	} else {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2036]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   >> (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		} else {
		    ++(vlSymsp->__Vcoverage[2035]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   << (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2031]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   - vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[2030]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   + vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark 
	= (1U & ((0xdU == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))
		  ? 1U : ((((0xaU == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)) 
			    | (5U == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) 
			   | (6U == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)))
			   ? (0U != vlTOPp->adam_riscv__DOT__ex_alu_o)
			   : (0U == vlTOPp->adam_riscv__DOT__ex_alu_o))));
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[893]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[894]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[895]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[896]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[897]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[898]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[899]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[900]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[901]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[902]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[903]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[904]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[905]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[906]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[907]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[908]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[909]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[910]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[911]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[912]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[913]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[914]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[915]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[916]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[917]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[918]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[919]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[920]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[921]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[922]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[923]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[924]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[925]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[926]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[927]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[928]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[929]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[930]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[931]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[932]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[933]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[934]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[935]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[936]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[937]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[938]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[939]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[940]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[941]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[942]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[943]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[944]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[945]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[946]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[947]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[948]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[949]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[950]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[951]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[952]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[953]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[954]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[955]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[956]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[957]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[958]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[959]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[960]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[961]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[962]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[963]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[964]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[965]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[966]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[967]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[968]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[969]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[970]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[971]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[972]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[973]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[974]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[975]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[976]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[977]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[978]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[979]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[980]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[981]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[982]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[983]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[984]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[985]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[986]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[987]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[988]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[989]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[990]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[991]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[992]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[993]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[994]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[995]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[996]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[997]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[998]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[999]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1000]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1001]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1002]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1003]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1004]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1005]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1006]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1007]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1008]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1009]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1010]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1011]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1012]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1013]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1014]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1015]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1016]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1017]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1018]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1019]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1020]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1021]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1022]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1023]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1024]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1025]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1026]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1027]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1028]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1029]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1030]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1031]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1032]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1033]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1034]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1035]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1036]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1037]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1038]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1039]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1040]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1041]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1042]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1043]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1044]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1045]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1046]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1047]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1048]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1049]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1050]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1051]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1052]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_mark)) {
	++(vlSymsp->__Vcoverage[1952]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_mark 
	    = vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark;
    }
    vlTOPp->adam_riscv__DOT__br_ctrl = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark) 
					& (IData)(vlTOPp->adam_riscv__DOT__ex_br));
    if (((IData)(vlTOPp->adam_riscv__DOT__br_ctrl) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_ctrl)) {
	++(vlSymsp->__Vcoverage[2]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_ctrl 
	    = vlTOPp->adam_riscv__DOT__br_ctrl;
    }
}

VL_INLINE_OPT void Vadam_riscv::_sequent__TOP__4(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_sequent__TOP__4\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vdlyvdim0__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0,4,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0,0,0);
    VL_SIG8(__Vdlyvdim0__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v0,1,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v0,0,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v1,0,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v1,0,0);
    VL_SIG8(__Vdly__adam_riscv__DOT__ex_alu_op,2,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0,7,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0,0,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1,7,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2,7,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3,7,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4,7,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4,0,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5,7,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5,0,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6,7,0);
    VL_SIG8(__Vdly__adam_riscv__DOT__wb_mem2reg,0,0);
    VL_SIG8(__Vdly__adam_riscv__DOT__w_select,1,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6,9,0);
    VL_SIG(__Vdly__adam_riscv__DOT__if_pc,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__id_inst,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__id_pc,31,0);
    VL_SIG(__Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0,31,0);
    VL_SIG(__Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v0,31,0);
    VL_SIG(__Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v1,31,0);
    VL_SIG(__Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v2,31,0);
    VL_SIG(__Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v3,31,0);
    VL_SIG(__Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v4,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__ex_regs_data1,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__ex_regs_data2,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__ex_imm,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__me_alu_o,31,0);
    VL_SIGW(__Vdly__adam_riscv__DOT__me_matrix_o,127,0,4);
    VL_SIG(__Vdly__adam_riscv__DOT__wb_mem_data,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__wb_alu_o,31,0);
    VL_SIGW(__Vdly__adam_riscv__DOT__wb_matrix_o,127,0,4);
    // Body
    __Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	= vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next;
    __Vdly__adam_riscv__DOT__if_pc = vlTOPp->adam_riscv__DOT__if_pc;
    __Vdly__adam_riscv__DOT__id_pc = vlTOPp->adam_riscv__DOT__id_pc;
    __Vdly__adam_riscv__DOT__id_inst = vlTOPp->adam_riscv__DOT__id_inst;
    __Vdly__adam_riscv__DOT__ex_alu_op = vlTOPp->adam_riscv__DOT__ex_alu_op;
    __Vdly__adam_riscv__DOT__ex_imm = vlTOPp->adam_riscv__DOT__ex_imm;
    __Vdly__adam_riscv__DOT__ex_regs_data1 = vlTOPp->adam_riscv__DOT__ex_regs_data1;
    __Vdly__adam_riscv__DOT__ex_regs_data2 = vlTOPp->adam_riscv__DOT__ex_regs_data2;
    __Vdly__adam_riscv__DOT__me_matrix_o[0U] = vlTOPp->adam_riscv__DOT__me_matrix_o[0U];
    __Vdly__adam_riscv__DOT__me_matrix_o[1U] = vlTOPp->adam_riscv__DOT__me_matrix_o[1U];
    __Vdly__adam_riscv__DOT__me_matrix_o[2U] = vlTOPp->adam_riscv__DOT__me_matrix_o[2U];
    __Vdly__adam_riscv__DOT__me_matrix_o[3U] = vlTOPp->adam_riscv__DOT__me_matrix_o[3U];
    __Vdly__adam_riscv__DOT__me_alu_o = vlTOPp->adam_riscv__DOT__me_alu_o;
    __Vdly__adam_riscv__DOT__wb_mem2reg = vlTOPp->adam_riscv__DOT__wb_mem2reg;
    __Vdly__adam_riscv__DOT__wb_mem_data = vlTOPp->adam_riscv__DOT__wb_mem_data;
    __Vdly__adam_riscv__DOT__wb_alu_o = vlTOPp->adam_riscv__DOT__wb_alu_o;
    __Vdly__adam_riscv__DOT__wb_matrix_o[0U] = vlTOPp->adam_riscv__DOT__wb_matrix_o[0U];
    __Vdly__adam_riscv__DOT__wb_matrix_o[1U] = vlTOPp->adam_riscv__DOT__wb_matrix_o[1U];
    __Vdly__adam_riscv__DOT__wb_matrix_o[2U] = vlTOPp->adam_riscv__DOT__wb_matrix_o[2U];
    __Vdly__adam_riscv__DOT__wb_matrix_o[3U] = vlTOPp->adam_riscv__DOT__wb_matrix_o[3U];
    __Vdly__adam_riscv__DOT__w_select = vlTOPp->adam_riscv__DOT__w_select;
    __Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0 = 0U;
    __Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v1 = 0U;
    __Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v0 = 0U;
    __Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v1 = 0U;
    __Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0 = 0U;
    __Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4 = 0U;
    __Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5 = 0U;
    // ALWAYS at AdamRiscv/pc.v:34
    if (vlTOPp->rst) {
	if (vlTOPp->adam_riscv__DOT__br_ctrl) {
	    ++(vlSymsp->__Vcoverage[1405]);
	    __Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		= ((IData)(4U) + vlTOPp->adam_riscv__DOT__br_addr);
	} else {
	    if (vlTOPp->adam_riscv__DOT__stall) {
		__Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    = vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next;
		++(vlSymsp->__Vcoverage[1406]);
	    } else {
		__Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    = ((IData)(4U) + vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next);
		++(vlSymsp->__Vcoverage[1407]);
	    }
	}
    } else {
	++(vlSymsp->__Vcoverage[1404]);
	__Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next = 4U;
    }
    // ALWAYS at AdamRiscv/pc.v:13
    if (vlTOPp->rst) {
	if (VL_UNLIKELY(vlTOPp->adam_riscv__DOT__br_ctrl)) {
	    VL_WRITEF("-----------------------\n");
	    ++(vlSymsp->__Vcoverage[1401]);
	    VL_WRITEF("PC_o = BR_addr: %x\n",32,vlTOPp->adam_riscv__DOT__if_pc);
	    __Vdly__adam_riscv__DOT__if_pc = vlTOPp->adam_riscv__DOT__br_addr;
	} else {
	    if (vlTOPp->adam_riscv__DOT__stall) {
		++(vlSymsp->__Vcoverage[1402]);
		__Vdly__adam_riscv__DOT__if_pc = vlTOPp->adam_riscv__DOT__if_pc;
		VL_WRITEF("-----------------------\n");
		VL_WRITEF("PC_o = stall: %x\n",32,vlTOPp->adam_riscv__DOT__if_pc);
	    } else {
		++(vlSymsp->__Vcoverage[1403]);
		VL_WRITEF("-----------------------\n");
		VL_WRITEF("PC_O = PC_next: %x\n",32,
			  vlTOPp->adam_riscv__DOT__if_pc);
		__Vdly__adam_riscv__DOT__if_pc = vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next;
	    }
	}
    } else {
	++(vlSymsp->__Vcoverage[1400]);
	__Vdly__adam_riscv__DOT__if_pc = 0U;
    }
    // ALWAYS at AdamRiscv/reg_if_id.v:13
    if (VL_UNLIKELY((1U & ((~ (IData)(vlTOPp->rst)) 
			   | (IData)(vlTOPp->adam_riscv__DOT__br_ctrl))))) {
	++(vlSymsp->__Vcoverage[1408]);
	VL_WRITEF("if_id_flush pc: %x\n",32,vlTOPp->adam_riscv__DOT__id_pc);
	__Vdly__adam_riscv__DOT__id_inst = 0U;
	__Vdly__adam_riscv__DOT__id_pc = 0U;
    } else {
	if (vlTOPp->adam_riscv__DOT__stall) {
	    ++(vlSymsp->__Vcoverage[1409]);
	    __Vdly__adam_riscv__DOT__id_inst = vlTOPp->adam_riscv__DOT__id_inst;
	    __Vdly__adam_riscv__DOT__id_pc = vlTOPp->adam_riscv__DOT__id_pc;
	    VL_WRITEF("if_id_stall, inst: %x, \npc: %x\n",
		      32,vlTOPp->adam_riscv__DOT__id_inst,
		      32,vlTOPp->adam_riscv__DOT__id_pc);
	} else {
	    VL_WRITEF("id_inst: %x\n",32,vlTOPp->adam_riscv__DOT__id_inst);
	    ++(vlSymsp->__Vcoverage[1410]);
	    __Vdly__adam_riscv__DOT__id_pc = vlTOPp->adam_riscv__DOT__if_pc;
	    __Vdly__adam_riscv__DOT__id_inst = vlTOPp->adam_riscv__DOT__if_inst;
	}
    }
    // ALWAYS at AdamRiscv/regs.v:33
    if (vlTOPp->rst) {
	if (VL_UNLIKELY(((1U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
			 & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))))) {
	    ++(vlSymsp->__Vcoverage[1686]);
	    VL_WRITEF("WRITE REGISTER FILE: x%2# = %x\n",
		      5,vlTOPp->adam_riscv__DOT__w_regs_addr,
		      32,vlTOPp->adam_riscv__DOT__w_regs_data);
	    __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0 
		= vlTOPp->adam_riscv__DOT__w_regs_data;
	    __Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0 = 1U;
	    __Vdlyvdim0__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0 
		= vlTOPp->adam_riscv__DOT__w_regs_addr;
	} else {
	    if (VL_UNLIKELY((2U == (IData)(vlTOPp->adam_riscv__DOT__w_select)))) {
		VL_WRITEF("WRITE ONE MATRIX SLICE: M[%2#] = %x\n",
			  5,vlTOPp->adam_riscv__DOT__w_regs_addr,
			  32,vlTOPp->adam_riscv__DOT__w_regs_data);
		++(vlSymsp->__Vcoverage[1687]);
		__Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v0 
		    = vlTOPp->adam_riscv__DOT__w_regs_data;
		__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v0 = 1U;
		__Vdlyvdim0__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v0 
		    = (3U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr));
	    } else {
		if (VL_UNLIKELY((3U == (IData)(vlTOPp->adam_riscv__DOT__w_select)))) {
		    VL_WRITEF("WRITE WHOLE MATRIX: M[0] = %x, M[1] = %x, M[2] = %x, M[3] = %x\n",
			      32,vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			      [0U],32,vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			      [1U],32,vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			      [2U],32,vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			      [3U]);
		    ++(vlSymsp->__Vcoverage[1688]);
		    __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v1 
			= vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[0U];
		    __Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v1 = 1U;
		    __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v2 
			= vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[1U];
		    __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v3 
			= vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[2U];
		    __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v4 
			= vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[3U];
		}
	    }
	}
    } else {
	++(vlSymsp->__Vcoverage[1685]);
	__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v1 = 1U;
    }
    // ALWAYS at AdamRiscv/data_memory.v:32
    if ((((IData)(vlTOPp->adam_riscv__DOT__me_mem_write) 
	  & (~ (IData)(vlTOPp->adam_riscv__DOT__me_mem_read))) 
	 & (IData)(vlTOPp->rst))) {
	++(vlSymsp->__Vcoverage[2109]);
	if ((1U & ((2U == (3U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))) 
		   | (~ (IData)(vlTOPp->adam_riscv__DOT__me_rs2_r_select))))) {
	    ++(vlSymsp->__Vcoverage[2106]);
	    __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0 
		= (0xffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem);
	    __Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0 = 1U;
	    __Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0 
		= (0x3ffU & vlTOPp->adam_riscv__DOT__me_alu_o);
	    __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1 
		= (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			    >> 8U));
	    __Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1 
		= (0x3ffU & ((IData)(1U) + vlTOPp->adam_riscv__DOT__me_alu_o));
	    __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2 
		= (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			    >> 0x10U));
	    __Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2 
		= (0x3ffU & ((IData)(2U) + vlTOPp->adam_riscv__DOT__me_alu_o));
	    __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3 
		= (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			    >> 0x18U));
	    __Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3 
		= (0x3ffU & ((IData)(3U) + vlTOPp->adam_riscv__DOT__me_alu_o));
	} else {
	    if ((0U == (3U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)))) {
		++(vlSymsp->__Vcoverage[2107]);
		__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4 
		    = (0xffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem);
		__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4 = 1U;
		__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4 
		    = (0x3ffU & vlTOPp->adam_riscv__DOT__me_alu_o);
	    } else {
		if ((1U == (3U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)))) {
		    ++(vlSymsp->__Vcoverage[2108]);
		    __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5 
			= (0xffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem);
		    __Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5 = 1U;
		    __Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5 
			= (0x3ffU & vlTOPp->adam_riscv__DOT__me_alu_o);
		    __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6 
			= (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
				    >> 8U));
		    __Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6 
			= (0x3ffU & ((IData)(1U) + vlTOPp->adam_riscv__DOT__me_alu_o));
		}
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	= __Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next;
    vlTOPp->adam_riscv__DOT__if_pc = __Vdly__adam_riscv__DOT__if_pc;
    // ALWAYSPOST at AdamRiscv/regs.v:43
    if (__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0) {
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file[__Vdlyvdim0__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0;
    }
    if (__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v1) {
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file[0U] = 0U;
    }
    // ALWAYSPOST at AdamRiscv/regs.v:47
    if (__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v0) {
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file[__Vdlyvdim0__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v0] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v0;
    }
    if (__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v1) {
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file[0U] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v1;
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file[1U] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v2;
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file[2U] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v3;
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file[3U] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file__v4;
    }
    if (__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v1) {
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file[0U] = 0x55555555U;
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file[1U] = 0xaaaaaaaaU;
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file[2U] = 0x33333333U;
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file[3U] = 0xccccccccU;
    }
    // ALWAYSPOST at AdamRiscv/data_memory.v:35
    if (__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0) {
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0;
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1;
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2;
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3;
    }
    if (__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4) {
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4;
    }
    if (__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5) {
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5;
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6;
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1368]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1369]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1370]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1371]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1372]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1373]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1374]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1375]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1376]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1377]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1378]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1379]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1380]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1381]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1382]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1383]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1384]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1385]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1386]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1387]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1388]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1389]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1390]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1391]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1392]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1393]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1394]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1395]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1396]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1397]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1398]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[1399]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[36]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[37]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[38]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[39]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[40]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[41]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[42]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[43]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[44]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[45]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[46]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[47]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[48]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[49]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[50]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[51]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[52]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[53]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[54]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[55]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[56]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[57]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[58]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[59]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[60]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[61]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[62]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[63]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[64]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[65]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[66]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[67]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffffff00U 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					[(0x3ffU & vlTOPp->adam_riscv__DOT__if_pc)]);
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffff00ffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(1U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 8U));
    vlTOPp->adam_riscv__DOT__if_inst = ((0xff00ffffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(2U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 0x10U));
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffffffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(3U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 0x18U));
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1426]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1427]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1428]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1429]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1430]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1431]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1432]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1433]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1434]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1435]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1436]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1437]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1438]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1439]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1440]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1441]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1442]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1443]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1444]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1445]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1446]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1447]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1448]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1449]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1450]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1451]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1452]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1453]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[0U]))) {
	++(vlSymsp->__Vcoverage[1454]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[0U]))) {
	++(vlSymsp->__Vcoverage[1455]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[0U]))) {
	++(vlSymsp->__Vcoverage[1456]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[0U]))) {
	++(vlSymsp->__Vcoverage[1457]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[0U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1458]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1459]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1460]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1461]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1462]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1463]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1464]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1465]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1466]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1467]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1468]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1469]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1470]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1471]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1472]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1473]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1474]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1475]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1476]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1477]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1478]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1479]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1480]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1481]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1482]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1483]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1484]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1485]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[1U]))) {
	++(vlSymsp->__Vcoverage[1486]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[1U]))) {
	++(vlSymsp->__Vcoverage[1487]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[1U]))) {
	++(vlSymsp->__Vcoverage[1488]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[1U]))) {
	++(vlSymsp->__Vcoverage[1489]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[1U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1490]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1491]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1492]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1493]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1494]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1495]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1496]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1497]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1498]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1499]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1500]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1501]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1502]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1503]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1504]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1505]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1506]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1507]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1508]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1509]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1510]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1511]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1512]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1513]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1514]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1515]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1516]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1517]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[2U]))) {
	++(vlSymsp->__Vcoverage[1518]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[2U]))) {
	++(vlSymsp->__Vcoverage[1519]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[2U]))) {
	++(vlSymsp->__Vcoverage[1520]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[2U]))) {
	++(vlSymsp->__Vcoverage[1521]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[2U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1522]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1523]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1524]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1525]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1526]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1527]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1528]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1529]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1530]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1531]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1532]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1533]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1534]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1535]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1536]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1537]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1538]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1539]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1540]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1541]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1542]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1543]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1544]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1545]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1546]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1547]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1548]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1549]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[3U]))) {
	++(vlSymsp->__Vcoverage[1550]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[3U]))) {
	++(vlSymsp->__Vcoverage[1551]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[3U]))) {
	++(vlSymsp->__Vcoverage[1552]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
			[3U]))) {
	++(vlSymsp->__Vcoverage[1553]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file
		[3U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
			 [3U]));
    }
    // ALWAYS at AdamRiscv/reg_mem_wb.v:18
    if (vlTOPp->rst) {
	++(vlSymsp->__Vcoverage[2111]);
	__Vdly__adam_riscv__DOT__wb_mem_data = vlTOPp->adam_riscv__DOT__me_mem_data;
	__Vdly__adam_riscv__DOT__wb_alu_o = vlTOPp->adam_riscv__DOT__me_alu_o;
	vlTOPp->adam_riscv__DOT__w_regs_addr = vlTOPp->adam_riscv__DOT__me_rd;
	__Vdly__adam_riscv__DOT__wb_mem2reg = vlTOPp->adam_riscv__DOT__me_mem2reg;
	__Vdly__adam_riscv__DOT__w_select = vlTOPp->adam_riscv__DOT__me_w_select;
	__Vdly__adam_riscv__DOT__wb_matrix_o[0U] = 
	    vlTOPp->adam_riscv__DOT__me_matrix_o[0U];
	__Vdly__adam_riscv__DOT__wb_matrix_o[1U] = 
	    vlTOPp->adam_riscv__DOT__me_matrix_o[1U];
	__Vdly__adam_riscv__DOT__wb_matrix_o[2U] = 
	    vlTOPp->adam_riscv__DOT__me_matrix_o[2U];
	__Vdly__adam_riscv__DOT__wb_matrix_o[3U] = 
	    vlTOPp->adam_riscv__DOT__me_matrix_o[3U];
    } else {
	++(vlSymsp->__Vcoverage[2110]);
	__Vdly__adam_riscv__DOT__wb_mem_data = 0U;
	__Vdly__adam_riscv__DOT__wb_alu_o = 0U;
	vlTOPp->adam_riscv__DOT__w_regs_addr = 0U;
	__Vdly__adam_riscv__DOT__wb_mem2reg = 0U;
	__Vdly__adam_riscv__DOT__w_select = 0U;
	__Vdly__adam_riscv__DOT__wb_matrix_o[0U] = 0U;
	__Vdly__adam_riscv__DOT__wb_matrix_o[1U] = 0U;
	__Vdly__adam_riscv__DOT__wb_matrix_o[2U] = 0U;
	__Vdly__adam_riscv__DOT__wb_matrix_o[3U] = 0U;
    }
    VL_WRITEF("wb_mem_data  : %x\n",32,vlTOPp->adam_riscv__DOT__wb_mem_data);
    VL_WRITEF("wb_alu_o     : %x\n",32,vlTOPp->adam_riscv__DOT__wb_alu_o);
    VL_WRITEF("wb_matrix_o  : %x\n",128,vlTOPp->adam_riscv__DOT__wb_matrix_o);
    VL_WRITEF("wb_mem2reg   : %x\n",1,vlTOPp->adam_riscv__DOT__wb_mem2reg);
    VL_WRITEF("wb_w_select  : %x\n",2,vlTOPp->adam_riscv__DOT__w_select);
    if ((1U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[68]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (1U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[69]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (2U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[70]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (4U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[71]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (8U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[72]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[73]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[74]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[75]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[76]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[77]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[78]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[79]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[80]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[81]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[82]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[83]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[84]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[85]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[86]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[87]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[88]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[89]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[90]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[91]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[92]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[93]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[94]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[95]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[96]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[97]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[98]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[99]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    vlTOPp->adam_riscv__DOT__wb_mem2reg = __Vdly__adam_riscv__DOT__wb_mem2reg;
    vlTOPp->adam_riscv__DOT__wb_mem_data = __Vdly__adam_riscv__DOT__wb_mem_data;
    vlTOPp->adam_riscv__DOT__wb_alu_o = __Vdly__adam_riscv__DOT__wb_alu_o;
    vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] = __Vdly__adam_riscv__DOT__wb_matrix_o[0U];
    vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] = __Vdly__adam_riscv__DOT__wb_matrix_o[1U];
    vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] = __Vdly__adam_riscv__DOT__wb_matrix_o[2U];
    vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] = __Vdly__adam_riscv__DOT__wb_matrix_o[3U];
    vlTOPp->adam_riscv__DOT__w_select = __Vdly__adam_riscv__DOT__w_select;
    if (((IData)(vlTOPp->adam_riscv__DOT__wb_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem2reg)) {
	++(vlSymsp->__Vcoverage[1367]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem2reg 
	    = vlTOPp->adam_riscv__DOT__wb_mem2reg;
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1303]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1304]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1305]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1306]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1307]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1308]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1309]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1310]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1311]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1312]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1313]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1314]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1315]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1316]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1317]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1318]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1319]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1320]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1321]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1322]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1323]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1324]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1325]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1326]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1327]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1328]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1329]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1330]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1331]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1332]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1333]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[1334]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1335]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1336]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1337]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1338]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1339]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1340]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1341]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1342]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1343]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1344]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1345]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1346]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1347]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1348]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1349]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1350]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1351]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1352]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1353]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1354]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1355]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1356]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1357]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1358]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1359]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1360]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1361]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1362]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1363]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1364]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1365]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[1366]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    vlTOPp->adam_riscv__DOT__w_regs_data = ((IData)(vlTOPp->adam_riscv__DOT__wb_mem2reg)
					     ? vlTOPp->adam_riscv__DOT__wb_mem_data
					     : vlTOPp->adam_riscv__DOT__wb_alu_o);
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[166]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[167]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[168]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[169]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[170]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[203]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[204]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[205]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[206]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[207]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[208]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[209]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[210]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[211]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[212]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[213]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[214]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[215]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[216]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[217]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[218]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[219]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[220]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[221]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[222]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[223]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[224]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[225]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[226]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[227]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[228]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[229]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[230]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[231]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[232]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[233]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[234]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[235]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[236]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[237]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[238]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[239]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[240]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[241]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[242]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[243]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[244]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[245]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[246]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[247]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[248]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[249]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[250]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[251]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[252]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[253]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[254]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[255]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[256]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[257]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[258]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[259]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[260]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[261]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[262]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[263]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[264]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[265]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[266]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[267]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[268]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[269]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[270]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[271]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[272]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[273]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[274]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[275]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[276]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[277]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[278]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[279]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[280]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[281]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[282]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[283]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[284]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[285]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[286]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[287]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[288]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[289]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[290]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[291]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[292]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[293]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[294]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[295]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[296]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[297]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[298]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[299]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[300]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[301]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[302]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[303]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[304]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[305]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[306]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[307]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[308]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[309]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[310]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[311]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[312]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[313]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[314]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[315]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[316]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[317]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[318]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[319]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[320]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[321]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[322]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[323]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[324]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[325]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[326]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[327]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[328]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[329]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[330]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_matrix_data[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_matrix_o[3U]));
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix[0U] 
	= vlTOPp->adam_riscv__DOT__wb_matrix_o[0U];
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix[1U] 
	= vlTOPp->adam_riscv__DOT__wb_matrix_o[1U];
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix[2U] 
	= vlTOPp->adam_riscv__DOT__wb_matrix_o[2U];
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix[3U] 
	= vlTOPp->adam_riscv__DOT__wb_matrix_o[3U];
    if ((1U & (((IData)(vlTOPp->adam_riscv__DOT__w_select) 
		>> 1U) ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_m))) {
	++(vlSymsp->__Vcoverage[1556]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_m 
	    = (1U & ((IData)(vlTOPp->adam_riscv__DOT__w_select) 
		     >> 1U));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_select))) {
	++(vlSymsp->__Vcoverage[164]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_select 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_select)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__w_select)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_select))) {
	++(vlSymsp->__Vcoverage[165]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_select 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_select)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__w_select)));
    }
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_m 
	= ((3U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
	   | (2U == (IData)(vlTOPp->adam_riscv__DOT__w_select)));
    // ALWAYS at AdamRiscv/reg_ex_mem.v:31
    if (vlTOPp->rst) {
	++(vlSymsp->__Vcoverage[2041]);
	vlTOPp->adam_riscv__DOT__me_regs_data2 = vlTOPp->adam_riscv__DOT__ex_regs_data2_st;
	__Vdly__adam_riscv__DOT__me_alu_o = vlTOPp->adam_riscv__DOT__ex_alu_o;
	__Vdly__adam_riscv__DOT__me_matrix_o[0U] = 
	    vlTOPp->adam_riscv__DOT__ex_matrix_o[0U];
	__Vdly__adam_riscv__DOT__me_matrix_o[1U] = 
	    vlTOPp->adam_riscv__DOT__ex_matrix_o[1U];
	__Vdly__adam_riscv__DOT__me_matrix_o[2U] = 
	    vlTOPp->adam_riscv__DOT__ex_matrix_o[2U];
	__Vdly__adam_riscv__DOT__me_matrix_o[3U] = 
	    vlTOPp->adam_riscv__DOT__ex_matrix_o[3U];
	vlTOPp->adam_riscv__DOT__me_rd = vlTOPp->adam_riscv__DOT__ex_rd;
	vlTOPp->adam_riscv__DOT__me_mem_read = vlTOPp->adam_riscv__DOT__ex_mem_read;
	vlTOPp->adam_riscv__DOT__me_mem2reg = vlTOPp->adam_riscv__DOT__ex_mem2reg;
	vlTOPp->adam_riscv__DOT__me_mem_write = vlTOPp->adam_riscv__DOT__ex_mem_write;
	vlTOPp->adam_riscv__DOT__me_w_select = vlTOPp->adam_riscv__DOT__ex_w_select;
	vlTOPp->adam_riscv__DOT__me_rs2_r_select = vlTOPp->adam_riscv__DOT__ex_rs2_r_select;
	vlTOPp->adam_riscv__DOT__me_rs2 = vlTOPp->adam_riscv__DOT__ex_rs2;
	vlTOPp->adam_riscv__DOT__me_func3_code = vlTOPp->adam_riscv__DOT__ex_func3_code;
    } else {
	++(vlSymsp->__Vcoverage[2040]);
	vlTOPp->adam_riscv__DOT__me_regs_data2 = 0U;
	__Vdly__adam_riscv__DOT__me_alu_o = 0U;
	vlTOPp->adam_riscv__DOT__me_rd = 0U;
	vlTOPp->adam_riscv__DOT__me_mem_read = 0U;
	vlTOPp->adam_riscv__DOT__me_mem2reg = 0U;
	vlTOPp->adam_riscv__DOT__me_mem_write = 0U;
	vlTOPp->adam_riscv__DOT__me_w_select = 0U;
	vlTOPp->adam_riscv__DOT__me_rs2_r_select = 0U;
	vlTOPp->adam_riscv__DOT__me_rs2 = 0U;
	vlTOPp->adam_riscv__DOT__me_func3_code = 0U;
	__Vdly__adam_riscv__DOT__me_matrix_o[0U] = 0U;
	__Vdly__adam_riscv__DOT__me_matrix_o[1U] = 0U;
	__Vdly__adam_riscv__DOT__me_matrix_o[2U] = 0U;
	__Vdly__adam_riscv__DOT__me_matrix_o[3U] = 0U;
    }
    VL_WRITEF("me_alu_o: %x\n",32,vlTOPp->adam_riscv__DOT__me_alu_o);
    VL_WRITEF("me_matrix_o: %x\n",128,vlTOPp->adam_riscv__DOT__me_matrix_o);
    if ((1U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[171]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[172]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[173]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[174]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[175]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[176]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[177]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[178]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[179]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[180]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[181]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[182]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[183]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[184]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[185]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[186]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[187]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[188]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[189]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[190]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[191]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[192]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[193]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[194]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[195]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[196]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[197]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[198]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[199]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[200]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[201]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[202]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1557]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1558]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1559]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [0U]))) {
	++(vlSymsp->__Vcoverage[1560]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1561]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1562]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1563]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [0U]))) {
	++(vlSymsp->__Vcoverage[1564]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1565]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1566]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1567]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [0U]))) {
	++(vlSymsp->__Vcoverage[1568]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1569]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1570]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1571]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [0U]))) {
	++(vlSymsp->__Vcoverage[1572]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1573]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1574]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1575]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [0U]))) {
	++(vlSymsp->__Vcoverage[1576]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1577]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1578]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1579]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [0U]))) {
	++(vlSymsp->__Vcoverage[1580]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1581]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1582]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1583]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [0U]))) {
	++(vlSymsp->__Vcoverage[1584]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[0U]))) {
	++(vlSymsp->__Vcoverage[1585]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[0U]))) {
	++(vlSymsp->__Vcoverage[1586]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[0U]))) {
	++(vlSymsp->__Vcoverage[1587]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[0U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[0U]))) {
	++(vlSymsp->__Vcoverage[1588]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[0U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1589]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1590]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1591]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [1U]))) {
	++(vlSymsp->__Vcoverage[1592]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1593]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1594]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1595]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [1U]))) {
	++(vlSymsp->__Vcoverage[1596]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1597]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1598]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1599]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [1U]))) {
	++(vlSymsp->__Vcoverage[1600]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1601]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1602]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1603]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [1U]))) {
	++(vlSymsp->__Vcoverage[1604]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1605]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1606]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1607]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [1U]))) {
	++(vlSymsp->__Vcoverage[1608]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1609]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1610]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1611]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [1U]))) {
	++(vlSymsp->__Vcoverage[1612]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1613]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1614]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1615]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [1U]))) {
	++(vlSymsp->__Vcoverage[1616]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[1U]))) {
	++(vlSymsp->__Vcoverage[1617]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[1U]))) {
	++(vlSymsp->__Vcoverage[1618]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[1U]))) {
	++(vlSymsp->__Vcoverage[1619]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[1U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[1U]))) {
	++(vlSymsp->__Vcoverage[1620]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[1U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1621]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1622]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1623]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [2U]))) {
	++(vlSymsp->__Vcoverage[1624]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1625]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1626]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1627]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [2U]))) {
	++(vlSymsp->__Vcoverage[1628]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1629]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1630]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1631]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [2U]))) {
	++(vlSymsp->__Vcoverage[1632]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1633]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1634]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1635]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [2U]))) {
	++(vlSymsp->__Vcoverage[1636]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1637]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1638]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1639]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [2U]))) {
	++(vlSymsp->__Vcoverage[1640]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1641]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1642]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1643]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [2U]))) {
	++(vlSymsp->__Vcoverage[1644]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1645]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1646]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1647]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [2U]))) {
	++(vlSymsp->__Vcoverage[1648]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[2U]))) {
	++(vlSymsp->__Vcoverage[1649]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[2U]))) {
	++(vlSymsp->__Vcoverage[1650]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[2U]))) {
	++(vlSymsp->__Vcoverage[1651]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[2U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[2U]))) {
	++(vlSymsp->__Vcoverage[1652]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[2U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1653]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (1U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1654]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (2U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1655]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (4U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
	       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
	       [3U]))) {
	++(vlSymsp->__Vcoverage[1656]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (8U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1657]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1658]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1659]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		  [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		  [3U]))) {
	++(vlSymsp->__Vcoverage[1660]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1661]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1662]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1663]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		   [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		   [3U]))) {
	++(vlSymsp->__Vcoverage[1664]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1665]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1666]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1667]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		    [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		    [3U]))) {
	++(vlSymsp->__Vcoverage[1668]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1669]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1670]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1671]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		     [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		     [3U]))) {
	++(vlSymsp->__Vcoverage[1672]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1673]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1674]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1675]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		      [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		      [3U]))) {
	++(vlSymsp->__Vcoverage[1676]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1677]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1678]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1679]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
		       [3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		       [3U]))) {
	++(vlSymsp->__Vcoverage[1680]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[3U]))) {
	++(vlSymsp->__Vcoverage[1681]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[3U]))) {
	++(vlSymsp->__Vcoverage[1682]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[3U]))) {
	++(vlSymsp->__Vcoverage[1683]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			[3U] ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
			[3U]))) {
	++(vlSymsp->__Vcoverage[1684]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix
		[3U]) | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
			 [3U]));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_m) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_m)) {
	++(vlSymsp->__Vcoverage[2117]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_m 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_m;
    }
    vlTOPp->adam_riscv__DOT__me_matrix_o[0U] = __Vdly__adam_riscv__DOT__me_matrix_o[0U];
    vlTOPp->adam_riscv__DOT__me_matrix_o[1U] = __Vdly__adam_riscv__DOT__me_matrix_o[1U];
    vlTOPp->adam_riscv__DOT__me_matrix_o[2U] = __Vdly__adam_riscv__DOT__me_matrix_o[2U];
    vlTOPp->adam_riscv__DOT__me_matrix_o[3U] = __Vdly__adam_riscv__DOT__me_matrix_o[3U];
    vlTOPp->adam_riscv__DOT__me_alu_o = __Vdly__adam_riscv__DOT__me_alu_o;
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem2reg)) {
	++(vlSymsp->__Vcoverage[1262]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem2reg 
	    = vlTOPp->adam_riscv__DOT__me_mem2reg;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[1299]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[1300]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[1301]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1064]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1065]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1066]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1067]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1068]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1069]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1070]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1071]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1072]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1073]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1074]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1075]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1076]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1077]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1078]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1079]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1080]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1081]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1082]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1083]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1084]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1085]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1086]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1087]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1088]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1089]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1090]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1091]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1092]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1093]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1094]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[1095]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__me_rs2_r_select) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2_r_select)) {
	++(vlSymsp->__Vcoverage[1266]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2_r_select 
	    = vlTOPp->adam_riscv__DOT__me_rs2_r_select;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_read)) {
	++(vlSymsp->__Vcoverage[1261]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_read 
	    = vlTOPp->adam_riscv__DOT__me_mem_read;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[1059]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[1060]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[1061]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[1062]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[1063]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_write)) {
	++(vlSymsp->__Vcoverage[1263]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_write 
	    = vlTOPp->adam_riscv__DOT__me_mem_write;
    }
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w 
	= ((((((IData)(vlTOPp->adam_riscv__DOT__me_rs2_r_select) 
	       & (1U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	      & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	     & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		== (IData)(vlTOPp->adam_riscv__DOT__me_rs2))) 
	    | (((~ (IData)(vlTOPp->adam_riscv__DOT__me_rs2_r_select)) 
		& (2U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	       & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		  == (IData)(vlTOPp->adam_riscv__DOT__me_rs2)))) 
	   | (((~ (IData)(vlTOPp->adam_riscv__DOT__me_rs2_r_select)) 
	       & (3U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	      & (IData)(vlTOPp->adam_riscv__DOT__me_mem_write)));
    if ((1U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1128]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1129]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1130]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1131]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1132]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1133]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1134]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1135]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1136]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1137]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1138]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1139]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1140]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1141]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1142]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1143]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1144]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1145]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1146]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1147]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1148]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1149]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1150]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1151]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1152]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1153]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1154]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1155]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1156]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1157]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1158]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[1159]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1160]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1161]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1162]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1163]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1164]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1165]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1166]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1167]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1168]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1169]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1170]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1171]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1172]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1173]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1174]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1175]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1176]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1177]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1178]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1179]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1180]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1181]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1182]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1183]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1184]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1185]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1186]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1187]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1188]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1189]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1190]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[1191]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1192]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1193]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1194]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1195]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1196]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1197]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1198]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1199]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1200]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1201]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1202]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1203]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1204]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1205]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1206]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1207]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1208]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1209]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1210]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1211]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1212]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1213]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1214]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1215]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1216]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1217]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1218]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1219]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1220]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1221]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1222]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1223]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1224]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1225]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1226]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1227]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1228]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1229]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1230]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1231]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1232]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1233]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1234]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1235]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1236]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1237]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1238]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1239]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1240]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1241]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1242]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1243]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1244]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1245]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1246]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1247]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1248]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1249]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1250]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1251]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1252]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1253]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1254]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1255]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_matrix_o[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_matrix_o[3U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1096]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1097]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1098]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1099]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1100]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1101]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1102]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1103]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1104]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1105]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1106]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1107]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1108]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1109]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1110]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1111]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1112]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1113]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1114]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1115]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1116]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1117]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1118]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1119]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1120]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1121]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1122]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1123]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1124]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1125]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1126]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[1127]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	= (((IData)(vlTOPp->adam_riscv__DOT__me_mem_read) 
	    & (~ (IData)(vlTOPp->adam_riscv__DOT__me_mem_write)))
	    ? ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
		[(0x3ffU & ((IData)(3U) + vlTOPp->adam_riscv__DOT__me_alu_o))] 
		<< 0x18U) | ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
			      [(0x3ffU & ((IData)(2U) 
					  + vlTOPp->adam_riscv__DOT__me_alu_o))] 
			      << 0x10U) | ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
					    [(0x3ffU 
					      & ((IData)(1U) 
						 + vlTOPp->adam_riscv__DOT__me_alu_o))] 
					    << 8U) 
					   | vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
					   [(0x3ffU 
					     & vlTOPp->adam_riscv__DOT__me_alu_o)])))
	    : 0U);
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[1256]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[1257]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[1258]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[1259]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (8U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[1260]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select))) {
	++(vlSymsp->__Vcoverage[1264]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_w_select)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select))) {
	++(vlSymsp->__Vcoverage[1265]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_w_select)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_w_select)));
    }
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_m 
	= ((3U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select)) 
	   | (2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select)));
    // ALWAYS at AdamRiscv/reg_id_ex.v:50
    if ((1U & ((~ (IData)(vlTOPp->rst)) | (IData)(vlTOPp->adam_riscv__DOT__br_ctrl)))) {
	++(vlSymsp->__Vcoverage[1690]);
	vlTOPp->adam_riscv__DOT__ex_rs1 = 0U;
	vlTOPp->adam_riscv__DOT__ex_rs2 = 0U;
	vlTOPp->adam_riscv__DOT__ex_pc = 0U;
	__Vdly__adam_riscv__DOT__ex_regs_data1 = 0U;
	__Vdly__adam_riscv__DOT__ex_regs_data2 = 0U;
	__Vdly__adam_riscv__DOT__ex_imm = 0U;
	vlTOPp->adam_riscv__DOT__ex_func3_code = 0U;
	vlTOPp->adam_riscv__DOT__ex_func7_code = 0U;
	vlTOPp->adam_riscv__DOT__ex_rd = 0U;
	vlTOPp->adam_riscv__DOT__ex_br = 0U;
	vlTOPp->adam_riscv__DOT__ex_mem_read = 0U;
	vlTOPp->adam_riscv__DOT__ex_mem2reg = 0U;
	__Vdly__adam_riscv__DOT__ex_alu_op = 0U;
	vlTOPp->adam_riscv__DOT__ex_mem_write = 0U;
	vlTOPp->adam_riscv__DOT__ex_alu_src1 = 0U;
	vlTOPp->adam_riscv__DOT__ex_alu_src2 = 0U;
	vlTOPp->adam_riscv__DOT__ex_br_addr_mode = 0U;
	vlTOPp->adam_riscv__DOT__ex_w_select = 0U;
	vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] = 0U;
	vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] = 0U;
	vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] = 0U;
	vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] = 0U;
	vlTOPp->adam_riscv__DOT__ex_rs2_r_select = 0U;
    } else {
	++(vlSymsp->__Vcoverage[1691]);
	vlTOPp->adam_riscv__DOT__ex_rs1 = (0x1fU & 
					   (vlTOPp->adam_riscv__DOT__id_inst 
					    >> 0xfU));
	vlTOPp->adam_riscv__DOT__ex_rs2 = (0x1fU & 
					   (vlTOPp->adam_riscv__DOT__id_inst 
					    >> 0x14U));
	vlTOPp->adam_riscv__DOT__ex_pc = vlTOPp->adam_riscv__DOT__id_pc;
	__Vdly__adam_riscv__DOT__ex_regs_data1 = vlTOPp->adam_riscv__DOT__id_regs_data1;
	__Vdly__adam_riscv__DOT__ex_regs_data2 = vlTOPp->adam_riscv__DOT__id_regs_data2;
	__Vdly__adam_riscv__DOT__ex_imm = vlTOPp->adam_riscv__DOT__id_imm;
	vlTOPp->adam_riscv__DOT__ex_func3_code = (7U 
						  & (vlTOPp->adam_riscv__DOT__id_inst 
						     >> 0xcU));
	vlTOPp->adam_riscv__DOT__ex_func7_code = (1U 
						  & (vlTOPp->adam_riscv__DOT__id_inst 
						     >> 0x1eU));
	vlTOPp->adam_riscv__DOT__ex_rd = (0x1fU & (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 7U));
	vlTOPp->adam_riscv__DOT__ex_br = vlTOPp->adam_riscv__DOT__id_br;
	vlTOPp->adam_riscv__DOT__ex_mem_read = vlTOPp->adam_riscv__DOT__id_mem_read;
	vlTOPp->adam_riscv__DOT__ex_mem2reg = vlTOPp->adam_riscv__DOT__id_mem2reg;
	__Vdly__adam_riscv__DOT__ex_alu_op = vlTOPp->adam_riscv__DOT__id_alu_op;
	vlTOPp->adam_riscv__DOT__ex_mem_write = vlTOPp->adam_riscv__DOT__id_mem_write;
	vlTOPp->adam_riscv__DOT__ex_alu_src1 = vlTOPp->adam_riscv__DOT__id_alu_src1;
	vlTOPp->adam_riscv__DOT__ex_alu_src2 = vlTOPp->adam_riscv__DOT__id_alu_src2;
	vlTOPp->adam_riscv__DOT__ex_br_addr_mode = vlTOPp->adam_riscv__DOT__id_br_addr_mode;
	vlTOPp->adam_riscv__DOT__ex_w_select = vlTOPp->adam_riscv__DOT__id_w_select;
	vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
	    = vlTOPp->adam_riscv__DOT__id_matrix_data[0U];
	vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
	    = vlTOPp->adam_riscv__DOT__id_matrix_data[1U];
	vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
	    = vlTOPp->adam_riscv__DOT__id_matrix_data[2U];
	vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
	    = vlTOPp->adam_riscv__DOT__id_matrix_data[3U];
	vlTOPp->adam_riscv__DOT__ex_rs2_r_select = vlTOPp->adam_riscv__DOT__id_rs2_r_select;
    }
    VL_WRITEF("ex_regs_data1: %x\n",32,vlTOPp->adam_riscv__DOT__ex_regs_data1);
    VL_WRITEF("ex_regs_data2: %x\n",32,vlTOPp->adam_riscv__DOT__ex_regs_data2);
    VL_WRITEF("ex_imm: %x\n",32,vlTOPp->adam_riscv__DOT__ex_imm);
    VL_WRITEF("ex_alu_op: %x\n",3,vlTOPp->adam_riscv__DOT__ex_alu_op);
    if ((1U & (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		 ? 1U : 0U) ^ vlTOPp->adam_riscv__DOT____Vtogcov__forward_data))) {
	++(vlSymsp->__Vcoverage[1302]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forward_data 
	    = (1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		      ? 1U : 0U));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__hazard_data_w)) {
	++(vlSymsp->__Vcoverage[2118]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__hazard_data_w 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w;
    }
    vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	= ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		   ? 1U : 0U)) ? ((3U == (IData)(vlTOPp->adam_riscv__DOT__w_select))
				   ? (((0U == (0x1fU 
					       & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
						  << 5U)))
				        ? 0U : (vlTOPp->adam_riscv__DOT__wb_matrix_o[
						((IData)(1U) 
						 + 
						 (3U 
						  & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)))] 
						<< 
						((IData)(0x20U) 
						 - 
						 (0x1fU 
						  & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
						     << 5U))))) 
				      | (vlTOPp->adam_riscv__DOT__wb_matrix_o[
					 (3U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2))] 
					 >> (0x1fU 
					     & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
						<< 5U))))
				   : vlTOPp->adam_riscv__DOT__w_regs_data)
	    : vlTOPp->adam_riscv__DOT__me_regs_data2);
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2074]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2075]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2076]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2077]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2078]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2079]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2080]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2081]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2082]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2083]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2084]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2085]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2086]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2087]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2088]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2089]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2090]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2091]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2092]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2093]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2094]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2095]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2096]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2097]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2098]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2099]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2100]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2101]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2102]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2103]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2104]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[2105]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    vlTOPp->adam_riscv__DOT__me_mem_data = ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
					     ? vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem
					     : ((0U 
						 == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						 ? 
						((0xffffff00U 
						  & (VL_NEGATE_I((IData)(
									 (1U 
									  & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
									     >> 7U)))) 
						     << 8U)) 
						 | (0xffU 
						    & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem))
						 : 
						((1U 
						  == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						  ? 
						 ((0xffff0000U 
						   & (VL_NEGATE_I((IData)(
									  (1U 
									   & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
									      >> 0xfU)))) 
						      << 0x10U)) 
						  | (0xffffU 
						     & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem))
						  : 
						 ((4U 
						   == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						   ? 
						  (0xffU 
						   & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem)
						   : 
						  ((5U 
						    == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						    ? 
						   (0xffffU 
						    & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem)
						    : vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem)))));
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_m) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_m)) {
	++(vlSymsp->__Vcoverage[2114]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_m 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_m;
    }
    vlTOPp->adam_riscv__DOT__forwardM = ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_m)
					  ? 2U : ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_m)
						   ? 1U
						   : 0U));
    vlTOPp->adam_riscv__DOT__id_pc = __Vdly__adam_riscv__DOT__id_pc;
    vlTOPp->adam_riscv__DOT__id_inst = __Vdly__adam_riscv__DOT__id_inst;
    vlTOPp->adam_riscv__DOT__ex_alu_op = __Vdly__adam_riscv__DOT__ex_alu_op;
    vlTOPp->adam_riscv__DOT__ex_imm = __Vdly__adam_riscv__DOT__ex_imm;
    vlTOPp->adam_riscv__DOT__id_matrix_data[0U] = (
						   (2U 
						    & (IData)(vlTOPp->adam_riscv__DOT__w_select))
						    ? 
						   ((3U 
						     == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						     ? 
						    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
						    [0U]
						     : 
						    ((2U 
						      == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						      ? 
						     ((0U 
						       == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))
						       ? vlTOPp->adam_riscv__DOT__w_regs_data
						       : 
						      vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						      [0U])
						      : 
						     vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						     [0U]))
						    : 
						   vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						   [0U]);
    vlTOPp->adam_riscv__DOT__id_matrix_data[1U] = (
						   (2U 
						    & (IData)(vlTOPp->adam_riscv__DOT__w_select))
						    ? 
						   ((3U 
						     == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						     ? 
						    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
						    [1U]
						     : 
						    ((2U 
						      == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						      ? 
						     ((1U 
						       == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))
						       ? vlTOPp->adam_riscv__DOT__w_regs_data
						       : 
						      vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						      [1U])
						      : 
						     vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						     [1U]))
						    : 
						   vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						   [1U]);
    vlTOPp->adam_riscv__DOT__id_matrix_data[2U] = (
						   (2U 
						    & (IData)(vlTOPp->adam_riscv__DOT__w_select))
						    ? 
						   ((3U 
						     == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						     ? 
						    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
						    [2U]
						     : 
						    ((2U 
						      == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						      ? 
						     ((2U 
						       == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))
						       ? vlTOPp->adam_riscv__DOT__w_regs_data
						       : 
						      vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						      [2U])
						      : 
						     vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						     [2U]))
						    : 
						   vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						   [2U]);
    vlTOPp->adam_riscv__DOT__id_matrix_data[3U] = (
						   (2U 
						    & (IData)(vlTOPp->adam_riscv__DOT__w_select))
						    ? 
						   ((3U 
						     == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						     ? 
						    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
						    [3U]
						     : 
						    ((2U 
						      == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						      ? 
						     ((3U 
						       == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))
						       ? vlTOPp->adam_riscv__DOT__w_regs_data
						       : 
						      vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						      [3U])
						      : 
						     vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						     [3U]))
						    : 
						   vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						   [3U]);
    vlTOPp->adam_riscv__DOT__ex_regs_data1 = __Vdly__adam_riscv__DOT__ex_regs_data1;
    vlTOPp->adam_riscv__DOT__ex_regs_data2 = __Vdly__adam_riscv__DOT__ex_regs_data2;
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2042]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2043]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2044]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2045]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2046]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2047]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2048]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2049]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2050]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2051]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2052]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2053]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2054]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2055]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2056]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2057]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2058]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2059]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2060]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2061]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2062]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2063]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2064]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2065]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2066]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2067]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2068]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2069]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2070]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2071]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2072]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[2073]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1267]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1268]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1269]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1270]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1271]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1272]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1273]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1274]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1275]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1276]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1277]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1278]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1279]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1280]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1281]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1282]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1283]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1284]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1285]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1286]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1287]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1288]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1289]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1290]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1291]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1292]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1293]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1294]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1295]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1296]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1297]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[1298]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__forwardM) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardM))) {
	++(vlSymsp->__Vcoverage[1057]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardM 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardM)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__forwardM)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__forwardM) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardM))) {
	++(vlSymsp->__Vcoverage[1058]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardM 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardM)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__forwardM)));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem2reg)) {
	++(vlSymsp->__Vcoverage[880]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem2reg 
	    = vlTOPp->adam_riscv__DOT__ex_mem2reg;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select))) {
	++(vlSymsp->__Vcoverage[890]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_w_select)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select))) {
	++(vlSymsp->__Vcoverage[891]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_w_select)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_w_select)));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_br) ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_br)) {
	++(vlSymsp->__Vcoverage[878]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_br = vlTOPp->adam_riscv__DOT__ex_br;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_read)) {
	++(vlSymsp->__Vcoverage[879]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_read 
	    = vlTOPp->adam_riscv__DOT__ex_mem_read;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[873]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[874]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[875]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[876]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[877]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[132]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[133]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[134]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[135]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[136]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[137]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[138]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[139]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[140]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[141]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[142]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[143]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[144]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[145]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[146]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[147]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[148]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[149]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[150]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[151]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[152]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[153]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[154]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[155]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[156]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[157]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[158]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[159]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[160]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[161]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[162]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[163]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_write)) {
	++(vlSymsp->__Vcoverage[884]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_write 
	    = vlTOPp->adam_riscv__DOT__ex_mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_br_addr_mode) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_br_addr_mode)) {
	++(vlSymsp->__Vcoverage[889]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_br_addr_mode 
	    = vlTOPp->adam_riscv__DOT__ex_br_addr_mode;
    }
    // ALWAYS at AdamRiscv/imm_gen.v:16
    if (VL_UNLIKELY((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))) {
	++(vlSymsp->__Vcoverage[1689]);
	VL_WRITEF("imm_branch : %x\n",32,((0xfffff000U 
					   & (VL_NEGATE_I((IData)(
								  (1U 
								   & (vlTOPp->adam_riscv__DOT__id_inst 
								      >> 0x1fU)))) 
					      << 0xcU)) 
					  | ((0x800U 
					      & (vlTOPp->adam_riscv__DOT__id_inst 
						 << 4U)) 
					     | ((0x7e0U 
						 & (vlTOPp->adam_riscv__DOT__id_inst 
						    >> 0x14U)) 
						| (0x1eU 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 7U))))));
    }
    if ((1U & ((vlTOPp->adam_riscv__DOT__id_inst >> 0x1eU) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_func7_code))) {
	++(vlSymsp->__Vcoverage[555]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_func7_code 
	    = (1U & (vlTOPp->adam_riscv__DOT__id_inst 
		     >> 0x1eU));
    }
    if (((0x67U != (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br_addr_mode)) {
	++(vlSymsp->__Vcoverage[1422]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br_addr_mode 
	    = (0x67U != (0x7fU & vlTOPp->adam_riscv__DOT__id_inst));
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br = 
	(1U & ((((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		 | (0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		| (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	        ? 1U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_write 
	= (1U & (((0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		  | ((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		     & (1U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				     >> 0xcU))))) ? 1U
		  : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_read 
	= (1U & (((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		  | ((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		     & (0U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				     >> 0xcU))))) ? 1U
		  : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg 
	= (1U & (((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		  | ((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		     & (0U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				     >> 0xcU))))) ? 1U
		  : 0U));
    if ((1U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[100]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[101]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[102]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[103]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[104]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[105]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[106]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[107]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[108]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[109]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[110]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[111]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[112]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[113]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[114]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[115]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[116]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[117]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[118]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[119]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[120]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[121]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[122]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[123]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[124]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[125]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[126]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[127]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[128]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[129]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[130]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[131]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1 
	= ((((0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	     | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 2U : ((0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		     ? 1U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2 
	= (((((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		| (0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	       | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	      | (0x13U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	     | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | ((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	       & ((1U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				>> 0xcU))) | (0U == 
					      (7U & 
					       (vlTOPp->adam_riscv__DOT__id_inst 
						>> 0xcU))))))
	    ? 1U : (((0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		     | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
		     ? 2U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o 
	= ((((((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		 | (0x33U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		| (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	       | (0x13U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	      | (0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	     | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 1U : ((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		     ? ((3U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				      >> 0xcU))) ? 1U
			 : ((4U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
					  >> 0xcU)))
			     ? 3U : ((1U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 0xcU)))
				      ? 0U : 2U))) : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op 
	= (((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	      | (0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	     | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 0U : ((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		     ? 1U : ((0x33U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
			      ? 2U : ((0x13U == (0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst))
				       ? 3U : (((0x67U 
						 == 
						 (0x7fU 
						  & vlTOPp->adam_riscv__DOT__id_inst)) 
						| (0x6fU 
						   == 
						   (0x7fU 
						    & vlTOPp->adam_riscv__DOT__id_inst)))
					        ? 4U
					        : (
						   (0xbU 
						    == 
						    (0x7fU 
						     & vlTOPp->adam_riscv__DOT__id_inst))
						    ? 5U
						    : 7U))))));
    vlTOPp->adam_riscv__DOT__id_imm = ((((3U == (0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst)) 
					 | (0x13U == 
					    (0x7fU 
					     & vlTOPp->adam_riscv__DOT__id_inst))) 
					| (0x67U == 
					   (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
				        ? ((0xfffff000U 
					    & (VL_NEGATE_I((IData)(
								   (1U 
								    & (vlTOPp->adam_riscv__DOT__id_inst 
								       >> 0x1fU)))) 
					       << 0xcU)) 
					   | (0xfffU 
					      & (vlTOPp->adam_riscv__DOT__id_inst 
						 >> 0x14U)))
				        : ((0x23U == 
					    (0x7fU 
					     & vlTOPp->adam_riscv__DOT__id_inst))
					    ? ((0xfffff000U 
						& (VL_NEGATE_I((IData)(
								       (1U 
									& (vlTOPp->adam_riscv__DOT__id_inst 
									   >> 0x1fU)))) 
						   << 0xcU)) 
					       | ((0xfe0U 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 0x14U)) 
						  | (0x1fU 
						     & (vlTOPp->adam_riscv__DOT__id_inst 
							>> 7U))))
					    : ((0x63U 
						== 
						(0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst))
					        ? (
						   (0xfffff000U 
						    & (VL_NEGATE_I((IData)(
									   (1U 
									    & (vlTOPp->adam_riscv__DOT__id_inst 
									       >> 0x1fU)))) 
						       << 0xcU)) 
						   | ((0x800U 
						       & (vlTOPp->adam_riscv__DOT__id_inst 
							  << 4U)) 
						      | ((0x7e0U 
							  & (vlTOPp->adam_riscv__DOT__id_inst 
							     >> 0x14U)) 
							 | (0x1eU 
							    & (vlTOPp->adam_riscv__DOT__id_inst 
							       >> 7U)))))
					        : (
						   ((0x37U 
						     == 
						     (0x7fU 
						      & vlTOPp->adam_riscv__DOT__id_inst)) 
						    | (0x17U 
						       == 
						       (0x7fU 
							& vlTOPp->adam_riscv__DOT__id_inst)))
						    ? 
						   (0xfffff000U 
						    & vlTOPp->adam_riscv__DOT__id_inst)
						    : 
						   ((0x6fU 
						     == 
						     (0x7fU 
						      & vlTOPp->adam_riscv__DOT__id_inst))
						     ? 
						    ((0xfff00000U 
						      & (VL_NEGATE_I((IData)(
									     (1U 
									      & (vlTOPp->adam_riscv__DOT__id_inst 
										>> 0x1fU)))) 
							 << 0x14U)) 
						     | ((0xff000U 
							 & vlTOPp->adam_riscv__DOT__id_inst) 
							| ((0x800U 
							    & (vlTOPp->adam_riscv__DOT__id_inst 
							       >> 9U)) 
							   | (0x7feU 
							      & (vlTOPp->adam_riscv__DOT__id_inst 
								 >> 0x14U)))))
						     : 
						    ((0xbU 
						      == 
						      (0x7fU 
						       & vlTOPp->adam_riscv__DOT__id_inst))
						      ? 
						     ((0U 
						       == 
						       (7U 
							& (vlTOPp->adam_riscv__DOT__id_inst 
							   >> 0xcU)))
						       ? 
						      ((0xfffff000U 
							& (VL_NEGATE_I((IData)(
									       (1U 
										& (vlTOPp->adam_riscv__DOT__id_inst 
										>> 0x1fU)))) 
							   << 0xcU)) 
						       | (0xfffU 
							  & (vlTOPp->adam_riscv__DOT__id_inst 
							     >> 0x14U)))
						       : 
						      ((1U 
							== 
							(7U 
							 & (vlTOPp->adam_riscv__DOT__id_inst 
							    >> 0xcU)))
						        ? 
						       ((0xfffff000U 
							 & (VL_NEGATE_I((IData)(
										(1U 
										& (vlTOPp->adam_riscv__DOT__id_inst 
										>> 0x1fU)))) 
							    << 0xcU)) 
							| ((0xfe0U 
							    & (vlTOPp->adam_riscv__DOT__id_inst 
							       >> 0x14U)) 
							   | (0x1fU 
							      & (vlTOPp->adam_riscv__DOT__id_inst 
								 >> 7U))))
						        : 0U))
						      : 0U))))));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a 
	= (((1U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (0x1fU & (vlTOPp->adam_riscv__DOT__id_inst 
			   >> 0xfU))));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select 
	= (1U & (((0xbU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		  & ((3U == (7U & (vlTOPp->adam_riscv__DOT__id_inst 
				   >> 0xcU))) | (1U 
						 == 
						 (7U 
						  & (vlTOPp->adam_riscv__DOT__id_inst 
						     >> 0xcU)))))
		  ? 0U : 1U));
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func7_code)) {
	++(vlSymsp->__Vcoverage[872]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func7_code 
	    = vlTOPp->adam_riscv__DOT__ex_func7_code;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[869]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[870]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[871]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[881]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[882]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[883]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    vlTOPp->adam_riscv__DOT__stall = (1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_mem_read)
					     ? (((0xbU 
						  != 
						  (0x7fU 
						   & vlTOPp->adam_riscv__DOT__id_inst)) 
						 & (5U 
						    != (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)))
						 ? 
						((((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
						   == 
						   (0x1fU 
						    & (vlTOPp->adam_riscv__DOT__id_inst 
						       >> 0xfU))) 
						  | ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
						     == 
						     (0x1fU 
						      & (vlTOPp->adam_riscv__DOT__id_inst 
							 >> 0x14U))))
						  ? 1U
						  : 0U)
						 : 
						(((0xbU 
						   == 
						   (0x7fU 
						    & vlTOPp->adam_riscv__DOT__id_inst)) 
						  & (5U 
						     == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)))
						  ? 
						 (((((1U 
						      == 
						      (7U 
						       & (vlTOPp->adam_riscv__DOT__id_inst 
							  >> 0xcU))) 
						     | (3U 
							== 
							(7U 
							 & (vlTOPp->adam_riscv__DOT__id_inst 
							    >> 0xcU)))) 
						    & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
						       == 
						       (0x1fU 
							& (vlTOPp->adam_riscv__DOT__id_inst 
							   >> 0x14U)))) 
						   | (4U 
						      == 
						      (7U 
						       & (vlTOPp->adam_riscv__DOT__id_inst 
							  >> 0xcU))))
						   ? 1U
						   : 0U)
						  : 0U))
					     : 0U));
    // ALWAYS at AdamRiscv/alu_control.v:10
    if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	    ++(vlSymsp->__Vcoverage[2027]);
	    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
	} else {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[2026]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			++(vlSymsp->__Vcoverage[2025]);
			vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2025]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			} else {
			    ++(vlSymsp->__Vcoverage[2024]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xeU;
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2022]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			} else {
			    ++(vlSymsp->__Vcoverage[2023]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2021]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			} else {
			    ++(vlSymsp->__Vcoverage[2020]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			}
		    }
		}
	    } else {
		++(vlSymsp->__Vcoverage[2019]);
		vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xdU;
	    }
	}
    } else {
	if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[2018]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2016]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 7U;
			} else {
			    ++(vlSymsp->__Vcoverage[2015]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 8U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2014]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl 
				= ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				    ? ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				        ? 4U : 0xfU)
				    : 3U);
			} else {
			    ++(vlSymsp->__Vcoverage[2013]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 9U;
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2012]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			} else {
			    ++(vlSymsp->__Vcoverage[2011]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[2010]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl 
				= ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				    ? 0xfU : 2U);
			} else {
			    ++(vlSymsp->__Vcoverage[2009]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			}
		    }
		}
	    } else {
		++(vlSymsp->__Vcoverage[2008]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[2006]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 7U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[2005]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 8U;
			    }
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2004]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 4U;
			    } else {
				++(vlSymsp->__Vcoverage[2003]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 3U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[2002]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 9U;
			    }
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[2001]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[2000]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			    }
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[2007]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[1999]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 2U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[1998]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 1U;
			    } else {
				++(vlSymsp->__Vcoverage[1997]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			    }
			}
		    }
		}
	    }
	} else {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[1996]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			++(vlSymsp->__Vcoverage[1995]);
			vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[1994]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xcU;
			} else {
			    ++(vlSymsp->__Vcoverage[1993]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[1992]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xbU;
			} else {
			    ++(vlSymsp->__Vcoverage[1991]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[1990]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xaU;
			} else {
			    ++(vlSymsp->__Vcoverage[1989]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 1U;
			}
		    }
		}
	    } else {
		++(vlSymsp->__Vcoverage[1988]);
		vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
	    }
	}
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1))) {
	++(vlSymsp->__Vcoverage[885]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1))) {
	++(vlSymsp->__Vcoverage[886]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2))) {
	++(vlSymsp->__Vcoverage[887]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2))) {
	++(vlSymsp->__Vcoverage[888]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[837]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[838]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[839]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[840]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[841]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[842]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[843]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[844]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[845]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[846]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[847]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[848]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[849]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[850]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[851]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[852]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[853]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[854]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[855]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[856]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[857]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[858]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[859]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[860]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[861]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[862]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[863]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[864]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[865]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[866]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[867]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[868]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[581]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[582]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[583]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[584]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[585]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[586]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[587]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[588]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[589]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[590]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[591]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[592]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[593]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[594]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[595]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[596]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[597]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[598]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[599]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[600]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[601]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[602]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[603]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[604]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[605]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[606]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[607]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[608]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[609]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[610]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[611]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[612]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[395]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[396]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[397]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[398]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[399]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[400]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[401]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[402]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[403]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[404]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[405]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[406]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[407]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[408]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[409]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[410]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[411]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[412]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[413]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[414]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[415]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[416]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[417]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[418]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[419]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[420]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[421]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[422]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[423]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[424]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[425]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[426]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[427]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[428]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[429]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[430]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[431]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[432]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[433]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[434]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[435]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[436]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[437]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[438]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[439]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[440]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[441]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[442]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[443]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[444]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[445]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[446]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[447]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[448]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[449]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[450]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[451]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[452]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[453]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[454]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[455]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[456]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[457]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[458]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[459]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[460]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[461]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[462]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[463]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[464]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[465]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[466]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[467]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[468]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[469]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[470]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[471]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[472]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[473]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[474]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[475]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[476]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[477]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[478]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[479]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[480]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[481]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[482]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[483]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[484]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[485]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[486]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[487]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[488]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[489]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[490]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[491]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[492]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[493]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[494]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[495]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[496]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[497]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[498]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[499]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[500]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[501]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[502]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[503]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[504]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[505]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[506]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[507]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[508]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[509]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[510]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[511]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[512]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[513]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[514]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[515]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[516]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[517]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[518]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[519]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[520]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[521]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[522]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_matrix_data[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_matrix_data[3U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[613]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[614]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[615]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[616]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[617]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[618]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[619]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[620]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[621]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[622]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[623]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[624]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[625]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[626]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[627]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[628]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[629]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[630]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[631]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[632]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[633]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[634]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[635]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[636]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[637]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[638]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[639]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[640]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[641]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[642]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[643]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[644]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	= ((IData)(vlTOPp->adam_riscv__DOT__ex_br_addr_mode)
	    ? vlTOPp->adam_riscv__DOT__ex_pc : vlTOPp->adam_riscv__DOT__ex_regs_data1);
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[645]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[646]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[647]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[648]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[649]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[650]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[651]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[652]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[653]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[654]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[655]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[656]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[657]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[658]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[659]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[660]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[661]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[662]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[663]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[664]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[665]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[666]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[667]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[668]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[669]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[670]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[671]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[672]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[673]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[674]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[675]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[676]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[709]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[710]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[711]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[712]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[713]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[714]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[715]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[716]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[717]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[718]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[719]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[720]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[721]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[722]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[723]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[724]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[725]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[726]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[727]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[728]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[729]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[730]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[731]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[732]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[733]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[734]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[735]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[736]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[737]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[738]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[739]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]))) {
	++(vlSymsp->__Vcoverage[740]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[741]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[742]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[743]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[744]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[745]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[746]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[747]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[748]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[749]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[750]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[751]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[752]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[753]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[754]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[755]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[756]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[757]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[758]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[759]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[760]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[761]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[762]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[763]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[764]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[765]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[766]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[767]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[768]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[769]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[770]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[771]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]))) {
	++(vlSymsp->__Vcoverage[772]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[773]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[774]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[775]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[776]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[777]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[778]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[779]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[780]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[781]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[782]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[783]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[784]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[785]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[786]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[787]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[788]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[789]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[790]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[791]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[792]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[793]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[794]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[795]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[796]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[797]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[798]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[799]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[800]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[801]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[802]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[803]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]))) {
	++(vlSymsp->__Vcoverage[804]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[805]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[806]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[807]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[808]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[809]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[810]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[811]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[812]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[813]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[814]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[815]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[816]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[817]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[818]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[819]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[820]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[821]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[822]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[823]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[824]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[825]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[826]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[827]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[828]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[829]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[830]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[831]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[832]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[833]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[834]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[835]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_data[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]))) {
	++(vlSymsp->__Vcoverage[836]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_data[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	    ? ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
	        ? ((0U == (IData)(vlTOPp->adam_riscv__DOT__me_rd))
		    ? vlTOPp->adam_riscv__DOT__me_alu_o
		    : vlTOPp->adam_riscv__DOT__ex_matrix_data[0U])
	        : vlTOPp->adam_riscv__DOT__me_matrix_o[0U])
	    : ((1U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	        ? (((2U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
		    & (0U == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)))
		    ? vlTOPp->adam_riscv__DOT__w_regs_data
		    : vlTOPp->adam_riscv__DOT__wb_matrix_o[0U])
	        : vlTOPp->adam_riscv__DOT__ex_matrix_data[0U]));
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	    ? ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
	        ? ((1U == (IData)(vlTOPp->adam_riscv__DOT__me_rd))
		    ? vlTOPp->adam_riscv__DOT__me_alu_o
		    : vlTOPp->adam_riscv__DOT__ex_matrix_data[1U])
	        : vlTOPp->adam_riscv__DOT__me_matrix_o[1U])
	    : ((1U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	        ? (((2U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
		    & (1U == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)))
		    ? vlTOPp->adam_riscv__DOT__w_regs_data
		    : vlTOPp->adam_riscv__DOT__wb_matrix_o[1U])
	        : vlTOPp->adam_riscv__DOT__ex_matrix_data[1U]));
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	    ? ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
	        ? ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_rd))
		    ? vlTOPp->adam_riscv__DOT__me_alu_o
		    : vlTOPp->adam_riscv__DOT__ex_matrix_data[2U])
	        : vlTOPp->adam_riscv__DOT__me_matrix_o[2U])
	    : ((1U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	        ? (((2U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
		    & (2U == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)))
		    ? vlTOPp->adam_riscv__DOT__w_regs_data
		    : vlTOPp->adam_riscv__DOT__wb_matrix_o[2U])
	        : vlTOPp->adam_riscv__DOT__ex_matrix_data[2U]));
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	    ? ((2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
	        ? ((3U == (IData)(vlTOPp->adam_riscv__DOT__me_rd))
		    ? vlTOPp->adam_riscv__DOT__me_alu_o
		    : vlTOPp->adam_riscv__DOT__ex_matrix_data[3U])
	        : vlTOPp->adam_riscv__DOT__me_matrix_o[3U])
	    : ((1U == (IData)(vlTOPp->adam_riscv__DOT__forwardM))
	        ? (((2U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
		    & (3U == (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)))
		    ? vlTOPp->adam_riscv__DOT__w_regs_data
		    : vlTOPp->adam_riscv__DOT__wb_matrix_o[3U])
	        : vlTOPp->adam_riscv__DOT__ex_matrix_data[3U]));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[571]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[572]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[573]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[574]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[575]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a 
	= (((1U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select)) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__me_rd))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a 
	= (((1U == (IData)(vlTOPp->adam_riscv__DOT__w_select)) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2_r_select)) {
	++(vlSymsp->__Vcoverage[892]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2_r_select 
	    = vlTOPp->adam_riscv__DOT__ex_rs2_r_select;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[576]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[577]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[578]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[579]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[580]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b 
	= ((((((IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select) 
	       & (1U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))) 
	      & (0U != (IData)(vlTOPp->adam_riscv__DOT__me_rd))) 
	     & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
		== (IData)(vlTOPp->adam_riscv__DOT__ex_rs2))) 
	    | (((~ (IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select)) 
		& (2U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))) 
	       & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
		  == (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)))) 
	   | ((~ (IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select)) 
	      & (3U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))));
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b 
	= ((((((IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select) 
	       & (1U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	      & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	     & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		== (IData)(vlTOPp->adam_riscv__DOT__ex_rs2))) 
	    | (((~ (IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select)) 
		& (2U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	       & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		  == (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)))) 
	   | ((~ (IData)(vlTOPp->adam_riscv__DOT__ex_rs2_r_select)) 
	      & (3U == (IData)(vlTOPp->adam_riscv__DOT__w_select))));
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br)) {
	++(vlSymsp->__Vcoverage[1411]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_write) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_write)) {
	++(vlSymsp->__Vcoverage[1417]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_write 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_read) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_read)) {
	++(vlSymsp->__Vcoverage[1412]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_read 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_read;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem2reg)) {
	++(vlSymsp->__Vcoverage[1413]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem2reg 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1))) {
	++(vlSymsp->__Vcoverage[1418]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1))) {
	++(vlSymsp->__Vcoverage[1419]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2))) {
	++(vlSymsp->__Vcoverage[1420]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2))) {
	++(vlSymsp->__Vcoverage[1421]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o))) {
	++(vlSymsp->__Vcoverage[1424]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o))) {
	++(vlSymsp->__Vcoverage[1425]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[1414]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[1415]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[1416]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[523]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[524]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[525]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[526]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[527]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[528]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[529]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[530]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[531]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[532]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[533]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[534]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[535]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[536]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[537]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[538]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[539]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[540]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[541]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[542]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[543]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[544]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[545]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[546]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[547]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[548]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[549]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[550]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[551]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[552]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[553]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[554]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_a)) {
	++(vlSymsp->__Vcoverage[1554]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a;
    }
    vlTOPp->adam_riscv__DOT__id_regs_data1 = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a)
					       ? vlTOPp->adam_riscv__DOT__w_regs_data
					       : vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file
					      [(0x1fU 
						& (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 0xfU))]);
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__rs2_r_select)) {
	++(vlSymsp->__Vcoverage[1423]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__rs2_r_select 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select;
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b 
	= ((((((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select) 
	       & (1U == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
	      & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	     & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		== (0x1fU & (vlTOPp->adam_riscv__DOT__id_inst 
			     >> 0x14U)))) | (((~ (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select)) 
					      & (2U 
						 == (IData)(vlTOPp->adam_riscv__DOT__w_select))) 
					     & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
						== 
						(0x1fU 
						 & (vlTOPp->adam_riscv__DOT__id_inst 
						    >> 0x14U))))) 
	   | ((~ (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select)) 
	      & (3U == (IData)(vlTOPp->adam_riscv__DOT__w_select))));
    if (((IData)(vlTOPp->adam_riscv__DOT__stall) ^ vlTOPp->adam_riscv__DOT____Vtogcov__stall)) {
	++(vlSymsp->__Vcoverage[35]);
	vlTOPp->adam_riscv__DOT____Vtogcov__stall = vlTOPp->adam_riscv__DOT__stall;
    }
    vlTOPp->adam_riscv__DOT__id_br = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
					     ? 0U : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br)));
    vlTOPp->adam_riscv__DOT__id_mem_read = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_read)));
    vlTOPp->adam_riscv__DOT__id_mem2reg = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						  ? 0U
						  : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg)));
    vlTOPp->adam_riscv__DOT__id_mem_write = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						    ? 0U
						    : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem_write)));
    vlTOPp->adam_riscv__DOT__id_br_addr_mode = (1U 
						& ((IData)(vlTOPp->adam_riscv__DOT__stall)
						    ? 0U
						    : 
						   (0x67U 
						    != 
						    (0x7fU 
						     & vlTOPp->adam_riscv__DOT__id_inst))));
    vlTOPp->adam_riscv__DOT__id_rs2_r_select = (1U 
						& ((IData)(vlTOPp->adam_riscv__DOT__stall)
						    ? 0U
						    : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select)));
    vlTOPp->adam_riscv__DOT__id_alu_src1 = (3U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    vlTOPp->adam_riscv__DOT__id_alu_src2 = (3U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    vlTOPp->adam_riscv__DOT__id_w_select = (3U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__w_select_o)));
    vlTOPp->adam_riscv__DOT__id_alu_op = (7U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						 ? 0U
						 : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[1692]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xeU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[1693]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xdU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[1694]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xbU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[1695]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((7U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1953]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1954]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1955]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1956]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1957]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1958]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1959]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1960]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1961]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1962]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1963]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1964]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1965]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1966]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1967]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1968]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1969]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1970]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1971]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1972]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1973]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1974]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1975]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1976]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1977]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1978]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1979]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1980]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1981]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1982]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1983]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[1984]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    vlTOPp->adam_riscv__DOT__br_addr = (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
					+ vlTOPp->adam_riscv__DOT__ex_imm);
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1824]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1825]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1826]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1827]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1828]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1829]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1830]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1831]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1832]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1833]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1834]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1835]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1836]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1837]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1838]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1839]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1840]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1841]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1842]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1843]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1844]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1845]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1846]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1847]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1848]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1849]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1850]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1851]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1852]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1853]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1854]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]))) {
	++(vlSymsp->__Vcoverage[1855]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1856]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1857]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1858]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1859]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1860]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1861]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1862]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1863]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1864]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1865]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1866]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1867]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1868]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1869]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1870]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1871]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1872]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1873]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1874]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1875]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1876]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1877]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1878]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1879]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1880]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1881]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1882]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1883]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1884]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1885]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1886]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]))) {
	++(vlSymsp->__Vcoverage[1887]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1888]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1889]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1890]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1891]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1892]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1893]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1894]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1895]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1896]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1897]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1898]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1899]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1900]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1901]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1902]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1903]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1904]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1905]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1906]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1907]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1908]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1909]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1910]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1911]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1912]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1913]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1914]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1915]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1916]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1917]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1918]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]))) {
	++(vlSymsp->__Vcoverage[1919]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1920]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1921]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1922]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1923]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1924]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1925]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1926]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1927]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1928]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1929]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1930]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1931]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1932]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1933]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1934]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1935]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1936]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1937]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1938]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1939]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1940]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1941]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1942]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1943]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1944]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1945]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1946]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1947]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1948]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1949]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1950]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]))) {
	++(vlSymsp->__Vcoverage[1951]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U]));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_a)) {
	++(vlSymsp->__Vcoverage[2112]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_a)) {
	++(vlSymsp->__Vcoverage[2115]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a;
    }
    vlTOPp->adam_riscv__DOT__forwardA = ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a)
					  ? 2U : ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a)
						   ? 1U
						   : 0U));
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_b)) {
	++(vlSymsp->__Vcoverage[2113]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_b)) {
	++(vlSymsp->__Vcoverage[2116]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b;
    }
    vlTOPp->adam_riscv__DOT__forwardB = ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b)
					  ? 2U : ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b)
						   ? 1U
						   : 0U));
    if ((1U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[331]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[332]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[333]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[334]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[335]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[336]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[337]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[338]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[339]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[340]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[341]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[342]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[343]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[344]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[345]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[346]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[347]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[348]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[349]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[350]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[351]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[352]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[353]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[354]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[355]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[356]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[357]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[358]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[359]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[360]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[361]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[362]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_b)) {
	++(vlSymsp->__Vcoverage[1555]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b;
    }
    vlTOPp->adam_riscv__DOT__id_regs_data2 = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b)
					       ? ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select)
						   ? vlTOPp->adam_riscv__DOT__w_regs_data
						   : 
						  ((2U 
						    == (IData)(vlTOPp->adam_riscv__DOT__w_select))
						    ? vlTOPp->adam_riscv__DOT__w_regs_data
						    : 
						   vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix
						   [
						   (3U 
						    & (vlTOPp->adam_riscv__DOT__id_inst 
						       >> 0x14U))]))
					       : ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__rs2_r_select)
						   ? 
						  vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file
						  [
						  (0x1fU 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 0x14U))]
						   : 
						  vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file
						  [
						  (3U 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 0x14U))]));
    if (((IData)(vlTOPp->adam_riscv__DOT__id_br) ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_br)) {
	++(vlSymsp->__Vcoverage[556]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_br = vlTOPp->adam_riscv__DOT__id_br;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_read)) {
	++(vlSymsp->__Vcoverage[557]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_read 
	    = vlTOPp->adam_riscv__DOT__id_mem_read;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem2reg)) {
	++(vlSymsp->__Vcoverage[558]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem2reg 
	    = vlTOPp->adam_riscv__DOT__id_mem2reg;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_write)) {
	++(vlSymsp->__Vcoverage[562]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_write 
	    = vlTOPp->adam_riscv__DOT__id_mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_br_addr_mode) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_br_addr_mode)) {
	++(vlSymsp->__Vcoverage[567]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_br_addr_mode 
	    = vlTOPp->adam_riscv__DOT__id_br_addr_mode;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_rs2_r_select) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_rs2_r_select)) {
	++(vlSymsp->__Vcoverage[570]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_rs2_r_select 
	    = vlTOPp->adam_riscv__DOT__id_rs2_r_select;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1))) {
	++(vlSymsp->__Vcoverage[563]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1))) {
	++(vlSymsp->__Vcoverage[564]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2))) {
	++(vlSymsp->__Vcoverage[565]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2))) {
	++(vlSymsp->__Vcoverage[566]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select))) {
	++(vlSymsp->__Vcoverage[568]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_w_select)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_w_select) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select))) {
	++(vlSymsp->__Vcoverage[569]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_w_select)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_w_select)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[559]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[560]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[561]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[3]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (1U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[4]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (2U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[5]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (4U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[6]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (8U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[7]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[8]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[9]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[10]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[11]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[12]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[13]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[14]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[15]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[16]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[17]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[18]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[19]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[20]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[21]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[22]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[23]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[24]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[25]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[26]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[27]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[28]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[29]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[30]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[31]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[32]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[33]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[34]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__forwardA) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardA))) {
	++(vlSymsp->__Vcoverage[1053]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardA 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardA)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__forwardA)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__forwardA) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardA))) {
	++(vlSymsp->__Vcoverage[1054]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardA 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardA)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__forwardA)));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardA))
	    ? vlTOPp->adam_riscv__DOT__me_alu_o : (
						   (1U 
						    == (IData)(vlTOPp->adam_riscv__DOT__forwardA))
						    ? vlTOPp->adam_riscv__DOT__w_regs_data
						    : vlTOPp->adam_riscv__DOT__ex_regs_data1));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__forwardB) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardB))) {
	++(vlSymsp->__Vcoverage[1055]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardB 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardB)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__forwardB)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__forwardB) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardB))) {
	++(vlSymsp->__Vcoverage[1056]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardB 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardB)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__forwardB)));
    }
    // ALWAYS at AdamRiscv/forwarding.v:60
    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardA)))) {
	++(vlSymsp->__Vcoverage[2119]);
	VL_WRITEF("forwardA! ex_hazard: %b, mem_hazard: %b\n",
		  1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a,
		  1,(IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a));
    } else {
	if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardB)))) {
	    VL_WRITEF("forwardB! ex_hazard: %b, mem_hazard: %b\n",
		      1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b,
		      1,(IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b));
	    ++(vlSymsp->__Vcoverage[2120]);
	} else {
	    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardM)))) {
		VL_WRITEF("forwardM! ex_hazard: %b, mem_hazard: %b\n",
			  1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_m,
			  1,(IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_m));
		++(vlSymsp->__Vcoverage[2121]);
	    } else {
		if (VL_UNLIKELY((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
				        ? 1U : 0U)))) {
		    VL_WRITEF("forward4store! hazard_data: %b\n",
			      1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w);
		    ++(vlSymsp->__Vcoverage[2122]);
		}
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardB))
	    ? ((3U == (IData)(vlTOPp->adam_riscv__DOT__me_w_select))
	        ? (((0U == (0x1fU & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
				     << 5U))) ? 0U : 
		    (vlTOPp->adam_riscv__DOT__me_matrix_o[
		     ((IData)(1U) + (3U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)))] 
		     << ((IData)(0x20U) - (0x1fU & 
					   ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
					    << 5U))))) 
		   | (vlTOPp->adam_riscv__DOT__me_matrix_o[
		      (3U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2))] 
		      >> (0x1fU & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
				   << 5U)))) : vlTOPp->adam_riscv__DOT__me_alu_o)
	    : ((1U == (IData)(vlTOPp->adam_riscv__DOT__forwardB))
	        ? ((3U == (IData)(vlTOPp->adam_riscv__DOT__w_select))
		    ? (((0U == (0x1fU & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
					 << 5U))) ? 0U
			 : (vlTOPp->adam_riscv__DOT__wb_matrix_o[
			    ((IData)(1U) + (3U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)))] 
			    << ((IData)(0x20U) - (0x1fU 
						  & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
						     << 5U))))) 
		       | (vlTOPp->adam_riscv__DOT__wb_matrix_o[
			  (3U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2))] 
			  >> (0x1fU & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
				       << 5U)))) : vlTOPp->adam_riscv__DOT__w_regs_data)
	        : vlTOPp->adam_riscv__DOT__ex_regs_data2));
    if ((1U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[363]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[364]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[365]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[366]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[367]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[368]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[369]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[370]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[371]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[372]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[373]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[374]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[375]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[376]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[377]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[378]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[379]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[380]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[381]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[382]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[383]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[384]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[385]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[386]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[387]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[388]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[389]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[390]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[391]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[392]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[393]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[394]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1728]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1729]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1730]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1731]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1732]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1733]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1734]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1735]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1736]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1737]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1738]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1739]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1740]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1741]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1742]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1743]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1744]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1745]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1746]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1747]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1748]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1749]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1750]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1751]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1752]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1753]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1754]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1755]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1756]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1757]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1758]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[1759]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	= ((1U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1))
	    ? 0U : ((2U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1))
		     ? vlTOPp->adam_riscv__DOT__ex_pc
		     : vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1792]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1793]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1794]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1795]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1796]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1797]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1798]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1799]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1800]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1801]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1802]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1803]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1804]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1805]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1806]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1807]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1808]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1809]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1810]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1811]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1812]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1813]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1814]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1815]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1816]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1817]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1818]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1819]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1820]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1821]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1822]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[1823]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    vlTOPp->adam_riscv__DOT__ex_regs_data2_st = (((1U 
						   == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2)) 
						  & (IData)(vlTOPp->adam_riscv__DOT__ex_mem_write))
						  ? vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre
						  : vlTOPp->adam_riscv__DOT__ex_regs_data2);
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2))
	    ? 4U : ((1U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2))
		     ? vlTOPp->adam_riscv__DOT__ex_imm
		     : vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1696]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1697]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1698]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1699]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1700]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1701]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1702]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1703]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1704]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1705]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1706]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1707]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1708]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1709]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1710]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1711]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1712]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1713]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1714]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1715]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1716]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1717]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1718]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1719]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1720]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1721]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1722]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1723]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1724]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1725]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1726]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[1727]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[677]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[678]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[679]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[680]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[681]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[682]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[683]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[684]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[685]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[686]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[687]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[688]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[689]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[690]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[691]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[692]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[693]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[694]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[695]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[696]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[697]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[698]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[699]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[700]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[701]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[702]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[703]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[704]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[705]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[706]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[707]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2_st 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st))) {
	++(vlSymsp->__Vcoverage[708]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2_st) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2_st));
    }
    // ALWAYS at AdamRiscv/stage_ex.v:89
    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardA)))) {
	++(vlSymsp->__Vcoverage[1985]);
	VL_WRITEF("forwardA! OP_A: %x\n",32,vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A);
    } else {
	if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardB)))) {
	    VL_WRITEF("forwardB! OP_B: %x\n",32,vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
	    ++(vlSymsp->__Vcoverage[1986]);
	} else {
	    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardM)))) {
		VL_WRITEF("forwardM! OP_M: %x\n",128,
			  vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M);
		++(vlSymsp->__Vcoverage[1987]);
	    }
	}
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1760]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1761]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1762]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1763]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1764]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1765]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1766]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1767]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1768]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1769]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1770]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1771]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1772]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1773]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1774]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1775]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1776]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1777]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1778]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1779]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1780]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1781]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1782]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1783]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1784]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1785]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1786]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1787]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1788]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1789]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1790]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[1791]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    // ALWAYS at AdamRiscv/alu.v:17
    vlTOPp->adam_riscv__DOT__ex_alu_o = 0U;
    vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] = 0U;
    vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] = 0U;
    vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] = 0U;
    vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] = 0U;
    if ((8U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	if ((4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2039]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o = 0U;
		} else {
		    ++(vlSymsp->__Vcoverage[2038]);
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			= ((0xffffff00U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]) 
			   | (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
				       + ((0xffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A) 
					  * (0xffU 
					     & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)))));
		    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__u_alu__DOT__unnamedblk1__DOT__j = 4U;
		    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__u_alu__DOT__unnamedblk1__DOT__i = 4U;
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			= ((0xffff00ffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]) 
			   | (0xff00U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
					    << 0x18U) 
					   | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
					      >> 8U)) 
					  + ((0xffU 
					      & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A) 
					     * (0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						   >> 8U)))) 
					 << 8U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			= ((0xff00ffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]) 
			   | (0xff0000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
					      << 0x10U) 
					     | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
						>> 0x10U)) 
					    + ((0xffU 
						& vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A) 
					       * (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x10U)))) 
					   << 0x10U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			= ((0xffffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]) 
			   | (0xff000000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
						<< 8U) 
					       | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[0U] 
						  >> 0x18U)) 
					      + ((0xffU 
						  & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A) 
						 * 
						 (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x18U)))) 
					     << 0x18U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			= ((0xffffff00U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]) 
			   | (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
				       + ((0xffU & 
					   (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
					    >> 8U)) 
					  * (0xffU 
					     & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)))));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			= ((0xffff00ffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]) 
			   | (0xff00U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
					    << 0x18U) 
					   | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
					      >> 8U)) 
					  + ((0xffU 
					      & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						 >> 8U)) 
					     * (0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						   >> 8U)))) 
					 << 8U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			= ((0xff00ffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]) 
			   | (0xff0000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
					      << 0x10U) 
					     | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
						>> 0x10U)) 
					    + ((0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						   >> 8U)) 
					       * (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x10U)))) 
					   << 0x10U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			= ((0xffffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]) 
			   | (0xff000000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
						<< 8U) 
					       | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[1U] 
						  >> 0x18U)) 
					      + ((0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						     >> 8U)) 
						 * 
						 (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x18U)))) 
					     << 0x18U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			= ((0xffffff00U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]) 
			   | (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
				       + ((0xffU & 
					   (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
					    >> 0x10U)) 
					  * (0xffU 
					     & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)))));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			= ((0xffff00ffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]) 
			   | (0xff00U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
					    << 0x18U) 
					   | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
					      >> 8U)) 
					  + ((0xffU 
					      & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						 >> 0x10U)) 
					     * (0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						   >> 8U)))) 
					 << 8U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			= ((0xff00ffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]) 
			   | (0xff0000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
					      << 0x10U) 
					     | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
						>> 0x10U)) 
					    + ((0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						   >> 0x10U)) 
					       * (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x10U)))) 
					   << 0x10U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			= ((0xffffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]) 
			   | (0xff000000U & ((((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
						<< 8U) 
					       | (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[2U] 
						  >> 0x18U)) 
					      + ((0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						     >> 0x10U)) 
						 * 
						 (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x18U)))) 
					     << 0x18U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			= ((0xffffff00U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]) 
			   | (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
				       + ((0xffU & 
					   (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
					    >> 0x18U)) 
					  * (0xffU 
					     & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)))));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			= ((0xffff00ffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]) 
			   | (0xff00U & (((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
					   >> 8U) + 
					  ((0xffU & 
					    (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
					     >> 0x18U)) 
					   * (0xffU 
					      & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						 >> 8U)))) 
					 << 8U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			= ((0xff00ffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]) 
			   | (0xff0000U & (((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
					     >> 0x10U) 
					    + ((0xffU 
						& (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						   >> 0x18U)) 
					       * (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x10U)))) 
					   << 0x10U)));
		    vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			= ((0xffffffU & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]) 
			   | (0xff000000U & (((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_M[3U] 
					       >> 0x18U) 
					      + ((0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
						     >> 0x18U)) 
						 * 
						 (0xffU 
						  & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
						     >> 0x18U)))) 
					     << 0x18U)));
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2030]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   + vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[2034]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= ((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			    < vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		}
	    }
	} else {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2033]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (VL_LTS_III(1,32,32, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		} else {
		    ++(vlSymsp->__Vcoverage[2031]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   - vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2032]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[2029]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   | vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    }
	}
    } else {
	if ((4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2028]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[2034]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= ((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			    < vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2033]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (VL_LTS_III(1,32,32, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		} else {
		    ++(vlSymsp->__Vcoverage[2037]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= VL_SHIFTRS_III(32,32,5, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, 
					 (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		}
	    }
	} else {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2036]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   >> (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		} else {
		    ++(vlSymsp->__Vcoverage[2035]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   << (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[2031]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   - vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[2030]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   + vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark 
	= (1U & ((0xdU == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))
		  ? 1U : ((((0xaU == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)) 
			    | (5U == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) 
			   | (6U == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)))
			   ? (0U != vlTOPp->adam_riscv__DOT__ex_alu_o)
			   : (0U == vlTOPp->adam_riscv__DOT__ex_alu_o))));
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[893]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[894]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[895]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[896]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[897]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[898]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[899]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[900]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[901]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[902]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[903]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[904]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[905]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[906]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[907]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[908]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[909]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[910]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[911]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[912]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[913]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[914]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[915]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[916]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[917]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[918]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[919]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[920]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[921]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[922]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[923]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[924]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[925]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[926]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[927]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[928]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[929]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[930]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[931]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[932]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[933]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[934]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[935]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[936]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[937]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[938]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[939]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[940]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[941]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[942]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[943]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[944]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[945]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[946]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[947]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[948]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[949]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[950]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[951]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[952]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[953]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[954]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[955]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[0U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]))) {
	++(vlSymsp->__Vcoverage[956]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[0U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[0U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[957]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[958]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[959]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[960]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[961]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[962]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[963]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[964]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[965]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[966]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[967]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[968]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[969]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[970]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[971]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[972]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[973]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[974]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[975]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[976]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[977]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[978]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[979]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[980]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[981]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[982]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[983]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[984]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[985]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[986]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[987]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[1U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]))) {
	++(vlSymsp->__Vcoverage[988]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[1U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[1U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[989]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[990]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[991]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[992]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[993]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[994]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[995]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[996]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[997]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[998]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[999]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1000]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1001]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1002]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1003]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1004]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1005]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1006]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1007]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1008]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1009]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1010]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1011]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1012]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1013]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1014]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1015]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1016]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1017]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1018]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1019]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[2U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]))) {
	++(vlSymsp->__Vcoverage[1020]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[2U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[2U]));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1021]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1022]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1023]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1024]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1025]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1026]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1027]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1028]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1029]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1030]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1031]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1032]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1033]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1034]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1035]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1036]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1037]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1038]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1039]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1040]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1041]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1042]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1043]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1044]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1045]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1046]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1047]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1048]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1049]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1050]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1051]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_matrix_o[3U] 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]))) {
	++(vlSymsp->__Vcoverage[1052]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U] 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_matrix_o[3U]) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_matrix_o[3U]));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_mark)) {
	++(vlSymsp->__Vcoverage[1952]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_mark 
	    = vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark;
    }
    vlTOPp->adam_riscv__DOT__br_ctrl = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark) 
					& (IData)(vlTOPp->adam_riscv__DOT__ex_br));
    if (((IData)(vlTOPp->adam_riscv__DOT__br_ctrl) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_ctrl)) {
	++(vlSymsp->__Vcoverage[2]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_ctrl 
	    = vlTOPp->adam_riscv__DOT__br_ctrl;
    }
}

void Vadam_riscv::_eval(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_eval\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_combo__TOP__2(vlSymsp);
    if (((IData)(vlTOPp->clk) & (~ (IData)(vlTOPp->__Vclklast__TOP__clk)))) {
	vlTOPp->_sequent__TOP__4(vlSymsp);
	vlTOPp->__Vm_traceActivity = (2U | vlTOPp->__Vm_traceActivity);
    }
    // Final
    vlTOPp->__Vclklast__TOP__clk = vlTOPp->clk;
}

void Vadam_riscv::_eval_initial(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_eval_initial\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_initial__TOP__1(vlSymsp);
}

void Vadam_riscv::final() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::final\n"); );
    // Variables
    Vadam_riscv__Syms* __restrict vlSymsp = this->__VlSymsp;
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
}

void Vadam_riscv::_eval_settle(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_eval_settle\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_settle__TOP__3(vlSymsp);
    vlTOPp->__Vm_traceActivity = (1U | vlTOPp->__Vm_traceActivity);
}

VL_INLINE_OPT QData Vadam_riscv::_change_request(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_change_request\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // Change detection
    QData __req = false;  // Logically a bool
    return __req;
}

#ifdef VL_DEBUG
void Vadam_riscv::_eval_debug_assertions() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_eval_debug_assertions\n"); );
    // Body
    if (VL_UNLIKELY((clk & 0xfeU))) {
	Verilated::overWidthError("clk");}
    if (VL_UNLIKELY((rst & 0xfeU))) {
	Verilated::overWidthError("rst");}
}
#endif // VL_DEBUG

void Vadam_riscv::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_ctor_var_reset\n"); );
    // Body
    clk = VL_RAND_RESET_I(1);
    rst = VL_RAND_RESET_I(1);
    adam_riscv__DOT__br_ctrl = VL_RAND_RESET_I(1);
    adam_riscv__DOT__br_addr = VL_RAND_RESET_I(32);
    adam_riscv__DOT__stall = VL_RAND_RESET_I(1);
    adam_riscv__DOT__if_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT__if_inst = VL_RAND_RESET_I(32);
    adam_riscv__DOT__id_inst = VL_RAND_RESET_I(32);
    adam_riscv__DOT__id_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT__w_select = VL_RAND_RESET_I(2);
    adam_riscv__DOT__w_regs_addr = VL_RAND_RESET_I(5);
    adam_riscv__DOT__w_regs_data = VL_RAND_RESET_I(32);
    adam_riscv__DOT__id_regs_data1 = VL_RAND_RESET_I(32);
    adam_riscv__DOT__id_regs_data2 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT__id_matrix_data);
    adam_riscv__DOT__id_imm = VL_RAND_RESET_I(32);
    adam_riscv__DOT__id_br = VL_RAND_RESET_I(1);
    adam_riscv__DOT__id_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT__id_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__id_alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT__id_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__id_alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__id_alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__id_br_addr_mode = VL_RAND_RESET_I(1);
    adam_riscv__DOT__id_w_select = VL_RAND_RESET_I(2);
    adam_riscv__DOT__id_rs2_r_select = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_rs1 = VL_RAND_RESET_I(5);
    adam_riscv__DOT__ex_rs2 = VL_RAND_RESET_I(5);
    adam_riscv__DOT__ex_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT__ex_regs_data1 = VL_RAND_RESET_I(32);
    adam_riscv__DOT__ex_regs_data2 = VL_RAND_RESET_I(32);
    adam_riscv__DOT__ex_regs_data2_st = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT__ex_matrix_data);
    adam_riscv__DOT__ex_imm = VL_RAND_RESET_I(32);
    adam_riscv__DOT__ex_func3_code = VL_RAND_RESET_I(3);
    adam_riscv__DOT__ex_func7_code = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_rd = VL_RAND_RESET_I(5);
    adam_riscv__DOT__ex_br = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT__ex_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__ex_alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__ex_br_addr_mode = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_w_select = VL_RAND_RESET_I(2);
    adam_riscv__DOT__ex_rs2_r_select = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_alu_o = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT__ex_matrix_o);
    adam_riscv__DOT__forwardA = VL_RAND_RESET_I(2);
    adam_riscv__DOT__forwardB = VL_RAND_RESET_I(2);
    adam_riscv__DOT__forwardM = VL_RAND_RESET_I(2);
    adam_riscv__DOT__me_rs2 = VL_RAND_RESET_I(5);
    adam_riscv__DOT__me_regs_data2 = VL_RAND_RESET_I(32);
    adam_riscv__DOT__me_alu_o = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT__me_matrix_o);
    adam_riscv__DOT__me_rd = VL_RAND_RESET_I(5);
    adam_riscv__DOT__me_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT__me_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__me_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__me_w_select = VL_RAND_RESET_I(2);
    adam_riscv__DOT__me_rs2_r_select = VL_RAND_RESET_I(1);
    adam_riscv__DOT__me_mem_data = VL_RAND_RESET_I(32);
    adam_riscv__DOT__me_func3_code = VL_RAND_RESET_I(3);
    adam_riscv__DOT__wb_mem_data = VL_RAND_RESET_I(32);
    adam_riscv__DOT__wb_alu_o = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT__wb_matrix_o);
    adam_riscv__DOT__wb_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__clk = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__rst = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__br_ctrl = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__br_addr = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__stall = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__if_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__if_inst = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__id_inst = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__id_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__w_select = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__w_regs_addr = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__w_regs_data = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT____Vtogcov__w_matrix_data);
    adam_riscv__DOT____Vtogcov__id_regs_data1 = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__id_regs_data2 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT____Vtogcov__id_matrix_data);
    adam_riscv__DOT____Vtogcov__id_imm = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__id_func7_code = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_br = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT____Vtogcov__id_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__id_alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__id_br_addr_mode = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_w_select = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__id_rs2_r_select = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_rs1 = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__ex_rs2 = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__ex_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__ex_regs_data1 = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__ex_regs_data2 = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__ex_regs_data2_st = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT____Vtogcov__ex_matrix_data);
    adam_riscv__DOT____Vtogcov__ex_imm = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__ex_func3_code = VL_RAND_RESET_I(3);
    adam_riscv__DOT____Vtogcov__ex_func7_code = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_rd = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__ex_br = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT____Vtogcov__ex_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__ex_alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__ex_br_addr_mode = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_w_select = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__ex_rs2_r_select = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_alu_o = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT____Vtogcov__ex_matrix_o);
    adam_riscv__DOT____Vtogcov__forwardA = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__forwardB = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__forwardM = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__me_rs2 = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__me_regs_data2 = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__me_alu_o = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT____Vtogcov__me_matrix_o);
    adam_riscv__DOT____Vtogcov__me_rd = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__me_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__me_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__me_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__me_w_select = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__me_rs2_r_select = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__me_mem_data = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__me_func3_code = VL_RAND_RESET_I(3);
    adam_riscv__DOT____Vtogcov__forward_data = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__wb_mem_data = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__wb_alu_o = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__wb_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
	    adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst[__Vi0] = VL_RAND_RESET_I(8);
    }}
    adam_riscv__DOT__u_stage_id__DOT__br = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT__u_stage_id__DOT__mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__u_stage_id__DOT__alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__u_stage_id__DOT__rs2_r_select = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__w_select_o = VL_RAND_RESET_I(2);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br_addr_mode = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__rs2_r_select = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__w_select_o = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<4; ++__Vi0) {
	    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__matrix_file[__Vi0] = VL_RAND_RESET_I(32);
    }}
    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<4; ++__Vi0) {
	    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__w_matrix[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<4; ++__Vi0) {
	    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__matrix_file[__Vi0] = VL_RAND_RESET_I(32);
    }}
    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_b = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_m = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<4; ++__Vi0) {
	    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__w_matrix[__Vi0] = VL_RAND_RESET_I(32);
    }}
    adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = VL_RAND_RESET_I(4);
    adam_riscv__DOT__u_stage_ex__DOT__op_A = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT__op_A_pre = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT__op_B = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT__op_B_pre = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT__u_stage_ex__DOT__op_M);
    adam_riscv__DOT__u_stage_ex__DOT__br_mark = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl = VL_RAND_RESET_I(4);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_M);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_mark = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT__u_alu__DOT__unnamedblk1__DOT__i = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT__u_alu__DOT__unnamedblk1__DOT__j = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_mem__DOT__w_data_mem = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_mem__DOT__r_data_mem = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
	    adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vi0] = VL_RAND_RESET_I(8);
    }}
    adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT__ex_hazard_m = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT__mem_hazard_m = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT__hazard_data_w = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_b = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_m = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_b = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_m = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__hazard_data_w = VL_RAND_RESET_I(1);
    __Vclklast__TOP__clk = VL_RAND_RESET_I(1);
    __Vm_traceActivity = VL_RAND_RESET_I(32);
}

void Vadam_riscv::_configure_coverage(Vadam_riscv__Syms* __restrict vlSymsp, bool first) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_configure_coverage\n"); );
    // Body
    if (0 && vlSymsp && first) {} // Prevent unused
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "AdamRiscv/adam_riscv.v", 7, 0, ".adam_riscv", "v_toggle/adam_riscv", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "AdamRiscv/adam_riscv.v", 8, 0, ".adam_riscv", "v_toggle/adam_riscv", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "AdamRiscv/adam_riscv.v", 11, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_ctrl");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "AdamRiscv/adam_riscv.v", 13, 0, ".adam_riscv", "v_toggle/adam_riscv", "stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "AdamRiscv/adam_riscv.v", 16, 0, ".adam_riscv", "v_toggle/adam_riscv", "flush");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "AdamRiscv/adam_riscv.v", 20, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "AdamRiscv/adam_riscv.v", 20, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "AdamRiscv/adam_riscv.v", 21, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "AdamRiscv/adam_riscv.v", 21, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "AdamRiscv/adam_riscv.v", 21, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "AdamRiscv/adam_riscv.v", 21, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "AdamRiscv/adam_riscv.v", 21, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "AdamRiscv/adam_riscv.v", 28, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "AdamRiscv/adam_riscv.v", 28, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "AdamRiscv/adam_riscv.v", 28, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "AdamRiscv/adam_riscv.v", 29, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "AdamRiscv/adam_riscv.v", 30, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "AdamRiscv/adam_riscv.v", 30, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "AdamRiscv/adam_riscv.v", 30, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "AdamRiscv/adam_riscv.v", 30, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "AdamRiscv/adam_riscv.v", 30, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "AdamRiscv/adam_riscv.v", 31, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "AdamRiscv/adam_riscv.v", 32, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "AdamRiscv/adam_riscv.v", 33, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "AdamRiscv/adam_riscv.v", 34, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "AdamRiscv/adam_riscv.v", 34, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "AdamRiscv/adam_riscv.v", 34, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "AdamRiscv/adam_riscv.v", 35, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "AdamRiscv/adam_riscv.v", 36, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "AdamRiscv/adam_riscv.v", 36, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "AdamRiscv/adam_riscv.v", 37, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "AdamRiscv/adam_riscv.v", 37, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "AdamRiscv/adam_riscv.v", 38, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "AdamRiscv/adam_riscv.v", 39, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "AdamRiscv/adam_riscv.v", 39, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "AdamRiscv/adam_riscv.v", 40, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "AdamRiscv/adam_riscv.v", 41, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "AdamRiscv/adam_riscv.v", 41, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "AdamRiscv/adam_riscv.v", 41, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "AdamRiscv/adam_riscv.v", 41, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "AdamRiscv/adam_riscv.v", 41, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[658]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[659]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[660]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[661]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[662]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[663]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[664]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[665]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[666]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[667]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[668]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[669]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[670]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[671]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[672]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[673]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[674]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[675]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[676]), first, "AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[677]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[678]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[679]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[680]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[681]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[682]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[683]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[684]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[685]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[686]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[687]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[688]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[689]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[690]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[691]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[692]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[693]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[694]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[695]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[696]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[697]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[698]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[699]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[700]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[701]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[702]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[703]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[704]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[705]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[706]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[707]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[708]), first, "AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2_st[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[709]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[710]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[711]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[712]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[713]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[714]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[715]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[716]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[717]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[718]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[719]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[720]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[721]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[722]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[723]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[724]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[725]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[726]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[727]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[728]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[729]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[743]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[744]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[745]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[746]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[747]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[748]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[749]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[760]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[761]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[762]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[763]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[764]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[765]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[766]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[767]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[786]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[787]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[788]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[789]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[790]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[791]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[792]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[793]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[794]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[795]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[796]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[797]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[798]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[799]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[800]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[801]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[802]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[803]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[804]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[805]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[806]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[807]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[808]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[809]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[810]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[811]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[812]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[813]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[814]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[815]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[816]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[817]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "AdamRiscv/adam_riscv.v", 51, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "AdamRiscv/adam_riscv.v", 51, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "AdamRiscv/adam_riscv.v", 51, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "AdamRiscv/adam_riscv.v", 52, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "AdamRiscv/adam_riscv.v", 53, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "AdamRiscv/adam_riscv.v", 53, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "AdamRiscv/adam_riscv.v", 53, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "AdamRiscv/adam_riscv.v", 53, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "AdamRiscv/adam_riscv.v", 53, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[878]), first, "AdamRiscv/adam_riscv.v", 54, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "AdamRiscv/adam_riscv.v", 55, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[880]), first, "AdamRiscv/adam_riscv.v", 56, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "AdamRiscv/adam_riscv.v", 57, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "AdamRiscv/adam_riscv.v", 57, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "AdamRiscv/adam_riscv.v", 57, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[885]), first, "AdamRiscv/adam_riscv.v", 59, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[886]), first, "AdamRiscv/adam_riscv.v", 59, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[887]), first, "AdamRiscv/adam_riscv.v", 60, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[888]), first, "AdamRiscv/adam_riscv.v", 60, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[889]), first, "AdamRiscv/adam_riscv.v", 61, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[890]), first, "AdamRiscv/adam_riscv.v", 62, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[891]), first, "AdamRiscv/adam_riscv.v", 62, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "AdamRiscv/adam_riscv.v", 63, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[901]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[902]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[903]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[904]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[905]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[906]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[913]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[914]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[915]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[916]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[917]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[918]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[919]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[920]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[921]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[922]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[923]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[924]), first, "AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[925]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[926]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[927]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[928]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[929]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[930]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[931]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[932]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[933]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[934]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[935]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[936]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[937]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[938]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[939]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[940]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[941]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[942]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[943]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[944]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[945]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[946]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[947]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[948]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[949]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[950]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[951]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[952]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[953]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[954]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[955]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[956]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[957]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[958]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[959]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[960]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[961]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[962]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[963]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[964]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[965]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[966]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[967]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[968]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[969]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[970]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[971]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[972]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[973]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[974]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[975]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[976]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[977]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[978]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[979]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[980]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[981]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[982]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[983]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[984]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[985]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[986]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[987]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[988]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[989]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[990]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[991]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[992]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[993]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[994]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[995]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[996]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[997]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[998]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[999]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1000]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1001]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1002]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1003]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1004]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1005]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1006]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1007]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1008]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1009]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1010]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1011]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1012]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1013]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1014]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1015]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1016]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1017]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1018]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1019]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1020]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1021]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1022]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1023]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1024]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1025]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1026]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1027]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1028]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1029]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1030]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1031]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1032]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1033]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1034]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1035]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1036]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1037]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1038]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1039]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1040]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1041]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1042]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1043]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1044]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1045]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1046]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1047]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1048]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1049]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1050]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1051]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1052]), first, "AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1053]), first, "AdamRiscv/adam_riscv.v", 67, 0, ".adam_riscv", "v_toggle/adam_riscv", "forwardA[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1054]), first, "AdamRiscv/adam_riscv.v", 67, 0, ".adam_riscv", "v_toggle/adam_riscv", "forwardA[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1055]), first, "AdamRiscv/adam_riscv.v", 68, 0, ".adam_riscv", "v_toggle/adam_riscv", "forwardB[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1056]), first, "AdamRiscv/adam_riscv.v", 68, 0, ".adam_riscv", "v_toggle/adam_riscv", "forwardB[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1057]), first, "AdamRiscv/adam_riscv.v", 69, 0, ".adam_riscv", "v_toggle/adam_riscv", "forwardM[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1058]), first, "AdamRiscv/adam_riscv.v", 69, 0, ".adam_riscv", "v_toggle/adam_riscv", "forwardM[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1059]), first, "AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1060]), first, "AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1061]), first, "AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1062]), first, "AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1063]), first, "AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1064]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1065]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1066]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1067]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1068]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1069]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1070]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1071]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1072]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1073]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1074]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1075]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1076]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1077]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1078]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1079]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1080]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1081]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1082]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1083]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1084]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1085]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1086]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1087]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1088]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1089]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1090]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1091]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1092]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1093]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1094]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1095]), first, "AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1096]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1097]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1098]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1099]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1100]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1101]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1102]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1103]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1104]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1105]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1106]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1107]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1108]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1109]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1110]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1111]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1112]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1113]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1114]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1115]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1116]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1117]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1118]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1119]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1120]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1121]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1122]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1123]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1124]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1125]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1126]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1127]), first, "AdamRiscv/adam_riscv.v", 73, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1128]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1129]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1130]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1131]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1132]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1133]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1134]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1135]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1136]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1137]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1138]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1139]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1140]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1141]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1142]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1143]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1144]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1145]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1146]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1147]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1148]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1149]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1150]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1151]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1152]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1153]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1154]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1155]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1156]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1157]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1158]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1159]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1160]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1161]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1162]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1163]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1164]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1165]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1166]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1167]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1168]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1169]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1170]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1171]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1172]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1173]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1174]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1175]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1176]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1177]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1178]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1179]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1180]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1181]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1182]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1183]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1184]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1185]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1186]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1187]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1188]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1189]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1190]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1191]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1192]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1193]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1194]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1195]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1196]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1197]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1198]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1199]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1200]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1201]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1202]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1203]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1204]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1205]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1206]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1207]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1208]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1209]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1210]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1211]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1212]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1213]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1214]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1215]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1216]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1217]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1218]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1219]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1220]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1221]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1222]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1223]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1224]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1225]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1226]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1227]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1228]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1229]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1230]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1231]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1232]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1233]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1234]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1235]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1236]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1237]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1238]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1239]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1240]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1241]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1242]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1243]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1244]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1245]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1246]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1247]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1248]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1249]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1250]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1251]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1252]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1253]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1254]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1255]), first, "AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1256]), first, "AdamRiscv/adam_riscv.v", 75, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1257]), first, "AdamRiscv/adam_riscv.v", 75, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1258]), first, "AdamRiscv/adam_riscv.v", 75, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1259]), first, "AdamRiscv/adam_riscv.v", 75, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1260]), first, "AdamRiscv/adam_riscv.v", 75, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1261]), first, "AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1262]), first, "AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1263]), first, "AdamRiscv/adam_riscv.v", 78, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1264]), first, "AdamRiscv/adam_riscv.v", 79, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1265]), first, "AdamRiscv/adam_riscv.v", 79, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1266]), first, "AdamRiscv/adam_riscv.v", 80, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1267]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1268]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1269]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1270]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1271]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1272]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1273]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1274]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1275]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1276]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1277]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1278]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1279]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1280]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1281]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1282]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1283]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1284]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1285]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1286]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1287]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1288]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1289]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1290]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1291]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1292]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1293]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1294]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1295]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1296]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1297]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1298]), first, "AdamRiscv/adam_riscv.v", 81, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1299]), first, "AdamRiscv/adam_riscv.v", 82, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "AdamRiscv/adam_riscv.v", 82, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1301]), first, "AdamRiscv/adam_riscv.v", 82, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1302]), first, "AdamRiscv/adam_riscv.v", 84, 0, ".adam_riscv", "v_toggle/adam_riscv", "forward_data");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1303]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1304]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1305]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1306]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1307]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1308]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1309]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1310]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1311]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1312]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1313]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1314]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1315]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1316]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1317]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1318]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1319]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1320]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1321]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1322]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1323]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1324]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1325]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1326]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1327]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1328]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1329]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1330]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1331]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1332]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1333]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1334]), first, "AdamRiscv/adam_riscv.v", 86, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1335]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1336]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1337]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1338]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1339]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1340]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1341]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1342]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1343]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1344]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1345]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1346]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1347]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1348]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1349]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1350]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1351]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1352]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1353]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1354]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1355]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1356]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1357]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1358]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1359]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1360]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1361]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1362]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1363]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1364]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1365]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1366]), first, "AdamRiscv/adam_riscv.v", 87, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "AdamRiscv/adam_riscv.v", 88, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1367]), first, "AdamRiscv/adam_riscv.v", 89, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "AdamRiscv/stage_if.v", 2, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "AdamRiscv/stage_if.v", 3, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "AdamRiscv/stage_if.v", 4, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "pc_stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "AdamRiscv/stage_if.v", 6, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_ctrl");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "AdamRiscv/pc.v", 2, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "AdamRiscv/pc.v", 3, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_ctrl");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "AdamRiscv/pc.v", 5, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "AdamRiscv/pc.v", 8, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1368]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1369]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1370]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1371]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1372]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1373]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1374]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1375]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1376]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1377]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1378]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1379]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1380]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1381]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1382]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1383]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1384]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1385]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1386]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1387]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1388]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1389]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1390]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1391]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1392]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1393]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1394]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1395]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1396]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1397]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1398]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1399]), first, "AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1400]), first, "AdamRiscv/pc.v", 14, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1401]), first, "AdamRiscv/pc.v", 17, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1402]), first, "AdamRiscv/pc.v", 22, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1403]), first, "AdamRiscv/pc.v", 27, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1404]), first, "AdamRiscv/pc.v", 35, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1405]), first, "AdamRiscv/pc.v", 38, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1406]), first, "AdamRiscv/pc.v", 42, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1407]), first, "AdamRiscv/pc.v", 46, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "AdamRiscv/reg_if_id.v", 2, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "AdamRiscv/reg_if_id.v", 3, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "AdamRiscv/reg_if_id.v", 9, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_id_flush");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "AdamRiscv/reg_if_id.v", 10, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_id_stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1408]), first, "AdamRiscv/reg_if_id.v", 14, 0, ".adam_riscv.u_reg_if_id", "v_line/reg_if_id", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1409]), first, "AdamRiscv/reg_if_id.v", 19, 0, ".adam_riscv.u_reg_if_id", "v_line/reg_if_id", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1410]), first, "AdamRiscv/reg_if_id.v", 24, 0, ".adam_riscv.u_reg_if_id", "v_line/reg_if_id", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "AdamRiscv/stage_id.v", 2, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "AdamRiscv/stage_id.v", 3, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "AdamRiscv/stage_id.v", 5, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "AdamRiscv/stage_id.v", 5, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "AdamRiscv/stage_id.v", 6, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "AdamRiscv/stage_id.v", 6, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "AdamRiscv/stage_id.v", 6, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "AdamRiscv/stage_id.v", 6, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "AdamRiscv/stage_id.v", 6, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "ctrl_stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "AdamRiscv/stage_id.v", 14, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "AdamRiscv/stage_id.v", 14, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "AdamRiscv/stage_id.v", 14, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "AdamRiscv/stage_id.v", 15, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "AdamRiscv/stage_id.v", 16, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "AdamRiscv/stage_id.v", 16, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "AdamRiscv/stage_id.v", 16, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "AdamRiscv/stage_id.v", 16, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "AdamRiscv/stage_id.v", 16, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "AdamRiscv/stage_id.v", 17, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "AdamRiscv/stage_id.v", 18, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "AdamRiscv/stage_id.v", 19, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "AdamRiscv/stage_id.v", 20, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "AdamRiscv/stage_id.v", 20, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "AdamRiscv/stage_id.v", 20, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "AdamRiscv/stage_id.v", 21, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "AdamRiscv/stage_id.v", 22, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "AdamRiscv/stage_id.v", 22, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "AdamRiscv/stage_id.v", 23, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "AdamRiscv/stage_id.v", 23, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "AdamRiscv/stage_id.v", 24, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "AdamRiscv/stage_id.v", 25, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "AdamRiscv/stage_id.v", 25, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "AdamRiscv/stage_id.v", 26, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "AdamRiscv/stage_id.v", 28, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "AdamRiscv/stage_id.v", 28, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "AdamRiscv/stage_id.v", 28, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "AdamRiscv/stage_id.v", 28, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "AdamRiscv/stage_id.v", 28, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "AdamRiscv/stage_id.v", 29, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "AdamRiscv/stage_id.v", 29, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "AdamRiscv/stage_id.v", 29, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "AdamRiscv/stage_id.v", 29, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "AdamRiscv/stage_id.v", 29, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1411]), first, "AdamRiscv/stage_id.v", 42, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1412]), first, "AdamRiscv/stage_id.v", 43, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1413]), first, "AdamRiscv/stage_id.v", 44, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1414]), first, "AdamRiscv/stage_id.v", 45, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1415]), first, "AdamRiscv/stage_id.v", 45, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1416]), first, "AdamRiscv/stage_id.v", 45, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1417]), first, "AdamRiscv/stage_id.v", 46, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1418]), first, "AdamRiscv/stage_id.v", 47, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1419]), first, "AdamRiscv/stage_id.v", 47, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1420]), first, "AdamRiscv/stage_id.v", 48, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1421]), first, "AdamRiscv/stage_id.v", 48, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1422]), first, "AdamRiscv/stage_id.v", 49, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1423]), first, "AdamRiscv/stage_id.v", 50, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1424]), first, "AdamRiscv/stage_id.v", 51, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_select_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1425]), first, "AdamRiscv/stage_id.v", 51, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_select_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "AdamRiscv/regs.v", 2, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "AdamRiscv/regs.v", 3, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1423]), first, "AdamRiscv/regs.v", 5, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "AdamRiscv/regs.v", 6, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "AdamRiscv/regs.v", 6, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "AdamRiscv/regs.v", 6, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "AdamRiscv/regs.v", 6, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "AdamRiscv/regs.v", 6, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "AdamRiscv/regs.v", 7, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "AdamRiscv/regs.v", 7, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "AdamRiscv/regs.v", 7, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "AdamRiscv/regs.v", 7, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "AdamRiscv/regs.v", 7, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "AdamRiscv/regs.v", 10, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "AdamRiscv/regs.v", 10, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "AdamRiscv/regs.v", 13, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "AdamRiscv/regs.v", 14, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "AdamRiscv/regs.v", 15, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1426]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1427]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1428]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1429]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1430]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1431]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1432]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1433]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1434]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1435]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1436]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1437]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1438]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1439]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1440]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1441]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1442]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1443]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1444]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1445]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1446]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1447]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1448]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1449]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1450]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1451]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1452]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1453]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1454]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1455]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1456]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1457]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[0][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1458]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1459]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1460]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1461]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1462]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1463]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1464]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1465]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1466]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1467]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1468]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1469]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1470]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1471]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1472]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1473]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1474]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1475]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1476]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1477]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1478]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1479]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1480]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1481]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1482]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1483]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1484]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1485]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1486]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1487]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1488]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1489]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[1][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1490]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1491]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1492]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1493]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1494]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1495]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1496]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1497]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1498]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1499]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1500]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1501]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1502]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1503]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1504]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1505]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1506]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1507]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1508]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1509]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1510]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1511]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1512]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1513]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1514]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1515]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1516]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1517]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1518]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1519]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1520]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1521]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[2][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1522]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1523]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1524]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1525]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1526]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1527]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1528]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1529]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1530]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1531]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1532]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1533]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1534]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1535]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1536]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1537]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1538]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1539]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1540]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1541]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1542]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1543]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1544]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1545]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1546]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1547]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1548]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1549]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1550]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1551]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1552]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1553]), first, "AdamRiscv/regs.v", 20, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "matrix_file[3][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1554]), first, "AdamRiscv/regs.v", 22, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "wb_hazard_a");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1555]), first, "AdamRiscv/regs.v", 23, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "wb_hazard_b");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1556]), first, "AdamRiscv/regs.v", 24, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "wb_hazard_m");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1557]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1558]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1559]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1560]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1561]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1562]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1563]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1564]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1565]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1566]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1567]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1568]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1569]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1570]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1571]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1572]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1573]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1574]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1575]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1576]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1577]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1578]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1579]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1580]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1581]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1582]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1583]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1584]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1585]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1586]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1587]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1588]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[0][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1589]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1590]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1591]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1592]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1593]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1594]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1595]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1596]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1597]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1598]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1599]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1600]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1601]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1602]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1603]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1604]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1605]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1606]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1607]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1608]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1609]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1610]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1611]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1612]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1613]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1614]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1615]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1616]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1617]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1618]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1619]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1620]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[1][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1621]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1622]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1623]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1624]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1625]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1626]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1627]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1628]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1629]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1630]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1631]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1632]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1633]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1634]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1635]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1636]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1637]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1638]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1639]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1640]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1641]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1642]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1643]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1644]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1645]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1646]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1647]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1648]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1649]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1650]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1651]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1652]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[2][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1653]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1654]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1655]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1656]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1657]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1658]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1659]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1660]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1661]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1662]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1663]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1664]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1665]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1666]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1667]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1668]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1669]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1670]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1671]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1672]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1673]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1674]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1675]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1676]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1677]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1678]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1679]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1680]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1681]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1682]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1683]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1684]), first, "AdamRiscv/regs.v", 25, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_matrix[3][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1685]), first, "AdamRiscv/regs.v", 34, 0, ".adam_riscv.u_stage_id.u_regs", "v_line/regs", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1686]), first, "AdamRiscv/regs.v", 41, 0, ".adam_riscv.u_stage_id.u_regs", "v_line/regs", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1687]), first, "AdamRiscv/regs.v", 45, 0, ".adam_riscv.u_stage_id.u_regs", "v_line/regs", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1688]), first, "AdamRiscv/regs.v", 49, 0, ".adam_riscv.u_stage_id.u_regs", "v_line/regs", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "AdamRiscv/ctrl.v", 5, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "AdamRiscv/ctrl.v", 5, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "AdamRiscv/ctrl.v", 5, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1411]), first, "AdamRiscv/ctrl.v", 6, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1412]), first, "AdamRiscv/ctrl.v", 7, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1413]), first, "AdamRiscv/ctrl.v", 8, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1414]), first, "AdamRiscv/ctrl.v", 9, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1415]), first, "AdamRiscv/ctrl.v", 9, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1416]), first, "AdamRiscv/ctrl.v", 9, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1417]), first, "AdamRiscv/ctrl.v", 10, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1418]), first, "AdamRiscv/ctrl.v", 11, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1419]), first, "AdamRiscv/ctrl.v", 11, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1420]), first, "AdamRiscv/ctrl.v", 12, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1421]), first, "AdamRiscv/ctrl.v", 12, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1422]), first, "AdamRiscv/ctrl.v", 13, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1424]), first, "AdamRiscv/ctrl.v", 14, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "w_select_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1425]), first, "AdamRiscv/ctrl.v", 14, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "w_select_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1423]), first, "AdamRiscv/ctrl.v", 15, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1689]), first, "AdamRiscv/imm_gen.v", 17, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_line/imm_gen", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "AdamRiscv/reg_id_ex.v", 2, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "AdamRiscv/reg_id_ex.v", 3, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "AdamRiscv/reg_id_ex.v", 9, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "AdamRiscv/reg_id_ex.v", 9, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "AdamRiscv/reg_id_ex.v", 9, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "AdamRiscv/reg_id_ex.v", 10, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "AdamRiscv/reg_id_ex.v", 11, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "AdamRiscv/reg_id_ex.v", 11, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "AdamRiscv/reg_id_ex.v", 11, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "AdamRiscv/reg_id_ex.v", 11, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "AdamRiscv/reg_id_ex.v", 11, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "AdamRiscv/reg_id_ex.v", 12, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "AdamRiscv/reg_id_ex.v", 13, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "AdamRiscv/reg_id_ex.v", 14, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "AdamRiscv/reg_id_ex.v", 15, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "AdamRiscv/reg_id_ex.v", 15, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "AdamRiscv/reg_id_ex.v", 15, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "AdamRiscv/reg_id_ex.v", 16, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "AdamRiscv/reg_id_ex.v", 17, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "AdamRiscv/reg_id_ex.v", 17, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "AdamRiscv/reg_id_ex.v", 18, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "AdamRiscv/reg_id_ex.v", 18, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "AdamRiscv/reg_id_ex.v", 19, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "AdamRiscv/reg_id_ex.v", 20, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "AdamRiscv/reg_id_ex.v", 20, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "AdamRiscv/reg_id_ex.v", 21, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "AdamRiscv/reg_id_ex.v", 23, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_ex_flush");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "AdamRiscv/reg_id_ex.v", 26, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "AdamRiscv/reg_id_ex.v", 26, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "AdamRiscv/reg_id_ex.v", 26, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "AdamRiscv/reg_id_ex.v", 26, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "AdamRiscv/reg_id_ex.v", 26, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "AdamRiscv/reg_id_ex.v", 27, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "AdamRiscv/reg_id_ex.v", 27, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "AdamRiscv/reg_id_ex.v", 27, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "AdamRiscv/reg_id_ex.v", 27, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "AdamRiscv/reg_id_ex.v", 27, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "AdamRiscv/reg_id_ex.v", 28, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "AdamRiscv/reg_id_ex.v", 28, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "AdamRiscv/reg_id_ex.v", 28, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "AdamRiscv/reg_id_ex.v", 28, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "AdamRiscv/reg_id_ex.v", 28, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[658]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[659]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[660]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[661]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[662]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[663]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[664]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[665]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[666]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[667]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[668]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[669]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[670]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[671]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[672]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[673]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[674]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[675]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[676]), first, "AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[709]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[710]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[711]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[712]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[713]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[714]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[715]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[716]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[717]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[718]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[719]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[720]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[721]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[722]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[723]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[724]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[725]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[726]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[727]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[728]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[729]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[743]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[744]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[745]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[746]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[747]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[748]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[749]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[760]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[761]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[762]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[763]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[764]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[765]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[766]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[767]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[786]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[787]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[788]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[789]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[790]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[791]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[792]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[793]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[794]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[795]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[796]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[797]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[798]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[799]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[800]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[801]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[802]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[803]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[804]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[805]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[806]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[807]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[808]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[809]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[810]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[811]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[812]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[813]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[814]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[815]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[816]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[817]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "AdamRiscv/reg_id_ex.v", 36, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "AdamRiscv/reg_id_ex.v", 36, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "AdamRiscv/reg_id_ex.v", 36, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "AdamRiscv/reg_id_ex.v", 37, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "AdamRiscv/reg_id_ex.v", 38, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "AdamRiscv/reg_id_ex.v", 38, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "AdamRiscv/reg_id_ex.v", 38, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "AdamRiscv/reg_id_ex.v", 38, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "AdamRiscv/reg_id_ex.v", 38, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[878]), first, "AdamRiscv/reg_id_ex.v", 39, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "AdamRiscv/reg_id_ex.v", 40, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[880]), first, "AdamRiscv/reg_id_ex.v", 41, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "AdamRiscv/reg_id_ex.v", 42, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "AdamRiscv/reg_id_ex.v", 42, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "AdamRiscv/reg_id_ex.v", 42, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "AdamRiscv/reg_id_ex.v", 43, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[885]), first, "AdamRiscv/reg_id_ex.v", 44, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[886]), first, "AdamRiscv/reg_id_ex.v", 44, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[887]), first, "AdamRiscv/reg_id_ex.v", 45, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[888]), first, "AdamRiscv/reg_id_ex.v", 45, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[889]), first, "AdamRiscv/reg_id_ex.v", 46, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[890]), first, "AdamRiscv/reg_id_ex.v", 47, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[891]), first, "AdamRiscv/reg_id_ex.v", 47, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "AdamRiscv/reg_id_ex.v", 48, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1690]), first, "AdamRiscv/reg_id_ex.v", 51, 0, ".adam_riscv.u_reg_id_ex", "v_line/reg_id_ex", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1691]), first, "AdamRiscv/reg_id_ex.v", 73, 0, ".adam_riscv.u_reg_id_ex", "v_line/reg_id_ex", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[658]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[659]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[660]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[661]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[662]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[663]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[664]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[665]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[666]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[667]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[668]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[669]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[670]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[671]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[672]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[673]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[674]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[675]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[676]), first, "AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[709]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[710]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[711]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[712]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[713]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[714]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[715]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[716]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[717]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[718]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[719]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[720]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[721]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[722]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[723]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[724]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[725]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[726]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[727]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[728]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[729]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[743]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[744]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[745]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[746]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[747]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[748]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[749]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[760]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[761]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[762]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[763]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[764]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[765]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[766]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[767]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[786]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[787]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[788]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[789]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[790]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[791]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[792]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[793]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[794]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[795]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[796]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[797]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[798]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[799]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[800]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[801]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[802]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[803]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[804]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[805]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[806]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[807]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[808]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[809]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[810]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[811]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[812]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[813]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[814]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[815]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[816]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[817]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "AdamRiscv/stage_ex.v", 10, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "AdamRiscv/stage_ex.v", 10, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "AdamRiscv/stage_ex.v", 10, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "AdamRiscv/stage_ex.v", 11, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "AdamRiscv/stage_ex.v", 12, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "AdamRiscv/stage_ex.v", 12, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "AdamRiscv/stage_ex.v", 12, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[885]), first, "AdamRiscv/stage_ex.v", 13, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[886]), first, "AdamRiscv/stage_ex.v", 13, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[887]), first, "AdamRiscv/stage_ex.v", 14, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[888]), first, "AdamRiscv/stage_ex.v", 14, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[889]), first, "AdamRiscv/stage_ex.v", 15, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[878]), first, "AdamRiscv/stage_ex.v", 16, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "AdamRiscv/stage_ex.v", 17, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1053]), first, "AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "forwardA[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1054]), first, "AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "forwardA[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1055]), first, "AdamRiscv/stage_ex.v", 20, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "forwardB[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1056]), first, "AdamRiscv/stage_ex.v", 20, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "forwardB[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1057]), first, "AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "forwardM[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1058]), first, "AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "forwardM[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1096]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1097]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1098]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1099]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1100]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1101]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1102]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1103]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1104]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1105]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1106]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1107]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1108]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1109]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1110]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1111]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1112]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1113]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1114]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1115]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1116]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1117]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1118]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1119]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1120]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1121]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1122]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1123]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1124]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1125]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1126]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1127]), first, "AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "AdamRiscv/stage_ex.v", 24, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1128]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1129]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1130]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1131]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1132]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1133]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1134]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1135]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1136]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1137]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1138]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1139]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1140]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1141]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1142]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1143]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1144]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1145]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1146]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1147]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1148]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1149]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1150]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1151]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1152]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1153]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1154]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1155]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1156]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1157]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1158]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1159]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1160]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1161]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1162]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1163]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1164]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1165]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1166]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1167]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1168]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1169]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1170]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1171]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1172]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1173]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1174]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1175]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1176]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1177]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1178]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1179]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1180]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1181]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1182]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1183]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1184]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1185]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1186]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1187]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1188]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1189]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1190]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1191]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1192]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1193]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1194]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1195]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1196]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1197]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1198]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1199]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1200]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1201]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1202]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1203]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1204]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1205]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1206]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1207]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1208]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1209]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1210]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1211]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1212]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1213]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1214]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1215]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1216]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1217]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1218]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1219]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1220]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1221]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1222]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1223]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1224]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1225]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1226]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1227]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1228]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1229]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1230]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1231]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1232]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1233]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1234]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1235]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1236]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1237]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1238]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1239]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1240]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1241]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1242]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1243]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1244]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1245]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1246]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1247]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1248]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1249]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1250]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1251]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1252]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1253]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1254]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1255]), first, "AdamRiscv/stage_ex.v", 25, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1264]), first, "AdamRiscv/stage_ex.v", 26, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1265]), first, "AdamRiscv/stage_ex.v", 26, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "wb_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "wb_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1256]), first, "AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1257]), first, "AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1258]), first, "AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1259]), first, "AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1260]), first, "AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "wb_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "wb_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "wb_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "wb_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "wb_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[677]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[678]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[679]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[680]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[681]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[682]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[683]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[684]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[685]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[686]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[687]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[688]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[689]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[690]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[691]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[692]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[693]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[694]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[695]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[696]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[697]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[698]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[699]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[700]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[701]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[702]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[703]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[704]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[705]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[706]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[707]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[708]), first, "AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2_st[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[901]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[902]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[903]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[904]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[905]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[906]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[913]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[914]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[915]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[916]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[917]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[918]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[919]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[920]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[921]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[922]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[923]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[924]), first, "AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[925]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[926]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[927]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[928]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[929]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[930]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[931]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[932]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[933]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[934]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[935]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[936]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[937]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[938]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[939]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[940]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[941]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[942]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[943]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[944]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[945]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[946]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[947]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[948]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[949]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[950]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[951]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[952]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[953]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[954]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[955]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[956]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[957]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[958]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[959]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[960]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[961]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[962]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[963]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[964]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[965]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[966]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[967]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[968]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[969]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[970]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[971]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[972]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[973]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[974]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[975]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[976]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[977]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[978]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[979]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[980]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[981]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[982]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[983]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[984]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[985]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[986]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[987]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[988]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[989]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[990]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[991]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[992]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[993]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[994]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[995]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[996]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[997]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[998]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[999]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1000]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1001]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1002]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1003]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1004]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1005]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1006]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1007]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1008]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1009]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1010]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1011]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1012]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1013]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1014]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1015]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1016]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1017]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1018]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1019]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1020]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1021]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1022]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1023]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1024]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1025]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1026]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1027]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1028]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1029]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1030]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1031]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1032]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1033]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1034]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1035]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1036]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1037]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1038]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1039]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1040]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1041]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1042]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1043]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1044]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1045]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1046]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1047]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1048]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1049]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1050]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1051]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1052]), first, "AdamRiscv/stage_ex.v", 33, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "AdamRiscv/stage_ex.v", 34, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "AdamRiscv/stage_ex.v", 35, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_ctrl");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1692]), first, "AdamRiscv/stage_ex.v", 38, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "alu_ctrl[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1693]), first, "AdamRiscv/stage_ex.v", 38, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "alu_ctrl[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1694]), first, "AdamRiscv/stage_ex.v", 38, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "alu_ctrl[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1695]), first, "AdamRiscv/stage_ex.v", 38, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "alu_ctrl[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1696]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1697]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1698]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1699]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1700]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1701]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1702]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1703]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1704]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1705]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1706]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1707]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1708]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1709]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1710]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1711]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1712]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1713]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1714]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1715]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1716]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1717]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1718]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1719]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1720]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1721]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1722]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1723]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1724]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1725]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1726]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1727]), first, "AdamRiscv/stage_ex.v", 39, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1728]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1729]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1730]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1731]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1732]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1733]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1734]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1735]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1736]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1737]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1738]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1739]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1740]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1741]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1742]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1743]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1744]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1745]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1746]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1747]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1748]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1749]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1750]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1751]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1752]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1753]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1754]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1755]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1756]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1757]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1758]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1759]), first, "AdamRiscv/stage_ex.v", 40, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1760]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1761]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1762]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1763]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1764]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1765]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1766]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1767]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1768]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1769]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1770]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1771]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1772]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1773]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1774]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1775]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1776]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1777]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1778]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1779]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1780]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1781]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1782]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1783]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1784]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1785]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1786]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1787]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1788]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1789]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1790]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1791]), first, "AdamRiscv/stage_ex.v", 41, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1792]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1793]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1794]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1795]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1796]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1797]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1798]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1799]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1800]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1801]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1802]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1803]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1804]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1805]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1806]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1807]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1808]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1809]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1810]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1811]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1812]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1813]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1814]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1815]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1816]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1817]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1818]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1819]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1820]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1821]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1822]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1823]), first, "AdamRiscv/stage_ex.v", 42, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1824]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1825]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1826]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1827]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1828]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1829]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1830]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1831]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1832]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1833]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1834]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1835]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1836]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1837]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1838]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1839]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1840]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1841]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1842]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1843]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1844]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1845]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1846]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1847]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1848]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1849]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1850]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1851]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1852]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1853]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1854]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1855]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1856]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1857]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1858]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1859]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1860]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1861]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1862]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1863]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1864]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1865]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1866]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1867]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1868]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1869]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1870]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1871]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1872]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1873]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1874]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1875]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1876]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1877]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1878]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1879]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1880]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1881]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1882]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1883]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1884]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1885]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1886]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1887]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1888]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1889]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1890]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1891]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1892]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1893]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1894]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1895]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1896]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1897]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1898]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1899]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1900]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1901]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1902]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1903]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1904]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1905]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1906]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1907]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1908]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1909]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1910]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1911]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1912]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1913]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1914]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1915]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1916]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1917]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1918]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1919]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1920]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1921]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1922]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1923]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1924]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1925]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1926]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1927]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1928]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1929]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1930]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1931]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1932]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1933]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1934]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1935]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1936]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1937]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1938]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1939]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1940]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1941]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1942]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1943]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1944]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1945]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1946]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1947]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1948]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1949]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1950]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1951]), first, "AdamRiscv/stage_ex.v", 43, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_M[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1952]), first, "AdamRiscv/stage_ex.v", 44, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_mark");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1953]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1954]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1955]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1956]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1957]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1958]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1959]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1960]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1961]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1962]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1963]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1964]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1965]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1966]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1967]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1968]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1969]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1970]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1971]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1972]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1973]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1974]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1975]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1976]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1977]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1978]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1979]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1980]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1981]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1982]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1983]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1984]), first, "AdamRiscv/stage_ex.v", 45, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1985]), first, "AdamRiscv/stage_ex.v", 90, 0, ".adam_riscv.u_stage_ex", "v_line/stage_ex", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1986]), first, "AdamRiscv/stage_ex.v", 92, 0, ".adam_riscv.u_stage_ex", "v_line/stage_ex", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1987]), first, "AdamRiscv/stage_ex.v", 94, 0, ".adam_riscv.u_stage_ex", "v_line/stage_ex", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "AdamRiscv/alu_control.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "AdamRiscv/alu_control.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "AdamRiscv/alu_control.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "AdamRiscv/alu_control.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "AdamRiscv/alu_control.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "AdamRiscv/alu_control.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "AdamRiscv/alu_control.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1692]), first, "AdamRiscv/alu_control.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_ctrl_r[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1693]), first, "AdamRiscv/alu_control.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_ctrl_r[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1694]), first, "AdamRiscv/alu_control.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_ctrl_r[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1695]), first, "AdamRiscv/alu_control.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_ctrl_r[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1988]), first, "AdamRiscv/alu_control.v", 12, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1989]), first, "AdamRiscv/alu_control.v", 17, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1990]), first, "AdamRiscv/alu_control.v", 18, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1991]), first, "AdamRiscv/alu_control.v", 19, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1992]), first, "AdamRiscv/alu_control.v", 20, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1993]), first, "AdamRiscv/alu_control.v", 21, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1994]), first, "AdamRiscv/alu_control.v", 22, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1995]), first, "AdamRiscv/alu_control.v", 23, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1996]), first, "AdamRiscv/alu_control.v", 15, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1997]), first, "AdamRiscv/alu_control.v", 29, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1998]), first, "AdamRiscv/alu_control.v", 30, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1999]), first, "AdamRiscv/alu_control.v", 31, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2000]), first, "AdamRiscv/alu_control.v", 32, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2001]), first, "AdamRiscv/alu_control.v", 33, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2002]), first, "AdamRiscv/alu_control.v", 34, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2003]), first, "AdamRiscv/alu_control.v", 35, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2004]), first, "AdamRiscv/alu_control.v", 36, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2005]), first, "AdamRiscv/alu_control.v", 37, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2006]), first, "AdamRiscv/alu_control.v", 38, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2007]), first, "AdamRiscv/alu_control.v", 39, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2008]), first, "AdamRiscv/alu_control.v", 27, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2009]), first, "AdamRiscv/alu_control.v", 45, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2010]), first, "AdamRiscv/alu_control.v", 46, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2011]), first, "AdamRiscv/alu_control.v", 47, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2012]), first, "AdamRiscv/alu_control.v", 48, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2013]), first, "AdamRiscv/alu_control.v", 49, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2014]), first, "AdamRiscv/alu_control.v", 50, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2015]), first, "AdamRiscv/alu_control.v", 51, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2016]), first, "AdamRiscv/alu_control.v", 52, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2017]), first, "AdamRiscv/alu_control.v", 53, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2018]), first, "AdamRiscv/alu_control.v", 43, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2019]), first, "AdamRiscv/alu_control.v", 57, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2020]), first, "AdamRiscv/alu_control.v", 63, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2021]), first, "AdamRiscv/alu_control.v", 64, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2022]), first, "AdamRiscv/alu_control.v", 65, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2023]), first, "AdamRiscv/alu_control.v", 66, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2024]), first, "AdamRiscv/alu_control.v", 67, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2025]), first, "AdamRiscv/alu_control.v", 68, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2026]), first, "AdamRiscv/alu_control.v", 61, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2027]), first, "AdamRiscv/alu_control.v", 71, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1692]), first, "AdamRiscv/alu.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_ctrl[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1693]), first, "AdamRiscv/alu.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_ctrl[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1694]), first, "AdamRiscv/alu.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_ctrl[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1695]), first, "AdamRiscv/alu.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_ctrl[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1696]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1697]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1698]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1699]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1700]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1701]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1702]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1703]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1704]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1705]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1706]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1707]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1708]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1709]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1710]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1711]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1712]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1713]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1714]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1715]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1716]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1717]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1718]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1719]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1720]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1721]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1722]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1723]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1724]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1725]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1726]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1727]), first, "AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1760]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1761]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1762]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1763]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1764]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1765]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1766]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1767]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1768]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1769]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1770]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1771]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1772]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1773]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1774]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1775]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1776]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1777]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1778]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1779]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1780]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1781]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1782]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1783]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1784]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1785]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1786]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1787]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1788]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1789]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1790]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1791]), first, "AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1824]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1825]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1826]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1827]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1828]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1829]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1830]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1831]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1832]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1833]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1834]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1835]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1836]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1837]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1838]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1839]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1840]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1841]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1842]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1843]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1844]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1845]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1846]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1847]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1848]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1849]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1850]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1851]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1852]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1853]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1854]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1855]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1856]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1857]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1858]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1859]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1860]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1861]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1862]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1863]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1864]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1865]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1866]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1867]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1868]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1869]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1870]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1871]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1872]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1873]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1874]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1875]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1876]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1877]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1878]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1879]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1880]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1881]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1882]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1883]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1884]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1885]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1886]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1887]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1888]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1889]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1890]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1891]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1892]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1893]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1894]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1895]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1896]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1897]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1898]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1899]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1900]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1901]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1902]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1903]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1904]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1905]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1906]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1907]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1908]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1909]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1910]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1911]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1912]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1913]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1914]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1915]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1916]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1917]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1918]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1919]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1920]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1921]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1922]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1923]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1924]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1925]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1926]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1927]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1928]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1929]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1930]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1931]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1932]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1933]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1934]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1935]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1936]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1937]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1938]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1939]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1940]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1941]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1942]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1943]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1944]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1945]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1946]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1947]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1948]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1949]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1950]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1951]), first, "AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_matrix[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[901]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[902]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[903]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[904]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[905]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[906]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[913]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[914]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[915]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[916]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[917]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[918]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[919]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[920]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[921]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[922]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[923]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[924]), first, "AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[925]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[926]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[927]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[928]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[929]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[930]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[931]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[932]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[933]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[934]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[935]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[936]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[937]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[938]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[939]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[940]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[941]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[942]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[943]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[944]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[945]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[946]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[947]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[948]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[949]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[950]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[951]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[952]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[953]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[954]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[955]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[956]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[957]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[958]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[959]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[960]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[961]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[962]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[963]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[964]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[965]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[966]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[967]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[968]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[969]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[970]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[971]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[972]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[973]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[974]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[975]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[976]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[977]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[978]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[979]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[980]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[981]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[982]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[983]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[984]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[985]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[986]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[987]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[988]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[989]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[990]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[991]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[992]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[993]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[994]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[995]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[996]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[997]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[998]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[999]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1000]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1001]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1002]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1003]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1004]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1005]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1006]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1007]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1008]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1009]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1010]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1011]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1012]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1013]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1014]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1015]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1016]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1017]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1018]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1019]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1020]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1021]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1022]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1023]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1024]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1025]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1026]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1027]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1028]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1029]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1030]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1031]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1032]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1033]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1034]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1035]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1036]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1037]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1038]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1039]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1040]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1041]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1042]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1043]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1044]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1045]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1046]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1047]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1048]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1049]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1050]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1051]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1052]), first, "AdamRiscv/alu.v", 9, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1952]), first, "AdamRiscv/alu.v", 10, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "br_mark");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2028]), first, "AdamRiscv/alu.v", 21, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2029]), first, "AdamRiscv/alu.v", 22, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2030]), first, "AdamRiscv/alu.v", 23, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2031]), first, "AdamRiscv/alu.v", 24, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2032]), first, "AdamRiscv/alu.v", 25, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2033]), first, "AdamRiscv/alu.v", 26, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2034]), first, "AdamRiscv/alu.v", 27, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2035]), first, "AdamRiscv/alu.v", 28, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2036]), first, "AdamRiscv/alu.v", 29, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2037]), first, "AdamRiscv/alu.v", 30, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2038]), first, "AdamRiscv/alu.v", 31, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2039]), first, "AdamRiscv/alu.v", 39, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "AdamRiscv/reg_ex_mem.v", 2, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "AdamRiscv/reg_ex_mem.v", 3, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[677]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[678]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[679]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[680]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[681]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[682]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[683]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[684]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[685]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[686]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[687]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[688]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[689]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[690]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[691]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[692]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[693]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[694]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[695]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[696]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[697]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[698]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[699]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[700]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[701]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[702]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[703]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[704]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[705]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[706]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[707]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[708]), first, "AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[901]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[902]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[903]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[904]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[905]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[906]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[913]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[914]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[915]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[916]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[917]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[918]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[919]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[920]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[921]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[922]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[923]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[924]), first, "AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[925]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[926]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[927]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[928]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[929]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[930]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[931]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[932]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[933]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[934]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[935]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[936]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[937]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[938]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[939]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[940]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[941]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[942]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[943]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[944]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[945]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[946]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[947]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[948]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[949]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[950]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[951]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[952]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[953]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[954]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[955]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[956]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[957]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[958]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[959]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[960]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[961]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[962]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[963]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[964]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[965]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[966]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[967]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[968]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[969]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[970]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[971]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[972]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[973]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[974]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[975]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[976]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[977]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[978]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[979]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[980]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[981]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[982]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[983]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[984]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[985]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[986]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[987]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[988]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[989]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[990]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[991]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[992]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[993]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[994]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[995]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[996]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[997]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[998]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[999]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1000]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1001]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1002]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1003]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1004]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1005]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1006]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1007]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1008]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1009]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1010]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1011]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1012]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1013]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1014]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1015]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1016]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1017]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1018]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1019]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1020]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1021]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1022]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1023]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1024]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1025]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1026]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1027]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1028]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1029]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1030]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1031]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1032]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1033]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1034]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1035]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1036]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1037]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1038]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1039]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1040]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1041]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1042]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1043]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1044]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1045]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1046]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1047]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1048]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1049]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1050]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1051]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1052]), first, "AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "AdamRiscv/reg_ex_mem.v", 7, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "AdamRiscv/reg_ex_mem.v", 7, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "AdamRiscv/reg_ex_mem.v", 7, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "AdamRiscv/reg_ex_mem.v", 7, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "AdamRiscv/reg_ex_mem.v", 7, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "AdamRiscv/reg_ex_mem.v", 8, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[880]), first, "AdamRiscv/reg_ex_mem.v", 9, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "AdamRiscv/reg_ex_mem.v", 10, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[890]), first, "AdamRiscv/reg_ex_mem.v", 11, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[891]), first, "AdamRiscv/reg_ex_mem.v", 11, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "AdamRiscv/reg_ex_mem.v", 12, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "AdamRiscv/reg_ex_mem.v", 13, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "AdamRiscv/reg_ex_mem.v", 13, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "AdamRiscv/reg_ex_mem.v", 13, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "AdamRiscv/reg_ex_mem.v", 16, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "AdamRiscv/reg_ex_mem.v", 16, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "AdamRiscv/reg_ex_mem.v", 16, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "AdamRiscv/reg_ex_mem.v", 16, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "AdamRiscv/reg_ex_mem.v", 16, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1059]), first, "AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1060]), first, "AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1061]), first, "AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1062]), first, "AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1063]), first, "AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1064]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1065]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1066]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1067]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1068]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1069]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1070]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1071]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1072]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1073]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1074]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1075]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1076]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1077]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1078]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1079]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1080]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1081]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1082]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1083]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1084]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1085]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1086]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1087]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1088]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1089]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1090]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1091]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1092]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1093]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1094]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1095]), first, "AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1096]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1097]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1098]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1099]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1100]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1101]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1102]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1103]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1104]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1105]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1106]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1107]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1108]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1109]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1110]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1111]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1112]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1113]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1114]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1115]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1116]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1117]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1118]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1119]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1120]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1121]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1122]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1123]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1124]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1125]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1126]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1127]), first, "AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1128]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1129]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1130]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1131]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1132]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1133]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1134]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1135]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1136]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1137]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1138]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1139]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1140]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1141]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1142]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1143]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1144]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1145]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1146]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1147]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1148]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1149]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1150]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1151]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1152]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1153]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1154]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1155]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1156]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1157]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1158]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1159]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1160]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1161]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1162]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1163]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1164]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1165]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1166]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1167]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1168]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1169]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1170]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1171]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1172]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1173]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1174]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1175]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1176]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1177]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1178]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1179]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1180]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1181]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1182]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1183]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1184]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1185]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1186]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1187]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1188]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1189]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1190]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1191]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1192]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1193]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1194]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1195]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1196]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1197]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1198]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1199]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1200]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1201]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1202]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1203]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1204]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1205]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1206]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1207]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1208]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1209]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1210]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1211]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1212]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1213]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1214]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1215]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1216]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1217]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1218]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1219]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1220]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1221]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1222]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1223]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1224]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1225]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1226]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1227]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1228]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1229]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1230]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1231]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1232]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1233]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1234]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1235]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1236]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1237]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1238]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1239]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1240]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1241]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1242]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1243]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1244]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1245]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1246]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1247]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1248]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1249]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1250]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1251]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1252]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1253]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1254]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1255]), first, "AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1256]), first, "AdamRiscv/reg_ex_mem.v", 22, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1257]), first, "AdamRiscv/reg_ex_mem.v", 22, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1258]), first, "AdamRiscv/reg_ex_mem.v", 22, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1259]), first, "AdamRiscv/reg_ex_mem.v", 22, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1260]), first, "AdamRiscv/reg_ex_mem.v", 22, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1261]), first, "AdamRiscv/reg_ex_mem.v", 23, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1262]), first, "AdamRiscv/reg_ex_mem.v", 24, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1263]), first, "AdamRiscv/reg_ex_mem.v", 25, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1264]), first, "AdamRiscv/reg_ex_mem.v", 26, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1265]), first, "AdamRiscv/reg_ex_mem.v", 26, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1266]), first, "AdamRiscv/reg_ex_mem.v", 27, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1299]), first, "AdamRiscv/reg_ex_mem.v", 28, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "AdamRiscv/reg_ex_mem.v", 28, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1301]), first, "AdamRiscv/reg_ex_mem.v", 28, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2040]), first, "AdamRiscv/reg_ex_mem.v", 32, 0, ".adam_riscv.u_reg_ex_mem", "v_line/reg_ex_mem", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2041]), first, "AdamRiscv/reg_ex_mem.v", 45, 0, ".adam_riscv.u_reg_ex_mem", "v_line/reg_ex_mem", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "AdamRiscv/stage_mem.v", 4, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "AdamRiscv/stage_mem.v", 5, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1059]), first, "AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1060]), first, "AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1061]), first, "AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1062]), first, "AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1063]), first, "AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1264]), first, "AdamRiscv/stage_mem.v", 8, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1265]), first, "AdamRiscv/stage_mem.v", 8, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "AdamRiscv/stage_mem.v", 9, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "wb_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "AdamRiscv/stage_mem.v", 9, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "wb_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1266]), first, "AdamRiscv/stage_mem.v", 10, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1064]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1065]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1066]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1067]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1068]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1069]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1070]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1071]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1072]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1073]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1074]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1075]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1076]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1077]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1078]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1079]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1080]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1081]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1082]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1083]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1084]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1085]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1086]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1087]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1088]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1089]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1090]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1091]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1092]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1093]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1094]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1095]), first, "AdamRiscv/stage_mem.v", 11, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1096]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1097]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1098]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1099]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1100]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1101]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1102]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1103]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1104]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1105]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1106]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1107]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1108]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1109]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1110]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1111]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1112]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1113]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1114]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1115]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1116]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1117]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1118]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1119]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1120]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1121]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1122]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1123]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1124]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1125]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1126]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1127]), first, "AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1261]), first, "AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1263]), first, "AdamRiscv/stage_mem.v", 14, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1299]), first, "AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1301]), first, "AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1302]), first, "AdamRiscv/stage_mem.v", 17, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "forward_data");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1267]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1268]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1269]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1270]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1271]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1272]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1273]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1274]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1275]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1276]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1277]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1278]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1279]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1280]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1281]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1282]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1283]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1284]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1285]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1286]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1287]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1288]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1289]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1290]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1291]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1292]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1293]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1294]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1295]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1296]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1297]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1298]), first, "AdamRiscv/stage_mem.v", 21, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2042]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2043]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2044]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2045]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2046]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2047]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2048]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2049]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2050]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2051]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2052]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2053]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2054]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2055]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2056]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2057]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2058]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2059]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2060]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2061]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2062]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2063]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2064]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2065]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2066]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2067]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2068]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2069]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2070]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2071]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2072]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2073]), first, "AdamRiscv/stage_mem.v", 24, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2074]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2075]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2076]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2077]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2078]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2079]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2080]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2081]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2082]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2083]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2084]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2085]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2086]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2087]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2088]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2089]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2090]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2091]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2092]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2093]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2094]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2095]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2096]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2097]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2098]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2099]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2100]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2101]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2102]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2103]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2104]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2105]), first, "AdamRiscv/stage_mem.v", 25, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "AdamRiscv/data_memory.v", 4, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "AdamRiscv/data_memory.v", 5, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1266]), first, "AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "mst_or_mvtr");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1096]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1097]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1098]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1099]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1100]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1101]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1102]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1103]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1104]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1105]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1106]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1107]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1108]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1109]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1110]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1111]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1112]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1113]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1114]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1115]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1116]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1117]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1118]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1119]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1120]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1121]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1122]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1123]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1124]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1125]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1126]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1127]), first, "AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2042]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2043]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2044]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2045]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2046]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2047]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2048]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2049]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2050]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2051]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2052]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2053]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2054]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2055]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2056]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2057]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2058]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2059]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2060]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2061]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2062]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2063]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2064]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2065]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2066]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2067]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2068]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2069]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2070]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2071]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2072]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2073]), first, "AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1261]), first, "AdamRiscv/data_memory.v", 9, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_en_mem");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1263]), first, "AdamRiscv/data_memory.v", 10, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_en_mem");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1299]), first, "AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "byte_sel[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "byte_sel[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2074]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2075]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2076]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2077]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2078]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2079]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2080]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2081]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2082]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2083]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2084]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2085]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2086]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2087]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2088]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2089]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2090]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2091]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2092]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2093]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2094]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2095]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2096]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2097]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2098]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2099]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2100]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2101]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2102]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2103]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2104]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2105]), first, "AdamRiscv/data_memory.v", 12, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2106]), first, "AdamRiscv/data_memory.v", 34, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_line/data_memory", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2107]), first, "AdamRiscv/data_memory.v", 40, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_line/data_memory", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2108]), first, "AdamRiscv/data_memory.v", 43, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_line/data_memory", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2109]), first, "AdamRiscv/data_memory.v", 33, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_line/data_memory", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "AdamRiscv/reg_mem_wb.v", 2, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "AdamRiscv/reg_mem_wb.v", 3, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1267]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1268]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1269]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1270]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1271]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1272]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1273]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1274]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1275]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1276]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1277]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1278]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1279]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1280]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1281]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1282]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1283]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1284]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1285]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1286]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1287]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1288]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1289]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1290]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1291]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1292]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1293]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1294]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1295]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1296]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1297]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1298]), first, "AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1096]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1097]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1098]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1099]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1100]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1101]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1102]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1103]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1104]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1105]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1106]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1107]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1108]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1109]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1110]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1111]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1112]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1113]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1114]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1115]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1116]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1117]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1118]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1119]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1120]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1121]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1122]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1123]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1124]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1125]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1126]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1127]), first, "AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1128]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1129]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1130]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1131]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1132]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1133]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1134]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1135]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1136]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1137]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1138]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1139]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1140]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1141]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1142]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1143]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1144]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1145]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1146]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1147]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1148]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1149]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1150]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1151]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1152]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1153]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1154]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1155]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1156]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1157]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1158]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1159]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1160]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1161]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1162]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1163]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1164]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1165]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1166]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1167]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1168]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1169]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1170]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1171]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1172]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1173]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1174]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1175]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1176]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1177]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1178]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1179]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1180]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1181]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1182]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1183]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1184]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1185]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1186]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1187]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1188]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1189]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1190]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1191]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1192]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1193]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1194]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1195]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1196]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1197]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1198]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1199]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1200]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1201]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1202]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1203]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1204]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1205]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1206]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1207]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1208]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1209]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1210]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1211]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1212]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1213]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1214]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1215]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1216]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1217]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1218]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1219]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1220]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1221]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1222]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1223]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1224]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1225]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1226]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1227]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1228]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1229]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1230]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1231]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1232]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1233]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1234]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1235]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1236]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1237]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1238]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1239]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1240]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1241]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1242]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1243]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1244]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1245]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1246]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1247]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1248]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1249]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1250]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1251]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1252]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1253]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1254]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1255]), first, "AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1256]), first, "AdamRiscv/reg_mem_wb.v", 7, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1257]), first, "AdamRiscv/reg_mem_wb.v", 7, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1258]), first, "AdamRiscv/reg_mem_wb.v", 7, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1259]), first, "AdamRiscv/reg_mem_wb.v", 7, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1260]), first, "AdamRiscv/reg_mem_wb.v", 7, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1262]), first, "AdamRiscv/reg_mem_wb.v", 8, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1264]), first, "AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1265]), first, "AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1303]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1304]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1305]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1306]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1307]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1308]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1309]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1310]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1311]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1312]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1313]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1314]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1315]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1316]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1317]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1318]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1319]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1320]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1321]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1322]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1323]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1324]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1325]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1326]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1327]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1328]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1329]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1330]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1331]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1332]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1333]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1334]), first, "AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1335]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1336]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1337]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1338]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1339]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1340]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1341]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1342]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1343]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1344]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1345]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1346]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1347]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1348]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1349]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1350]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1351]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1352]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1353]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1354]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1355]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1356]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1357]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1358]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1359]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1360]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1361]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1362]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1363]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1364]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1365]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1366]), first, "AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "AdamRiscv/reg_mem_wb.v", 13, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "AdamRiscv/reg_mem_wb.v", 13, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "AdamRiscv/reg_mem_wb.v", 13, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "AdamRiscv/reg_mem_wb.v", 13, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "AdamRiscv/reg_mem_wb.v", 13, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1367]), first, "AdamRiscv/reg_mem_wb.v", 14, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "AdamRiscv/reg_mem_wb.v", 15, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "AdamRiscv/reg_mem_wb.v", 15, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2110]), first, "AdamRiscv/reg_mem_wb.v", 19, 0, ".adam_riscv.u_reg_mem_wb", "v_line/reg_mem_wb", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2111]), first, "AdamRiscv/reg_mem_wb.v", 27, 0, ".adam_riscv.u_reg_mem_wb", "v_line/reg_mem_wb", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1303]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1304]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1305]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1306]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1307]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1308]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1309]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1310]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1311]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1312]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1313]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1314]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1315]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1316]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1317]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1318]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1319]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1320]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1321]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1322]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1323]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1324]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1325]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1326]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1327]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1328]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1329]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1330]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1331]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1332]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1333]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1334]), first, "AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1335]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1336]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1337]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1338]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1339]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1340]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1341]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1342]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1343]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1344]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1345]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1346]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1347]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1348]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1349]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1350]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1351]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1352]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1353]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1354]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1355]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1356]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1357]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1358]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1359]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1360]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1361]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1362]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1363]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1364]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1365]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1366]), first, "AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_matrix_o[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1367]), first, "AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "AdamRiscv/stage_wb.v", 6, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[32]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[33]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[34]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[35]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[36]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[37]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[38]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[39]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[40]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[41]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[42]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[43]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[44]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[45]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[46]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[47]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[48]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[49]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[50]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[51]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[52]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[53]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[54]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[55]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[56]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[57]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[58]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[59]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[60]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[61]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[62]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[63]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[64]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[65]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[66]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[67]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[68]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[69]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[70]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[71]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[72]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[73]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[74]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[75]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[76]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[77]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[78]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[79]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[80]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[81]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[82]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[83]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[84]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[85]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[86]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[87]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[88]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[89]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[90]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[91]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[92]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[93]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[94]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[95]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[96]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[97]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[98]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[99]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[100]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[101]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[102]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[103]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[104]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[105]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[106]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[107]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[108]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[109]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[110]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[111]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[112]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[113]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[114]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[115]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[116]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[117]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[118]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[119]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[120]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[121]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[122]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[123]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[124]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[125]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[126]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "AdamRiscv/stage_wb.v", 7, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_matrix_data[127]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "AdamRiscv/forwarding.v", 5, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "AdamRiscv/forwarding.v", 5, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "AdamRiscv/forwarding.v", 5, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "AdamRiscv/forwarding.v", 5, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "AdamRiscv/forwarding.v", 5, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "AdamRiscv/forwarding.v", 6, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "AdamRiscv/forwarding.v", 6, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "AdamRiscv/forwarding.v", 6, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "AdamRiscv/forwarding.v", 6, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "AdamRiscv/forwarding.v", 6, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1256]), first, "AdamRiscv/forwarding.v", 7, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1257]), first, "AdamRiscv/forwarding.v", 7, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1258]), first, "AdamRiscv/forwarding.v", 7, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1259]), first, "AdamRiscv/forwarding.v", 7, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1260]), first, "AdamRiscv/forwarding.v", 7, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "AdamRiscv/forwarding.v", 8, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "AdamRiscv/forwarding.v", 8, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "AdamRiscv/forwarding.v", 8, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "AdamRiscv/forwarding.v", 8, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "AdamRiscv/forwarding.v", 8, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1059]), first, "AdamRiscv/forwarding.v", 9, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1060]), first, "AdamRiscv/forwarding.v", 9, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1061]), first, "AdamRiscv/forwarding.v", 9, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1062]), first, "AdamRiscv/forwarding.v", 9, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1063]), first, "AdamRiscv/forwarding.v", 9, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1263]), first, "AdamRiscv/forwarding.v", 10, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1264]), first, "AdamRiscv/forwarding.v", 11, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1265]), first, "AdamRiscv/forwarding.v", 11, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "AdamRiscv/forwarding.v", 12, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_w_select[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "AdamRiscv/forwarding.v", 12, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_w_select[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "AdamRiscv/forwarding.v", 13, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1266]), first, "AdamRiscv/forwarding.v", 14, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rs2_r_select");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1053]), first, "AdamRiscv/forwarding.v", 16, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forwardA[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1054]), first, "AdamRiscv/forwarding.v", 16, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forwardA[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1055]), first, "AdamRiscv/forwarding.v", 17, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forwardB[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1056]), first, "AdamRiscv/forwarding.v", 17, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forwardB[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1057]), first, "AdamRiscv/forwarding.v", 18, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forwardM[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1058]), first, "AdamRiscv/forwarding.v", 18, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forwardM[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1302]), first, "AdamRiscv/forwarding.v", 20, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forward_data");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2112]), first, "AdamRiscv/forwarding.v", 24, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_hazard_a");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2113]), first, "AdamRiscv/forwarding.v", 25, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_hazard_b");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2114]), first, "AdamRiscv/forwarding.v", 26, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_hazard_m");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2115]), first, "AdamRiscv/forwarding.v", 27, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "mem_hazard_a");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2116]), first, "AdamRiscv/forwarding.v", 28, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "mem_hazard_b");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2117]), first, "AdamRiscv/forwarding.v", 29, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "mem_hazard_m");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2118]), first, "AdamRiscv/forwarding.v", 31, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "hazard_data_w");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2119]), first, "AdamRiscv/forwarding.v", 61, 0, ".adam_riscv.u_forwarding", "v_line/forwarding", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2120]), first, "AdamRiscv/forwarding.v", 63, 0, ".adam_riscv.u_forwarding", "v_line/forwarding", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2121]), first, "AdamRiscv/forwarding.v", 65, 0, ".adam_riscv.u_forwarding", "v_line/forwarding", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2122]), first, "AdamRiscv/forwarding.v", 67, 0, ".adam_riscv.u_forwarding", "v_line/forwarding", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "AdamRiscv/hazard_detection.v", 4, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_inst_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_inst_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_inst_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_inst_op[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_inst_op[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_inst_op[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_inst_op[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "AdamRiscv/hazard_detection.v", 6, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "AdamRiscv/hazard_detection.v", 6, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "AdamRiscv/hazard_detection.v", 6, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "AdamRiscv/hazard_detection.v", 7, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "AdamRiscv/hazard_detection.v", 7, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "AdamRiscv/hazard_detection.v", 7, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "AdamRiscv/hazard_detection.v", 7, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "AdamRiscv/hazard_detection.v", 7, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "AdamRiscv/hazard_detection.v", 8, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "AdamRiscv/hazard_detection.v", 8, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "AdamRiscv/hazard_detection.v", 8, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "AdamRiscv/hazard_detection.v", 8, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "AdamRiscv/hazard_detection.v", 8, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "AdamRiscv/hazard_detection.v", 9, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "AdamRiscv/hazard_detection.v", 9, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "AdamRiscv/hazard_detection.v", 9, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "AdamRiscv/hazard_detection.v", 10, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "AdamRiscv/hazard_detection.v", 10, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "AdamRiscv/hazard_detection.v", 10, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "AdamRiscv/hazard_detection.v", 10, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "AdamRiscv/hazard_detection.v", 10, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "AdamRiscv/hazard_detection.v", 11, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "br_ctrl");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "AdamRiscv/hazard_detection.v", 12, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "load_stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "AdamRiscv/hazard_detection.v", 13, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "flush");
}
