# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do CAPdiez_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAPdiez/CAPdiez.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CAPdiez
# -- Compiling architecture shape of CAPdiez
# vcom -93 -work work {C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAPdiez/z_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Z_1
# -- Compiling architecture shape of Z_1
# vcom -93 -work work {C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAPdiez/fulladd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdd
# -- Compiling architecture shape of FullAdd
# 
vsim work.capdiez
# vsim work.capdiez 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.capdiez(shape)
# Loading work.z_1(shape)
# Loading work.fulladd(shape)
wave create -driver freeze -pattern clock -initialvalue 0 -period 40ns -dutycycle 50 -starttime 0us -endtime 10us sim:/capdiez/PCLK
wave create -driver freeze -pattern constant -value 0 -starttime 0us -endtime 10us sim:/capdiez/rst
wave create -driver freeze -pattern constant -value 1 -starttime 0us -endtime 10us sim:/capdiez/HREF
wave create -driver freeze -pattern random -initialvalue 00000000 -period 40ns -random_type Uniform -seed 5 -range 7 0 -starttime 0us -endtime 10us sim:/capdiez/D_in
add wave -position end  sim:/capdiez/takeTurn
add wave -position end  sim:/capdiez/outCLK
wave edit invert -start 0ps -end 18373ps Edit:/capdiez/rst
wave edit invert -start 0ps -end 40000ps Edit:/capdiez/HREF
run -all
