{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566314514571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566314514580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 20 09:21:54 2019 " "Processing started: Tue Aug 20 09:21:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566314514580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566314514580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566314514580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566314515962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566314515962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-synth " "Found design unit 1: fulladder-synth" {  } { { "fulladder.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524764 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566314524764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4bits_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4bits_test-testbench " "Found design unit 1: fulladder4bits_test-testbench" {  } { { "fulladder4bits_test.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_test.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524772 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bits_test " "Found entity 1: fulladder4bits_test" {  } { { "fulladder4bits_test.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566314524772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4bits-synth " "Found design unit 1: fulladder4bits-synth" {  } { { "fulladder4bits.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524778 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bits " "Found entity 1: fulladder4bits" {  } { { "fulladder4bits.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566314524778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits_w_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4bits_w_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4bits_w_display-synth " "Found design unit 1: fulladder4bits_w_display-synth" {  } { { "fulladder4bits_w_display.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_w_display.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524785 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bits_w_display " "Found entity 1: fulladder4bits_w_display" {  } { { "fulladder4bits_w_display.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_w_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566314524785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "decoder.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524792 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566314524792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits_w_display_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4bits_w_display_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4bits_w_display_test-testbench " "Found design unit 1: fulladder4bits_w_display_test-testbench" {  } { { "fulladder4bits_w_display_test.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_w_display_test.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524799 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bits_w_display_test " "Found entity 1: fulladder4bits_w_display_test" {  } { { "fulladder4bits_w_display_test.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_w_display_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566314524799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566314524799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fulladder4bits_w_display " "Elaborating entity \"fulladder4bits_w_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566314524883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder4bits fulladder4bits:fulladder4bit " "Elaborating entity \"fulladder4bits\" for hierarchy \"fulladder4bits:fulladder4bit\"" {  } { { "fulladder4bits_w_display.vhd" "fulladder4bit" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_w_display.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566314524887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder4bits:fulladder4bit\|fulladder:bit0 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder4bits:fulladder4bit\|fulladder:bit0\"" {  } { { "fulladder4bits.vhd" "bit0" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566314524889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:display1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:display1\"" {  } { { "fulladder4bits_w_display.vhd" "display1" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_w_display.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566314524894 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Y2\[0\] VCC " "Pin \"Y2\[0\]\" is stuck at VCC" {  } { { "fulladder4bits_w_display.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_w_display.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566314525532 "|fulladder4bits_w_display|Y2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y2\[1\] VCC " "Pin \"Y2\[1\]\" is stuck at VCC" {  } { { "fulladder4bits_w_display.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_w_display.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566314525532 "|fulladder4bits_w_display|Y2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y2\[2\] VCC " "Pin \"Y2\[2\]\" is stuck at VCC" {  } { { "fulladder4bits_w_display.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_w_display.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566314525532 "|fulladder4bits_w_display|Y2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y2\[3\] VCC " "Pin \"Y2\[3\]\" is stuck at VCC" {  } { { "fulladder4bits_w_display.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_w_display.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566314525532 "|fulladder4bits_w_display|Y2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y2\[6\] VCC " "Pin \"Y2\[6\]\" is stuck at VCC" {  } { { "fulladder4bits_w_display.vhd" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab2 - Intro HDL/fulladder4bits_w_display.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566314525532 "|fulladder4bits_w_display|Y2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1566314525532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566314525606 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566314525969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566314525969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566314526027 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566314526027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566314526027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566314526027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566314526073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 20 09:22:06 2019 " "Processing ended: Tue Aug 20 09:22:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566314526073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566314526073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566314526073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566314526073 ""}
