-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlDownlinkSyncDemod\LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Synchronous_Enabled_128_Sample_Delay.vhd
-- Created: 2022-05-23 17:26:44
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Synchronous_Enabled_128_Sample_Delay
-- Source Path: ltehdlDownlinkSyncDemod/Sync Signal Search/PSS Searcher/Correlators/MovingAverage/Synchronous Enabled 
-- 128 Sample Delay
-- Hierarchy Level: 7
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_ltehdlDownlinkSyncDemod_pac.ALL;

ENTITY LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Synchronous_Enabled_128_Sample_Delay IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        dataIn                            :   IN    std_logic_vector(36 DOWNTO 0);  -- ufix37_En30
        en                                :   IN    std_logic;
        dataOut                           :   OUT   std_logic_vector(36 DOWNTO 0)  -- ufix37_En30
        );
END LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Synchronous_Enabled_128_Sample_Delay;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Synchronous_Enabled_128_Sample_Delay IS

  -- Signals
  SIGNAL dataIn_unsigned                  : unsigned(36 DOWNTO 0);  -- ufix37_En30
  SIGNAL Delay1_reg                       : vector_of_unsigned37(0 TO 127);  -- ufix37 [128]
  SIGNAL Delay1_out1                      : unsigned(36 DOWNTO 0);  -- ufix37_En30

BEGIN
  dataIn_unsigned <= unsigned(dataIn);

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_reg <= (OTHERS => to_unsigned(0, 37));
      ELSIF enb = '1' AND en = '1' THEN
        Delay1_reg(0) <= dataIn_unsigned;
        Delay1_reg(1 TO 127) <= Delay1_reg(0 TO 126);
      END IF;
    END IF;
  END PROCESS Delay1_process;

  Delay1_out1 <= Delay1_reg(127);

  dataOut <= std_logic_vector(Delay1_out1);

END rtl;

