From 500fababaae07da6345f7e281bf9b6060473b5b9 Mon Sep 17 00:00:00 2001
From: Philip Balister <philip@opensdr.com>
Date: Fri, 28 Oct 2016 15:28:04 -0400
Subject: [PATCH 3/3] e3xx: Add support for the Ettus Research E3XX family of
 USRP's.

Signed-off-by: Philip Balister <philip@opensdr.com>
---
 arch/arm/mach-zynq/Kconfig         |  20 +-
 board/ettus/e3xx/Makefile          |  24 +++
 board/ettus/e3xx/board.c           | 415 +++++++++++++++++++++++++++++++++++++
 board/ettus/e3xx/xil_io.h          |  13 ++
 configs/zynq_e3xx_1_defconfig      |  14 ++
 configs/zynq_e3xx_3_defconfig      |  14 ++
 include/configs/zynq_e3xx_1.h      |  30 +++
 include/configs/zynq_e3xx_3.h      |  31 +++
 include/configs/zynq_e3xx_common.h |  58 ++++++
 9 files changed, 617 insertions(+), 2 deletions(-)
 create mode 100644 board/ettus/e3xx/Makefile
 create mode 100644 board/ettus/e3xx/board.c
 create mode 100644 board/ettus/e3xx/xil_io.h
 create mode 100644 configs/zynq_e3xx_1_defconfig
 create mode 100644 configs/zynq_e3xx_3_defconfig
 create mode 100644 include/configs/zynq_e3xx_1.h
 create mode 100644 include/configs/zynq_e3xx_3.h
 create mode 100644 include/configs/zynq_e3xx_common.h

diff --git a/arch/arm/mach-zynq/Kconfig b/arch/arm/mach-zynq/Kconfig
index d396a13..593a1f4 100644
--- a/arch/arm/mach-zynq/Kconfig
+++ b/arch/arm/mach-zynq/Kconfig
@@ -12,6 +12,12 @@ choice
 	prompt "Xilinx Zynq board select"
 	default TARGET_ZYNQ_ZC702
 
+config TARGET_ETTUS_E3XX_1
+	bool "NI Ettus Research USRP E3xx (Speedgrade 1)"
+
+config TARGET_ETTUS_E3XX_3
+	bool "NI Ettus Research USRP E3xx (Speedgrade 3)"
+
 config TARGET_ZYNQ_ZED
 	bool "Zynq ZedBoard"
 
@@ -37,15 +43,25 @@ config TARGET_ZYNQ_ZYBO
 endchoice
 
 config SYS_BOARD
-	default "zynq"
+	default "zynq" if TARGET_ZYNQ_ZED || TARGET_ZYNQ_MICROZED \
+				  || TARGET_ZYNQ_PICOZED || TARGET_ZYNQ_ZC702 \
+				  || TARGET_ZYNQ_ZC706 || TARGET_ZYNQ_ZC70X \
+				  || TARGET_ZYNQ_ZC770
+	default "e3xx" if TARGET_ETTUS_E3XX_1 || TARGET_ETTUS_E3XX_3
 
 config SYS_VENDOR
-	default "xilinx"
+	default "xilinx" if TARGET_ZYNQ_ZED || TARGET_ZYNQ_MICROZED \
+				  || TARGET_ZYNQ_PICOZED || TARGET_ZYNQ_ZC702 \
+				  || TARGET_ZYNQ_ZC706 || TARGET_ZYNQ_ZC70X \
+				  || TARGET_ZYNQ_ZC770
+	default "ettus" if TARGET_ETTUS_E3XX_1 || TARGET_ETTUS_E3XX_3
 
 config SYS_SOC
 	default "zynq"
 
 config SYS_CONFIG_NAME
+	default "zynq_e3xx_1" if TARGET_ETTUS_E3XX_1
+	default "zynq_e3xx_3" if TARGET_ETTUS_E3XX_3
 	default "zynq_zed" if TARGET_ZYNQ_ZED
 	default "zynq_microzed" if TARGET_ZYNQ_MICROZED
 	default "zynq_picozed" if TARGET_ZYNQ_PICOZED
diff --git a/board/ettus/e3xx/Makefile b/board/ettus/e3xx/Makefile
new file mode 100644
index 0000000..bdd194f
--- /dev/null
+++ b/board/ettus/e3xx/Makefile
@@ -0,0 +1,24 @@
+#
+# (C) Copyright 2000-2006
+# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
+# (C) Copyright 2015
+# Moritz Fischer, National Instruments Corp, moritz.fischer@ettus.com
+#
+# SPDX-License-Identifier:	GPL-2.0+
+#
+
+obj-y	:= board.o
+
+hw-platform-$(CONFIG_TARGET_ETTUS_E3XX_1)		:= e3xx_hw_platform_1
+hw-platform-$(CONFIG_TARGET_ETTUS_E3XX_3)		:= e3xx_hw_platform_3
+
+init-objs := $(if $(wildcard $(srctree)/$(src)/$(hw-platform-y)/ps7_init_gpl.c),\
+	$(hw-platform-y)/ps7_init_gpl.o)
+
+obj-$(CONFIG_SPL_BUILD) += $(init-objs)
+
+# Suppress "warning: function declaration isn't a prototype"
+CFLAGS_REMOVE_ps7_init_gpl.o := -Wstrict-prototypes
+
+# To include xil_io.h
+CFLAGS_ps7_init_gpl.o := -I$(srctree)/$(src)
diff --git a/board/ettus/e3xx/board.c b/board/ettus/e3xx/board.c
new file mode 100644
index 0000000..cd1978c
--- /dev/null
+++ b/board/ettus/e3xx/board.c
@@ -0,0 +1,415 @@
+/*
+ * (C) Copyright 2012 Michal Simek <monstr@monstr.eu>
+ * (C) Copyright 2015 Moritz Fischer <moritz.fischer@ettus.com>
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#include <common.h>
+#include <fdtdec.h>
+#include <fpga.h>
+#include <mmc.h>
+#include <netdev.h>
+#include <i2c.h>
+#include <zynqpl.h>
+#include <asm/arch/hardware.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/gpio.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#if (defined(CONFIG_FPGA) && !defined(CONFIG_SPL_BUILD)) || \
+    (defined(CONFIG_SPL_FPGA_SUPPORT) && defined(CONFIG_SPL_BUILD))
+static xilinx_desc fpga;
+
+/* It can be done differently */
+static xilinx_desc fpga010 = XILINX_XC7Z010_DESC(0x10);
+static xilinx_desc fpga015 = XILINX_XC7Z015_DESC(0x15);
+static xilinx_desc fpga020 = XILINX_XC7Z020_DESC(0x20);
+static xilinx_desc fpga030 = XILINX_XC7Z030_DESC(0x30);
+static xilinx_desc fpga035 = XILINX_XC7Z035_DESC(0x35);
+static xilinx_desc fpga045 = XILINX_XC7Z045_DESC(0x45);
+static xilinx_desc fpga100 = XILINX_XC7Z100_DESC(0x100);
+#endif
+
+#define E3XX_I2C_DB_EEPROM_ADDR 0x50
+#define E3XX_I2C_MB_EEPROM_ADDR 0x51
+
+#define E3XX_MB_SERIAL_LEN 8
+#define E3XX_MB_NAME_LEN 32
+
+struct e3xx_db_eeprom_map {
+	u16 data_version_major;
+	u16 data_version_minor;
+	u16 hw_product;
+	u16 hw_revision;
+	u8 serial[8];
+	u8 pad[12];
+};
+
+struct e3xx_mb_eeprom_map {
+	u16 data_version_major;
+	u16 data_version_minor;
+	u8 mac_addr[6];
+	u16 hw_product;
+	u16 hw_revision;
+	u8 serial[E3XX_MB_SERIAL_LEN];
+	u8 pad[20 - E3XX_MB_SERIAL_LEN];
+	u8 user_name[E3XX_MB_NAME_LEN];
+};
+
+#define DB_ID_E310	0x0110
+#define DB_ID_E330	0x1110
+
+#define MB_ID_E3XX_OLD 0x77d2
+#define MB_ID_E3XX_NEW 0x77d3
+
+static const u8 e3xx_mb_speedgrades[] = {
+	[MB_ID_E3XX_OLD] = 1,
+	[MB_ID_E3XX_NEW] = 3,
+};
+
+static void setup_i2c(void)
+{
+	i2c_init(0, 0);
+	i2c_set_bus_num(0);
+}
+
+#ifdef CONFIG_ZYNQ_E3XX_MEM_TEST
+/* Memory test with two parts:
+ * 1) Check data bits are valid
+ * 2) Write a test pattern to RAM and check the read back values. This should
+ * catch bad / stuck address lines.
+ */
+static const u32 test_patterns[7] = {0x5555AAAA, 0xAAAA5555, 0x5A5AA5A5,
+				0xA5A55A5A, 0xF0F00F0F, 0x0F0FF0F0, 0x0000FFFF};
+
+static int mem_test(u32 start, u32 size)
+{
+	u32 *address;
+	u32 i;
+
+	return 0;
+
+	/* Walking 1s pattern on a single address */
+	address = (u32 *)start;
+	for (i = 0; i < 8*sizeof(u32); i++) {
+		*address = 1 << i;
+		if (*address != 1 << i)
+			return -1;
+	}
+
+	/* Check test pattern */
+	for (i = start; i < size/sizeof(u32); i++) {
+		if (address[i] != test_patterns[i & 0x7])
+			return -1;
+	}
+
+	return 0;
+}
+#endif /* CONFIG_ZYNQ_E3XX_MEM_TEST */
+
+#define BOARD_SWITCH_GPIO 63
+#define BOARD_SAFE_GPIO 64
+
+static int board_set_db_mux_gpio(int is_safe, int is_e33x)
+{
+	int err;
+
+	err = gpio_request(BOARD_SWITCH_GPIO,
+			   "board_switch_gpio");
+	if (err) {
+		printf("Could not get db_mux_gpio(0)\n");
+		return err;
+	}
+
+	gpio_direction_output(BOARD_SWITCH_GPIO, is_e33x);
+
+	gpio_free(BOARD_SWITCH_GPIO);
+
+	err = gpio_request(BOARD_SAFE_GPIO,
+			   "board_safe_gpio");
+	if (err) {
+		printf("Could not get db_mux_gpio(1)\n");
+		return err;
+	}
+
+	gpio_direction_output(BOARD_SAFE_GPIO, is_safe);
+
+	gpio_free(BOARD_SAFE_GPIO);
+
+	return 0;
+}
+
+static inline char num_to_letter_rev(char x)
+{
+	return (char) ('A' + x);
+}
+
+static void identify_products(void)
+{
+	u8 db_buf[sizeof(struct e3xx_db_eeprom_map)];
+	u8 mb_buf[sizeof(struct e3xx_mb_eeprom_map)];
+	u16 mb, mb_rev, db, db_rev;
+	u8 speedgrade;
+	char mstr[20];
+
+	struct e3xx_db_eeprom_map *db_map =
+		(struct e3xx_db_eeprom_map *)&db_buf[0];
+
+	struct e3xx_mb_eeprom_map *mb_map =
+		(struct e3xx_mb_eeprom_map *)&mb_buf[0];
+
+	setup_i2c();
+
+	if (i2c_probe(E3XX_I2C_MB_EEPROM_ADDR) != 0) {
+		printf("Couldn't find i2c mb eeprom\n");
+		return;
+	};
+
+	if (i2c_read(E3XX_I2C_MB_EEPROM_ADDR, 0, 1, mb_buf,
+		     sizeof(*mb_map))) {
+		printf("i2c mb eeprom read failed\n");
+	};
+	mb = ntohs(mb_map->hw_product);
+	mb_rev = ntohs(mb_map->hw_revision);
+
+	if (i2c_probe(E3XX_I2C_DB_EEPROM_ADDR) != 0) {
+		printf("Couldn't find i2c db eeprom\n");
+		return;
+	};
+
+	if (i2c_read(E3XX_I2C_DB_EEPROM_ADDR, 0, 2, db_buf,
+		     sizeof(*db_map))) {
+		printf("i2c db eeprom read failed\n");
+	};
+	db = ntohs(db_map->hw_product);
+	db_rev = ntohs(db_map->hw_revision);
+
+	/* print out motherboard info */
+	if (mb == MB_ID_E3XX_OLD) {
+		printf("MB: Found E3XX Rev%c - Speedgrade %u\n",
+		       num_to_letter_rev(mb_rev),
+		       e3xx_mb_speedgrades[MB_ID_E3XX_OLD]);
+		speedgrade = e3xx_mb_speedgrades[MB_ID_E3XX_OLD];
+	} else if (mb == MB_ID_E3XX_NEW) {
+		printf("MB: Found E3XX Rev%c - Speedgrade %u\n",
+		       num_to_letter_rev(mb_rev),
+		       e3xx_mb_speedgrades[MB_ID_E3XX_NEW]);
+		speedgrade = e3xx_mb_speedgrades[MB_ID_E3XX_NEW];
+	} else {
+		speedgrade = 0;
+		printf("*** Found unknown motherboard, please update sd card ***\n");
+		setenv("devicetree_image", "uImage-zynq-e3xx-factory.dtb");
+	}
+
+	/* print out daughterboard info and select correct image */
+	if (speedgrade == 1) {
+		if (db == DB_ID_E310) {
+			setenv("devicetree_image", "uImage-zynq-e31x-1.dtb");
+			printf("DB: Found E310 MIMO XCVR Rev%c\n",
+			       num_to_letter_rev(db_rev));
+			board_set_db_mux_gpio(1, 0);
+		} else if (db == DB_ID_E330) {
+			setenv("devicetree_image", "uImage-zynq-e33x-1.dtb");
+			printf("DB: Found E330 MIMO RCVR Rev%c\n",
+			       num_to_letter_rev(db_rev));
+			board_set_db_mux_gpio(1, 1);
+		} else {
+			setenv("devicetree_image", "uImage-zynq-e3xx-factory.dtb");
+			printf("*** Found unknown daughterboard, 0x%04x please update sd card ***\n", db);
+			board_set_db_mux_gpio(0, 0);
+		}
+	} else if (speedgrade == 3) {
+		if (db == DB_ID_E310) {
+			setenv("devicetree_image", "uImage-zynq-e31x-3.dtb");
+			printf("DB: Found E310 MIMO XCVR Rev%c\n",
+			       num_to_letter_rev(db_rev));
+			board_set_db_mux_gpio(1, 0);
+		} else if (db == DB_ID_E330) {
+			setenv("devicetree_image", "uImage-zynq-e33x-3.dtb");
+			printf("DB: Found E330 MIMO RCVR Rev%c\n",
+			       num_to_letter_rev(db_rev));
+			board_set_db_mux_gpio(1, 1);
+		} else {
+			setenv("devicetree_image", "uImage-zynq-e3xx-factory.dtb");
+			printf("*** Found unknown daughterboard, 0x%04x please update sd card ***\n", db);
+			board_set_db_mux_gpio(0, 0);
+		}
+	}
+
+	/* grab mac address */
+	sprintf(mstr, "%0X:%0X:%0X:%0X:%0X:%0X", mb_map->mac_addr[0],
+		mb_map->mac_addr[1], mb_map->mac_addr[2], mb_map->mac_addr[3],
+		mb_map->mac_addr[4], mb_map->mac_addr[5]);
+	setenv("ethaddr", mstr);
+}
+
+
+int board_init(void)
+{
+#if (defined(CONFIG_FPGA) && !defined(CONFIG_SPL_BUILD)) || \
+    (defined(CONFIG_SPL_FPGA_SUPPORT) && defined(CONFIG_SPL_BUILD))
+	u32 idcode;
+
+	idcode = zynq_slcr_get_idcode();
+
+	switch (idcode) {
+	case XILINX_ZYNQ_7010:
+		fpga = fpga010;
+		break;
+	case XILINX_ZYNQ_7015:
+		fpga = fpga015;
+		break;
+	case XILINX_ZYNQ_7020:
+		fpga = fpga020;
+		break;
+	case XILINX_ZYNQ_7030:
+		fpga = fpga030;
+		break;
+	case XILINX_ZYNQ_7035:
+		fpga = fpga035;
+		break;
+	case XILINX_ZYNQ_7045:
+		fpga = fpga045;
+		break;
+	case XILINX_ZYNQ_7100:
+		fpga = fpga100;
+		break;
+	}
+#endif
+
+#if (defined(CONFIG_FPGA) && !defined(CONFIG_SPL_BUILD)) || \
+    (defined(CONFIG_SPL_FPGA_SUPPORT) && defined(CONFIG_SPL_BUILD))
+	fpga_init();
+	fpga_add(fpga_xilinx, &fpga);
+#endif
+
+	return 0;
+}
+
+int board_late_init(void)
+{
+	int err;
+
+	switch ((zynq_slcr_get_boot_mode()) & ZYNQ_BM_MASK) {
+	case ZYNQ_BM_NOR:
+		setenv("modeboot", "norboot");
+		break;
+	case ZYNQ_BM_SD:
+		setenv("modeboot", "sdboot");
+		break;
+	case ZYNQ_BM_JTAG:
+		setenv("modeboot", "jtagboot");
+		break;
+	default:
+		setenv("modeboot", "");
+		break;
+	}
+
+	identify_products();
+
+#ifdef CONFIG_ZYNQ_E3XX_MEM_TEST
+	printf("RAM test... ");
+
+	err = mem_test(CONFIG_ZYNQ_E3XX_MEM_TEST_START,
+		       CONFIG_ZYNQ_E3XX_MEM_TEST_SIZE);
+	if (err) {
+		printf("FAILED RAM TEST!\n");
+		setenv("bootdelay", "-1");
+	} else {
+		printf("PASSED RAM TEST!\n");
+	}
+#endif /* CONFIG_ZYNQ_E3XX_MEM_TEST */
+
+	return 0;
+}
+
+#ifdef CONFIG_DISPLAY_BOARDINFO
+int checkboard(void)
+{
+	puts("Board:\tNI Ettus Research USRP E3xx SDR\n");
+	return 0;
+}
+#endif
+
+int board_eth_init(bd_t *bis)
+{
+	u32 ret = 0;
+
+#ifdef CONFIG_XILINX_AXIEMAC
+	ret |= xilinx_axiemac_initialize(bis, XILINX_AXIEMAC_BASEADDR,
+						XILINX_AXIDMA_BASEADDR);
+#endif
+#ifdef CONFIG_XILINX_EMACLITE
+	u32 txpp = 0;
+	u32 rxpp = 0;
+# ifdef CONFIG_XILINX_EMACLITE_TX_PING_PONG
+	txpp = 1;
+# endif
+# ifdef CONFIG_XILINX_EMACLITE_RX_PING_PONG
+	rxpp = 1;
+# endif
+	ret |= xilinx_emaclite_initialize(bis, XILINX_EMACLITE_BASEADDR,
+			txpp, rxpp);
+#endif
+
+#if defined(CONFIG_ZYNQ_GEM)
+# if defined(CONFIG_ZYNQ_GEM0)
+	ret |= zynq_gem_initialize(bis, ZYNQ_GEM_BASEADDR0,
+				   CONFIG_ZYNQ_GEM_PHY_ADDR0,
+				   CONFIG_ZYNQ_GEM_EMIO0);
+# endif
+# if defined(CONFIG_ZYNQ_GEM1)
+	ret |= zynq_gem_initialize(bis, ZYNQ_GEM_BASEADDR1,
+				   CONFIG_ZYNQ_GEM_PHY_ADDR1,
+				   CONFIG_ZYNQ_GEM_EMIO1);
+# endif
+#endif
+	return ret;
+}
+
+#ifdef CONFIG_CMD_MMC
+int board_mmc_init(bd_t *bd)
+{
+	int ret = 0;
+
+#if defined(CONFIG_ZYNQ_SDHCI)
+# if defined(CONFIG_ZYNQ_SDHCI0)
+	ret = zynq_sdhci_init(ZYNQ_SDHCI_BASEADDR0);
+# endif
+# if defined(CONFIG_ZYNQ_SDHCI1)
+	ret |= zynq_sdhci_init(ZYNQ_SDHCI_BASEADDR1);
+# endif
+#endif
+	return ret;
+}
+#endif
+
+int dram_init(void)
+{
+#if CONFIG_IS_ENABLED(OF_CONTROL)
+	int node;
+	fdt_addr_t addr;
+	fdt_size_t size;
+	const void *blob = gd->fdt_blob;
+
+	node = fdt_node_offset_by_prop_value(blob, -1, "device_type",
+					     "memory", 7);
+	if (node == -FDT_ERR_NOTFOUND) {
+		debug("ZYNQ DRAM: Can't get memory node\n");
+		return -1;
+	}
+	addr = fdtdec_get_addr_size(blob, node, "reg", &size);
+	if (addr == FDT_ADDR_T_NONE || size == 0) {
+		debug("ZYNQ DRAM: Can't get base address or size\n");
+		return -1;
+	}
+	gd->ram_size = size;
+#else
+	gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
+#endif
+	zynq_ddrc_init();
+
+	return 0;
+}
diff --git a/board/ettus/e3xx/xil_io.h b/board/ettus/e3xx/xil_io.h
new file mode 100644
index 0000000..1eccf8d
--- /dev/null
+++ b/board/ettus/e3xx/xil_io.h
@@ -0,0 +1,13 @@
+/*
+ * SPDX-License-Identifier:    GPL-2.0+
+ */
+
+#ifndef XIL_IO_H           /* prevent circular inclusions */
+#define XIL_IO_H
+
+/*
+ * This empty file is here because ps7_init_gpl.c exported by hw project
+ * has #include "xil_io.h" line.
+ */
+
+#endif /* XIL_IO_H */
diff --git a/configs/zynq_e3xx_1_defconfig b/configs/zynq_e3xx_1_defconfig
new file mode 100644
index 0000000..7cc725d
--- /dev/null
+++ b/configs/zynq_e3xx_1_defconfig
@@ -0,0 +1,14 @@
+CONFIG_ARM=y
+CONFIG_ARCH_ZYNQ=y
+CONFIG_TARGET_ETTUS_E3XX_1=y
+CONFIG_DEFAULT_DEVICE_TREE="zynq-e3xx-1"
+CONFIG_SPL=y
+CONFIG_FIT=y
+CONFIG_FIT_VERBOSE=y
+CONFIG_FIT_SIGNATURE=y
+# CONFIG_CMD_IMLS is not set
+# CONFIG_CMD_FLASH is not set
+# CONFIG_CMD_SETEXPR is not set
+CONFIG_OF_EMBED=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_ZYNQ_SDHCI=y
diff --git a/configs/zynq_e3xx_3_defconfig b/configs/zynq_e3xx_3_defconfig
new file mode 100644
index 0000000..10bca63
--- /dev/null
+++ b/configs/zynq_e3xx_3_defconfig
@@ -0,0 +1,14 @@
+CONFIG_ARM=y
+CONFIG_ARCH_ZYNQ=y
+CONFIG_TARGET_ETTUS_E3XX_3=y
+CONFIG_DEFAULT_DEVICE_TREE="zynq-e3xx-3"
+CONFIG_SPL=y
+CONFIG_FIT=y
+CONFIG_FIT_VERBOSE=y
+CONFIG_FIT_SIGNATURE=y
+# CONFIG_CMD_IMLS is not set
+# CONFIG_CMD_FLASH is not set
+# CONFIG_CMD_SETEXPR is not set
+CONFIG_OF_EMBED=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_ZYNQ_SDHCI=y
diff --git a/include/configs/zynq_e3xx_1.h b/include/configs/zynq_e3xx_1.h
new file mode 100644
index 0000000..001daac
--- /dev/null
+++ b/include/configs/zynq_e3xx_1.h
@@ -0,0 +1,30 @@
+/*
+ * (C) Copyright 2013 Xilinx, Inc.
+ * (C) Copyright 2015 National Instruments Corp
+ *
+ * Configuration settings for the Ettus Research E3xx
+ * See zynq-common.h for Zynq common configs
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#ifndef __CONFIG_ZYNQ_E3XX_1_H
+#define __CONFIG_ZYNQ_E3XX_1_H
+
+#define CONFIG_SYS_SDRAM_SIZE		(1024 * 1024 * 1024)
+
+#define CONFIG_ZYNQ_SERIAL_UART0
+#define CONFIG_ZYNQ_GEM0
+#define CONFIG_ZYNQ_GEM_PHY_ADDR0	7
+
+#define CONFIG_SYS_NO_FLASH
+
+#define CONFIG_ZYNQ_USB
+#define CONFIG_ZYNQ_I2C0
+#define CONFIG_ZYNQ_EEPROM
+#define CONFIG_ZYNQ_BOOT_FREEBSD
+
+#include <configs/zynq-common.h>
+#include <configs/zynq_e3xx_common.h>
+
+#endif /* __CONFIG_ZYNQ_E3XX_1_H */
diff --git a/include/configs/zynq_e3xx_3.h b/include/configs/zynq_e3xx_3.h
new file mode 100644
index 0000000..550ff1c
--- /dev/null
+++ b/include/configs/zynq_e3xx_3.h
@@ -0,0 +1,31 @@
+/*
+ * (C) Copyright 2013 Xilinx, Inc.
+ * (C) Copyright 2015 National Instruments Corp
+ *
+ * Configuration settings for the Ettus Research E3xx
+ * See zynq-common.h for Zynq common configs
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#ifndef __CONFIG_ZYNQ_E3XX_3_H
+#define __CONFIG_ZYNQ_E3XX_3_H
+
+#define CONFIG_SYS_SDRAM_SIZE		(1024 * 1024 * 1024)
+
+#define CONFIG_ZYNQ_SERIAL_UART0
+#define CONFIG_ZYNQ_GEM0
+#define CONFIG_ZYNQ_GEM_PHY_ADDR0	7
+
+#define CONFIG_SYS_NO_FLASH
+
+#define CONFIG_ZYNQ_USB
+#define CONFIG_ZYNQ_I2C0
+#define CONFIG_ZYNQ_EEPROM
+#define CONFIG_ZYNQ_BOOT_FREEBSD
+
+#include <configs/zynq-common.h>
+#include <configs/zynq_e3xx_common.h>
+
+
+#endif /* __CONFIG_ZYNQ_E3XX_3_H */
diff --git a/include/configs/zynq_e3xx_common.h b/include/configs/zynq_e3xx_common.h
new file mode 100644
index 0000000..299dbc2
--- /dev/null
+++ b/include/configs/zynq_e3xx_common.h
@@ -0,0 +1,58 @@
+/*
+ * (C) Copyright 2015 National Instruments Corp
+ *
+ * Common Configuration settings for the Ettus Research E3xx
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#ifndef __CONFIG_ZYNQ_E3XX_COMMON_H
+#define __CONFIG_ZYNQ_E3XX_COMMON_H
+
+#define CONFIG_ZYNQ_E3XX_MEM_TEST
+#define CONFIG_ZYNQ_E3XX_MEM_TEST_START CONFIG_SYS_SDRAM_BASE
+#define CONFIG_ZYNQ_E3XX_MEM_TEST_SIZE 0x00001000
+
+/* we'll need to overridedefault zynq stuff */
+#ifdef CONFIG_EXTRA_ENV_SETTINGS
+#undef CONFIG_EXTRA_ENV_SETTINGS
+#endif
+
+#define CONFIG_EXTRA_ENV_SETTINGS	\
+	"kernel_image=uImage\0"	\
+	"kernel_load_address=0x2080000\0" \
+	"load_addr=0x2000000\0"		\
+	"devicetree_load_address=0x2000000\0"\
+	"fdt_high=0x20000000\0"		\
+	"initrd_high=0x20000000\0"	\
+	"loadbit_addr=0x100000\0"	\
+	"loadbit_size=0x3dbafc\0"	\
+	"bitstream_image=fpga.bin\0"	\
+	"bootargs=root=/dev/mmcblk0p2 rootwait ro earlycon\0" \
+	"bootenv=uEnv.txt\0" \
+	"loadbootenv=load mmc 0 ${load_addr} ${bootenv}\0" \
+	"importbootenv=echo Importing environment from mmc ...; " \
+		"env import -t -r $load_addr $filesize\0" \
+	"sdboot=echo Loading fpga image from SD to HW... && " \
+		"load mmc 0 ${loadbit_addr} ${bitstream_image} && " \
+		"fpga load 0 ${loadbit_addr} ${filesize}; " \
+		"if run loadbootenv; then " \
+			"echo Loaded environment from ${bootenv};" \
+			"run importbootenv;" \
+		"fi;" \
+		"echo Copying kernel from SD to RAM... && " \
+		"load mmc 0 ${kernel_load_address} ${kernel_image} && " \
+		"load mmc 0 ${devicetree_load_address} ${devicetree_image} && " \
+		"bootm ${kernel_load_address} - ${devicetree_load_address}\0" \
+	"jtagboot=echo TFTPing FIT to RAM... && " \
+		"tftpboot ${load_addr} ${fit_image} && " \
+		"bootm ${load_addr}\0" \
+	"usbboot=if usb start; then " \
+			"echo Copying FIT from USB to RAM... && " \
+			"load usb 0 ${load_addr} ${fit_image} && " \
+			"bootm ${load_addr}\0" \
+		"fi\0" \
+		DFU_ALT_INFO
+
+
+#endif /* __CONFIG_ZYNQ_E3XX_COMMON_H */
-- 
2.7.4

