# **RISC-V 5-Stage Pipeline Simulator**

![Python](https://img.shields.io/badge/Python-3.8+-blue.svg)
![License](https://img.shields.io/badge/License-MIT-green.svg)
![GUI](https://img.shields.io/badge/GUI-Tkinter-orange.svg)

A comprehensive educational simulator for the RISC-V 32-bit instruction set architecture with a 5-stage pipeline visualization. This tool helps students and developers understand pipeline hazards, forwarding, and the inner workings of a RISC-V CPU.

https://screenshot.png

---

## âœ¨ **Features**

### ğŸ¯ **Core Simulation**
- **5-Stage Pipeline:** IF (Instruction Fetch), ID (Decode), EX (Execute), MEM (Memory), WB (Write Back)
- **Full RV32I Support:** Implements all base integer instructions (R, I, S, B, J, U types)
- **Visual Pipeline:** Real-time visualization of instructions moving through pipeline stages
- **Step-by-Step Execution:** Run instructions one cycle at a time or at adjustable speeds
- **Hazard Detection:** Automatically detects and reports data and control hazards

### ğŸ“Š **Visualizations**
- **Register File:** Live view of all 32 registers (x0-x31)
- **Memory View:** Monitor memory contents during execution
- **Pipeline Stages:** See current instruction in each stage with detailed information
- **Statistics Panel:** Track cycles, instructions executed, hazards, and CPI

### ğŸ› ï¸ **Educational Tools**
- **Hazard Explanations:** Clear messages explaining detected hazards
- **Forwarding Visualization:** See forwarding paths in action
- **Cycle Counting:** Understand pipeline efficiency through CPI calculation
- **Instruction Table:** View all loaded instructions with PC and type information

---

## ğŸ—ï¸ **Architecture**

The simulator is built with a modular architecture:

```
riscv-simulator/
â”œâ”€â”€ cpu.py              # CPU core with pipeline stages
â”œâ”€â”€ memory.py           # Memory management
â”œâ”€â”€ alu.py              # Arithmetic Logic Unit operations
â”œâ”€â”€ hazard_detector.py  # Hazard detection and forwarding
â”œâ”€â”€ opcode.py           # Instruction encoding and types
â”œâ”€â”€ parser.py           # Assembly code parser
â”œâ”€â”€ simulator.py        # Main simulator orchestrator
â”œâ”€â”€ gui.py              # Tkinter-based user interface
â””â”€â”€ README.md           # This file
```

### **Key Components:**
- **CPU:** Manages the pipeline stages (IF, ID, EX, MEM, WB) and register file
- **Memory:** Simulates data memory with load/store operations
- **ALU:** Performs all arithmetic and logical operations
- **Hazard Detector:** Identifies data and control hazards, handles forwarding
- **Parser:** Converts assembly code to internal instruction format
- **GUI:** Provides visualization and user interaction

---

## ğŸš€ **Installation**

### **Prerequisites**
- Python 3.8 or higher
- Tkinter (usually comes with Python)

### **Quick Start**

Clone the repository:

```bash
git clone https://github.com/Geniunezaid/risc-v-simulator.git
cd risc-v-simulator
```

Run the simulator:

```bash
python main.py
```

---

## ğŸ’» **Usage**

### 1. **Writing Assembly Code**

Enter your RISC-V assembly code in the text editor:

```assembly
# Sample program with hazards
addi x1, x0, 10      # x1 = 10
addi x2, x0, 20      # x2 = 20
add  x3, x1, x2      # x3 = x1 + x2 (data hazard)
sub  x4, x3, x1      # x4 = x3 - x1 (data hazard)
sw   x4, 0(x0)       # Store x4 to memory
lw   x5, 0(x0)       # Load from memory (load-use hazard)
addi x6, x5, 5       # Use loaded value
beq  x3, x3, 8       # Branch (control hazard)
addi x7, x0, 100     # This may be skipped
```

### 2. **Loading and Running**
- **Load Program:** Parses and loads the assembly code  
- **Step:** Execute one pipeline cycle at a time  
- **Run:** Execute continuously at adjustable speed  
- **Reset:** Clear all state and start over  

### 3. **Understanding the Display**
- **Pipeline Stages:** Each stage shows the current instruction and relevant data  
- **Registers:** Watch values change in real-time (x0 is always 0)  
- **Memory:** See stored values at different addresses  
- **Statistics:** Monitor performance metrics  
- **Log:** Detailed execution trace with hazard notifications  

---

## ğŸ“š **Supported Instructions**

### **R-Type (Register-Register)**
add, sub, and, or, xor, sll, srl, sra, slt, sltu

### **I-Type (Immediate)**
addi, andi, ori, xori, slti, sltiu  
slli, srli, srai  
Loads: lw, lb, lh, lbu, lhu  
jalr

### **S-Type (Store)**
sw, sb, sh

### **B-Type (Branch)**
beq, bne, blt, bge, bltu, bgeu

### **J-Type (Jump)**
jal

### **U-Type (Upper Immediate)**
lui, auipc

---

## ğŸ” **Pipeline Hazards**

The simulator detects and explains three types of hazards:

### 1. **Data Hazards**
- **RAW (Read After Write):** When an instruction needs a value that hasn't been written yet  
- **Load-Use:** Load followed by an instruction using the loaded value  

### 2. **Control Hazards**
- **Branches and Jumps:** Instructions that change the PC  
- **Pipeline Flush:** Discards subsequent instructions when a branch is taken  

### 3. **Forwarding**
Handles many hazards without stalling:
- EX â†’ EX forwarding  
- MEM â†’ EX forwarding  

---

## ğŸ§ª **Example Programs**

### **Basic Arithmetic**
```assembly
addi x1, x0, 5
addi x2, x0, 3
add x3, x1, x2
sub x4, x1, x2
```

### **Memory Operations**
```assembly
addi x1, x0, 42
sw x1, 0(x0)
lw x2, 0(x0)
addi x3, x2, 10
```

### **Control Flow**
```assembly
addi x1, x0, 10
addi x2, x0, 20
loop:
  addi x1, x1, -1
  bne x1, x0, loop
```

---

## ğŸ“Š **Performance Metrics**
- **CPI (Cycles Per Instruction)**  
- **Total Cycles**  
- **Instructions Executed**  
- **Hazards Detected**  

---

## ğŸ§  **Learning Outcomes**
- RISC-V ISA  
- Pipeline interactions  
- Hazard detection and resolution  
- Forwarding techniques  
- Control flow impact  
- Memory basics  
- CPI & performance  

---

## ğŸ› **Known Limitations**
- Simplified memory (word-addressable)  
- No cache  
- Basic forwarding  
- No instruction stalling  
- Program size limited to 256 instructions  

---

## ğŸ”® **Future Enhancements**
- Cache simulation  
- Stalling support  
- Multi-cycle ops  
- Superscalar pipeline  
- OoO execution  
- Branch prediction  
- Save/load program state  
- Export traces  

---

## ğŸ¤ **Contributing**
Contributions welcome!  
1. Fork repository  
2. Create branch  
3. Commit changes  
4. Push  
5. Open PR  

---

## ğŸ“ **License**
MIT License â€“ see LICENSE file.

---

## ğŸ™ **Acknowledgments**
- RISC-V International  
- UC Berkeley  
- Open-source community  

---

## ğŸ“š **Resources**
- RISC-V Specification  
- Computer Organization and Design (P&H)  
- RISC-V Green Card  
