-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MotorCtrl_clockDividerThread is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    MotorCtrl_dividerCount_V_i : IN STD_LOGIC_VECTOR (31 downto 0);
    MotorCtrl_dividerCount_V_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    MotorCtrl_dividerCount_V_o_ap_vld : OUT STD_LOGIC;
    MotorCtrl_pwmClock_V : OUT STD_LOGIC_VECTOR (0 downto 0);
    MotorCtrl_pwmClock_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of MotorCtrl_clockDividerThread is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";

    signal tmp_5_fu_131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "010";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_23 : BOOLEAN;
    signal MotorCtrl_dividerCount_V_assig_fu_124_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_34 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);


begin




    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st2_fsm_1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                tmp_5_reg_137 <= tmp_5_fu_131_p2;
            end if;
        end if;
    end process;

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    MotorCtrl_dividerCount_V_assig_fu_124_p2 <= std_logic_vector(unsigned(MotorCtrl_dividerCount_V_i) + unsigned(ap_const_lv32_1));

    -- MotorCtrl_dividerCount_V_o assign process. --
    MotorCtrl_dividerCount_V_o_assign_proc : process(tmp_5_reg_137, ap_sig_cseq_ST_st2_fsm_1, MotorCtrl_dividerCount_V_assig_fu_124_p2, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((tmp_5_reg_137 = ap_const_lv1_0)))) then 
            MotorCtrl_dividerCount_V_o <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            MotorCtrl_dividerCount_V_o <= MotorCtrl_dividerCount_V_assig_fu_124_p2;
        else 
            MotorCtrl_dividerCount_V_o <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- MotorCtrl_dividerCount_V_o_ap_vld assign process. --
    MotorCtrl_dividerCount_V_o_ap_vld_assign_proc : process(tmp_5_reg_137, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((tmp_5_reg_137 = ap_const_lv1_0))))) then 
            MotorCtrl_dividerCount_V_o_ap_vld <= ap_const_logic_1;
        else 
            MotorCtrl_dividerCount_V_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    -- MotorCtrl_pwmClock_V assign process. --
    MotorCtrl_pwmClock_V_assign_proc : process(tmp_5_fu_131_p2, tmp_5_reg_137, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((tmp_5_reg_137 = ap_const_lv1_0)))) then 
            MotorCtrl_pwmClock_V <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_5_fu_131_p2 = ap_const_lv1_0))) then 
            MotorCtrl_pwmClock_V <= ap_const_lv1_0;
        else 
            MotorCtrl_pwmClock_V <= "X";
        end if; 
    end process;


    -- MotorCtrl_pwmClock_V_ap_vld assign process. --
    MotorCtrl_pwmClock_V_ap_vld_assign_proc : process(tmp_5_fu_131_p2, tmp_5_reg_137, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((tmp_5_reg_137 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_5_fu_131_p2 = ap_const_lv1_0)))) then 
            MotorCtrl_pwmClock_V_ap_vld <= ap_const_logic_1;
        else 
            MotorCtrl_pwmClock_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_23 assign process. --
    ap_sig_bdd_23_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_23 <= (ap_CS_fsm(1 downto 1) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_34 assign process. --
    ap_sig_bdd_34_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_34 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_23)
    begin
        if (ap_sig_bdd_23) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_34)
    begin
        if (ap_sig_bdd_34) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_5_fu_131_p2 <= "1" when (MotorCtrl_dividerCount_V_i = ap_const_lv32_19) else "0";
end behav;
