// Seed: 943660811
module module_0;
  tri0 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    output wire id_2
);
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    output wand id_1,
    output tri id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5
);
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
module module_3 (
    input supply0 id_0,
    output wand id_1,
    output wire id_2,
    input uwire id_3,
    input tri1 id_4,
    output wor id_5,
    input supply0 id_6
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  id_8(
      .id_0(id_4), .id_1(~id_5), .id_2(1), .id_3(id_1)
  );
endmodule
