multiline_comment|/*&n; *&t;linux/arch/i386/kernel/irq.c&n; *&n; *&t;Copyright (C) 1992, 1998 Linus Torvalds, Ingo Molnar&n; *&n; * This file contains the code used by various IRQ handling routines:&n; * asking for different IRQ&squot;s should be done through these routines&n; * instead of just grabbing them. Thus setups with different IRQ numbers&n; * shouldn&squot;t result in any weird surprises, and installing new handlers&n; * should be easier.&n; */
multiline_comment|/*&n; * IRQ&squot;s are in fact implemented a bit like signal handlers for the kernel.&n; * Naturally it&squot;s not a 1:1 relation, but there are similarities.&n; */
macro_line|#include &lt;linux/ptrace.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;linux/signal.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/timex.h&gt;
macro_line|#include &lt;linux/malloc.h&gt;
macro_line|#include &lt;linux/random.h&gt;
macro_line|#include &lt;linux/smp.h&gt;
macro_line|#include &lt;linux/tasks.h&gt;
macro_line|#include &lt;linux/smp_lock.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/bitops.h&gt;
macro_line|#include &lt;asm/smp.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/delay.h&gt;
macro_line|#include &quot;irq.h&quot;
DECL|variable|local_bh_count
r_int
r_int
id|local_bh_count
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|variable|local_irq_count
r_int
r_int
id|local_irq_count
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|variable|nmi_counter
id|atomic_t
id|nmi_counter
suffix:semicolon
multiline_comment|/*&n; * About the IO-APIC, the architecture is &squot;merged&squot; into our&n; * current irq architecture, seemlessly. (i hope). It is only&n; * visible through 8 more hardware interrupt lines, but otherwise&n; * drivers are unaffected. The main code is believed to be&n; * NR_IRQS-safe (nothing anymore thinks we have 16&n; * irq lines only), but there might be some places left ...&n; */
multiline_comment|/*&n; * This contains the irq mask for both 8259A irq controllers,&n; * and on SMP the extended IO-APIC IRQs 16-23. The IO-APIC&n; * uses this mask too, in probe_irq*().&n; *&n; * (0x0000ffff for NR_IRQS==16, 0x00ffffff for NR_IRQS=24)&n; */
DECL|variable|cached_irq_mask
r_static
r_int
r_int
id|cached_irq_mask
op_assign
(paren
l_int|1
op_lshift
id|NR_IRQS
)paren
op_minus
l_int|1
suffix:semicolon
DECL|macro|cached_21
mdefine_line|#define cached_21&t;((cached_irq_mask | io_apic_irqs) &amp; 0xff)
DECL|macro|cached_A1
mdefine_line|#define cached_A1&t;(((cached_irq_mask | io_apic_irqs) &gt;&gt; 8) &amp; 0xff)
DECL|variable|irq_controller_lock
id|spinlock_t
id|irq_controller_lock
suffix:semicolon
DECL|variable|irq_events
r_static
r_int
r_int
id|irq_events
(braket
id|NR_IRQS
)braket
op_assign
(brace
op_minus
l_int|1
comma
)brace
suffix:semicolon
DECL|variable|disabled_irq
r_static
r_int
id|disabled_irq
(braket
id|NR_IRQS
)braket
op_assign
(brace
l_int|0
comma
)brace
suffix:semicolon
macro_line|#ifdef __SMP__
DECL|variable|ipi_pending
r_static
r_int
id|ipi_pending
(braket
id|NR_IRQS
)braket
op_assign
(brace
l_int|0
comma
)brace
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n; * Not all IRQs can be routed through the IO-APIC, eg. on certain (older)&n; * boards the timer interrupt and sometimes the keyboard interrupt is&n; * not connected to any IO-APIC pin, it&squot;s fed to the CPU ExtInt IRQ line&n; * directly.&n; *&n; * Any &squot;1&squot; bit in this mask means the IRQ is routed through the IO-APIC.&n; * this &squot;mixed mode&squot; IRQ handling costs us one more branch in do_IRQ,&n; * but we have _much_ higher compatibility and robustness this way.&n; */
multiline_comment|/*&n; * Default to all normal IRQ&squot;s _not_ using the IO APIC.&n; *&n; * To get IO-APIC interrupts you should either:&n; *  - turn some of them into IO-APIC interrupts at runtime&n; *    with some magic system call interface.&n; *  - explicitly use irq 16-19 depending on which PCI irq&n; *    line your PCI controller uses.&n; */
DECL|variable|io_apic_irqs
r_int
r_int
id|io_apic_irqs
op_assign
l_int|0
suffix:semicolon
DECL|struct|hw_interrupt_type
r_struct
id|hw_interrupt_type
(brace
DECL|member|handle
r_void
(paren
op_star
id|handle
)paren
(paren
r_int
r_int
id|irq
comma
r_int
id|cpu
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
DECL|member|enable
r_void
(paren
op_star
id|enable
)paren
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
DECL|member|disable
r_void
(paren
op_star
id|disable
)paren
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
)brace
suffix:semicolon
r_static
r_void
id|do_8259A_IRQ
(paren
r_int
r_int
id|irq
comma
r_int
id|cpu
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
r_static
r_void
id|enable_8259A_irq
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
r_static
r_void
id|disable_8259A_irq
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
DECL|variable|i8259A_irq_type
r_static
r_struct
id|hw_interrupt_type
id|i8259A_irq_type
op_assign
(brace
id|do_8259A_IRQ
comma
id|enable_8259A_irq
comma
id|disable_8259A_irq
)brace
suffix:semicolon
macro_line|#ifdef __SMP__
r_static
r_void
id|do_ioapic_IRQ
(paren
r_int
r_int
id|irq
comma
r_int
id|cpu
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
r_static
r_void
id|enable_ioapic_irq
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
r_static
r_void
id|disable_ioapic_irq
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
DECL|variable|ioapic_irq_type
r_static
r_struct
id|hw_interrupt_type
id|ioapic_irq_type
op_assign
(brace
id|do_ioapic_IRQ
comma
id|enable_ioapic_irq
comma
id|disable_ioapic_irq
)brace
suffix:semicolon
macro_line|#endif
DECL|variable|irq_handles
r_struct
id|hw_interrupt_type
op_star
id|irq_handles
(braket
id|NR_IRQS
)braket
op_assign
(brace
(braket
l_int|0
dot
dot
dot
l_int|15
)braket
op_assign
op_amp
id|i8259A_irq_type
multiline_comment|/* standard ISA IRQs */
macro_line|#ifdef __SMP__
comma
(braket
l_int|16
dot
dot
dot
id|NR_IRQS
op_minus
l_int|1
)braket
op_assign
op_amp
id|ioapic_irq_type
multiline_comment|/* &squot;high&squot; PCI IRQs */
macro_line|#endif
)brace
suffix:semicolon
multiline_comment|/*&n; * These have to be protected by the irq controller spinlock&n; * before being called.&n; */
DECL|function|mask_8259A
r_static
r_inline
r_void
id|mask_8259A
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|cached_irq_mask
op_or_assign
l_int|1
op_lshift
id|irq
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_amp
l_int|8
)paren
(brace
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
)brace
r_else
(brace
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
)brace
)brace
DECL|function|unmask_8259A
r_static
r_inline
r_void
id|unmask_8259A
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|cached_irq_mask
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_amp
l_int|8
)paren
(brace
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
)brace
r_else
(brace
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
)brace
)brace
DECL|function|set_8259A_irq_mask
r_void
id|set_8259A_irq_mask
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
multiline_comment|/*&n;&t; * (it might happen that we see IRQ&gt;15 on a UP box, with SMP&n;&t; * emulation)&n;&t; */
r_if
c_cond
(paren
id|irq
OL
l_int|16
)paren
(brace
r_if
c_cond
(paren
id|irq
op_amp
l_int|8
)paren
(brace
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
)brace
r_else
(brace
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
)brace
)brace
)brace
DECL|function|unmask_generic_irq
r_void
id|unmask_generic_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
id|IO_APIC_IRQ
c_func
(paren
id|irq
)paren
)paren
id|enable_IO_APIC_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_else
(brace
id|cached_irq_mask
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
id|set_8259A_irq_mask
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * This builds up the IRQ handler stubs using some ugly macros in irq.h&n; *&n; * These macros create the low-level assembly IRQ routines that save&n; * register context and call do_IRQ(). do_IRQ() then does all the&n; * operations that are needed to keep the AT (or SMP IOAPIC)&n; * interrupt-controller happy.&n; */
id|BUILD_COMMON_IRQ
c_func
(paren
)paren
multiline_comment|/*&n; * ISA PIC or IO-APIC triggered (INTA-cycle or APIC) interrupts:&n; */
id|BUILD_IRQ
c_func
(paren
l_int|0
)paren
id|BUILD_IRQ
c_func
(paren
l_int|1
)paren
id|BUILD_IRQ
c_func
(paren
l_int|2
)paren
id|BUILD_IRQ
c_func
(paren
l_int|3
)paren
id|BUILD_IRQ
c_func
(paren
l_int|4
)paren
id|BUILD_IRQ
c_func
(paren
l_int|5
)paren
id|BUILD_IRQ
c_func
(paren
l_int|6
)paren
id|BUILD_IRQ
c_func
(paren
l_int|7
)paren
id|BUILD_IRQ
c_func
(paren
l_int|8
)paren
id|BUILD_IRQ
c_func
(paren
l_int|9
)paren
id|BUILD_IRQ
c_func
(paren
l_int|10
)paren
id|BUILD_IRQ
c_func
(paren
l_int|11
)paren
id|BUILD_IRQ
c_func
(paren
l_int|12
)paren
id|BUILD_IRQ
c_func
(paren
l_int|13
)paren
id|BUILD_IRQ
c_func
(paren
l_int|14
)paren
id|BUILD_IRQ
c_func
(paren
l_int|15
)paren
macro_line|#ifdef __SMP__
multiline_comment|/*&n; * The IO-APIC (present only in SMP boards) has 8 more hardware&n; * interrupt pins, for all of them we define an IRQ vector:&n; *&n; * raw PCI interrupts 0-3, basically these are the ones used&n; * heavily:&n; */
id|BUILD_IRQ
c_func
(paren
l_int|16
)paren
id|BUILD_IRQ
c_func
(paren
l_int|17
)paren
id|BUILD_IRQ
c_func
(paren
l_int|18
)paren
id|BUILD_IRQ
c_func
(paren
l_int|19
)paren
multiline_comment|/*&n; * [FIXME: anyone with 2 separate PCI buses and 2 IO-APICs, please&n; *&t;   speak up if problems and request experimental patches.&n; *         --mingo ]&n; */
multiline_comment|/*&n; * MIRQ (motherboard IRQ) interrupts 0-1:&n; */
id|BUILD_IRQ
c_func
(paren
l_int|20
)paren
id|BUILD_IRQ
c_func
(paren
l_int|21
)paren
multiline_comment|/*&n; * &squot;nondefined general purpose interrupt&squot;.&n; */
id|BUILD_IRQ
c_func
(paren
l_int|22
)paren
multiline_comment|/*&n; * optionally rerouted SMI interrupt:&n; */
id|BUILD_IRQ
c_func
(paren
l_int|23
)paren
multiline_comment|/*&n; * The following vectors are part of the Linux architecture, there&n; * is no hardware IRQ pin equivalent for them, they are triggered&n; * through the ICC by us (IPIs), via smp_message_pass():&n; */
id|BUILD_SMP_INTERRUPT
c_func
(paren
id|reschedule_interrupt
)paren
id|BUILD_SMP_INTERRUPT
c_func
(paren
id|invalidate_interrupt
)paren
id|BUILD_SMP_INTERRUPT
c_func
(paren
id|stop_cpu_interrupt
)paren
multiline_comment|/*&n; * every pentium local APIC has two &squot;local interrupts&squot;, with a&n; * soft-definable vector attached to both interrupts, one of&n; * which is a timer interrupt, the other one is error counter&n; * overflow. Linux uses the local APIC timer interrupt to get&n; * a much simpler SMP time architecture:&n; */
id|BUILD_SMP_TIMER_INTERRUPT
c_func
(paren
id|apic_timer_interrupt
)paren
macro_line|#endif
DECL|variable|interrupt
r_static
r_void
(paren
op_star
id|interrupt
(braket
id|NR_IRQS
)braket
)paren
(paren
r_void
)paren
op_assign
(brace
id|IRQ0_interrupt
comma
id|IRQ1_interrupt
comma
id|IRQ2_interrupt
comma
id|IRQ3_interrupt
comma
id|IRQ4_interrupt
comma
id|IRQ5_interrupt
comma
id|IRQ6_interrupt
comma
id|IRQ7_interrupt
comma
id|IRQ8_interrupt
comma
id|IRQ9_interrupt
comma
id|IRQ10_interrupt
comma
id|IRQ11_interrupt
comma
id|IRQ12_interrupt
comma
id|IRQ13_interrupt
comma
id|IRQ14_interrupt
comma
id|IRQ15_interrupt
macro_line|#ifdef __SMP__
comma
id|IRQ16_interrupt
comma
id|IRQ17_interrupt
comma
id|IRQ18_interrupt
comma
id|IRQ19_interrupt
comma
id|IRQ20_interrupt
comma
id|IRQ21_interrupt
comma
id|IRQ22_interrupt
comma
id|IRQ23_interrupt
macro_line|#endif
)brace
suffix:semicolon
multiline_comment|/*&n; * Initial irq handlers.&n; */
DECL|function|no_action
r_static
r_void
id|no_action
c_func
(paren
r_int
id|cpl
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
)brace
multiline_comment|/*&n; * Note that on a 486, we don&squot;t want to do a SIGFPE on an irq13&n; * as the irq is unreliable, and exception 16 works correctly&n; * (ie as explained in the intel literature). On a 386, you&n; * can&squot;t use exception 16 due to bad IBM design, so we have to&n; * rely on the less exact irq13.&n; *&n; * Careful.. Not only is IRQ13 unreliable, but it is also&n; * leads to races. IBM designers who came up with it should&n; * be shot.&n; */
DECL|function|math_error_irq
r_static
r_void
id|math_error_irq
c_func
(paren
r_int
id|cpl
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|outb
c_func
(paren
l_int|0
comma
l_int|0xF0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ignore_irq13
op_logical_or
op_logical_neg
id|boot_cpu_data.hard_math
)paren
r_return
suffix:semicolon
id|math_error
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|variable|irq13
r_static
r_struct
id|irqaction
id|irq13
op_assign
(brace
id|math_error_irq
comma
l_int|0
comma
l_int|0
comma
l_string|&quot;fpu&quot;
comma
l_int|NULL
comma
l_int|NULL
)brace
suffix:semicolon
multiline_comment|/*&n; * IRQ2 is cascade interrupt to second interrupt controller&n; */
DECL|variable|irq2
r_static
r_struct
id|irqaction
id|irq2
op_assign
(brace
id|no_action
comma
l_int|0
comma
l_int|0
comma
l_string|&quot;cascade&quot;
comma
l_int|NULL
comma
l_int|NULL
)brace
suffix:semicolon
DECL|variable|irq_action
r_static
r_struct
id|irqaction
op_star
id|irq_action
(braket
id|NR_IRQS
)braket
op_assign
(brace
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
macro_line|#ifdef __SMP__
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
macro_line|#endif
)brace
suffix:semicolon
DECL|function|get_irq_list
r_int
id|get_irq_list
c_func
(paren
r_char
op_star
id|buf
)paren
(brace
r_int
id|i
comma
id|j
suffix:semicolon
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
r_char
op_star
id|p
op_assign
id|buf
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;           &quot;
)paren
suffix:semicolon
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|smp_num_cpus
suffix:semicolon
id|j
op_increment
)paren
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;CPU%d       &quot;
comma
id|j
)paren
suffix:semicolon
op_star
id|p
op_increment
op_assign
l_char|&squot;&bslash;n&squot;
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|action
op_assign
id|irq_action
(braket
id|i
)braket
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|action
)paren
r_continue
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;%3d: &quot;
comma
id|i
)paren
suffix:semicolon
macro_line|#ifndef __SMP__
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;%10u &quot;
comma
id|kstat_irqs
c_func
(paren
id|i
)paren
)paren
suffix:semicolon
macro_line|#else
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|smp_num_cpus
suffix:semicolon
id|j
op_increment
)paren
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;%10u &quot;
comma
id|kstat.irqs
(braket
id|cpu_logical_map
c_func
(paren
id|j
)paren
)braket
(braket
id|i
)braket
)paren
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
id|IO_APIC_IRQ
c_func
(paren
id|i
)paren
)paren
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot; IO-APIC &quot;
)paren
suffix:semicolon
r_else
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;  XT PIC &quot;
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;  %s&quot;
comma
id|action-&gt;name
)paren
suffix:semicolon
r_for
c_loop
(paren
id|action
op_assign
id|action-&gt;next
suffix:semicolon
id|action
suffix:semicolon
id|action
op_assign
id|action-&gt;next
)paren
(brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;, %s&quot;
comma
id|action-&gt;name
)paren
suffix:semicolon
)brace
op_star
id|p
op_increment
op_assign
l_char|&squot;&bslash;n&squot;
suffix:semicolon
)brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;NMI: %10u&bslash;n&quot;
comma
id|atomic_read
c_func
(paren
op_amp
id|nmi_counter
)paren
)paren
suffix:semicolon
macro_line|#ifdef __SMP__
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;IPI: %10lu&bslash;n&quot;
comma
id|ipi_count
)paren
suffix:semicolon
macro_line|#endif&t;&t;
r_return
id|p
op_minus
id|buf
suffix:semicolon
)brace
multiline_comment|/*&n; * Global interrupt locks for SMP. Allow interrupts to come in on any&n; * CPU, yet make cli/sti act globally to protect critical regions..&n; */
macro_line|#ifdef __SMP__
DECL|variable|global_irq_holder
r_int
r_char
id|global_irq_holder
op_assign
id|NO_PROC_ID
suffix:semicolon
DECL|variable|global_irq_lock
r_int
r_volatile
r_int
id|global_irq_lock
suffix:semicolon
DECL|variable|global_irq_count
id|atomic_t
id|global_irq_count
suffix:semicolon
DECL|variable|global_bh_count
id|atomic_t
id|global_bh_count
suffix:semicolon
DECL|variable|global_bh_lock
id|atomic_t
id|global_bh_lock
suffix:semicolon
multiline_comment|/*&n; * &quot;global_cli()&quot; is a special case, in that it can hold the&n; * interrupts disabled for a longish time, and also because&n; * we may be doing TLB invalidates when holding the global&n; * IRQ lock for historical reasons. Thus we may need to check&n; * SMP invalidate events specially by hand here (but not in&n; * any normal spinlocks)&n; */
DECL|function|check_smp_invalidate
r_static
r_inline
r_void
id|check_smp_invalidate
c_func
(paren
r_int
id|cpu
)paren
(brace
r_if
c_cond
(paren
id|test_bit
c_func
(paren
id|cpu
comma
op_amp
id|smp_invalidate_needed
)paren
)paren
(brace
id|clear_bit
c_func
(paren
id|cpu
comma
op_amp
id|smp_invalidate_needed
)paren
suffix:semicolon
id|local_flush_tlb
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
DECL|function|show
r_static
r_void
id|show
c_func
(paren
r_char
op_star
id|str
)paren
(brace
r_int
id|i
suffix:semicolon
r_int
r_int
op_star
id|stack
suffix:semicolon
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;&bslash;n%s, CPU %d:&bslash;n&quot;
comma
id|str
comma
id|cpu
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;irq:  %d [%d %d]&bslash;n&quot;
comma
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
comma
id|local_irq_count
(braket
l_int|0
)braket
comma
id|local_irq_count
(braket
l_int|1
)braket
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;bh:   %d [%d %d]&bslash;n&quot;
comma
id|atomic_read
c_func
(paren
op_amp
id|global_bh_count
)paren
comma
id|local_bh_count
(braket
l_int|0
)braket
comma
id|local_bh_count
(braket
l_int|1
)braket
)paren
suffix:semicolon
id|stack
op_assign
(paren
r_int
r_int
op_star
)paren
op_amp
id|str
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|40
suffix:semicolon
id|i
suffix:semicolon
id|i
op_decrement
)paren
(brace
r_int
r_int
id|x
op_assign
op_star
op_increment
id|stack
suffix:semicolon
r_if
c_cond
(paren
id|x
OG
(paren
r_int
r_int
)paren
op_amp
id|init_task_union
op_logical_and
id|x
OL
(paren
r_int
r_int
)paren
op_amp
id|vsprintf
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;&lt;[%08lx]&gt; &quot;
comma
id|x
)paren
suffix:semicolon
)brace
)brace
)brace
DECL|macro|MAXCOUNT
mdefine_line|#define MAXCOUNT 100000000
DECL|function|wait_on_bh
r_static
r_inline
r_void
id|wait_on_bh
c_func
(paren
r_void
)paren
(brace
r_int
id|count
op_assign
id|MAXCOUNT
suffix:semicolon
r_do
(brace
r_if
c_cond
(paren
op_logical_neg
op_decrement
id|count
)paren
(brace
id|show
c_func
(paren
l_string|&quot;wait_on_bh&quot;
)paren
suffix:semicolon
id|count
op_assign
op_complement
l_int|0
suffix:semicolon
)brace
multiline_comment|/* nothing .. wait for the other bh&squot;s to go away */
)brace
r_while
c_loop
(paren
id|atomic_read
c_func
(paren
op_amp
id|global_bh_count
)paren
op_ne
l_int|0
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * I had a lockup scenario where a tight loop doing&n; * spin_unlock()/spin_lock() on CPU#1 was racing with&n; * spin_lock() on CPU#0. CPU#0 should have noticed spin_unlock(), but&n; * apparently the spin_unlock() information did not make it&n; * through to CPU#0 ... nasty, is this by design, do we have to limit&n; * &squot;memory update oscillation frequency&squot; artificially like here?&n; *&n; * Such &squot;high frequency update&squot; races can be avoided by careful design, but&n; * some of our major constructs like spinlocks use similar techniques,&n; * it would be nice to clarify this issue. Set this define to 0 if you&n; * want to check wether your system freezes. I suspect the delay done&n; * by SYNC_OTHER_CORES() is in correlation with &squot;snooping latency&squot;, but&n; * i thought that such things are guaranteed by design, since we use&n; * the &squot;LOCK&squot; prefix.&n; */
DECL|macro|SUSPECTED_CPU_OR_CHIPSET_BUG_WORKAROUND
mdefine_line|#define SUSPECTED_CPU_OR_CHIPSET_BUG_WORKAROUND 1
macro_line|#if SUSPECTED_CPU_OR_CHIPSET_BUG_WORKAROUND
DECL|macro|SYNC_OTHER_CORES
macro_line|# define SYNC_OTHER_CORES(x) udelay(x+1)
macro_line|#else
multiline_comment|/*&n; * We have to allow irqs to arrive between __sti and __cli&n; */
DECL|macro|SYNC_OTHER_CORES
macro_line|# define SYNC_OTHER_CORES(x) __asm__ __volatile__ (&quot;nop&quot;)
macro_line|#endif
DECL|function|wait_on_irq
r_static
r_inline
r_void
id|wait_on_irq
c_func
(paren
r_int
id|cpu
)paren
(brace
r_int
id|count
op_assign
id|MAXCOUNT
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
suffix:semicolon
)paren
(brace
multiline_comment|/*&n;&t;&t; * Wait until all interrupts are gone. Wait&n;&t;&t; * for bottom half handlers unless we&squot;re&n;&t;&t; * already executing in one..&n;&t;&t; */
r_if
c_cond
(paren
op_logical_neg
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
)paren
(brace
r_if
c_cond
(paren
id|local_bh_count
(braket
id|cpu
)braket
op_logical_or
op_logical_neg
id|atomic_read
c_func
(paren
op_amp
id|global_bh_count
)paren
)paren
r_break
suffix:semicolon
)brace
multiline_comment|/* Duh, we have to loop. Release the lock to avoid deadlocks */
id|clear_bit
c_func
(paren
l_int|0
comma
op_amp
id|global_irq_lock
)paren
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
suffix:semicolon
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
op_decrement
id|count
)paren
(brace
id|show
c_func
(paren
l_string|&quot;wait_on_irq&quot;
)paren
suffix:semicolon
id|count
op_assign
op_complement
l_int|0
suffix:semicolon
)brace
id|__sti
c_func
(paren
)paren
suffix:semicolon
id|SYNC_OTHER_CORES
c_func
(paren
id|cpu
)paren
suffix:semicolon
id|__cli
c_func
(paren
)paren
suffix:semicolon
id|check_smp_invalidate
c_func
(paren
id|cpu
)paren
suffix:semicolon
r_if
c_cond
(paren
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
)paren
r_continue
suffix:semicolon
r_if
c_cond
(paren
id|global_irq_lock
)paren
r_continue
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|local_bh_count
(braket
id|cpu
)braket
op_logical_and
id|atomic_read
c_func
(paren
op_amp
id|global_bh_count
)paren
)paren
r_continue
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|test_and_set_bit
c_func
(paren
l_int|0
comma
op_amp
id|global_irq_lock
)paren
)paren
r_break
suffix:semicolon
)brace
)brace
)brace
multiline_comment|/*&n; * This is called when we want to synchronize with&n; * bottom half handlers. We need to wait until&n; * no other CPU is executing any bottom half handler.&n; *&n; * Don&squot;t wait if we&squot;re already running in an interrupt&n; * context or are inside a bh handler.&n; */
DECL|function|synchronize_bh
r_void
id|synchronize_bh
c_func
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|atomic_read
c_func
(paren
op_amp
id|global_bh_count
)paren
op_logical_and
op_logical_neg
id|in_interrupt
c_func
(paren
)paren
)paren
id|wait_on_bh
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * This is called when we want to synchronize with&n; * interrupts. We may for example tell a device to&n; * stop sending interrupts: but to make sure there&n; * are no interrupts that are executing on another&n; * CPU we need to call this function.&n; */
DECL|function|synchronize_irq
r_void
id|synchronize_irq
c_func
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
)paren
(brace
multiline_comment|/* Stupid approach */
id|cli
c_func
(paren
)paren
suffix:semicolon
id|sti
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
DECL|function|get_irqlock
r_static
r_inline
r_void
id|get_irqlock
c_func
(paren
r_int
id|cpu
)paren
(brace
r_if
c_cond
(paren
id|test_and_set_bit
c_func
(paren
l_int|0
comma
op_amp
id|global_irq_lock
)paren
)paren
(brace
multiline_comment|/* do we already hold the lock? */
r_if
c_cond
(paren
(paren
r_int
r_char
)paren
id|cpu
op_eq
id|global_irq_holder
)paren
r_return
suffix:semicolon
multiline_comment|/* Uhhuh.. Somebody else got it. Wait.. */
r_do
(brace
r_do
(brace
id|check_smp_invalidate
c_func
(paren
id|cpu
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
id|test_bit
c_func
(paren
l_int|0
comma
op_amp
id|global_irq_lock
)paren
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
id|test_and_set_bit
c_func
(paren
l_int|0
comma
op_amp
id|global_irq_lock
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/* &n;&t; * We also to make sure that nobody else is running&n;&t; * in an interrupt context. &n;&t; */
id|wait_on_irq
c_func
(paren
id|cpu
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Ok, finally..&n;&t; */
id|global_irq_holder
op_assign
id|cpu
suffix:semicolon
)brace
DECL|macro|EFLAGS_IF_SHIFT
mdefine_line|#define EFLAGS_IF_SHIFT 9
multiline_comment|/*&n; * A global &quot;cli()&quot; while in an interrupt context&n; * turns into just a local cli(). Interrupts&n; * should use spinlocks for the (very unlikely)&n; * case that they ever want to protect against&n; * each other.&n; *&n; * If we already have local interrupts disabled,&n; * this will not turn a local disable into a&n; * global one (problems with spinlocks: this makes&n; * save_flags+cli+sti usable inside a spinlock).&n; */
DECL|function|__global_cli
r_void
id|__global_cli
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|__save_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
r_if
c_cond
(paren
id|flags
op_amp
(paren
l_int|1
op_lshift
id|EFLAGS_IF_SHIFT
)paren
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
id|__cli
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|local_irq_count
(braket
id|cpu
)braket
)paren
id|get_irqlock
c_func
(paren
id|cpu
)paren
suffix:semicolon
)brace
)brace
DECL|function|__global_sti
r_void
id|__global_sti
c_func
(paren
r_void
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|local_irq_count
(braket
id|cpu
)braket
)paren
id|release_irqlock
c_func
(paren
id|cpu
)paren
suffix:semicolon
id|__sti
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * SMP flags value to restore to:&n; * 0 - global cli&n; * 1 - global sti&n; * 2 - local cli&n; * 3 - local sti&n; */
DECL|function|__global_save_flags
r_int
r_int
id|__global_save_flags
c_func
(paren
r_void
)paren
(brace
r_int
id|retval
suffix:semicolon
r_int
id|local_enabled
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|__save_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
id|local_enabled
op_assign
(paren
id|flags
op_rshift
id|EFLAGS_IF_SHIFT
)paren
op_amp
l_int|1
suffix:semicolon
multiline_comment|/* default to local */
id|retval
op_assign
l_int|2
op_plus
id|local_enabled
suffix:semicolon
multiline_comment|/* check for global flags if we&squot;re not in an interrupt */
r_if
c_cond
(paren
op_logical_neg
id|local_irq_count
(braket
id|smp_processor_id
c_func
(paren
)paren
)braket
)paren
(brace
r_if
c_cond
(paren
id|local_enabled
)paren
id|retval
op_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|global_irq_holder
op_eq
(paren
r_int
r_char
)paren
id|smp_processor_id
c_func
(paren
)paren
)paren
id|retval
op_assign
l_int|0
suffix:semicolon
)brace
r_return
id|retval
suffix:semicolon
)brace
DECL|function|__global_restore_flags
r_void
id|__global_restore_flags
c_func
(paren
r_int
r_int
id|flags
)paren
(brace
r_switch
c_cond
(paren
id|flags
)paren
(brace
r_case
l_int|0
suffix:colon
id|__global_cli
c_func
(paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|__global_sti
c_func
(paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|__cli
c_func
(paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|__sti
c_func
(paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
l_string|&quot;global_restore_flags: %08lx (%08lx)&bslash;n&quot;
comma
id|flags
comma
(paren
op_amp
id|flags
)paren
(braket
op_minus
l_int|1
)braket
)paren
suffix:semicolon
)brace
)brace
macro_line|#endif
DECL|function|handle_IRQ_event
r_static
r_int
id|handle_IRQ_event
c_func
(paren
r_int
r_int
id|irq
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
r_int
id|status
suffix:semicolon
id|status
op_assign
l_int|0
suffix:semicolon
id|action
op_assign
op_star
(paren
id|irq
op_plus
id|irq_action
)paren
suffix:semicolon
r_if
c_cond
(paren
id|action
)paren
(brace
id|status
op_or_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|action-&gt;flags
op_amp
id|SA_INTERRUPT
)paren
)paren
id|__sti
c_func
(paren
)paren
suffix:semicolon
r_do
(brace
id|status
op_or_assign
id|action-&gt;flags
suffix:semicolon
id|action
op_member_access_from_pointer
id|handler
c_func
(paren
id|irq
comma
id|action-&gt;dev_id
comma
id|regs
)paren
suffix:semicolon
id|action
op_assign
id|action-&gt;next
suffix:semicolon
)brace
r_while
c_loop
(paren
id|action
)paren
suffix:semicolon
r_if
c_cond
(paren
id|status
op_amp
id|SA_SAMPLE_RANDOM
)paren
id|add_interrupt_randomness
c_func
(paren
id|irq
)paren
suffix:semicolon
id|__cli
c_func
(paren
)paren
suffix:semicolon
)brace
r_return
id|status
suffix:semicolon
)brace
DECL|function|disable_irq
r_void
id|disable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|irq_controller_lock
comma
id|flags
)paren
suffix:semicolon
id|irq_handles
(braket
id|irq
)braket
op_member_access_from_pointer
id|disable
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|irq_controller_lock
comma
id|flags
)paren
suffix:semicolon
id|synchronize_irq
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * disable/enable_irq() wait for all irq contexts to finish&n; * executing. Also it&squot;s recursive.&n; */
DECL|function|disable_8259A_irq
r_static
r_void
id|disable_8259A_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|disabled_irq
(braket
id|irq
)braket
op_increment
suffix:semicolon
id|cached_irq_mask
op_or_assign
l_int|1
op_lshift
id|irq
suffix:semicolon
id|set_8259A_irq_mask
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
macro_line|#ifdef __SMP__
DECL|function|disable_ioapic_irq
r_static
r_void
id|disable_ioapic_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|disabled_irq
(braket
id|irq
)braket
op_increment
suffix:semicolon
multiline_comment|/*&n;&t; * We do not disable IO-APIC irqs in hardware ...&n;&t; */
)brace
macro_line|#endif
DECL|function|enable_8259A_irq
r_void
id|enable_8259A_irq
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|irq_controller_lock
comma
id|flags
)paren
suffix:semicolon
r_if
c_cond
(paren
id|disabled_irq
(braket
id|irq
)braket
)paren
id|disabled_irq
(braket
id|irq
)braket
op_decrement
suffix:semicolon
r_else
(brace
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|irq_controller_lock
comma
id|flags
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|cached_irq_mask
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
id|set_8259A_irq_mask
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|irq_controller_lock
comma
id|flags
)paren
suffix:semicolon
)brace
macro_line|#ifdef __SMP__
DECL|function|enable_ioapic_irq
r_void
id|enable_ioapic_irq
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|flags
comma
id|should_handle_irq
suffix:semicolon
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|irq_controller_lock
comma
id|flags
)paren
suffix:semicolon
r_if
c_cond
(paren
id|disabled_irq
(braket
id|irq
)braket
)paren
id|disabled_irq
(braket
id|irq
)braket
op_decrement
suffix:semicolon
r_else
(brace
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|irq_controller_lock
comma
id|flags
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
macro_line|#if 0
multiline_comment|/*&n;&t; * In the SMP+IOAPIC case it might happen that there are an unspecified&n;&t; * number of pending IRQ events unhandled. These cases are very rare,&n;&t; * so we &squot;resend&squot; these IRQs via IPIs, to the same CPU. It&squot;s much&n;&t; * better to do it this way as thus we dont have to be aware of&n;&t; * &squot;pending&squot; interrupts in the IRQ path, except at this point.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
id|disabled_irq
(braket
id|irq
)braket
op_logical_and
id|irq_events
(braket
id|irq
)braket
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|ipi_pending
(braket
id|irq
)braket
)paren
(brace
id|ipi_pending
(braket
id|irq
)braket
op_assign
l_int|1
suffix:semicolon
op_decrement
id|irq_events
(braket
id|irq
)braket
suffix:semicolon
id|send_IPI
c_func
(paren
id|cpu
comma
id|IO_APIC_VECTOR
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
)brace
)brace
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|irq_controller_lock
comma
id|flags
)paren
suffix:semicolon
macro_line|#else
r_if
c_cond
(paren
op_logical_neg
id|disabled_irq
(braket
id|irq
)braket
op_logical_and
id|irq_events
(braket
id|irq
)braket
)paren
(brace
r_struct
id|pt_regs
id|regs
suffix:semicolon
multiline_comment|/* FIXME: these are fake currently */
id|disabled_irq
(braket
id|irq
)braket
op_increment
suffix:semicolon
id|hardirq_enter
c_func
(paren
id|cpu
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
id|release_irqlock
c_func
(paren
id|cpu
)paren
suffix:semicolon
r_while
c_loop
(paren
id|test_bit
c_func
(paren
l_int|0
comma
op_amp
id|global_irq_lock
)paren
)paren
id|mb
c_func
(paren
)paren
suffix:semicolon
id|again
suffix:colon
id|handle_IRQ_event
c_func
(paren
id|irq
comma
op_amp
id|regs
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
id|disabled_irq
(braket
id|irq
)braket
op_decrement
suffix:semicolon
id|should_handle_irq
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_decrement
id|irq_events
(braket
id|irq
)braket
op_logical_and
op_logical_neg
id|disabled_irq
(braket
id|irq
)braket
)paren
(brace
id|should_handle_irq
op_assign
l_int|1
suffix:semicolon
id|disabled_irq
(braket
id|irq
)braket
op_increment
suffix:semicolon
)brace
id|spin_unlock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
r_if
c_cond
(paren
id|should_handle_irq
)paren
r_goto
id|again
suffix:semicolon
id|irq_exit
c_func
(paren
id|cpu
comma
id|irq
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
r_else
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|irq_controller_lock
comma
id|flags
)paren
suffix:semicolon
macro_line|#endif
)brace
macro_line|#endif
DECL|function|enable_irq
r_void
id|enable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|irq_handles
(braket
id|irq
)braket
op_member_access_from_pointer
id|enable
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|function|make_8259A_irq
r_void
id|make_8259A_irq
(paren
r_int
r_int
id|irq
)paren
(brace
id|io_apic_irqs
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
id|irq_handles
(braket
id|irq
)braket
op_assign
op_amp
id|i8259A_irq_type
suffix:semicolon
id|disable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Careful! The 8259A is a fragile beast, it pretty&n; * much _has_ to be done exactly like this (mask it&n; * first, _then_ send the EOI, and the order of EOI&n; * to the two 8259s is important!&n; */
DECL|function|mask_and_ack_8259A
r_static
r_inline
r_void
id|mask_and_ack_8259A
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|spin_lock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
id|cached_irq_mask
op_or_assign
l_int|1
op_lshift
id|irq
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_amp
l_int|8
)paren
(brace
id|inb
c_func
(paren
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* DUMMY */
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x62
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* Specific EOI to cascade */
id|outb
c_func
(paren
l_int|0x20
comma
l_int|0xA0
)paren
suffix:semicolon
)brace
r_else
(brace
id|inb
c_func
(paren
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* DUMMY */
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x20
comma
l_int|0x20
)paren
suffix:semicolon
)brace
id|spin_unlock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
)brace
DECL|function|do_8259A_IRQ
r_static
r_void
id|do_8259A_IRQ
c_func
(paren
r_int
r_int
id|irq
comma
r_int
id|cpu
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|mask_and_ack_8259A
c_func
(paren
id|irq
)paren
suffix:semicolon
id|irq_enter
c_func
(paren
id|cpu
comma
id|irq
)paren
suffix:semicolon
r_if
c_cond
(paren
id|handle_IRQ_event
c_func
(paren
id|irq
comma
id|regs
)paren
)paren
(brace
id|spin_lock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
id|unmask_8259A
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
)brace
id|irq_exit
c_func
(paren
id|cpu
comma
id|irq
)paren
suffix:semicolon
)brace
macro_line|#ifdef __SMP__
DECL|function|do_ioapic_IRQ
r_static
r_void
id|do_ioapic_IRQ
c_func
(paren
r_int
r_int
id|irq
comma
r_int
id|cpu
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|should_handle_irq
op_assign
l_int|0
suffix:semicolon
id|ack_APIC_irq
c_func
(paren
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ipi_pending
(braket
id|irq
)braket
)paren
id|ipi_pending
(braket
id|irq
)braket
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|irq_events
(braket
id|irq
)braket
op_increment
op_logical_and
op_logical_neg
id|disabled_irq
(braket
id|irq
)braket
)paren
id|should_handle_irq
op_assign
l_int|1
suffix:semicolon
id|hardirq_enter
c_func
(paren
id|cpu
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
r_if
c_cond
(paren
id|should_handle_irq
)paren
(brace
r_while
c_loop
(paren
id|test_bit
c_func
(paren
l_int|0
comma
op_amp
id|global_irq_lock
)paren
)paren
id|mb
c_func
(paren
)paren
suffix:semicolon
id|again
suffix:colon
id|handle_IRQ_event
c_func
(paren
id|irq
comma
id|regs
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
id|should_handle_irq
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_decrement
id|irq_events
(braket
id|irq
)braket
op_logical_and
op_logical_neg
id|disabled_irq
(braket
id|irq
)braket
)paren
id|should_handle_irq
op_assign
l_int|1
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
r_if
c_cond
(paren
id|should_handle_irq
)paren
r_goto
id|again
suffix:semicolon
)brace
id|hardirq_exit
c_func
(paren
id|cpu
)paren
suffix:semicolon
id|release_irqlock
c_func
(paren
id|cpu
)paren
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/*&n; * do_IRQ handles all normal device IRQ&squot;s (the special&n; * SMP cross-CPU interrupts have their own specific&n; * handlers).&n; *&n; * the biggest change on SMP is the fact that we no more mask&n; * interrupts in hardware, please believe me, this is unavoidable,&n; * the hardware is largely message-oriented, i tried to force our&n; * state-driven irq handling scheme onto the IO-APIC, but no avail.&n; *&n; * so we soft-disable interrupts via &squot;event counters&squot;, the first &squot;incl&squot;&n; * will do the IRQ handling. This also has the nice side effect of increased&n; * overlapping ... i saw no driver problem so far.&n; */
DECL|function|do_IRQ
id|asmlinkage
r_void
id|do_IRQ
c_func
(paren
r_struct
id|pt_regs
id|regs
)paren
(brace
multiline_comment|/* &n;&t; * We ack quickly, we don&squot;t want the irq controller&n;&t; * thinking we&squot;re snobs just because some other CPU has&n;&t; * disabled global interrupts (we have already done the&n;&t; * INT_ACK cycles, it&squot;s too late to try to pretend to the&n;&t; * controller that we aren&squot;t taking the interrupt).&n;&t; *&n;&t; * 0 return value means that this irq is already being&n;&t; * handled by some other CPU. (or is disabled)&n;&t; */
r_int
r_int
id|irq
op_assign
id|regs.orig_eax
op_amp
l_int|0xff
suffix:semicolon
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
id|kstat.irqs
(braket
id|cpu
)braket
(braket
id|irq
)braket
op_increment
suffix:semicolon
id|irq_handles
(braket
id|irq
)braket
op_member_access_from_pointer
id|handle
c_func
(paren
id|irq
comma
id|cpu
comma
op_amp
id|regs
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * This should be conditional: we should really get&n;&t; * a return code from the irq handler to tell us&n;&t; * whether the handler wants us to do software bottom&n;&t; * half handling or not..&n;&t; */
r_if
c_cond
(paren
l_int|1
)paren
(brace
r_if
c_cond
(paren
id|bh_active
op_amp
id|bh_mask
)paren
id|do_bottom_half
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
DECL|function|setup_x86_irq
r_int
id|setup_x86_irq
c_func
(paren
r_int
r_int
id|irq
comma
r_struct
id|irqaction
op_star
r_new
)paren
(brace
r_int
id|shared
op_assign
l_int|0
suffix:semicolon
r_struct
id|irqaction
op_star
id|old
comma
op_star
op_star
id|p
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|p
op_assign
id|irq_action
op_plus
id|irq
suffix:semicolon
r_if
c_cond
(paren
(paren
id|old
op_assign
op_star
id|p
)paren
op_ne
l_int|NULL
)paren
(brace
multiline_comment|/* Can&squot;t share interrupts unless both agree to */
r_if
c_cond
(paren
op_logical_neg
(paren
id|old-&gt;flags
op_amp
r_new
op_member_access_from_pointer
id|flags
op_amp
id|SA_SHIRQ
)paren
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
multiline_comment|/* add new interrupt at end of irq queue */
r_do
(brace
id|p
op_assign
op_amp
id|old-&gt;next
suffix:semicolon
id|old
op_assign
op_star
id|p
suffix:semicolon
)brace
r_while
c_loop
(paren
id|old
)paren
suffix:semicolon
id|shared
op_assign
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
r_new
op_member_access_from_pointer
id|flags
op_amp
id|SA_SAMPLE_RANDOM
)paren
id|rand_initialize_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|save_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
id|cli
c_func
(paren
)paren
suffix:semicolon
op_star
id|p
op_assign
r_new
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|shared
)paren
(brace
id|spin_lock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
macro_line|#ifdef __SMP__
r_if
c_cond
(paren
id|IO_APIC_IRQ
c_func
(paren
id|irq
)paren
)paren
(brace
id|irq_handles
(braket
id|irq
)braket
op_assign
op_amp
id|ioapic_irq_type
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t; * First disable it in the 8259A:&n;&t;&t;&t; */
id|cached_irq_mask
op_or_assign
l_int|1
op_lshift
id|irq
suffix:semicolon
r_if
c_cond
(paren
id|irq
OL
l_int|16
)paren
id|set_8259A_irq_mask
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
macro_line|#endif
id|unmask_generic_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|irq_controller_lock
)paren
suffix:semicolon
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|request_irq
r_int
id|request_irq
c_func
(paren
r_int
r_int
id|irq
comma
r_void
(paren
op_star
id|handler
)paren
(paren
r_int
comma
r_void
op_star
comma
r_struct
id|pt_regs
op_star
)paren
comma
r_int
r_int
id|irqflags
comma
r_const
r_char
op_star
id|devname
comma
r_void
op_star
id|dev_id
)paren
(brace
r_int
id|retval
suffix:semicolon
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|NR_IRQS
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|handler
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|action
op_assign
(paren
r_struct
id|irqaction
op_star
)paren
id|kmalloc
c_func
(paren
r_sizeof
(paren
r_struct
id|irqaction
)paren
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|action
)paren
r_return
op_minus
id|ENOMEM
suffix:semicolon
id|action-&gt;handler
op_assign
id|handler
suffix:semicolon
id|action-&gt;flags
op_assign
id|irqflags
suffix:semicolon
id|action-&gt;mask
op_assign
l_int|0
suffix:semicolon
id|action-&gt;name
op_assign
id|devname
suffix:semicolon
id|action-&gt;next
op_assign
l_int|NULL
suffix:semicolon
id|action-&gt;dev_id
op_assign
id|dev_id
suffix:semicolon
id|retval
op_assign
id|setup_x86_irq
c_func
(paren
id|irq
comma
id|action
)paren
suffix:semicolon
r_if
c_cond
(paren
id|retval
)paren
id|kfree
c_func
(paren
id|action
)paren
suffix:semicolon
r_return
id|retval
suffix:semicolon
)brace
DECL|function|free_irq
r_void
id|free_irq
c_func
(paren
r_int
r_int
id|irq
comma
r_void
op_star
id|dev_id
)paren
(brace
r_struct
id|irqaction
op_star
id|action
comma
op_star
op_star
id|p
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|NR_IRQS
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Trying to free IRQ%d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_for
c_loop
(paren
id|p
op_assign
id|irq
op_plus
id|irq_action
suffix:semicolon
(paren
id|action
op_assign
op_star
id|p
)paren
op_ne
l_int|NULL
suffix:semicolon
id|p
op_assign
op_amp
id|action-&gt;next
)paren
(brace
r_if
c_cond
(paren
id|action-&gt;dev_id
op_ne
id|dev_id
)paren
r_continue
suffix:semicolon
multiline_comment|/* Found it - now free it */
id|save_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
id|cli
c_func
(paren
)paren
suffix:semicolon
op_star
id|p
op_assign
id|action-&gt;next
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
id|kfree
c_func
(paren
id|action
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;Trying to free free IRQ%d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * probing is always single threaded [FIXME: is this true?]&n; */
DECL|variable|probe_irqs
r_static
r_int
r_int
id|probe_irqs
(braket
id|NR_CPUS
)braket
(braket
id|NR_IRQS
)braket
suffix:semicolon
DECL|function|probe_irq_on
r_int
r_int
id|probe_irq_on
(paren
r_void
)paren
(brace
r_int
r_int
id|i
comma
id|j
comma
id|irqs
op_assign
l_int|0
suffix:semicolon
r_int
r_int
id|delay
suffix:semicolon
multiline_comment|/*&n;&t; * save current irq counts&n;&t; */
id|memcpy
c_func
(paren
id|probe_irqs
comma
id|kstat.irqs
comma
id|NR_CPUS
op_star
id|NR_IRQS
op_star
r_sizeof
(paren
r_int
)paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * first, enable any unassigned irqs&n;&t; */
r_for
c_loop
(paren
id|i
op_assign
id|NR_IRQS
op_minus
l_int|1
suffix:semicolon
id|i
OG
l_int|0
suffix:semicolon
id|i
op_decrement
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|irq_action
(braket
id|i
)braket
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|irq_controller_lock
comma
id|flags
)paren
suffix:semicolon
id|unmask_generic_irq
c_func
(paren
id|i
)paren
suffix:semicolon
id|irqs
op_or_assign
(paren
l_int|1
op_lshift
id|i
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|irq_controller_lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n;&t; * wait for spurious interrupts to increase counters&n;&t; */
r_for
c_loop
(paren
id|delay
op_assign
id|jiffies
op_plus
id|HZ
op_div
l_int|10
suffix:semicolon
id|delay
OG
id|jiffies
suffix:semicolon
)paren
multiline_comment|/* about 100ms delay */
id|synchronize_irq
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * now filter out any obviously spurious interrupts&n;&t; */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|NR_CPUS
suffix:semicolon
id|j
op_increment
)paren
r_if
c_cond
(paren
id|kstat.irqs
(braket
id|j
)braket
(braket
id|i
)braket
op_ne
id|probe_irqs
(braket
id|j
)braket
(braket
id|i
)braket
)paren
id|irqs
op_and_assign
op_complement
(paren
l_int|1UL
op_lshift
id|i
)paren
suffix:semicolon
r_return
id|irqs
suffix:semicolon
)brace
DECL|function|probe_irq_off
r_int
id|probe_irq_off
(paren
r_int
r_int
id|irqs
)paren
(brace
r_int
id|i
comma
id|j
comma
id|irq_found
op_assign
op_minus
l_int|1
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
id|sum
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|NR_CPUS
suffix:semicolon
id|j
op_increment
)paren
(brace
id|sum
op_add_assign
id|kstat.irqs
(braket
id|j
)braket
(braket
id|i
)braket
suffix:semicolon
id|sum
op_sub_assign
id|probe_irqs
(braket
id|j
)braket
(braket
id|i
)braket
suffix:semicolon
)brace
r_if
c_cond
(paren
id|sum
op_logical_and
(paren
id|irqs
op_amp
(paren
l_int|1UL
op_lshift
id|i
)paren
)paren
)paren
(brace
r_if
c_cond
(paren
id|irq_found
op_ne
op_minus
l_int|1
)paren
(brace
id|irq_found
op_assign
op_minus
id|irq_found
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
r_else
id|irq_found
op_assign
id|i
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|irq_found
op_eq
op_minus
l_int|1
)paren
id|irq_found
op_assign
l_int|0
suffix:semicolon
id|out
suffix:colon
r_return
id|irq_found
suffix:semicolon
)brace
macro_line|#ifdef __SMP__
DECL|function|init_IO_APIC_traps
r_void
id|init_IO_APIC_traps
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
multiline_comment|/*&n;&t; * NOTE! The local APIC isn&squot;t very good at handling&n;&t; * multiple interrupts at the same interrupt level.&n;&t; * As the interrupt level is determined by taking the&n;&t; * vector number and shifting that right by 4, we&n;&t; * want to spread these out a bit so that they don&squot;t&n;&t; * all fall in the same interrupt level&n;&t; *&n;&t; * also, we&squot;ve got to be careful not to trash gate&n;&t; * 0x80, because int 0x80 is hm, kindof importantish ;)&n;&t; */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
id|IO_APIC_VECTOR
c_func
(paren
id|i
)paren
op_le
l_int|0xfe
)paren
multiline_comment|/* HACK */
(brace
r_if
c_cond
(paren
id|IO_APIC_IRQ
c_func
(paren
id|i
)paren
)paren
(brace
id|irq_handles
(braket
id|i
)braket
op_assign
op_amp
id|ioapic_irq_type
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t;&t; * First disable it in the 8259A:&n;&t;&t;&t;&t; */
id|cached_irq_mask
op_or_assign
l_int|1
op_lshift
id|i
suffix:semicolon
r_if
c_cond
(paren
id|i
OL
l_int|16
)paren
id|set_8259A_irq_mask
c_func
(paren
id|i
)paren
suffix:semicolon
)brace
)brace
)brace
macro_line|#endif
DECL|function|__initfunc
id|__initfunc
c_func
(paren
r_void
id|init_IRQ
c_func
(paren
r_void
)paren
)paren
(brace
r_int
id|i
suffix:semicolon
multiline_comment|/* set the clock to 100 Hz */
id|outb_p
c_func
(paren
l_int|0x34
comma
l_int|0x43
)paren
suffix:semicolon
multiline_comment|/* binary, mode 2, LSB/MSB, ch 0 */
id|outb_p
c_func
(paren
id|LATCH
op_amp
l_int|0xff
comma
l_int|0x40
)paren
suffix:semicolon
multiline_comment|/* LSB */
id|outb
c_func
(paren
id|LATCH
op_rshift
l_int|8
comma
l_int|0x40
)paren
suffix:semicolon
multiline_comment|/* MSB */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_events
(braket
id|i
)braket
op_assign
l_int|0
suffix:semicolon
id|disabled_irq
(braket
id|i
)braket
op_assign
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * 16 old-style INTA-cycle interrupt gates:&n;&t; */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
id|i
op_increment
)paren
id|set_intr_gate
c_func
(paren
l_int|0x20
op_plus
id|i
comma
id|interrupt
(braket
id|i
)braket
)paren
suffix:semicolon
macro_line|#ifdef __SMP__&t;
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
id|IO_APIC_VECTOR
c_func
(paren
id|i
)paren
op_le
l_int|0xfe
)paren
multiline_comment|/* hack -- mingo */
id|set_intr_gate
c_func
(paren
id|IO_APIC_VECTOR
c_func
(paren
id|i
)paren
comma
id|interrupt
(braket
id|i
)braket
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * The reschedule interrupt slowly changes it&squot;s functionality,&n;&t; * while so far it was a kind of broadcasted timer interrupt,&n;&t; * in the future it should become a CPU-to-CPU rescheduling IPI,&n;&t; * driven by schedule() ?&n;&t; *&n;&t; * [ It has to be here .. it doesn&squot;t work if you put&n;&t; *   it down the bottom - assembler explodes 8) ]&n;&t; */
multiline_comment|/* IPI for rescheduling */
id|set_intr_gate
c_func
(paren
l_int|0x30
comma
id|reschedule_interrupt
)paren
suffix:semicolon
multiline_comment|/* IPI for invalidation */
id|set_intr_gate
c_func
(paren
l_int|0x31
comma
id|invalidate_interrupt
)paren
suffix:semicolon
multiline_comment|/* IPI for CPU halt */
id|set_intr_gate
c_func
(paren
l_int|0x40
comma
id|stop_cpu_interrupt
)paren
suffix:semicolon
multiline_comment|/* self generated IPI for local APIC timer */
id|set_intr_gate
c_func
(paren
l_int|0x41
comma
id|apic_timer_interrupt
)paren
suffix:semicolon
macro_line|#endif&t;
id|request_region
c_func
(paren
l_int|0x20
comma
l_int|0x20
comma
l_string|&quot;pic1&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0xa0
comma
l_int|0x20
comma
l_string|&quot;pic2&quot;
)paren
suffix:semicolon
id|setup_x86_irq
c_func
(paren
l_int|2
comma
op_amp
id|irq2
)paren
suffix:semicolon
id|setup_x86_irq
c_func
(paren
l_int|13
comma
op_amp
id|irq13
)paren
suffix:semicolon
)brace
eof
