INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Filip/Documents/Xilinix projects/Open mv serijski unos i mnozenje test/Open mv serijski unos i mnozenje test.srcs/sources_1/new/sumtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol readS, assumed default net type wire [C:/Users/Filip/Documents/Xilinix projects/Open mv serijski unos i mnozenje test/Open mv serijski unos i mnozenje test.srcs/sources_1/new/sumtest.v:19]
INFO: [VRFC 10-311] analyzing module sumtest
