\hypertarget{struct_u_s_b___type_def}{}\doxysection{USB\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_b___type_def}\index{USB\_TypeDef@{USB\_TypeDef}}


Universal Serial Bus Full Speed Device.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a325f0bdb1f81ce237dea2773bc26aed2}{EP0R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_ab234cb4952ccf50c24a841b3f2f28a91}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a181159566b312dd1471e247e6a74b8ef}{EP1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_abd0cb7c1fef737616a25adb37ef909bd}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_aaf056ff97c76de78e90701449c8cbf16}{EP2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a44086b7a050f78b2148a60945e477293}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_ac4d0c88deada778ef870d2f6d478768f}{EP3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a73aa1eb05d9f4581a6efe7a8e919bcbf}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a304267e30a8fb671cfe22c8ef965d284}{EP4R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a27f713a0ca762e5fd478a66a82f39a36}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a5c7950efccc55900c811a434d259e357}{EP5R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a71145eb8e6d24d871c231d38f2ff49f7}{RESERVED5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_aba6ced7617c465949dc6b9ba64b96ef7}{EP6R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_af6264c920c71ea17140e0f673bd2f9ca}{RESERVED6}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_abc8d8ef89e886cc3492e0617bef98edf}{EP7R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a56ede38a529e8da85e8ac7497a342486}{RESERVED7}} \mbox{[}17\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a532529aa4c809b7e6881ce081f55c37b}{CNTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_adcfbdb4bcad575e5ed423803e0a0b321}{RESERVED8}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a54fc7329a9549448d56b50bcca73bab4}{ISTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_ac72f7489a9d2c795bce1158ee23e78f3}{RESERVED9}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a5ecb1ade997ff76fd2ff76370717d464}{FNR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_aaa3240660b9b6f379ecdffd4d440f726}{RESERVEDA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_ae95ebb359f2974e0f25b27e488978922}{DADDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a952c408bacd5ee662017440986eca043}{RESERVEDB}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a045130eb8c2d3eb353a4417f24f34f46}{BTABLE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a9af23dac80d50cdf937b9fbbc4add948}{RESERVEDC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_ae21a63f0e47e2b526ec7087deca91d96}{LPMCSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a2eaf7996b107c6bf4c1930b05241420c}{RESERVEDD}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_afa745ad72775fcf145e7637311dc2852}{BCDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_b___type_def_a0fdf1be4be4317a597f6b5f1f667290b}{RESERVEDE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Universal Serial Bus Full Speed Device. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_b___type_def_afa745ad72775fcf145e7637311dc2852}\label{struct_u_s_b___type_def_afa745ad72775fcf145e7637311dc2852}} 
\index{USB\_TypeDef@{USB\_TypeDef}!BCDR@{BCDR}}
\index{BCDR@{BCDR}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BCDR}{BCDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t BCDR}

Battery Charging detector register, Address offset\+: 0x58 \mbox{\Hypertarget{struct_u_s_b___type_def_a045130eb8c2d3eb353a4417f24f34f46}\label{struct_u_s_b___type_def_a045130eb8c2d3eb353a4417f24f34f46}} 
\index{USB\_TypeDef@{USB\_TypeDef}!BTABLE@{BTABLE}}
\index{BTABLE@{BTABLE}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BTABLE}{BTABLE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t BTABLE}

Buffer Table address register, Address offset\+: 0x50 \mbox{\Hypertarget{struct_u_s_b___type_def_a532529aa4c809b7e6881ce081f55c37b}\label{struct_u_s_b___type_def_a532529aa4c809b7e6881ce081f55c37b}} 
\index{USB\_TypeDef@{USB\_TypeDef}!CNTR@{CNTR}}
\index{CNTR@{CNTR}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNTR}{CNTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t CNTR}

Control register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_u_s_b___type_def_ae95ebb359f2974e0f25b27e488978922}\label{struct_u_s_b___type_def_ae95ebb359f2974e0f25b27e488978922}} 
\index{USB\_TypeDef@{USB\_TypeDef}!DADDR@{DADDR}}
\index{DADDR@{DADDR}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DADDR}{DADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t DADDR}

Device address register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_u_s_b___type_def_a325f0bdb1f81ce237dea2773bc26aed2}\label{struct_u_s_b___type_def_a325f0bdb1f81ce237dea2773bc26aed2}} 
\index{USB\_TypeDef@{USB\_TypeDef}!EP0R@{EP0R}}
\index{EP0R@{EP0R}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EP0R}{EP0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t EP0R}

USB Endpoint 0 register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_u_s_b___type_def_a181159566b312dd1471e247e6a74b8ef}\label{struct_u_s_b___type_def_a181159566b312dd1471e247e6a74b8ef}} 
\index{USB\_TypeDef@{USB\_TypeDef}!EP1R@{EP1R}}
\index{EP1R@{EP1R}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EP1R}{EP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t EP1R}

USB Endpoint 1 register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_u_s_b___type_def_aaf056ff97c76de78e90701449c8cbf16}\label{struct_u_s_b___type_def_aaf056ff97c76de78e90701449c8cbf16}} 
\index{USB\_TypeDef@{USB\_TypeDef}!EP2R@{EP2R}}
\index{EP2R@{EP2R}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EP2R}{EP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t EP2R}

USB Endpoint 2 register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_u_s_b___type_def_ac4d0c88deada778ef870d2f6d478768f}\label{struct_u_s_b___type_def_ac4d0c88deada778ef870d2f6d478768f}} 
\index{USB\_TypeDef@{USB\_TypeDef}!EP3R@{EP3R}}
\index{EP3R@{EP3R}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EP3R}{EP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t EP3R}

USB Endpoint 3 register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_u_s_b___type_def_a304267e30a8fb671cfe22c8ef965d284}\label{struct_u_s_b___type_def_a304267e30a8fb671cfe22c8ef965d284}} 
\index{USB\_TypeDef@{USB\_TypeDef}!EP4R@{EP4R}}
\index{EP4R@{EP4R}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EP4R}{EP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t EP4R}

USB Endpoint 4 register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_u_s_b___type_def_a5c7950efccc55900c811a434d259e357}\label{struct_u_s_b___type_def_a5c7950efccc55900c811a434d259e357}} 
\index{USB\_TypeDef@{USB\_TypeDef}!EP5R@{EP5R}}
\index{EP5R@{EP5R}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EP5R}{EP5R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t EP5R}

USB Endpoint 5 register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_u_s_b___type_def_aba6ced7617c465949dc6b9ba64b96ef7}\label{struct_u_s_b___type_def_aba6ced7617c465949dc6b9ba64b96ef7}} 
\index{USB\_TypeDef@{USB\_TypeDef}!EP6R@{EP6R}}
\index{EP6R@{EP6R}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EP6R}{EP6R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t EP6R}

USB Endpoint 6 register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_u_s_b___type_def_abc8d8ef89e886cc3492e0617bef98edf}\label{struct_u_s_b___type_def_abc8d8ef89e886cc3492e0617bef98edf}} 
\index{USB\_TypeDef@{USB\_TypeDef}!EP7R@{EP7R}}
\index{EP7R@{EP7R}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EP7R}{EP7R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t EP7R}

USB Endpoint 7 register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_u_s_b___type_def_a5ecb1ade997ff76fd2ff76370717d464}\label{struct_u_s_b___type_def_a5ecb1ade997ff76fd2ff76370717d464}} 
\index{USB\_TypeDef@{USB\_TypeDef}!FNR@{FNR}}
\index{FNR@{FNR}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FNR}{FNR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t FNR}

Frame number register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_u_s_b___type_def_a54fc7329a9549448d56b50bcca73bab4}\label{struct_u_s_b___type_def_a54fc7329a9549448d56b50bcca73bab4}} 
\index{USB\_TypeDef@{USB\_TypeDef}!ISTR@{ISTR}}
\index{ISTR@{ISTR}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISTR}{ISTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t ISTR}

Interrupt status register, Address offset\+: 0x44 \mbox{\Hypertarget{struct_u_s_b___type_def_ae21a63f0e47e2b526ec7087deca91d96}\label{struct_u_s_b___type_def_ae21a63f0e47e2b526ec7087deca91d96}} 
\index{USB\_TypeDef@{USB\_TypeDef}!LPMCSR@{LPMCSR}}
\index{LPMCSR@{LPMCSR}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LPMCSR}{LPMCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t LPMCSR}

LPM Control and Status register, Address offset\+: 0x54 \mbox{\Hypertarget{struct_u_s_b___type_def_ab234cb4952ccf50c24a841b3f2f28a91}\label{struct_u_s_b___type_def_ab234cb4952ccf50c24a841b3f2f28a91}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVED0}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_abd0cb7c1fef737616a25adb37ef909bd}\label{struct_u_s_b___type_def_abd0cb7c1fef737616a25adb37ef909bd}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVED1}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_a44086b7a050f78b2148a60945e477293}\label{struct_u_s_b___type_def_a44086b7a050f78b2148a60945e477293}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVED2}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_a73aa1eb05d9f4581a6efe7a8e919bcbf}\label{struct_u_s_b___type_def_a73aa1eb05d9f4581a6efe7a8e919bcbf}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVED3}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_a27f713a0ca762e5fd478a66a82f39a36}\label{struct_u_s_b___type_def_a27f713a0ca762e5fd478a66a82f39a36}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVED4}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_a71145eb8e6d24d871c231d38f2ff49f7}\label{struct_u_s_b___type_def_a71145eb8e6d24d871c231d38f2ff49f7}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVED5}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_af6264c920c71ea17140e0f673bd2f9ca}\label{struct_u_s_b___type_def_af6264c920c71ea17140e0f673bd2f9ca}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVED6}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_a56ede38a529e8da85e8ac7497a342486}\label{struct_u_s_b___type_def_a56ede38a529e8da85e8ac7497a342486}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVED7\mbox{[}17\mbox{]}}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_adcfbdb4bcad575e5ed423803e0a0b321}\label{struct_u_s_b___type_def_adcfbdb4bcad575e5ed423803e0a0b321}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVED8}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_ac72f7489a9d2c795bce1158ee23e78f3}\label{struct_u_s_b___type_def_ac72f7489a9d2c795bce1158ee23e78f3}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVED9}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_aaa3240660b9b6f379ecdffd4d440f726}\label{struct_u_s_b___type_def_aaa3240660b9b6f379ecdffd4d440f726}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVEDA@{RESERVEDA}}
\index{RESERVEDA@{RESERVEDA}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVEDA}{RESERVEDA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVEDA}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_a952c408bacd5ee662017440986eca043}\label{struct_u_s_b___type_def_a952c408bacd5ee662017440986eca043}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVEDB@{RESERVEDB}}
\index{RESERVEDB@{RESERVEDB}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVEDB}{RESERVEDB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVEDB}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_a9af23dac80d50cdf937b9fbbc4add948}\label{struct_u_s_b___type_def_a9af23dac80d50cdf937b9fbbc4add948}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVEDC@{RESERVEDC}}
\index{RESERVEDC@{RESERVEDC}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVEDC}{RESERVEDC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVEDC}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_a2eaf7996b107c6bf4c1930b05241420c}\label{struct_u_s_b___type_def_a2eaf7996b107c6bf4c1930b05241420c}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVEDD@{RESERVEDD}}
\index{RESERVEDD@{RESERVEDD}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVEDD}{RESERVEDD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVEDD}

Reserved \mbox{\Hypertarget{struct_u_s_b___type_def_a0fdf1be4be4317a597f6b5f1f667290b}\label{struct_u_s_b___type_def_a0fdf1be4be4317a597f6b5f1f667290b}} 
\index{USB\_TypeDef@{USB\_TypeDef}!RESERVEDE@{RESERVEDE}}
\index{RESERVEDE@{RESERVEDE}!USB\_TypeDef@{USB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVEDE}{RESERVEDE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RESERVEDE}

Reserved 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
