-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Fri Feb 14 04:20:44 2020
-- Host        : LAPTOP-STEFAN running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ display_decoder_Segment_LED_Interface_0_0_sim_netlist.vhdl
-- Design      : display_decoder_Segment_LED_Interface_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segment_LED_Interface is
  port (
    clock : in STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    d : in STD_LOGIC;
    e : in STD_LOGIC;
    f : in STD_LOGIC;
    g : in STD_LOGIC;
    A0 : out STD_LOGIC;
    A1 : out STD_LOGIC;
    A2 : out STD_LOGIC;
    A3 : out STD_LOGIC;
    A4 : out STD_LOGIC;
    A5 : out STD_LOGIC;
    A6 : out STD_LOGIC;
    A7 : out STD_LOGIC;
    cathode : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segment_LED_Interface;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segment_LED_Interface is
  signal \clock_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \clock_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \clock_count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \clock_count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \clock_count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \clock_count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \clock_count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \clock_count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \clock_count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \clock_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \clock_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \clock_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \clock_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \clock_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \clock_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \clock_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \clock_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \clock_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \clock_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \clock_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \clock_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \clock_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \clock_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \clock_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \clock_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \clock_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \clock_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \clock_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \clock_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \clock_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \clock_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \clock_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \clock_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \clock_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \clock_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \clock_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[9]\ : STD_LOGIC;
  signal clock_sig : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_clock_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_clock_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of A0_INST_0 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of A1_INST_0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of A2_INST_0 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of A3_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of A4_INST_0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of A5_INST_0 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of A6_INST_0 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of A7_INST_0 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cathode[0]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cathode[1]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \cathode[2]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cathode[3]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cathode[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \cathode[5]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cathode[6]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair7";
begin
A0_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => count(1),
      I1 => count(2),
      I2 => count(0),
      O => A0
    );
A1_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => count(1),
      I1 => count(2),
      I2 => count(0),
      O => A1
    );
A2_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => count(2),
      I1 => count(0),
      I2 => count(1),
      O => A2
    );
A3_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      O => A3
    );
A4_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      O => A4
    );
A5_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => count(2),
      I1 => count(0),
      I2 => count(1),
      O => A5
    );
A6_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => count(1),
      I1 => count(2),
      I2 => count(0),
      O => A6
    );
A7_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => count(2),
      I1 => count(0),
      I2 => count(1),
      O => A7
    );
\cathode[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => g,
      O => cathode(0)
    );
\cathode[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => f,
      O => cathode(1)
    );
\cathode[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => e,
      O => cathode(2)
    );
\cathode[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => d,
      O => cathode(3)
    );
\cathode[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => c,
      O => cathode(4)
    );
\cathode[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => b,
      O => cathode(5)
    );
\cathode[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => a,
      O => cathode(6)
    );
\clock_count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clock_count_reg_n_0_[0]\,
      O => \clock_count[0]_i_2_n_0\
    );
\clock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[0]_i_1_n_7\,
      Q => \clock_count_reg_n_0_[0]\,
      R => '0'
    );
\clock_count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clock_count_reg[0]_i_1_n_0\,
      CO(2) => \clock_count_reg[0]_i_1_n_1\,
      CO(1) => \clock_count_reg[0]_i_1_n_2\,
      CO(0) => \clock_count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \clock_count_reg[0]_i_1_n_4\,
      O(2) => \clock_count_reg[0]_i_1_n_5\,
      O(1) => \clock_count_reg[0]_i_1_n_6\,
      O(0) => \clock_count_reg[0]_i_1_n_7\,
      S(3) => \clock_count_reg_n_0_[3]\,
      S(2) => \clock_count_reg_n_0_[2]\,
      S(1) => \clock_count_reg_n_0_[1]\,
      S(0) => \clock_count[0]_i_2_n_0\
    );
\clock_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[8]_i_1_n_5\,
      Q => \clock_count_reg_n_0_[10]\,
      R => '0'
    );
\clock_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[8]_i_1_n_4\,
      Q => \clock_count_reg_n_0_[11]\,
      R => '0'
    );
\clock_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[12]_i_1_n_7\,
      Q => \clock_count_reg_n_0_[12]\,
      R => '0'
    );
\clock_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_count_reg[8]_i_1_n_0\,
      CO(3) => \clock_count_reg[12]_i_1_n_0\,
      CO(2) => \clock_count_reg[12]_i_1_n_1\,
      CO(1) => \clock_count_reg[12]_i_1_n_2\,
      CO(0) => \clock_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_count_reg[12]_i_1_n_4\,
      O(2) => \clock_count_reg[12]_i_1_n_5\,
      O(1) => \clock_count_reg[12]_i_1_n_6\,
      O(0) => \clock_count_reg[12]_i_1_n_7\,
      S(3) => \clock_count_reg_n_0_[15]\,
      S(2) => \clock_count_reg_n_0_[14]\,
      S(1) => \clock_count_reg_n_0_[13]\,
      S(0) => \clock_count_reg_n_0_[12]\
    );
\clock_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[12]_i_1_n_6\,
      Q => \clock_count_reg_n_0_[13]\,
      R => '0'
    );
\clock_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[12]_i_1_n_5\,
      Q => \clock_count_reg_n_0_[14]\,
      R => '0'
    );
\clock_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[12]_i_1_n_4\,
      Q => \clock_count_reg_n_0_[15]\,
      R => '0'
    );
\clock_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[16]_i_1_n_7\,
      Q => \clock_count_reg_n_0_[16]\,
      R => '0'
    );
\clock_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_count_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_clock_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \clock_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_clock_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \clock_count_reg[16]_i_1_n_6\,
      O(0) => \clock_count_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => clock_sig,
      S(0) => \clock_count_reg_n_0_[16]\
    );
\clock_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[16]_i_1_n_6\,
      Q => clock_sig,
      R => '0'
    );
\clock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[0]_i_1_n_6\,
      Q => \clock_count_reg_n_0_[1]\,
      R => '0'
    );
\clock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[0]_i_1_n_5\,
      Q => \clock_count_reg_n_0_[2]\,
      R => '0'
    );
\clock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[0]_i_1_n_4\,
      Q => \clock_count_reg_n_0_[3]\,
      R => '0'
    );
\clock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[4]_i_1_n_7\,
      Q => \clock_count_reg_n_0_[4]\,
      R => '0'
    );
\clock_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_count_reg[0]_i_1_n_0\,
      CO(3) => \clock_count_reg[4]_i_1_n_0\,
      CO(2) => \clock_count_reg[4]_i_1_n_1\,
      CO(1) => \clock_count_reg[4]_i_1_n_2\,
      CO(0) => \clock_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_count_reg[4]_i_1_n_4\,
      O(2) => \clock_count_reg[4]_i_1_n_5\,
      O(1) => \clock_count_reg[4]_i_1_n_6\,
      O(0) => \clock_count_reg[4]_i_1_n_7\,
      S(3) => \clock_count_reg_n_0_[7]\,
      S(2) => \clock_count_reg_n_0_[6]\,
      S(1) => \clock_count_reg_n_0_[5]\,
      S(0) => \clock_count_reg_n_0_[4]\
    );
\clock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[4]_i_1_n_6\,
      Q => \clock_count_reg_n_0_[5]\,
      R => '0'
    );
\clock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[4]_i_1_n_5\,
      Q => \clock_count_reg_n_0_[6]\,
      R => '0'
    );
\clock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[4]_i_1_n_4\,
      Q => \clock_count_reg_n_0_[7]\,
      R => '0'
    );
\clock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[8]_i_1_n_7\,
      Q => \clock_count_reg_n_0_[8]\,
      R => '0'
    );
\clock_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_count_reg[4]_i_1_n_0\,
      CO(3) => \clock_count_reg[8]_i_1_n_0\,
      CO(2) => \clock_count_reg[8]_i_1_n_1\,
      CO(1) => \clock_count_reg[8]_i_1_n_2\,
      CO(0) => \clock_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_count_reg[8]_i_1_n_4\,
      O(2) => \clock_count_reg[8]_i_1_n_5\,
      O(1) => \clock_count_reg[8]_i_1_n_6\,
      O(0) => \clock_count_reg[8]_i_1_n_7\,
      S(3) => \clock_count_reg_n_0_[11]\,
      S(2) => \clock_count_reg_n_0_[10]\,
      S(1) => \clock_count_reg_n_0_[9]\,
      S(0) => \clock_count_reg_n_0_[8]\
    );
\clock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \clock_count_reg[8]_i_1_n_6\,
      Q => \clock_count_reg_n_0_[9]\,
      R => '0'
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(0),
      O => p_0_in(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      O => p_0_in(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      O => \count[2]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_sig,
      CE => '1',
      D => p_0_in(0),
      Q => count(0),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_sig,
      CE => '1',
      D => p_0_in(1),
      Q => count(1),
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_sig,
      CE => '1',
      D => \count[2]_i_1_n_0\,
      Q => count(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clock : in STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    d : in STD_LOGIC;
    e : in STD_LOGIC;
    f : in STD_LOGIC;
    g : in STD_LOGIC;
    A0 : out STD_LOGIC;
    A1 : out STD_LOGIC;
    A2 : out STD_LOGIC;
    A3 : out STD_LOGIC;
    A4 : out STD_LOGIC;
    A5 : out STD_LOGIC;
    A6 : out STD_LOGIC;
    A7 : out STD_LOGIC;
    cathode : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "display_decoder_Segment_LED_Interface_0_0,Segment_LED_Interface,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Segment_LED_Interface,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clock : signal is "xilinx.com:signal:clock:1.0 clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clock : signal is "XIL_INTERFACENAME clock, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN display_decoder_clock_0, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segment_LED_Interface
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      A4 => A4,
      A5 => A5,
      A6 => A6,
      A7 => A7,
      a => a,
      b => b,
      c => c,
      cathode(6 downto 0) => cathode(6 downto 0),
      clock => clock,
      d => d,
      e => e,
      f => f,
      g => g
    );
end STRUCTURE;
