{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 28 21:21:33 2009 " "Info: Processing started: Tue Jul 28 21:21:33 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off Acuisition_Control_Module -c Acuisition_Control_Module " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Acuisition_Control_Module -c Acuisition_Control_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/altera/90/qdesigns/Main_04_Base/Acuisition_Control_Module.vwf " "Info: Using vector source file \"C:/altera/90/qdesigns/Main_04_Base/Acuisition_Control_Module.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "Acuisition_Control_Module.vwf Acuisition_Control_Module.sim_ori.vwf " "Info: A backup of Acuisition_Control_Module.vwf called Acuisition_Control_Module.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Register: \|Acuisition_Control_Module\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|inst37 " "Info: Register: \|Acuisition_Control_Module\|inst37" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[7\] " "Info: Register: \|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[6\] " "Info: Register: \|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[5\] " "Info: Register: \|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[4\] " "Info: Register: \|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[3\] " "Info: Register: \|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[2\] " "Info: Register: \|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[1\] " "Info: Register: \|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[0\] " "Info: Register: \|Acuisition_Control_Module\|lpm_divide0:inst28\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Register: \|Acuisition_Control_Module\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register: \|Acuisition_Control_Module\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register: \|Acuisition_Control_Module\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register: \|Acuisition_Control_Module\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register: \|Acuisition_Control_Module\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|inst66 " "Info: Register: \|Acuisition_Control_Module\|inst66" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register: \|Acuisition_Control_Module\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Acuisition_Control_Module\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Register: \|Acuisition_Control_Module\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     59.02 % " "Info: Simulation coverage is      59.02 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "52319 " "Info: Number of transitions in simulation is 52319" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "Acuisition_Control_Module.vwf " "Info: Vector file Acuisition_Control_Module.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 28 21:21:36 2009 " "Info: Processing ended: Tue Jul 28 21:21:36 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
