// Seed: 3786614128
module module_0 (
    output wand id_0,
    input wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    input uwire id_5,
    output uwire id_6,
    output tri id_7,
    input tri id_8,
    output tri0 id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri id_12,
    output wire id_13,
    input uwire id_14,
    input supply1 id_15,
    output tri id_16,
    input wire id_17,
    input tri1 id_18,
    output uwire id_19,
    input tri0 id_20,
    input tri id_21,
    output uwire id_22,
    output wand id_23,
    input wand id_24,
    input supply1 id_25
    , id_36,
    input supply0 id_26,
    output wor id_27,
    input wor id_28,
    input wand id_29,
    input wire id_30,
    output tri0 id_31,
    input tri id_32,
    output wor id_33,
    input wire id_34
);
  assign id_31 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output uwire id_4,
    input wand id_5,
    inout wand id_6,
    input wor id_7,
    input supply0 id_8,
    output tri1 id_9,
    output supply1 id_10,
    output tri1 id_11,
    output wire id_12,
    output wor id_13,
    input tri1 id_14,
    input wand id_15
);
  logic id_17;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_12,
      id_1,
      id_5,
      id_13,
      id_12,
      id_2,
      id_13,
      id_9,
      id_14,
      id_10,
      id_12,
      id_1,
      id_2,
      id_10,
      id_7,
      id_5,
      id_4,
      id_14,
      id_7,
      id_4,
      id_6,
      id_0,
      id_0,
      id_8,
      id_6,
      id_0,
      id_1,
      id_1,
      id_4,
      id_15,
      id_11,
      id_0
  );
  assign modCall_1.id_18 = 0;
  wire id_18;
  assign id_12 = -1;
  wire id_19 = id_5;
endmodule
