[   13.209174] codec_set_device: set device: speaker...
[   33.807799] ISP Register Monitor v1.3 initializing
[   33.807939] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   33.835607] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   33.837171] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   33.837309] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   36.775461] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   36.777973] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   36.777991] *** PROBE: ISP device allocated successfully: 80514000 ***
[   36.778007] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   36.778013] *** PROBE: ISP device mutex and spinlock initialized ***
[   36.778020] *** PROBE: Event callback structure initialized at 0x8053a400 (offset 0xc from isp_dev) ***
[   36.778030] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   36.778037] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   36.778043] *** PROBE: Platform data: c06b45a0 ***
[   36.778049] *** PROBE: Platform data validation passed ***
[   36.778054] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   36.778060] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   36.778065] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   36.778071] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   36.778077] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   36.794820] All ISP subdev platform drivers registered successfully
[   36.800991] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   36.801005] *** Registering platform device 0 from platform data ***
[   36.803521] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   36.803537] *** tx_isp_subdev_init: pdev=c06b4280, sd=80568000, ops=c06b48a0 ***
[   36.803543] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   36.803551] *** tx_isp_subdev_init: ops=c06b48a0, ops->core=c06b48d4 ***
[   36.803557] *** tx_isp_subdev_init: ops->core->init=c066b288 ***
[   36.803563] *** tx_isp_subdev_init: Set sd->dev=c06b4290, sd->pdev=c06b4280 ***
[   36.803570] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   36.803576] tx_isp_module_init: Module initialized for isp-w00
[   36.803581] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   36.803588] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   36.803595] tx_isp_subdev_init: platform_get_resource returned c06b4378 for device isp-w00
[   36.803603] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   36.803612] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   36.803619] isp_subdev_init_clks: Using platform data clock arrays: c06b4368
[   36.803625] isp_subdev_init_clks: Using platform data clock configs
[   36.803631] Platform data clock[0]: name=cgu_isp, rate=100000000
[   36.803643] Clock cgu_isp: set rate 100000000 Hz, result=0
[   36.803650] Clock cgu_isp enabled successfully
[   36.803657] Platform data clock[1]: name=isp, rate=65535
[   36.803665] Clock isp enabled successfully
[   36.809489] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   36.809504] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   36.809513] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   36.809523] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   36.809535] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   36.809545] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   36.809554] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   36.809563] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   36.809576] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   36.809585] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   36.809594] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   36.809604] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   36.809613] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   36.809622] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   36.810203] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   36.810217] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   36.810227] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   36.810236] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   36.810245] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   36.810255] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   36.810264] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   36.810273] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   36.810283] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   36.810292] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   36.810301] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   36.810311] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   36.810320] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   36.810336] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   36.810345] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   36.810355] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.813417] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   36.813428] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   36.813437] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.813446] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   36.813456] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.813465] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   36.813479] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.813488] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.813497] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   36.813507] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   36.813516] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   36.813526] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   36.813535] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   36.813545] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   36.813554] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   36.813563] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   36.813573] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   36.813581] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   36.813591] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   36.813602] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   36.813611] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   36.815432] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   36.815445] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   36.815455] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   36.815465] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.815473] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.815483] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   36.815493] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   36.815503] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   36.815528] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   36.815537] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   36.815548] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   36.815557] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.815569] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.815578] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.815587] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   36.815596] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.815605] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.815615] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   36.815625] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   36.815635] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   36.815983] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   36.815997] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   36.816006] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   36.816015] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   36.816025] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   36.816034] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   36.816043] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   36.816053] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   36.816062] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   36.816071] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   36.816081] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   36.816090] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   36.816099] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   36.816109] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   36.816119] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   36.816127] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.816139] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   36.816148] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   36.816157] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   36.816166] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   36.816175] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   36.829689] CPM clock gates configured
[   36.829703] isp_subdev_init_clks: Successfully initialized 2 clocks
[   36.829713] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4280, sd=80568000, ourISPdev=80514000 ***
[   36.829721] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[   36.829727] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   36.829733] *** DEBUG: About to check device name matches ***
[   36.829739] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   36.829745] *** LINKED CSI device: 80568000, regs: b0022000 ***
[   36.829753] *** CSI PROBE: Set dev_priv to csi_dev 80568000 AFTER subdev_init ***
[   36.829759] *** CSI PROBE: Set host_priv to csi_dev 80568000 AFTER subdev_init ***
[   36.829765] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   36.829771] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   36.829794] *** Platform device 0 (isp-w00) registered successfully ***
[   36.829800] *** Registering platform device 1 from platform data ***
[   36.836180] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   36.836195] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   36.836201] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   36.836207] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   36.836215] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   36.836220] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   36.836226] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   36.836231] *** VIC will operate in FULL mode with complete buffer operations ***
[   36.836237] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   36.836244] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   36.836249] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   36.836256] *** VIC PROBE: Stored vic_dev pointer 80568400 in subdev dev_priv ***
[   36.836262] *** VIC PROBE: Set host_priv to vic_dev 80568400 for Binary Ninja compatibility ***
[   36.836268] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   36.836275] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   36.836283] *** tx_isp_subdev_init: pdev=c06b4398, sd=80568400, ops=c06b4820 ***
[   36.836289] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   36.836296] *** tx_isp_subdev_init: ops=c06b4820, ops->core=c06b483c ***
[   36.836302] *** tx_isp_subdev_init: ops->core->init=c0680d58 ***
[   36.836309] *** tx_isp_subdev_init: Set sd->dev=c06b43a8, sd->pdev=c06b4398 ***
[   36.836315] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   36.836321] tx_isp_module_init: Module initialized for isp-w02
[   36.836327] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   36.836335] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   36.836342] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   36.836352] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0673928, thread=c0666584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[   36.836360] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0673928, thread=c0666584 ***
[   36.838614] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   36.838625] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   36.838632] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   36.838641] tx_isp_subdev_init: platform_get_resource returned c06b4490 for device isp-w02
[   36.838649] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   36.838658] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   36.838665] isp_subdev_init_clks: Using platform data clock arrays: c06b4480
[   36.838672] isp_subdev_init_clks: Using platform data clock configs
[   36.838679] Platform data clock[0]: name=cgu_isp, rate=100000000
[   36.838689] Clock cgu_isp: set rate 100000000 Hz, result=0
[   36.838695] Clock cgu_isp enabled successfully
[   36.838701] Platform data clock[1]: name=isp, rate=65535
[   36.838708] Clock isp enabled successfully
[   36.859678] CPM clock gates configured
[   36.859692] isp_subdev_init_clks: Successfully initialized 2 clocks
[   36.859702] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4398, sd=80568400, ourISPdev=80514000 ***
[   36.859711] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   36.859717] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   36.859721] *** DEBUG: About to check device name matches ***
[   36.859727] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   36.859733] *** DEBUG: Retrieved vic_dev from subdev data: 80568400 ***
[   36.859739] *** DEBUG: About to set ourISPdev->vic_dev = 80568400 ***
[   36.859745] *** DEBUG: ourISPdev before linking: 80514000 ***
[   36.859751] *** DEBUG: ourISPdev->vic_dev set to: 80568400 ***
[   36.859757] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   36.859762] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   36.859767] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   36.859775] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   36.859781] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   36.859786] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   36.859792] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   36.859816] *** Platform device 1 (isp-w02) registered successfully ***
[   36.859823] *** Registering platform device 2 from platform data ***
[   36.866518] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   36.866533] *** tx_isp_subdev_init: pdev=c06b41a8, sd=85f37800, ops=c06b5704 ***
[   36.866540] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   36.866546] *** tx_isp_subdev_init: ops=c06b5704, ops->core=c06b5724 ***
[   36.866552] *** tx_isp_subdev_init: ops->core->init=c068cde4 ***
[   36.866559] *** tx_isp_subdev_init: Set sd->dev=c06b41b8, sd->pdev=c06b41a8 ***
[   36.866566] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b5704 ***
[   36.866572] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b48a0 ***
[   36.866578] tx_isp_module_init: Module initialized for isp-w01
[   36.866584] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   36.866592] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b41a8, sd=85f37800, ourISPdev=80514000 ***
[   36.866600] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   36.866605] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   36.866610] *** DEBUG: About to check device name matches ***
[   36.866616] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   36.866622] *** LINKED VIN device: 85f37800 ***
[   36.866629] *** VIN SUBDEV OPS CONFIGURED: core=c06b5724, video=c06b5718, s_stream=c068cfdc ***
[   36.866636] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   36.866642] *** VIN PROBE: Set dev_priv to vin_dev 85f37800 AFTER subdev_init ***
[   36.866648] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   36.866666] *** Platform device 2 (isp-w01) registered successfully ***
[   36.866673] *** Registering platform device 3 from platform data ***
[   36.869170] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   36.869186] *** tx_isp_subdev_init: pdev=c06b4068, sd=85f37a00, ops=c06b4954 ***
[   36.869192] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   36.869199] *** tx_isp_subdev_init: ops=c06b4954, ops->core=c06bb7dc ***
[   36.869205] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   36.869212] *** tx_isp_subdev_init: Set sd->dev=c06b4078, sd->pdev=c06b4068 ***
[   36.869218] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b4954 ***
[   36.869225] *** tx_isp_subdev_init: ops->sensor=c06bb7d0, csi_subdev_ops=c06b48a0 ***
[   36.869231] tx_isp_module_init: Module initialized for isp-fs
[   36.869236] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   36.869243] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   36.869250] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   36.869256] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   36.869263] *** FS PROBE: Set dev_priv to fs_dev 85f37a00 AFTER subdev_init ***
[   36.869269] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   36.869288] *** Platform device 3 (isp-fs) registered successfully ***
[   36.869295] *** Registering platform device 4 from platform data ***
[   36.871856] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   36.871870] *** tx_isp_create_core_device: Creating ISP core device ***
[   36.871879] *** tx_isp_create_core_device: Core device created successfully: 80568800 ***
[   36.871885] *** CORE PROBE: Set dev_priv to core_dev 80568800 ***
[   36.871891] *** CORE PROBE: Set host_priv to core_dev 80568800 - PREVENTS BadVA CRASH ***
[   36.871898] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   36.871906] *** tx_isp_subdev_init: pdev=c06b3f30, sd=80568800, ops=c06b4658 ***
[   36.871912] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   36.871918] *** tx_isp_subdev_init: ops=c06b4658, ops->core=c06b4684 ***
[   36.871925] *** tx_isp_subdev_init: ops->core->init=c067d8fc ***
[   36.871932] *** tx_isp_subdev_init: Set sd->dev=c06b3f40, sd->pdev=c06b3f30 ***
[   36.871938] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   36.871944] tx_isp_module_init: Module initialized for isp-m0
[   36.871950] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   36.871958] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   36.871964] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   36.871974] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0673928, thread=c0666584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   36.871983] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0673928, thread=c0666584 ***
[   36.874466] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   36.874478] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   36.874485] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   36.874494] tx_isp_subdev_init: platform_get_resource returned c06b4030 for device isp-m0
[   36.874502] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   36.874512] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   36.874519] isp_subdev_init_clks: Using platform data clock arrays: c06b4018
[   36.874525] isp_subdev_init_clks: Using platform data clock configs
[   36.874532] Platform data clock[0]: name=cgu_isp, rate=100000000
[   36.874542] Clock cgu_isp: set rate 100000000 Hz, result=0
[   36.874548] Clock cgu_isp enabled successfully
[   36.874555] Platform data clock[1]: name=isp, rate=65535
[   36.874562] Clock isp enabled successfully
[   36.874568] Platform data clock[2]: name=csi, rate=65535
[   36.874576] Clock csi enabled successfully
[   36.883858] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   36.883872] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.883882] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   36.899685] CPM clock gates configured
[   36.899699] isp_subdev_init_clks: Successfully initialized 3 clocks
[   36.899709] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b3f30, sd=80568800, ourISPdev=80514000 ***
[   36.899717] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   36.899722] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   36.899728] *** DEBUG: About to check device name matches ***
[   36.899734] *** DEBUG: CORE device name matched! Setting up Core device ***
[   36.899740] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   36.899748] *** tx_isp_link_core_device: Linking core device 80568800 to ISP device 80514000 ***
[   36.899754] *** tx_isp_link_core_device: Core device linked successfully ***
[   36.899760] *** Core subdev already registered at slot 3: 80568800 ***
[   36.899766] *** LINKED CORE device: 80568800 ***
[   36.899771] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   36.899777] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   36.899783] *** tx_isp_core_device_init: Initializing core device: 80568800 ***
[   36.899796] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   36.899801] *** tx_isp_core_device_init: Core device initialized successfully ***
[   36.899807] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   36.899814] *** tx_isp_link_core_device: Linking core device 80568800 to ISP device 80514000 ***
[   36.899820] *** tx_isp_link_core_device: Core device linked successfully ***
[   36.899826] *** Core subdev already registered at slot 3: 80568800 ***
[   36.899840] *** tx_isp_core_probe: Assigned frame_channels=80568c00 to core_dev ***
[   36.899846] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   36.899851] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   36.899856] *** tx_isp_core_probe: Calling sensor_early_init ***
[   36.899862] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   36.899868] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   36.899874] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   36.899880] ispcore_slake_module: VIC device=80568400, state=1ispcore_slake_module: Processing subdevices
[   36.899889] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[   36.899897] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   36.899904] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   36.899910] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   36.899915] ispcore_slake_module: CSI slake success
[   36.899919] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   36.899926] *** tx_isp_vic_slake_subdev: ENTRY - sd=80568400 ***
[   36.899932] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80568400, current state=1 ***
[   36.899938] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   36.899944] ispcore_slake_module: VIC slake success
[   36.899948] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   36.899954] ispcore_slake_module: Managing ISP clocks
[   36.899958] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   36.899966] ispcore_slake_module: Complete, result=0<6>[   36.899971] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   36.899976] *** tx_isp_core_probe: Core device setup complete ***
[   36.899982] ***   - Core device: 80568800 ***
[   36.899987] ***   - Channel count: 6 ***
[   36.899992] ***   - Linked to ISP device: 80514000 ***
[   36.899998] *** tx_isp_core_probe: Initializing core tuning system ***
[   36.900003] isp_core_tuning_init: Initializing tuning data structure
[   36.900015] isp_core_tuning_init: Tuning data structure initialized at 84d36000
[   36.900021] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   36.900026] *** SAFE: mode_flag properly initialized using struct member access ***
[   36.900032] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   36.900036] *** tx_isp_core_probe: Set platform driver data ***
[   36.900042] *** tx_isp_core_probe: Set global core device reference ***
[   36.900047] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   36.900053] ***   - Core device: 80568800 ***
[   36.900058] ***   - Tuning device: 84d36000 ***
[   36.900063] *** tx_isp_core_probe: Creating frame channel devices ***
[   36.900068] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   36.906924] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   36.909448] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   36.912038] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   36.917028] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   36.917038] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   36.917044] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   36.917050] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   36.917056] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   36.917064] tisp_code_create_tuning_node: Allocated dynamic major 251
[   36.927152] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   36.927164] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   36.927169] *** tx_isp_core_probe: Core probe completed successfully ***
[   36.927190] *** Platform device 4 (isp-m0) registered successfully ***
[   36.927196] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   36.927218] *** Created /proc/jz/isp directory ***
[   36.927226] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   36.927235] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   36.927241] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   36.927248] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0682824 ***
[   36.927256] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 80568400 for isp-w02 ***
[   36.927264] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   36.927271] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   36.927280] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   36.927289] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   36.927298] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   36.927303] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   36.927309] *** Misc device registration handled via main tx-isp device ***
[   36.927314] *** Misc device registration handled via main tx-isp device ***
[   36.927320] *** Misc device registration handled via main tx-isp device ***
[   36.927325] *** Misc device registration handled via main tx-isp device ***
[   36.927330] *** Misc device registration handled via main tx-isp device ***
[   36.927336] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   36.927344] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   36.927352] *** Frame channel 1 initialized: 640x360, state=2 ***
[   36.927357] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   36.927364] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80568400 ***
[   36.927370] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   36.927374] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   36.927380] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   36.927386] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   36.927392] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   36.927397] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   36.927403] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   36.927408] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   36.927414] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   36.927419] *** PROBE: Binary Ninja reference implementation complete ***
[   36.929944] *** tx_isp_init: Platform device and driver registered successfully ***
[   36.963873] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   36.969680] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   36.971517] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 160.000 ms)
[   36.971558] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 160.000 ms)
[   36.971568] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 160.000 ms)
[   38.000089] === gc2053 SENSOR MODULE INIT ===
[   38.002561] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   36.927241] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   36.927256] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 80568400 for isp-w02 ***
[   36.927264] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   36.927271] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   36.927280] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   36.927289] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   36.927298] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   36.927303] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   36.927309] *** Misc device registration handled via main tx-isp device ***
[   36.927314] *** Misc device registration handled via main tx-isp device ***
[   36.927320] *** Misc device registration handled via main tx-isp device ***
[   36.927325] *** Misc device registration handled via main tx-isp device ***
[   36.927330] *** Misc device registration handled via main tx-isp device ***
[   36.927336] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   36.927344] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   36.927352] *** Frame channel 1 initialized: 640x360, state=2 ***
[   36.927357] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   36.927364] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80568400 ***
[   36.927370] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   36.927374] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   36.927380] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   36.927386] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   36.927392] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   36.927397] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   36.927403] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   36.927408] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   36.927414] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   36.927419] *** PROBE: Binary Ninja reference implementation complete ***
[   36.929944] *** tx_isp_init: Platform device and driver registered successfully ***
[   36.963873] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   36.969680] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   36.971517] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 160.000 ms)
[   36.971558] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 160.000 ms)
[   36.971568] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 160.000 ms)
[   38.000089] === gc2053 SENSOR MODULE INIT ===
[   38.002561] gc2053 I2C driver registered, waiting for device creation by ISP
[   40.718739] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   40.718753] === ISP Subdevice Array Status ===
[   40.718761]   [0]: isp-w00 (sd=80568000)
[   40.718768]   [1]: isp-w02 (sd=80568400)
[   40.718775]   [2]: isp-w01 (sd=85f37800)
[   40.718781]   [3]: isp-m0 (sd=80568800)
[   40.718787]   [4]: (empty)
[   40.718791]   [5]: (empty)
[   40.718797]   [6]: (empty)
[   40.718801]   [7]: (empty)
[   40.718807]   [8]: (empty)
[   40.718811]   [9]: (empty)
[   40.718817]   [10]: (empty)
[   40.718821]   [11]: (empty)
[   40.718826]   [12]: (empty)
[   40.718831]   [13]: (empty)
[   40.718837]   [14]: (empty)
[   40.718841]   [15]: (empty)
[   40.718846] === End Subdevice Array ===
[   40.718853] *** tx_isp_open: Found core subdev 80568800, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   40.718859] *** DEBUG: core_sd->dev_priv=80568800, core_sd->host_priv=80568800 ***
[   40.718867] *** DEBUG: core_sd->pdev=c06b3f30, core_sd->ops=c06b4658 ***
[   40.718873] *** ispcore_core_ops_init: ENTRY - sd=80568800, on=1 ***
[   40.718880] *** ispcore_core_ops_init: sd->dev_priv=80568800, sd->host_priv=80568800 ***
[   40.718887] *** ispcore_core_ops_init: sd->pdev=c06b3f30, sd->ops=c06b4658 ***
[   40.718893] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   40.718899] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   40.718907] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   40.718913] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   40.718918] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   40.718923] *** ispcore_core_ops_init: s0 (core_dev) = 80568800 from sd->host_priv ***
[   40.718931] ispcore_core_ops_init: core_dev=80568800, vic_dev=80568400, vic_state=1
[   40.718935] ispcore_core_ops_init: Complete, result=0<6>[   40.718941] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   40.718947] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   40.719286] ISP IOCTL: cmd=0x805056c1 arg=0x77700d60
[   40.719301] subdev_sensor_ops_ioctl: cmd=0x2000000
[   40.719307] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   40.719312] *** Creating I2C sensor device on adapter 0 ***
[   40.719321] *** Creating I2C device: gc2053 at 0x37 ***
[   40.719326] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   40.719334] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   40.719339] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   40.730407] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   40.730715] === GC2053 SENSOR PROBE START ===
[   40.730731] sensor_probe: client=856b2c00, addr=0x37, adapter=84074c10 (i2c0)
[   40.730737] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   40.730743] Requesting reset GPIO 18
[   40.730751] GPIO reset sequence: HIGH -> LOW -> HIGH
[   40.959759] GPIO reset sequence completed successfully
[   40.959772] === GPIO INITIALIZATION COMPLETE ===
[   40.959782] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   40.959797] sensor_probe: data_interface=1, sensor_max_fps=30
[   40.959803] sensor_probe: MIPI 30fps
[   40.959810] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   40.959818] *** tx_isp_subdev_init: pdev=c06de168, sd=85f31400, ops=c06de248 ***
[   40.959824] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   40.959831] *** tx_isp_subdev_init: ops=c06de248, ops->core=c06de274 ***
[   40.959837] *** tx_isp_subdev_init: ops->core->init=c06db6bc ***
[   40.959843] *** tx_isp_subdev_init: Set sd->dev=c06de178, sd->pdev=c06de168 ***
[   40.959851] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06de248, ops->sensor=c06de25c ***
[   40.959856] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   40.959863] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85f31400 ***
[   40.959870] *** tx_isp_subdev_init: SENSOR ops=c06de248, ops->sensor=c06de25c ***
[   40.959875] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   40.959882] tx_isp_module_init: Module initialized for (null)
[   40.959887] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   40.959896] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06de168, sd=85f31400, ourISPdev=80514000 ***
[   40.959903] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[   40.959909] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   40.959914] *** DEBUG: About to check device name matches ***
[   40.959921] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   40.959939] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   40.959947] *** SENSOR subdev: 85f31400, ops: c06de248 ***
[   40.959953] *** SENSOR ops->sensor: c06de25c ***
[   40.959957] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   40.959963] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   40.960037] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   40.960045] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   40.960051] sensor_probe: I2C client association complete
[   40.960060]   sd=85f31400, client=856b2c00, addr=0x37, adapter=i2c0
[   40.960065] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   40.960073] sensor_read: reg=0xf0, client=856b2c00, adapter=i2c0, addr=0x37
[   40.960488] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   40.960498] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   40.960504] *** SUCCESS: I2C communication working after GPIO reset! ***
[   40.960512] sensor_read: reg=0xf1, client=856b2c00, adapter=i2c0, addr=0x37
[   40.960998] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   40.961006] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   40.961011] === I2C COMMUNICATION TEST COMPLETE ===
[   40.961018] Registering gc2053 with ISP framework (sd=85f31400, sensor=85f31400)
[   40.961024] gc2053 registered with ISP framework successfully
[   40.961044] *** MIPS-SAFE: I2C device created successfully at 0x856b2c00 ***
[   40.961052] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   40.961058] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   40.961064] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   40.961071] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   40.961106] ISP IOCTL: cmd=0xc050561a arg=0x7f7f8758
[   40.961114] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   40.961120] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   40.961128] ISP IOCTL: cmd=0xc050561a arg=0x7f7f8758
[   40.961134] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   40.961140] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   40.961148] ISP IOCTL: cmd=0xc0045627 arg=0x7f7f87b0
[   40.961158] ISP IOCTL: cmd=0x800856d5 arg=0x7f7f87a8
[   40.961164] TX_ISP_GET_BUF: IOCTL handler called
[   40.961170] TX_ISP_GET_BUF: core_dev=80568800, isp_dev=80514000
[   40.961177] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   40.961184] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   41.035649] ISP IOCTL: cmd=0x800856d4 arg=0x7f7f87a8
[   41.035664] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   41.039794] ISP IOCTL: cmd=0x40045626 arg=0x7f7f87c0
[   41.039808] subdev_sensor_ops_ioctl: cmd=0x2000003
[   41.039814] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   41.039821] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   41.039827] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   41.039836] ISP IOCTL: cmd=0x80045612 arg=0x0
[   41.039843] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   41.039848] === ISP Subdevice Array Status ===
[   41.039856]   [0]: isp-w00 (sd=80568000)
[   41.039863]   [1]: isp-w02 (sd=80568400)
[   41.039870]   [2]: isp-w01 (sd=85f37800)
[   41.039876]   [3]: isp-m0 (sd=80568800)
[   41.039882]   [4]: gc2053 (sd=85f31400)
[   41.039889]   [5]: gc2053 (sd=85f31400)
[   41.039894]   [6]: (empty)
[   41.039899]   [7]: (empty)
[   41.039904]   [8]: (empty)
[   41.039909]   [9]: (empty)
[   41.039914]   [10]: (empty)
[   41.039919]   [11]: (empty)
[   41.039924]   [12]: (empty)
[   41.039929]   [13]: (empty)
[   41.039934]   [14]: (empty)
[   41.039939]   [15]: (empty)
[   41.039943] === End Subdevice Array ===
[   41.039948] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   41.039954] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   41.039960] *** ispcore_activate_module: Fixed for our struct layouts ***
[   41.039965] *** VIC device in state 1, proceeding with activation ***
[   41.039972] *** CLOCK CONFIGURATION SECTION: clk_array=8053a180, clk_count=2 ***
[   41.039979] Clock 0 set to 100000000 Hz
[   41.039985] Clock 0 enabled
[   41.039992] Clock 1 set to 100000000 Hz
[   41.039996] Clock 1 enabled
[   41.040001] *** SUBDEVICE VALIDATION SECTION ***
[   41.040006] VIC device state set to 2 (activated)
[   41.040011] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   41.040016] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   41.040022] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   41.040027] *** SUBDEVICE INITIALIZATION LOOP ***
[   41.040032] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   41.040038] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   41.040046] *** SENSOR_INIT: gc2053 enable=1 ***
[   41.040054] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   41.040060] *** CALLING SENSOR_WRITE_ARRAY WITH c06dee20 (should be 137 registers) ***
[   41.040070] sensor_write: reg=0xfe val=0x80, client=856b2c00, adapter=i2c0, addr=0x37
[   41.040391] sensor_write: reg=0xfe val=0x80 SUCCESS
[   41.040398] sensor_write_array: reg[1] 0xfe=0x80 OK
[   41.040407] sensor_write: reg=0xfe val=0x80, client=856b2c00, adapter=i2c0, addr=0x37
[   41.040728] sensor_write: reg=0xfe val=0x80 SUCCESS
[   41.040735] sensor_write_array: reg[2] 0xfe=0x80 OK
[   41.040744] sensor_write: reg=0xfe val=0x80, client=856b2c00, adapter=i2c0, addr=0x37
[   41.041055] sensor_write: reg=0xfe val=0x80 SUCCESS
[   41.041062] sensor_write_array: reg[3] 0xfe=0x80 OK
[   41.041070] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.041372] sensor_write: reg=0xfe val=0x00 SUCCESS
[   41.041380] sensor_write_array: reg[4] 0xfe=0x00 OK
[   41.041388] sensor_write: reg=0xf2 val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.041700] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   41.041707] sensor_write_array: reg[5] 0xf2=0x00 OK
[   41.041715] sensor_write: reg=0xf3 val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.042029] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   41.042036] sensor_write_array: reg[6] 0xf3=0x00 OK
[   41.042044] sensor_write: reg=0xf4 val=0x36, client=856b2c00, adapter=i2c0, addr=0x37
[   41.042358] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   41.042364] sensor_write_array: reg[7] 0xf4=0x36 OK
[   41.042373] sensor_write: reg=0xf5 val=0xc0, client=856b2c00, adapter=i2c0, addr=0x37
[   41.042686] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   41.042692] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   41.042701] sensor_write: reg=0xf6 val=0x44, client=856b2c00, adapter=i2c0, addr=0x37
[   41.043014] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   41.043021] sensor_write_array: reg[9] 0xf6=0x44 OK
[   41.043030] sensor_write: reg=0xf7 val=0x01, client=856b2c00, adapter=i2c0, addr=0x37
[   41.049790] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   41.049803] sensor_write_array: reg[10] 0xf7=0x01 OK
[   41.049814] sensor_write: reg=0xf8 val=0x68, client=856b2c00, adapter=i2c0, addr=0x37
[   41.050131] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   41.050140] sensor_write: reg=0xf9 val=0x40, client=856b2c00, adapter=i2c0, addr=0x37
[   41.050457] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   41.050466] sensor_write: reg=0xfc val=0x8e, client=856b2c00, adapter=i2c0, addr=0x37
[   41.050780] sensor_write: reg=0xfc val=0x8e SUCCESS
[   41.050788] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.051102] sensor_write: reg=0xfe val=0x00 SUCCESS
[   41.051110] sensor_write: reg=0x87 val=0x18, client=856b2c00, adapter=i2c0, addr=0x37
[   41.051412] sensor_write: reg=0x87 val=0x18 SUCCESS
[   41.051422] sensor_write: reg=0xee val=0x30, client=856b2c00, adapter=i2c0, addr=0x37
[   41.051737] sensor_write: reg=0xee val=0x30 SUCCESS
[   41.051746] sensor_write: reg=0xd0 val=0xb7, client=856b2c00, adapter=i2c0, addr=0x37
[   41.052060] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   41.052068] sensor_write: reg=0x03 val=0x04, client=856b2c00, adapter=i2c0, addr=0x37
[   41.052381] sensor_write: reg=0x03 val=0x04 SUCCESS
[   41.052390] sensor_write: reg=0x04 val=0x60, client=856b2c00, adapter=i2c0, addr=0x37
[   41.052703] sensor_write: reg=0x04 val=0x60 SUCCESS
[   41.052711] sensor_write: reg=0x05 val=0x04, client=856b2c00, adapter=i2c0, addr=0x37
[   41.053024] sensor_write: reg=0x05 val=0x04 SUCCESS
[   41.053032] sensor_write: reg=0x06 val=0x4c, client=856b2c00, adapter=i2c0, addr=0x37
[   41.053346] sensor_write: reg=0x06 val=0x4c SUCCESS
[   41.053354] sensor_write: reg=0x07 val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.053666] sensor_write: reg=0x07 val=0x00 SUCCESS
[   41.053675] sensor_write: reg=0x08 val=0x11, client=856b2c00, adapter=i2c0, addr=0x37
[   41.053988] sensor_write: reg=0x08 val=0x11 SUCCESS
[   41.053996] sensor_write: reg=0x09 val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.054309] sensor_write: reg=0x09 val=0x00 SUCCESS
[   41.054317] sensor_write: reg=0x0a val=0x02, client=856b2c00, adapter=i2c0, addr=0x37
[   41.059778] sensor_write: reg=0x0a val=0x02 SUCCESS
[   41.059794] sensor_write: reg=0x0b val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.060112] sensor_write: reg=0x0b val=0x00 SUCCESS
[   41.060120] sensor_write: reg=0x0c val=0x02, client=856b2c00, adapter=i2c0, addr=0x37
[   41.060438] sensor_write: reg=0x0c val=0x02 SUCCESS
[   41.060446] sensor_write: reg=0x0d val=0x04, client=856b2c00, adapter=i2c0, addr=0x37
[   41.060760] sensor_write: reg=0x0d val=0x04 SUCCESS
[   41.060769] sensor_write: reg=0x0e val=0x40, client=856b2c00, adapter=i2c0, addr=0x37
[   41.061087] sensor_write: reg=0x0e val=0x40 SUCCESS
[   41.061096] sensor_write: reg=0x12 val=0xe2, client=856b2c00, adapter=i2c0, addr=0x37
[   41.061465] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   41.061474] sensor_write: reg=0x13 val=0x16, client=856b2c00, adapter=i2c0, addr=0x37
[   41.061787] sensor_write: reg=0x13 val=0x16 SUCCESS
[   41.061796] sensor_write: reg=0x19 val=0x0a, client=856b2c00, adapter=i2c0, addr=0x37
[   41.062107] sensor_write: reg=0x19 val=0x0a SUCCESS
[   41.062115] sensor_write: reg=0x21 val=0x1c, client=856b2c00, adapter=i2c0, addr=0x37
[   41.062430] sensor_write: reg=0x21 val=0x1c SUCCESS
[   41.062438] sensor_write: reg=0x28 val=0x0a, client=856b2c00, adapter=i2c0, addr=0x37
[   41.062752] sensor_write: reg=0x28 val=0x0a SUCCESS
[   41.062760] sensor_write: reg=0x29 val=0x24, client=856b2c00, adapter=i2c0, addr=0x37
[   41.063074] sensor_write: reg=0x29 val=0x24 SUCCESS
[   41.063082] sensor_write: reg=0x2b val=0x04, client=856b2c00, adapter=i2c0, addr=0x37
[   41.063395] sensor_write: reg=0x2b val=0x04 SUCCESS
[   41.063404] sensor_write: reg=0x32 val=0xf8, client=856b2c00, adapter=i2c0, addr=0x37
[   41.063716] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   41.063725] sensor_write: reg=0x37 val=0x03, client=856b2c00, adapter=i2c0, addr=0x37
[   41.064038] sensor_write: reg=0x37 val=0x03 SUCCESS
[   41.064046] sensor_write: reg=0x39 val=0x15, client=856b2c00, adapter=i2c0, addr=0x37
[   41.064359] sensor_write: reg=0x39 val=0x15 SUCCESS
[   41.064368] sensor_write: reg=0x43 val=0x07, client=856b2c00, adapter=i2c0, addr=0x37
[   41.064680] sensor_write: reg=0x43 val=0x07 SUCCESS
[   41.064689] sensor_write: reg=0x44 val=0x40, client=856b2c00, adapter=i2c0, addr=0x37
[   41.069782] sensor_write: reg=0x44 val=0x40 SUCCESS
[   41.069798] sensor_write: reg=0x46 val=0x0b, client=856b2c00, adapter=i2c0, addr=0x37
[   41.070116] sensor_write: reg=0x46 val=0x0b SUCCESS
[   41.070126] sensor_write: reg=0x4b val=0x20, client=856b2c00, adapter=i2c0, addr=0x37
[   41.070437] sensor_write: reg=0x4b val=0x20 SUCCESS
[   41.070446] sensor_write: reg=0x4e val=0x08, client=856b2c00, adapter=i2c0, addr=0x37
[   41.070763] sensor_write: reg=0x4e val=0x08 SUCCESS
[   41.070772] sensor_write: reg=0x55 val=0x20, client=856b2c00, adapter=i2c0, addr=0x37
[   41.071086] sensor_write: reg=0x55 val=0x20 SUCCESS
[   41.071094] sensor_write: reg=0x66 val=0x05, client=856b2c00, adapter=i2c0, addr=0x37
[   41.071522] sensor_write: reg=0x66 val=0x05 SUCCESS
[   41.071536] sensor_write: reg=0x67 val=0x05, client=856b2c00, adapter=i2c0, addr=0x37
[   41.071852] sensor_write: reg=0x67 val=0x05 SUCCESS
[   41.071862] sensor_write: reg=0x77 val=0x01, client=856b2c00, adapter=i2c0, addr=0x37
[   41.072178] sensor_write: reg=0x77 val=0x01 SUCCESS
[   41.072187] sensor_write: reg=0x78 val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.072501] sensor_write: reg=0x78 val=0x00 SUCCESS
[   41.072510] sensor_write: reg=0x7c val=0x93, client=856b2c00, adapter=i2c0, addr=0x37
[   41.072821] sensor_write: reg=0x7c val=0x93 SUCCESS
[   41.072828] sensor_write_array: reg[50] 0x7c=0x93 OK
[   41.072837] sensor_write: reg=0x8c val=0x12, client=856b2c00, adapter=i2c0, addr=0x37
[   41.073150] sensor_write: reg=0x8c val=0x12 SUCCESS
[   41.073159] sensor_write: reg=0x8d val=0x92, client=856b2c00, adapter=i2c0, addr=0x37
[   41.073472] sensor_write: reg=0x8d val=0x92 SUCCESS
[   41.073480] sensor_write: reg=0x90 val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.073794] sensor_write: reg=0x90 val=0x00 SUCCESS
[   41.073802] sensor_write: reg=0x41 val=0x04, client=856b2c00, adapter=i2c0, addr=0x37
[   41.074115] sensor_write: reg=0x41 val=0x04 SUCCESS
[   41.074124] sensor_write: reg=0x42 val=0x9d, client=856b2c00, adapter=i2c0, addr=0x37
[   41.074437] sensor_write: reg=0x42 val=0x9d SUCCESS
[   41.074446] sensor_write: reg=0x9d val=0x10, client=856b2c00, adapter=i2c0, addr=0x37
[   41.076774] sensor_write: reg=0x9d val=0x10 SUCCESS
[   41.076788] sensor_write: reg=0xce val=0x7c, client=856b2c00, adapter=i2c0, addr=0x37
[   41.077105] sensor_write: reg=0xce val=0x7c SUCCESS
[   41.077115] sensor_write: reg=0xd2 val=0x41, client=856b2c00, adapter=i2c0, addr=0x37
[   41.077431] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   41.077440] sensor_write: reg=0xd3 val=0xdc, client=856b2c00, adapter=i2c0, addr=0x37
[   41.077772] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   41.077782] sensor_write: reg=0xe6 val=0x50, client=856b2c00, adapter=i2c0, addr=0x37
[   41.078097] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   41.078106] sensor_write: reg=0xb6 val=0xc0, client=856b2c00, adapter=i2c0, addr=0x37
[   41.078420] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   41.078428] sensor_write: reg=0xb0 val=0x70, client=856b2c00, adapter=i2c0, addr=0x37
[   41.081640] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   41.081657] sensor_write: reg=0xb1 val=0x01, client=856b2c00, adapter=i2c0, addr=0x37
[   41.081974] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   41.081983] sensor_write: reg=0xb2 val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.082300] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   41.082310] sensor_write: reg=0xb3 val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.082624] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   41.082632] sensor_write: reg=0xb4 val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.082943] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   41.082952] sensor_write: reg=0xb8 val=0x01, client=856b2c00, adapter=i2c0, addr=0x37
[   41.089794] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   41.089809] sensor_write: reg=0xb9 val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.090127] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   41.090136] sensor_write: reg=0x26 val=0x30, client=856b2c00, adapter=i2c0, addr=0x37
[   41.090452] sensor_write: reg=0x26 val=0x30 SUCCESS
[   41.090461] sensor_write: reg=0xfe val=0x01, client=856b2c00, adapter=i2c0, addr=0x37
[   41.090774] sensor_write: reg=0xfe val=0x01 SUCCESS
[   41.090783] sensor_write: reg=0x40 val=0x23, client=856b2c00, adapter=i2c0, addr=0x37
[   41.091096] sensor_write: reg=0x40 val=0x23 SUCCESS
[   41.091105] sensor_write: reg=0x55 val=0x07, client=856b2c00, adapter=i2c0, addr=0x37
[   41.091418] sensor_write: reg=0x55 val=0x07 SUCCESS
[   41.091427] sensor_write: reg=0x60 val=0x40, client=856b2c00, adapter=i2c0, addr=0x37
[   41.091791] sensor_write: reg=0x60 val=0x40 SUCCESS
[   41.091801] sensor_write: reg=0xfe val=0x04, client=856b2c00, adapter=i2c0, addr=0x37
[   41.092113] sensor_write: reg=0xfe val=0x04 SUCCESS
[   41.092122] sensor_write: reg=0x14 val=0x78, client=856b2c00, adapter=i2c0, addr=0x37
[   41.092433] sensor_write: reg=0x14 val=0x78 SUCCESS
[   41.092441] sensor_write: reg=0x15 val=0x78, client=856b2c00, adapter=i2c0, addr=0x37
[   41.092756] sensor_write: reg=0x15 val=0x78 SUCCESS
[   41.092764] sensor_write: reg=0x16 val=0x78, client=856b2c00, adapter=i2c0, addr=0x37
[   41.093078] sensor_write: reg=0x16 val=0x78 SUCCESS
[   41.093086] sensor_write: reg=0x17 val=0x78, client=856b2c00, adapter=i2c0, addr=0x37
[   41.093400] sensor_write: reg=0x17 val=0x78 SUCCESS
[   41.093408] sensor_write: reg=0xfe val=0x01, client=856b2c00, adapter=i2c0, addr=0x37
[   41.093721] sensor_write: reg=0xfe val=0x01 SUCCESS
[   41.093730] sensor_write: reg=0x92 val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.094043] sensor_write: reg=0x92 val=0x00 SUCCESS
[   41.094051] sensor_write: reg=0x94 val=0x03, client=856b2c00, adapter=i2c0, addr=0x37
[   41.094368] sensor_write: reg=0x94 val=0x03 SUCCESS
[   41.094377] sensor_write: reg=0x95 val=0x04, client=856b2c00, adapter=i2c0, addr=0x37
[   41.094688] sensor_write: reg=0x95 val=0x04 SUCCESS
[   41.094697] sensor_write: reg=0x96 val=0x38, client=856b2c00, adapter=i2c0, addr=0x37
[   41.095010] sensor_write: reg=0x96 val=0x38 SUCCESS
[   41.095018] sensor_write: reg=0x97 val=0x07, client=856b2c00, adapter=i2c0, addr=0x37
[   41.095331] sensor_write: reg=0x97 val=0x07 SUCCESS
[   41.095340] sensor_write: reg=0x98 val=0x80, client=856b2c00, adapter=i2c0, addr=0x37
[   41.095653] sensor_write: reg=0x98 val=0x80 SUCCESS
[   41.095661] sensor_write: reg=0xfe val=0x01, client=856b2c00, adapter=i2c0, addr=0x37
[   41.095974] sensor_write: reg=0xfe val=0x01 SUCCESS
[   41.095982] sensor_write: reg=0x01 val=0x05, client=856b2c00, adapter=i2c0, addr=0x37
[   41.099775] sensor_write: reg=0x01 val=0x05 SUCCESS
[   41.099790] sensor_write: reg=0x02 val=0x89, client=856b2c00, adapter=i2c0, addr=0x37
[   41.100108] sensor_write: reg=0x02 val=0x89 SUCCESS
[   41.100117] sensor_write: reg=0x04 val=0x01, client=856b2c00, adapter=i2c0, addr=0x37
[   41.100434] sensor_write: reg=0x04 val=0x01 SUCCESS
[   41.100444] sensor_write: reg=0x07 val=0xa6, client=856b2c00, adapter=i2c0, addr=0x37
[   41.100757] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   41.100766] sensor_write: reg=0x08 val=0xa9, client=856b2c00, adapter=i2c0, addr=0x37
[   41.101079] sensor_write: reg=0x08 val=0xa9 SUCCESS
d[   41.101088] sensor_write: reg=0x09 val=0xa8, client=856b2c00, adapter=i2c0, addr=0x37
[   41.101401] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   41.101409] sensor_write: reg=0x0a val=0xa7, client=856b2c00, adapter=i2c0, addr=0x37
[   41.101722] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   41.101730] sensor_write: reg=0x0b val=0xff, client=856b2c00, adapter=i2c0, addr=0x37
[   41.102032] sensor_write: reg=0x0b val=0xff SUCCESS
[   41.102042] sensor_write: reg=0x0c val=0xff, client=856b2c00, adapter=i2c0, addr=0x37
[   41.102358] sensor_write: reg=0x0c val=0xff SUCCESS
[   41.102366] sensor_write: reg=0x0f val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.102679] sensor_write: reg=0x0f val=0x00 SUCCESS
[   41.102688] sensor_write: reg=0x50 val=0x1c, client=856b2c00, adapter=i2c0, addr=0x37
[   41.103001] sensor_write: reg=0x50 val=0x1c SUCCESS
[   41.103010] sensor_write: reg=0x89 val=0x03, client=856b2c00, adapter=i2c0, addr=0x37
[   41.109785] sensor_write: reg=0x89 val=0x03 SUCCESS
[   41.109800] sensor_write: reg=0xfe val=0x04, client=856b2c00, adapter=i2c0, addr=0x37
[   41.110118] sensor_write: reg=0xfe val=0x04 SUCCESS
[   41.110128] sensor_write: reg=0x28 val=0x86, client=856b2c00, adapter=i2c0, addr=0x37
[   41.110440] sensor_write: reg=0x28 val=0x86 SUCCESS
[   41.110448] sensor_write_array: reg[100] 0x28=0x86 OK
[   41.110456] sensor_write: reg=0x29 val=0x86, client=856b2c00, adapter=i2c0, addr=0x37
[   41.110774] sensor_write: reg=0x29 val=0x86 SUCCESS
[   41.110782] sensor_write: reg=0x2a val=0x86, client=856b2c00, adapter=i2c0, addr=0x37
[   41.111096] sensor_write: reg=0x2a val=0x86 SUCCESS
[   41.111105] sensor_write: reg=0x2b val=0x68, client=856b2c00, adapter=i2c0, addr=0x37
[   41.111418] sensor_write: reg=0x2b val=0x68 SUCCESS
[   41.111427] sensor_write: reg=0x2c val=0x68, client=856b2c00, adapter=i2c0, addr=0x37
[   41.111740] sensor_write: reg=0x2c val=0x68 SUCCESS
[   41.111749] sensor_write: reg=0x2d val=0x68, client=856b2c00, adapter=i2c0, addr=0x37
[   41.112051] sensor_write: reg=0x2d val=0x68 SUCCESS
[   41.112061] sensor_write: reg=0x2e val=0x68, client=856b2c00, adapter=i2c0, addr=0x37
[   41.112374] sensor_write: reg=0x2e val=0x68 SUCCESS
[   41.112382] sensor_write: reg=0x2f val=0x68, client=856b2c00, adapter=i2c0, addr=0x37
[   41.112696] sensor_write: reg=0x2f val=0x68 SUCCESS
[   41.112706] sensor_write: reg=0x30 val=0x4f, client=856b2c00, adapter=i2c0, addr=0x37
[   41.113019] sensor_write: reg=0x30 val=0x4f SUCCESS
[   41.113028] sensor_write: reg=0x31 val=0x68, client=856b2c00, adapter=i2c0, addr=0x37
[   41.113340] sensor_write: reg=0x31 val=0x68 SUCCESS
[   41.113349] sensor_write: reg=0x32 val=0x67, client=856b2c00, adapter=i2c0, addr=0x37
[   41.113662] sensor_write: reg=0x32 val=0x67 SUCCESS
[   41.113671] sensor_write: reg=0x33 val=0x66, client=856b2c00, adapter=i2c0, addr=0x37
[   41.113984] sensor_write: reg=0x33 val=0x66 SUCCESS
[   41.113992] sensor_write: reg=0x34 val=0x66, client=856b2c00, adapter=i2c0, addr=0x37
[   41.114305] sensor_write: reg=0x34 val=0x66 SUCCESS
[   41.114314] sensor_write: reg=0x35 val=0x66, client=856b2c00, adapter=i2c0, addr=0x37
[   41.114627] sensor_write: reg=0x35 val=0x66 SUCCESS
[   41.114635] sensor_write: reg=0x36 val=0x66, client=856b2c00, adapter=i2c0, addr=0x37
[   41.114948] sensor_write: reg=0x36 val=0x66 SUCCESS
[   41.114957] sensor_write: reg=0x37 val=0x66, client=856b2c00, adapter=i2c0, addr=0x37
[   41.119765] sensor_write: reg=0x37 val=0x66 SUCCESS
[   41.119780] sensor_write: reg=0x38 val=0x62, client=856b2c00, adapter=i2c0, addr=0x37
[   41.120098] sensor_write: reg=0x38 val=0x62 SUCCESS
[   41.120108] sensor_write: reg=0x39 val=0x62, client=856b2c00, adapter=i2c0, addr=0x37
[   41.120426] sensor_write: reg=0x39 val=0x62 SUCCESS
[   41.120435] sensor_write: reg=0x3a val=0x62, client=856b2c00, adapter=i2c0, addr=0x37
[   41.120747] sensor_write: reg=0x3a val=0x62 SUCCESS
[   41.120756] sensor_write: reg=0x3b val=0x62, client=856b2c00, adapter=i2c0, addr=0x37
[   41.121069] sensor_write: reg=0x3b val=0x62 SUCCESS
m[   41.121078] sensor_write: reg=0x3c val=0x62, client=856b2c00, adapter=i2c0, addr=0x37
[   41.121390] sensor_write: reg=0x3c val=0x62 SUCCESS
[   41.121399] sensor_write: reg=0x3d val=0x62, client=856b2c00, adapter=i2c0, addr=0x37
[   41.121712] sensor_write: reg=0x3d val=0x62 SUCCESS
[   41.121720] sensor_write: reg=0x3e val=0x62, client=856b2c00, adapter=i2c0, addr=0x37
[   41.122094] sensor_write: reg=0x3e val=0x62 SUCCESS
[   41.122104] sensor_write: reg=0x3f val=0x62, client=856b2c00, adapter=i2c0, addr=0x37
[   41.122418] sensor_write: reg=0x3f val=0x62 SUCCESS
[   41.122427] sensor_write: reg=0xfe val=0x01, client=856b2c00, adapter=i2c0, addr=0x37
[   41.122740] sensor_write: reg=0xfe val=0x01 SUCCESS
[   41.122748] sensor_write: reg=0x9a val=0x06, client=856b2c00, adapter=i2c0, addr=0x37
[   41.123062] sensor_write: reg=0x9a val=0x06 SUCCESS
[   41.123070] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.123382] sensor_write: reg=0xfe val=0x00 SUCCESS
[   41.123390] sensor_write: reg=0x7b val=0x2a, client=856b2c00, adapter=i2c0, addr=0x37
[   41.123703] sensor_write: reg=0x7b val=0x2a SUCCESS
[   41.123712] sensor_write: reg=0x23 val=0x2d, client=856b2c00, adapter=i2c0, addr=0x37
[   41.124024] sensor_write: reg=0x23 val=0x2d SUCCESS
[   41.124033] sensor_write: reg=0xfe val=0x03, client=856b2c00, adapter=i2c0, addr=0x37
[   41.129772] sensor_write: reg=0xfe val=0x03 SUCCESS
[   41.129786] sensor_write: reg=0x01 val=0x27, client=856b2c00, adapter=i2c0, addr=0x37
[   41.130103] sensor_write: reg=0x01 val=0x27 SUCCESS
[   41.130112] sensor_write: reg=0x02 val=0x56, client=856b2c00, adapter=i2c0, addr=0x37
[   41.130429] sensor_write: reg=0x02 val=0x56 SUCCESS
[   41.130438] sensor_write: reg=0x03 val=0x8e, client=856b2c00, adapter=i2c0, addr=0x37
[   41.130750] sensor_write: reg=0x03 val=0x8e SUCCESS
[   41.130759] sensor_write: reg=0x12 val=0x80, client=856b2c00, adapter=i2c0, addr=0x37
[   41.131072] sensor_write: reg=0x12 val=0x80 SUCCESS
[   41.131081] sensor_write: reg=0x13 val=0x07, client=856b2c00, adapter=i2c0, addr=0x37
[   41.131399] sensor_write: reg=0x13 val=0x07 SUCCESS
[   41.131408] sensor_write: reg=0x15 val=0x12, client=856b2c00, adapter=i2c0, addr=0x37
[   41.131722] sensor_write: reg=0x15 val=0x12 SUCCESS
[   41.131730] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   41.132043] sensor_write: reg=0xfe val=0x00 SUCCESS
[   41.132051] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   41.132354] sensor_write: reg=0x3e val=0x91 SUCCESS
[   41.132364] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   41.132370] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   41.132376] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   41.132384] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   41.132390] *** SENSOR_INIT: gc2053 enable=1 ***
[   41.132396] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   41.132402] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   41.132409] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   41.132416] *** ispcore_core_ops_init: ENTRY - sd=80568800, on=1 ***
[   41.132423] *** ispcore_core_ops_init: sd->dev_priv=80568800, sd->host_priv=80568800 ***
[   41.132430] *** ispcore_core_ops_init: sd->pdev=c06b3f30, sd->ops=c06b4658 ***
[   41.132436] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   41.132442] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   41.132450] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   41.132458] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   41.132465] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   41.132470] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   41.132476] *** ispcore_core_ops_init: s0 (core_dev) = 80568800 from sd->host_priv ***
[   41.132484] ispcore_core_ops_init: core_dev=80568800, vic_dev=80568400, vic_state=2
[   41.132488] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   41.132496] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   41.132504] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   41.132512] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   41.132518] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   41.132523] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   41.132528] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   41.132534] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   41.132541] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   41.132547] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   41.132553] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   41.132558] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   41.132564] tisp_event_init: Initializing ISP event system
[   41.132571] tisp_event_init: SAFE event system initialized with 20 nodes
[   41.132577] tisp_event_set_cb: Setting callback for event 4
[   41.132584] tisp_event_set_cb: Event 4 callback set to c0683464
[   41.132589] tisp_event_set_cb: Setting callback for event 5
[   41.132595] tisp_event_set_cb: Event 5 callback set to c068392c
[   41.132601] tisp_event_set_cb: Setting callback for event 7
[   41.132607] tisp_event_set_cb: Event 7 callback set to c06834f8
[   41.132612] tisp_event_set_cb: Setting callback for event 9
[   41.132619] tisp_event_set_cb: Event 9 callback set to c0683580
[   41.132624] tisp_event_set_cb: Setting callback for event 8
[   41.132630] tisp_event_set_cb: Event 8 callback set to c0683644
[   41.132638] *** system_irq_func_set: Registered handler c067c558 at index 13 ***
[   41.149759] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   41.149774] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   41.149782] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   41.149788] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   41.149795] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   41.149802] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   41.149809] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   41.149816] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   41.149822] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   41.149830] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   41.149836] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   41.149843] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   41.149850] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   41.149857] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   41.149864] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   41.149870] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   41.149876] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   41.149882] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   41.149889] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   41.149896] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   41.149902] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   41.149909] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   41.149914] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   41.149920] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   41.149926] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   41.149933] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   41.149940] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   41.149946] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   41.149953] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   41.149960] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   41.149967] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   41.149974] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   41.149979] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   41.149986] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   41.149993] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   41.150000] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   41.150006] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   41.150013] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   41.150019] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   41.150026] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   41.150032] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   41.150039] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   41.150046] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   41.150051] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   41.150060] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   41.150066] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   41.150073] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   41.150079] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   41.150085] *** tisp_init: ISP control register set to enable processing pipeline ***
[   41.150092] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   41.150097] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   41.150104] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   41.150110] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   41.150116] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   41.150122] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   41.150128] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   41.150134] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   41.150141] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   41.150146] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   41.150153] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   41.150160] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   41.150167] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   41.150174] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   41.150180] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   41.150187] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   41.150193] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   41.150199] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   41.150206] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   41.150212] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   41.150218] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   41.150225] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   41.150232] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   41.150238] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   41.150248] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   41.150254] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   41.150262] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   41.150268] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   41.150274] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   41.150281] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   41.150287] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   41.150292] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   41.150298] *** This should eliminate green frames by enabling proper color processing ***
[   41.150304] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   41.150311] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   41.150318] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   41.150324] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   41.150330] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   41.150337] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   41.150344] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   41.150350] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   41.150356] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   41.150362] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   41.150368] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   41.150373] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   41.150378] *** tisp_init: Standard tuning parameters loaded successfully ***
[   41.150384] *** tisp_init: Custom tuning parameters loaded successfully ***
[   41.150390] tisp_set_csc_version: Setting CSC version 0
[   41.150396] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   41.150402] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   41.150408] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   41.150414] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   41.150421] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   41.150426] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   41.150432] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   41.150438] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   41.150445] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   41.150450] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   41.150456] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   41.150463] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   41.150468] *** tisp_init: ISP processing pipeline fully enabled ***
[   41.150475] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   41.150481] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   41.150487] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   41.150494] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   41.150500] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   41.150505] tisp_init: ISP memory buffers configured
[   41.150510] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   41.150518] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   41.150526] tiziano_ae_params_refresh: Refreshing AE parameters
[   41.150537] tiziano_ae_params_refresh: AE parameters refreshed
	[   41.150542] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   41.150548] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   41.150554] tiziano_ae_para_addr: Setting up AE parameter addresses
[   41.150559] tiziano_ae_para_addr: AE parameter addresses configured
[   41.150566] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   41.150572] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   41.150579] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   41.150586] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   41.150593] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   41.150600] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   41.150606] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   41.150614] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b566814 (Binary Ninja EXACT) ***
[   41.150620] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   41.150627] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   41.150634] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   41.150640] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   41.150646] tiziano_ae_set_hardware_param: Parameters written to AE0
[   41.150652] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   41.150659] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   41.150666] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   41.150672] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   41.150678] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   41.150685] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   41.150692] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   41.150698] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   41.150704] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   41.150711] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   41.150718] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   41.150724] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   41.150730] tiziano_ae_set_hardware_param: Parameters written to AE1
[   41.150735] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   41.150743] *** system_irq_func_set: Registered handler c068463c at index 10 ***
[   41.168548] *** system_irq_func_set: Registered handler c0684754 at index 27 ***
[   41.178662] *** system_irq_func_set: Registered handler c068463c at index 26 ***
[   41.194535] *** system_irq_func_set: Registered handler c068483c at index 29 ***
[   41.202266] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   41.202276] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   41.202286] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   41.202295] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   41.202316] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4390.000 ms)
[   41.204414] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   41.209767] *** system_irq_func_set: Registered handler c06847c8 at index 28 ***
[   41.227568] *** system_irq_func_set: Registered handler c06848b0 at index 30 ***
[   41.237653] *** system_irq_func_set: Registered handler c0684904 at index 20 ***
[   41.257880] *** system_irq_func_set: Registered handler c0684958 at index 18 ***
[   41.267962] *** system_irq_func_set: Registered handler c06849ac at index 31 ***
[   41.288188] *** system_irq_func_set: Registered handler c0684a00 at index 11 ***
[   41.307258] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   41.307280] tiziano_deflicker_expt: Generated 119 LUT entries
[   41.307286] tisp_event_set_cb: Setting callback for event 1
[   41.307294] tisp_event_set_cb: Event 1 callback set to c068423c
[   41.307300] tisp_event_set_cb: Setting callback for event 6
[   41.307306] tisp_event_set_cb: Event 6 callback set to c068379c
[   41.307312] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   41.307318] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   41.307324] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   41.307332] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   41.307338] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   41.307344] tiziano_awb_init: AWB hardware blocks enabled
[   41.307349] tiziano_gamma_init: Initializing Gamma processing
[   41.307354] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   41.307414] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   41.307420] tiziano_gib_init: Initializing GIB processing
[   41.307425] tiziano_lsc_init: Initializing LSC processing
[   41.307430] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   41.307436] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   41.307443] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   41.307450] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   41.307455] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   41.307512] tiziano_ccm_init: Initializing Color Correction Matrix
[   41.307517] tiziano_ccm_init: Using linear CCM parameters
[   41.307522] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   41.307529] jz_isp_ccm: EV=64, CT=9984
[   41.307536] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   41.307542] cm_control: saturation=128
[   41.307546] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   41.307553] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   41.307558] tiziano_ccm_init: CCM initialized successfully
[   41.307564] tiziano_dmsc_init: Initializing DMSC processing
[   41.307568] tiziano_sharpen_init: Initializing Sharpening
[   41.307574] tiziano_sharpen_init: Using linear sharpening parameters
[   41.307579] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   41.307586] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   41.307592] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   41.307618] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   41.307625] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   41.307630] tiziano_sharpen_init: Sharpening initialized successfully
[   41.307636] tiziano_sdns_init: Initializing SDNS processing
[   41.307644] tiziano_sdns_init: Using linear SDNS parameters
[   41.307650] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   41.307656] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   41.307662] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   41.307694] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   41.307701] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   41.307706] tiziano_sdns_init: SDNS processing initialized successfully
[   41.307713] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   41.307718] tiziano_mdns_init: Using linear MDNS parameters
[   41.307728] tiziano_mdns_init: MDNS processing initialized successfully
[   41.307733] tiziano_clm_init: Initializing CLM processing
[   41.307738] tiziano_dpc_init: Initializing DPC processing
[   41.307744] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   41.307750] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   41.307756] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   41.307762] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   41.307777] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   41.307783] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   41.307789] tiziano_hldc_init: Initializing HLDC processing

[   41.307795] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   41.307802] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   41.307808] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   41.307815] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   41.307822] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   41.307829] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   41.307836] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   41.307842] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   41.307849] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   41.307856] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   41.307862] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   41.307870] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   41.307876] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   41.307882] tiziano_adr_params_refresh: Refreshing ADR parameters
[   41.307888] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   41.307893] tiziano_adr_params_init: Initializing ADR parameter arrays
[   41.307899] tisp_adr_set_params: Writing ADR parameters to registers
[   41.307932] tisp_adr_set_params: ADR parameters written to hardware
[   41.307938] tisp_event_set_cb: Setting callback for event 18
[   41.307944] tisp_event_set_cb: Event 18 callback set to c0684958
[   41.307950] tisp_event_set_cb: Setting callback for event 2
[   41.307956] tisp_event_set_cb: Event 2 callback set to c0683438
[   41.307961] tiziano_adr_init: ADR processing initialized successfully
[   41.307968] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   41.307972] tiziano_bcsh_init: Initializing BCSH processing
[   41.307978] tiziano_ydns_init: Initializing YDNS processing
[   41.307983] tiziano_rdns_init: Initializing RDNS processing
[   41.307988] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   41.308002] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1180000 (Binary Ninja EXACT) ***
[   41.308009] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1181000 (Binary Ninja EXACT) ***
[   41.308016] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1182000 (Binary Ninja EXACT) ***
[   41.308022] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1183000 (Binary Ninja EXACT) ***
[   41.308030] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1184000 (Binary Ninja EXACT) ***
[   41.308036] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1184800 (Binary Ninja EXACT) ***
[   41.308044] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1185000 (Binary Ninja EXACT) ***
[   41.308050] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1185800 (Binary Ninja EXACT) ***
[   41.308057] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   41.308063] *** tisp_init: AE0 buffer allocated at 0x01180000 ***
[   41.308069] *** CRITICAL FIX: data_b2f3c initialized to 0x81180000 (prevents stack corruption) ***
[   41.308078] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1188000 (Binary Ninja EXACT) ***
[   41.308084] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1189000 (Binary Ninja EXACT) ***
[   41.308091] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x118a000 (Binary Ninja EXACT) ***
[   41.308098] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x118b000 (Binary Ninja EXACT) ***
[   41.308105] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x118c000 (Binary Ninja EXACT) ***
[   41.308112] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x118c800 (Binary Ninja EXACT) ***
[   41.308118] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x118d000 (Binary Ninja EXACT) ***
[   41.308126] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x118d800 (Binary Ninja EXACT) ***
[   41.308132] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   41.308138] *** tisp_init: AE1 buffer allocated at 0x01188000 ***
[   41.308143] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   41.308150] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   41.308156] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   41.308162] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   41.308168] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   41.308174] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   41.308181] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   41.308189] tiziano_ae_params_refresh: Refreshing AE parameters
[   41.308200] tiziano_ae_params_refresh: AE parameters refreshed
[   41.308205] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   41.308211] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   41.308216] tiziano_ae_para_addr: Setting up AE parameter addresses
[   41.308222] tiziano_ae_para_addr: AE parameter addresses configured
[   41.308228] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   41.308235] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   41.308242] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   41.308248] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   41.308256] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   41.308262] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   41.308269] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   41.308276] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b566814 (Binary Ninja EXACT) ***
[   41.308283] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   41.308290] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   41.308296] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   41.308303] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   41.308309] tiziano_ae_set_hardware_param: Parameters written to AE0
[   41.308384] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   41.308392] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   41.308399] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   41.308405] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   41.308412] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   41.308418] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   41.308425] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   41.308432] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   41.308438] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   41.308444] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   41.308451] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   41.308458] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   41.308464] tiziano_ae_set_hardware_param: Parameters written to AE1
[   41.308469] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   41.308477] *** system_irq_func_set: Registered handler c068463c at index 10 ***
[   41.318508] *** system_irq_func_set: Registered handler c0684754 at index 27 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   41.471018] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   41.471026] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   41.471034] csi_core_ops_init: sd=80568000, csi_dev=80568000, enable=1
[   41.471039] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   41.471044] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   41.471051] *** vic_core_ops_init: ENTRY - sd=80568400, enable=1 ***
[   41.471057] *** vic_core_ops_init: vic_dev=80568400, current state check ***
[   41.471063] *** vic_core_ops_init: current_state=3, enable=1 ***
[   41.471068] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   41.471074] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   41.471080] *** ispcore_core_ops_init: ENTRY - sd=80568800, on=1 ***
[   41.471088] *** ispcore_core_ops_init: sd->dev_priv=80568800, sd->host_priv=80568800 ***
[   41.471094] *** ispcore_core_ops_init: sd->pdev=c06b3f30, sd->ops=c06b4658 ***
[   41.471100] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   41.471105] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   41.471113] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   41.471120] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   41.471127] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   41.471132] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   41.471138] *** ispcore_core_ops_init: s0 (core_dev) = 80568800 from sd->host_priv ***
[   41.471145] ispcore_core_ops_init: core_dev=80568800, vic_dev=80568400, vic_state=3
[   41.471149] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   41.471158] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   41.471166] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   41.471174] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   41.471180] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   41.471185] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   41.471189] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   41.471195] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   41.471202] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   41.471208] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   41.471214] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   41.471219] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   41.471224] tisp_event_init: Initializing ISP event system
[   41.471231] tisp_event_init: SAFE event system initialized with 20 nodes
[   41.471237] tisp_event_set_cb: Setting callback for event 4
[   41.471243] tisp_event_set_cb: Event 4 callback set to c0683464
[   41.471249] tisp_event_set_cb: Setting callback for event 5
[   41.471256] tisp_event_set_cb: Event 5 callback set to c068392c
[   41.471261] tisp_event_set_cb: Setting callback for event 7
[   41.471268] tisp_event_set_cb: Event 7 callback set to c06834f8
[   41.471273] tisp_event_set_cb: Setting callback for event 9
[   41.471279] tisp_event_set_cb: Event 9 callback set to c0683580
[   41.471285] tisp_event_set_cb: Setting callback for event 8
[   41.471291] tisp_event_set_cb: Event 8 callback set to c0683644
[   41.471298] *** system_irq_func_set: Registered handler c067c558 at index 13 ***
[   41.499218] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   41.499235] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   41.499242] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   41.499249] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   41.499256] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   41.499262] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   41.499270] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   41.499276] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   41.499283] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   41.499290] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   41.499297] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   41.499304] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   41.499310] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   41.499317] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   41.499324] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   41.499330] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   41.499337] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   41.499343] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   41.499350] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   41.499356] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   41.499363] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   41.499370] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   41.499375] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   41.499380] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   41.499387] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   41.499394] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   41.499401] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   41.499408] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   41.499414] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   41.499421] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   41.499428] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   41.499434] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   41.499440] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   41.499447] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   41.499454] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   41.499460] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   41.499467] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   41.499474] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   41.499480] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   41.499486] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   41.499493] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   41.499500] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   41.499506] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   41.499512] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   41.499520] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   41.499527] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   41.499534] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   41.499540] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   41.499546] *** tisp_init: ISP control register set to enable processing pipeline ***
[   41.499552] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   41.499558] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   41.499565] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   41.499570] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   41.499577] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   41.499583] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   41.499593] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   41.507047] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   41.507053] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   41.514777] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[   41.522229] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   41.529942] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   41.537477] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   41.543670] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   41.551751] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c068463c ***
[   41.560006] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   41.569254] ae0_interrupt_static: Processing AE0 static interrupt
[   41.569261] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   41.569266] ae0_interrupt_static: AE0 static interrupt processed
[   41.569273] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   41.577435] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   41.659185] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4840.000 ms)
[   41.659200] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4840.000 ms)
[   41.659217] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   41.661386] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 340.000 ms)
[   41.661398] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 340.000 ms)
[   41.752576] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   41.752591] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   41.752599] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   41.752604] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   41.752611] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   41.752618] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   41.752625] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   41.752632] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   41.752638] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   41.752645] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   41.752651] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   41.752657] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   41.752664] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   41.752671] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   41.752677] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   41.752683] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   41.752690] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   41.752697] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   41.752705] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   41.752713] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   41.752720] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   41.752727] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   41.752733] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   41.752739] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   41.752745] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   41.752751] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   41.752756] *** This should eliminate green frames by enabling proper color processing ***
[   41.752763] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   41.752769] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   41.752776] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   41.752783] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   41.752789] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   41.752795] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   41.752802] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   41.752809] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   41.752815] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   41.752821] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   41.752826] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   41.752831] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   41.752837] *** tisp_init: Standard tuning parameters loaded successfully ***
[   41.752843] *** tisp_init: Custom tuning parameters loaded successfully ***
[   41.752849] tisp_set_csc_version: Setting CSC version 0
[   41.752855] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   41.752862] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   41.752867] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   41.752874] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   41.752881] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   41.752886] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   41.752891] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   41.752898] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   41.752904] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   41.752910] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   41.752916] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   41.752923] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   41.752928] *** tisp_init: ISP processing pipeline fully enabled ***
[   41.752935] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   41.752941] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   41.752947] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   41.752953] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   41.752960] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   41.752965] tisp_init: ISP memory buffers configured
[   41.752971] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   41.752978] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   41.752987] tiziano_ae_params_refresh: Refreshing AE parameters
[   41.752998] tiziano_ae_params_refresh: AE parameters refreshed
[   41.753004] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   41.753010] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   41.753015] tiziano_ae_para_addr: Setting up AE parameter addresses
[   41.753021] tiziano_ae_para_addr: AE parameter addresses configured
[   41.753027] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   41.753034] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   41.753041] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   41.753047] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   41.753055] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   41.753061] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   41.753068] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   41.753075] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b566814 (Binary Ninja EXACT) ***
[   41.753082] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   41.753089] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   41.753095] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   41.753102] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   41.753108] tiziano_ae_set_hardware_param: Parameters written to AE0
[   41.753114] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   41.753121] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   41.753127] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   41.753133] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   41.753140] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   41.753147] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   41.753153] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   41.753159] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   41.753166] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   41.753173] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   41.753179] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   41.753185] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   41.753191] tiziano_ae_set_hardware_param: Parameters written to AE1
[   41.753197] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   41.753205] *** system_irq_func_set: Registered handler c068463c at index 10 ***
[   41.779316] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 120.000 ms)
[   41.779331] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 120.000 ms)
[   41.779803] *** system_irq_func_set: Registered handler c0684754 at index 27 ***
[   41.801131] *** system_irq_func_set: Registered handler c068463c at index 26 ***
[   41.822056] *** system_irq_func_set: Registered handler c068483c at index 29 ***
[   41.845479] *** system_irq_func_set: Registered handler c06847c8 at index 28 ***
[   41.867473] *** system_irq_func_set: Registered handler c06848b0 at index 30 ***
[   41.891448] *** system_irq_func_set: Registered handler c0684904 at index 20 ***
[   41.914258] *** system_irq_func_set: Registered handler c0684958 at index 18 ***
[   41.932125] *** system_irq_func_set: Registered handler c06849ac at index 31 ***
[   41.956075] *** system_irq_func_set: Registered handler c0684a00 at index 11 ***
[   41.973929] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   41.973951] tiziano_deflicker_expt: Generated 119 LUT entries
[   41.973957] tisp_event_set_cb: Setting callback for event 1
[   41.973965] tisp_event_set_cb: Event 1 callback set to c068423c
[   41.973970] tisp_event_set_cb: Setting callback for event 6
[   41.973977] tisp_event_set_cb: Event 6 callback set to c068379c
[   41.973982] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   41.973988] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   41.973995] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   41.974003] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   41.974009] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   41.974015] tiziano_awb_init: AWB hardware blocks enabled
[   41.974020] tiziano_gamma_init: Initializing Gamma processing
[   41.974025] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   41.974085] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   41.974090] tiziano_gib_init: Initializing GIB processing
[   41.974095] tiziano_lsc_init: Initializing LSC processing
[   41.974101] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   41.974107] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   41.974114] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   41.974121] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   41.974126] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   41.974183] tiziano_ccm_init: Initializing Color Correction Matrix
[   41.974188] tiziano_ccm_init: Using linear CCM parameters
[   41.974194] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   41.974201] jz_isp_ccm: EV=64, CT=9984
[   41.974207] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   41.974213] cm_control: saturation=128
[   41.974218] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   41.974224] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   41.974229] tiziano_ccm_init: CCM initialized successfully
[   41.974235] tiziano_dmsc_init: Initializing DMSC processing
[   41.974240] tiziano_sharpen_init: Initializing Sharpening
[   41.974245] tiziano_sharpen_init: Using linear sharpening parameters
[   41.974251] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   41.974258] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   41.974264] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   41.974290] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   41.974297] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   41.974302] tiziano_sharpen_init: Sharpening initialized successfully
[   41.974307] tiziano_sdns_init: Initializing SDNS processing
[   41.974315] tiziano_sdns_init: Using linear SDNS parameters
[   41.974321] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   41.974328] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   41.974333] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   41.974366] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   41.974373] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   41.974378] tiziano_sdns_init: SDNS processing initialized successfully
[   41.974385] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   41.974389] tiziano_mdns_init: Using linear MDNS parameters
[   41.974400] tiziano_mdns_init: MDNS processing initialized successfully
[   41.974405] tiziano_clm_init: Initializing CLM processing
[   41.974410] tiziano_dpc_init: Initializing DPC processing
[   41.974415] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   41.974421] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   41.974428] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   41.974433] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   41.974448] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   41.974455] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   41.974460] tiziano_hldc_init: Initializing HLDC processing
[   41.974467] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   41.974473] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   41.974479] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   41.974486] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   41.974493] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   41.974500] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   41.974507] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   41.974513] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   41.974521] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   41.974527] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   41.974534] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   41.974541] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   41.974547] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   41.974553] tiziano_adr_params_refresh: Refreshing ADR parameters
[   41.974559] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   41.974564] tiziano_adr_params_init: Initializing ADR parameter arrays
[   41.974571] tisp_adr_set_params: Writing ADR parameters to registers
[   41.974603] tisp_adr_set_params: ADR parameters written to hardware
[   41.974609] tisp_event_set_cb: Setting callback for event 18
[   41.974615] tisp_event_set_cb: Event 18 callback set to c0684958
[   41.974621] tisp_event_set_cb: Setting callback for event 2
[   41.974627] tisp_event_set_cb: Event 2 callback set to c0683438
[   41.974632] tiziano_adr_init: ADR processing initialized successfully
[   41.974639] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   41.974644] tiziano_bcsh_init: Initializing BCSH processing
[   41.974649] tiziano_ydns_init: Initializing YDNS processing
[   41.974654] tiziano_rdns_init: Initializing RDNS processing
[   41.974659] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   41.974672] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x11f8000 (Binary Ninja EXACT) ***
[   41.974679] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x11f9000 (Binary Ninja EXACT) ***
[   41.974686] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x11fa000 (Binary Ninja EXACT) ***
[   41.974693] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x11fb000 (Binary Ninja EXACT) ***
[   41.974700] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x11fc000 (Binary Ninja EXACT) ***
[   41.974707] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x11fc800 (Binary Ninja EXACT) ***
[   41.974713] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x11fd000 (Binary Ninja EXACT) ***
[   41.974721] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x11fd800 (Binary Ninja EXACT) ***
[   41.974727] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   41.974733] *** tisp_init: AE0 buffer allocated at 0x011f8000 ***
[   41.974739] *** CRITICAL FIX: data_b2f3c initialized to 0x811f8000 (prevents stack corruption) ***
[   41.974747] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x11b8000 (Binary Ninja EXACT) ***
[   41.974755] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x11b9000 (Binary Ninja EXACT) ***
[   41.974761] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x11ba000 (Binary Ninja EXACT) ***
[   41.974768] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x11bb000 (Binary Ninja EXACT) ***
[   41.974775] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11bc000 (Binary Ninja EXACT) ***
[   41.974782] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11bc800 (Binary Ninja EXACT) ***
[   41.974789] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11bd000 (Binary Ninja EXACT) ***
[   41.974796] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11bd800 (Binary Ninja EXACT) ***
[   41.974802] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   41.974809] *** tisp_init: AE1 buffer allocated at 0x011b8000 ***
[   41.974813] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   41.974820] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   41.974827] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   41.974832] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   41.974839] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   41.974844] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   41.974851] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   41.974859] tiziano_ae_params_refresh: Refreshing AE parameters
[   41.974869] tiziano_ae_params_refresh: AE parameters refreshed
[   41.974875] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   41.974881] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   41.974887] tiziano_ae_para_addr: Setting up AE parameter addresses
[   41.974892] tiziano_ae_para_addr: AE parameter addresses configured
[   41.974898] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   41.974905] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   41.974912] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   41.974919] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   41.974926] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   41.974933] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   41.974939] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   41.974946] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b566814 (Binary Ninja EXACT) ***
[   41.974953] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   41.974960] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   41.974966] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   41.974973] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   41.974979] tiziano_ae_set_hardware_param: Parameters written to AE0
[   41.974985] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   41.974991] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   41.974998] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   41.975005] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   41.975011] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   41.975017] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   41.975024] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   41.975031] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   41.975037] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   41.975043] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   41.975050] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   41.975057] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   41.975062] tiziano_ae_set_hardware_param: Parameters written to AE1
[   41.975068] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   41.975075] *** system_irq_func_set: Registered handler c068463c at index 10 ***
[   41.989789] *** system_irq_func_set: Registered handler c0684754 at index 27 ***
[   42.007676] *** system_irq_func_set: Registered handler c068463c at index 26 ***
[   42.019917] *** system_irq_func_set: Registered handler c068483c at index 29 ***
[   42.027567] *** system_irq_func_set: Registered handler c06847c8 at index 28 ***
[   42.049775] *** system_irq_func_set: Registered handler c06848b0 at index 30 ***
[   42.066819] *** system_irq_func_set: Registered handler c0684904 at index 20 ***
[   42.078183] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 420.000 ms)
[   42.078199] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 420.000 ms)
[   42.084673] *** system_irq_func_set: Registered handler c0684958 at index 18 ***
[   42.099797] *** system_irq_func_set: Registered handler c06849ac at index 31 ***
[   42.117603] *** system_irq_func_set: Registered handler c0684a00 at index 11 ***
[   42.135090] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   42.135213] tiziano_deflicker_expt: Generated 119 LUT entries
[   42.135221] tisp_event_set_cb: Setting callback for event 1
[   42.135228] tisp_event_set_cb: Event 1 callback set to c068423c
[   42.135234] tisp_event_set_cb: Setting callback for event 6
[   42.135240] tisp_event_set_cb: Event 6 callback set to c068379c
[   42.135246] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   42.135251] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   42.135259] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   42.135266] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   42.135273] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   42.135278] tiziano_awb_init: AWB hardware blocks enabled
[   42.135283] tiziano_gamma_init: Initializing Gamma processing
[   42.135289] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   42.135349] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   42.135354] tiziano_gib_init: Initializing GIB processing
[   42.135359] tiziano_lsc_init: Initializing LSC processing
[   42.135364] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   42.135371] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   42.135377] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
d[   42.135384] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   42.135389] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   42.135447] tiziano_ccm_init: Initializing Color Correction Matrix
[   42.135452] tiziano_ccm_init: Using linear CCM parameters
[   42.135458] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   42.135465] jz_isp_ccm: EV=64, CT=9984
[   42.135471] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   42.135477] cm_control: saturation=128
[   42.135482] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   42.135488] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   42.135493] tiziano_ccm_init: CCM initialized successfully
[   42.135499] tiziano_dmsc_init: Initializing DMSC processing
[   42.135504] tiziano_sharpen_init: Initializing Sharpening
[   42.135509] tiziano_sharpen_init: Using linear sharpening parameters
[   42.135515] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   42.135521] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   42.135527] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   42.135554] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   42.135561] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   42.135566] tiziano_sharpen_init: Sharpening initialized successfully
[   42.135571] tiziano_sdns_init: Initializing SDNS processing
[   42.135579] tiziano_sdns_init: Using linear SDNS parameters
[   42.135585] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   42.135592] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   42.135597] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   42.135631] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   42.135637] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   42.135643] tiziano_sdns_init: SDNS processing initialized successfully
[   42.135649] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   42.135654] tiziano_mdns_init: Using linear MDNS parameters
[   42.135664] tiziano_mdns_init: MDNS processing initialized successfully
[   42.135669] tiziano_clm_init: Initializing CLM processing
[   42.135675] tiziano_dpc_init: Initializing DPC processing
[   42.135680] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   42.135686] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   42.135693] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   42.135698] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   42.135713] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   42.135719] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   42.135725] tiziano_hldc_init: Initializing HLDC processing
[   42.135731] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   42.135738] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   42.135744] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   42.135751] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   42.135758] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   42.135765] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   42.135771] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   42.135779] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   42.135785] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   42.135792] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   42.135799] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   42.135805] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   42.135813] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   42.135818] tiziano_adr_params_refresh: Refreshing ADR parameters
[   42.135824] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   42.135829] tiziano_adr_params_init: Initializing ADR parameter arrays
[   42.135836] tisp_adr_set_params: Writing ADR parameters to registers
m[   42.135869] tisp_adr_set_params: ADR parameters written to hardware
[   42.135874] tisp_event_set_cb: Setting callback for event 18
[   42.135881] tisp_event_set_cb: Event 18 callback set to c0684958
[   42.135886] tisp_event_set_cb: Setting callback for event 2
[   42.135893] tisp_event_set_cb: Event 2 callback set to c0683438
[   42.135898] tiziano_adr_init: ADR processing initialized successfully
[   42.135904] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   42.135909] tiziano_bcsh_init: Initializing BCSH processing
[   42.135914] tiziano_ydns_init: Initializing YDNS processing
[   42.135919] tiziano_rdns_init: Initializing RDNS processing
[   42.135925] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   42.135929] tisp_event_init: Initializing ISP event system
[   42.135937] tisp_event_init: SAFE event system initialized with 20 nodes
[   42.135943] tisp_event_set_cb: Setting callback for event 4
[   42.135949] tisp_event_set_cb: Event 4 callback set to c0683464
[   42.135955] tisp_event_set_cb: Setting callback for event 5
[   42.135961] tisp_event_set_cb: Event 5 callback set to c068392c
[   42.135966] tisp_event_set_cb: Setting callback for event 7
[   42.135973] tisp_event_set_cb: Event 7 callback set to c06834f8
[   42.135978] tisp_event_set_cb: Setting callback for event 9
[   42.135985] tisp_event_set_cb: Event 9 callback set to c0683580
[   42.135990] tisp_event_set_cb: Setting callback for event 8
[   42.135996] tisp_event_set_cb: Event 8 callback set to c0683644
[   42.136002] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   42.136007] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   42.136013] tisp_param_operate_init: Initializing parameter operations
[   42.136021] tisp_netlink_init: Initializing netlink communication
[   42.136026] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   42.136056] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   42.136071] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   42.136083] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   42.136089] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   42.136095] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   42.136101] tisp_code_create_tuning_node: Device already created, skipping
[   42.136107] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   42.136113] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   42.136119] *** ispcore_core_ops_init: Second tisp_init completed ***
[   42.136124] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   42.136133] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   42.136141] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   42.136146] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   42.136151] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   42.136157] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   42.136162] ispcore_core_ops_init: Complete, result=0<6>[   42.136168] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   42.136173] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   42.136182] *** SENSOR_INIT: gc2053 enable=1 ***
[   42.136189] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   42.136195] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   42.136201] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   42.136206] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   42.136213] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   42.136219] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   42.136225] csi_video_s_stream: sd=80568000, enable=1
[   42.136231] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.136239] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.136246] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.136251] csi_video_s_stream: Stream ON - CSI state set to 4
[   42.136257] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   42.136264] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   42.136271] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80568400, enable=1 ***
[   42.136277] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   42.136283] *** vic_core_s_stream: STREAM ON ***
[   42.136288] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   42.136294] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   42.136299] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.136307] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.136313] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.136319] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   42.136325] *** STREAMING: Configuring CPM registers for VIC access ***
[   42.159985] STREAMING: CPM clocks configured for VIC access
[   42.159999] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   42.160005] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   42.160012] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   42.160018] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   42.160025] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   42.160031] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   42.160037] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   42.160043] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   42.160051] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   42.160058] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   42.160065] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   42.160071] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   42.160077] *** VIC unlock: Commands written, checking VIC status register ***
[   42.160083] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   42.160089] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   42.160095] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   42.160101] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   42.160106] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   42.160112] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   42.160189] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   42.160197] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   42.160204] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   42.160211] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   42.160219] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   42.160225] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   42.160232] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   42.160239] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   42.160244] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   42.160250] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   42.160256] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   42.160262] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   42.160267] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   42.160274] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   42.160279] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   42.160286] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   42.160292] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   42.160298] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   42.160303] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   42.160311] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   42.160317] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   42.160325] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   42.160334] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   42.160340] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   42.160346] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   42.160354] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   42.160360] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   42.160365] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   42.160371] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   42.160377] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   42.160383] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   42.160388] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   42.160394] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   42.177134] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   42.194875] *** VIC IRQ: Got vic_dev=80568400 ***
[   42.204995] *** VIC IRQ: Checking vic_dev validity: vic_dev=80568400 ***
[   42.215080] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   42.229789] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   42.234745] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   42.252003] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   42.269785] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   42.278576] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.278589] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5470.000 ms)
[   42.278599] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   42.278608] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5470.000 ms)
[   42.278623] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.278638] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5470.000 ms)
[   42.278648] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5470.000 ms)
[   42.278663] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281521] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281533] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   42.281543] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   42.281552] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   42.281561] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   42.281570] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.281579] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   42.281589] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   42.281597] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   42.281607] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   42.281616] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   42.281625] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   42.281634] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   42.281643] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   42.281652] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.281661] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.281671] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.281679] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.281689] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   42.281698] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   42.281707] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281716] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   42.281725] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   42.281734] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   42.281743] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   42.281753] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   42.281762] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   42.281771] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   42.281783] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.281793] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.281802] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.281811] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.281820] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.281829] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.281838] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   42.281847] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   42.281857] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.281865] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   42.281875] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   42.281883] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.281893] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.281902] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.281911] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.281920] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281929] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.281939] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.281948] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281957] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   42.281966] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.281975] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.281985] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.281994] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282003] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282013] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.282021] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.282031] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.282040] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.282049] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.282058] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282067] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   42.282076] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282085] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.282094] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282103] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282113] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.282121] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.282131] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.282140] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.282149] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282158] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.282167] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.282177] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282185] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
	[   42.282195] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.282204] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.282213] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.282222] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282231] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282241] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.282250] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.282259] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.282269] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.282278] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.282287] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282296] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   42.282305] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282314] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.282323] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282333] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282341] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.282351] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.282360] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.282369] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.282379] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282387] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.282397] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.282406] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282415] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   42.282425] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.282433] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.282443] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.282452] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282461] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282471] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.282479] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.282489] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.282498] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.282507] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.282517] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282525] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   42.282535] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282544] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.282553] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282562] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282571] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)

[   42.282581] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.282589] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.282599] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.282608] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282617] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.282626] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.282635] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282645] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   42.282654] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.282663] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.282672] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.282681] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282691] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282849] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5400.000 ms)
[   42.282858] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282867] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5400.000 ms)
[   42.284173] *** VIC IRQ: About to read reg 0x1e8 ***
[   42.299493] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   42.309610] *** VIC IRQ: About to read reg 0x1e0 ***
[   42.319722] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   42.329820] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   42.334758] *** VIC IRQ: Read v1_10 = 0x0 ***
[   42.339253] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   42.359778] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   42.376322] *** VIC IRQ: Register writes completed ***
[   42.381660] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   42.398236] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   42.135447] tiziano_ccm_init: Initializing Color Correction Matrix
[   42.135452] tiziano_ccm_init: Using linear CCM parameters
[   42.135458] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   42.135465] jz_isp_ccm: EV=64, CT=9984
[   42.135471] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   42.135477] cm_control: saturation=128
[   42.135482] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   42.135488] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   42.135493] tiziano_ccm_init: CCM initialized successfully
[   42.135499] tiziano_dmsc_init: Initializing DMSC processing
[   42.135504] tiziano_sharpen_init: Initializing Sharpening
[   42.135509] tiziano_sharpen_init: Using linear sharpening parameters
[   42.135515] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   42.135521] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   42.135527] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   42.135554] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   42.135561] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   42.135566] tiziano_sharpen_init: Sharpening initialized successfully
[   42.135571] tiziano_sdns_init: Initializing SDNS processing
[   42.135579] tiziano_sdns_init: Using linear SDNS parameters
[   42.135585] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   42.135592] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   42.135597] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   42.135631] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   42.135637] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   42.135643] tiziano_sdns_init: SDNS processing initialized successfully
[   42.135649] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   42.135654] tiziano_mdns_init: Using linear MDNS parameters
[   42.135664] tiziano_mdns_init: MDNS processing initialized successfully
[   42.135669] tiziano_clm_init: Initializing CLM processing
[   42.135675] tiziano_dpc_init: Initializing DPC processing
[   42.135680] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   42.135686] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   42.135693] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   42.135698] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   42.135713] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   42.135719] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   42.135725] tiziano_hldc_init: Initializing HLDC processing
[   42.135731] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   42.135738] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   42.135744] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   42.135751] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   42.135758] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   42.135765] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   42.135771] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   42.135779] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   42.135785] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   42.135792] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   42.135799] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   42.135805] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   42.135813] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   42.135818] tiziano_adr_params_refresh: Refreshing ADR parameters
[   42.135824] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   42.135829] tiziano_adr_params_init: Initializing ADR parameter arrays
[   42.135836] tisp_adr_set_params: Writing ADR parameters to registers
[   42.135869] tisp_adr_set_params: ADR parameters written to hardware
[   42.135874] tisp_event_set_cb: Setting callback for event 18
[   42.135881] tisp_event_set_cb: Event 18 callback set to c0684958
[   42.135886] tisp_event_set_cb: Setting callback for event 2
[   42.135893] tisp_event_set_cb: Event 2 callback set to c0683438
[   42.135898] tiziano_adr_init: ADR processing initialized successfully
[   42.135904] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   42.135909] tiziano_bcsh_init: Initializing BCSH processing
[   42.135914] tiziano_ydns_init: Initializing YDNS processing
[   42.135919] tiziano_rdns_init: Initializing RDNS processing
[   42.135925] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   42.135929] tisp_event_init: Initializing ISP event system
[   42.135937] tisp_event_init: SAFE event system initialized with 20 nodes
[   42.135943] tisp_event_set_cb: Setting callback for event 4
[   42.135949] tisp_event_set_cb: Event 4 callback set to c0683464
[   42.135955] tisp_event_set_cb: Setting callback for event 5
[   42.135961] tisp_event_set_cb: Event 5 callback set to c068392c
[   42.135966] tisp_event_set_cb: Setting callback for event 7
[   42.135973] tisp_event_set_cb: Event 7 callback set to c06834f8
[   42.135978] tisp_event_set_cb: Setting callback for event 9
[   42.135985] tisp_event_set_cb: Event 9 callback set to c0683580
[   42.135990] tisp_event_set_cb: Setting callback for event 8
[   42.135996] tisp_event_set_cb: Event 8 callback set to c0683644
[   42.136002] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   42.136007] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   42.136013] tisp_param_operate_init: Initializing parameter operations
[   42.136021] tisp_netlink_init: Initializing netlink communication
[   42.136026] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   42.136056] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   42.136071] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   42.136083] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   42.136089] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   42.136095] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   42.136101] tisp_code_create_tuning_node: Device already created, skipping
[   42.136107] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   42.136113] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   42.136119] *** ispcore_core_ops_init: Second tisp_init completed ***
[   42.136124] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   42.136133] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   42.136141] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   42.136146] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   42.136151] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   42.136157] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   42.136162] ispcore_core_ops_init: Complete, result=0<6>[   42.136168] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   42.136173] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   42.136182] *** SENSOR_INIT: gc2053 enable=1 ***
[   42.136189] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   42.136195] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   42.136201] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   42.136206] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   42.136213] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   42.136219] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   42.136225] csi_video_s_stream: sd=80568000, enable=1
[   42.136231] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.136239] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.136246] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.136251] csi_video_s_stream: Stream ON - CSI state set to 4
[   42.136257] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   42.136264] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   42.136271] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80568400, enable=1 ***
[   42.136277] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   42.136283] *** vic_core_s_stream: STREAM ON ***
[   42.136288] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   42.136294] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   42.136299] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.136307] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.136313] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.136319] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   42.136325] *** STREAMING: Configuring CPM registers for VIC access ***
[   42.159985] STREAMING: CPM clocks configured for VIC access
[   42.159999] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   42.160005] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   42.160012] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   42.160018] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   42.160025] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   42.160031] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   42.160037] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   42.160043] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   42.160051] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   42.160058] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   42.160065] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   42.160071] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   42.160077] *** VIC unlock: Commands written, checking VIC status register ***
[   42.160083] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   42.160089] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   42.160095] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   42.160101] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   42.160106] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   42.160112] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   42.160189] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   42.160197] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   42.160204] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   42.160211] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   42.160219] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   42.160225] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   42.160232] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   42.160239] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   42.160244] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   42.160250] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   42.160256] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   42.160262] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   42.160267] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   42.160274] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   42.160279] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   42.160286] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   42.160292] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   42.160298] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   42.160303] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   42.160311] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   42.160317] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   42.160325] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   42.160334] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   42.160340] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   42.160346] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   42.160354] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   42.160360] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   42.160365] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   42.160371] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   42.160377] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   42.160383] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   42.160388] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   42.160394] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   42.177134] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   42.194875] *** VIC IRQ: Got vic_dev=80568400 ***
[   42.204995] *** VIC IRQ: Checking vic_dev validity: vic_dev=80568400 ***
[   42.215080] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   42.229789] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   42.234745] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   42.252003] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   42.269785] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   42.278576] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.278589] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5470.000 ms)
[   42.278599] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   42.278608] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5470.000 ms)
[   42.278623] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.278638] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5470.000 ms)
[   42.278648] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5470.000 ms)
[   42.278663] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281521] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281533] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   42.281543] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   42.281552] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   42.281561] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   42.281570] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.281579] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   42.281589] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   42.281597] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   42.281607] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   42.281616] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   42.281625] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   42.281634] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   42.281643] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   42.281652] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.281661] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.281671] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.281679] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.281689] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   42.281698] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   42.281707] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281716] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   42.281725] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   42.281734] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   42.281743] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   42.281753] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   42.281762] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   42.281771] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   42.281783] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.281793] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.281802] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.281811] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.281820] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.281829] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.281838] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   42.281847] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   42.281857] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.281865] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   42.281875] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   42.281883] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.281893] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.281902] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.281911] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.281920] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281929] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.281939] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.281948] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281957] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   42.281966] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.281975] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.281985] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.281994] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282003] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282013] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.282021] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.282031] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.282040] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.282049] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.282058] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282067] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   42.282076] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282085] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.282094] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282103] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282113] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.282121] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.282131] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.282140] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.282149] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282158] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.282167] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.282177] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282185] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   42.282195] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.282204] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.282213] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.282222] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282231] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282241] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.282250] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.282259] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.282269] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.282278] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.282287] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282296] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   42.282305] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282314] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.282323] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282333] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282341] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.282351] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.282360] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.282369] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.282379] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282387] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.282397] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.282406] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282415] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   42.282425] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.282433] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.282443] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.282452] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282461] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282471] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.282479] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.282489] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.282498] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.282507] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.282517] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282525] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   42.282535] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282544] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.282553] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282562] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282571] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.282581] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.282589] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.282599] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.282608] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282617] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.282626] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.282635] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282645] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   42.282654] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.282663] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.282672] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.282681] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282691] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282849] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5400.000 ms)
[   42.282858] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282867] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5400.000 ms)
[   42.284173] *** VIC IRQ: About to read reg 0x1e8 ***
[   42.299493] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   42.309610] *** VIC IRQ: About to read reg 0x1e0 ***
[   42.319722] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   42.329820] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   42.334758] *** VIC IRQ: Read v1_10 = 0x0 ***
[   42.339253] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   42.359778] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   42.376322] *** VIC IRQ: Register writes completed ***
[   42.381660] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   42.398236] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   42.419810] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   42.436464] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   42.456657] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   42.456668] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   42.456676] *** VIC FRAME DONE: Frame completion signaled ***
[   42.456682] *** VIC TEST 2: Manual frame done function returned -1066710916 ***
[   42.456688] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   42.456695] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   42.456701] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   42.456706] tx_vic_enable_irq: VIC interrupts already enabled
[   42.456712] *** tx_vic_enable_irq: completed successfully ***
[   42.456718] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   42.456724] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   42.456731] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   42.456739] *** vin_s_stream: SAFE implementation - sd=85f37800, enable=1 ***
[   42.456746] vin_s_stream: VIN state = 3, enable = 1
[   42.456751] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.456760] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.456767] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.456773] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   42.456779] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   42.456784] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   42.456791] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   42.456799] gc2053: s_stream called with enable=1
[   42.456806] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.456812] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.456818] gc2053: About to write streaming registers for interface 1
[   42.456824] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.456834] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.457155] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.457162] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.457171] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.457491] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.457498] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.457505] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.457511] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.457517] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.457523] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.457529] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   42.457536] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   42.457542] gc2053: s_stream called with enable=1
[   42.457548] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.457554] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.457561] gc2053: About to write streaming registers for interface 1
[   42.457566] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.457575] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.457887] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.457894] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.457902] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.458216] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.458222] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.458229] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.458235] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.458241] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.458247] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.458253] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   42.458291] ISP IOCTL: cmd=0x800456d0 arg=0x7f7f87c0
[   42.458299] TX_ISP_VIDEO_LINK_SETUP: config=0
[   42.458305] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   42.458312] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   42.458318] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   42.458324] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   42.458331] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
d[   42.458338] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   42.458344] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   42.458350] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   42.458356] csi_video_s_stream: sd=80568000, enable=1
[   42.458361] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.458369] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.458375] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.458380] csi_video_s_stream: Stream ON - CSI state set to 4
[   42.458388] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80568400, enable=1 ***
[   42.458394] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   42.458399] *** vic_core_s_stream: STREAM ON ***
[   42.458404] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   42.458411] *** vin_s_stream: SAFE implementation - sd=85f37800, enable=1 ***
[   42.458417] vin_s_stream: VIN state = 4, enable = 1
[   42.458422] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.458430] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.458436] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.458441] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   42.458447] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   42.458453] gc2053: s_stream called with enable=1
[   42.458460] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.458466] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.458472] gc2053: About to write streaming registers for interface 1
[   42.458478] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.458486] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.458799] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.458806] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.458815] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.459130] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.459137] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.459144] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.459150] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.459156] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.459162] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.459168] gc2053: s_stream called with enable=1
[   42.459175] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.459181] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.459187] gc2053: About to write streaming registers for interface 1
[   42.459193] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.459202] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.459513] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.459520] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.459528] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.459882] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.459890] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.459896] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.459903] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.459909] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.459915] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.670888] ISP M0 device open called from pid 2344
[   42.670922] *** REFERENCE DRIVER IMPLEMENTATION ***
[   42.670930] ISP M0 tuning buffer allocated: 805b0000 (size=0x500c, aligned)
[   42.670936] tisp_par_ioctl global variable set: 805b0000
[   42.670988] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   42.670996] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   42.671002] isp_core_tuning_init: Initializing tuning data structure
[   42.671021] isp_core_tuning_init: Tuning data structure initialized at 805b8000
[   42.671028] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
m[   42.671033] *** SAFE: mode_flag properly initialized using struct member access ***
[   42.671040] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805b8000
[   42.671045] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   42.671051] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   42.671058] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.671065] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   42.671071] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   42.671076] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   42.671082] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   42.671106] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   42.671113] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   42.671118] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   42.671126] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   42.671133] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   42.671140] CRITICAL: Cannot access saturation field at 805b8024 - PREVENTING BadVA CRASH
[   42.671500] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671513] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   42.671520] Set control: cmd=0x980901 value=128
[   42.671581] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671589] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   42.671595] Set control: cmd=0x98091b value=128
[   42.671652] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671660] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   42.671666] Set control: cmd=0x980902 value=128
[   42.671672] tisp_bcsh_saturation: saturation=128
[   42.671678] tiziano_bcsh_update: Updating BCSH parameters
[   42.671685]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   42.671690] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   42.671746] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671754] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   42.671760] Set control: cmd=0x980900 value=128
[   42.671832] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671840] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   42.671847] Set control: cmd=0x980901 value=128
[   42.671902] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671910] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   42.671916] Set control: cmd=0x98091b value=128
[   42.671970] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671978] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   42.671985] Set control: cmd=0x980902 value=128
[   42.671991] tisp_bcsh_saturation: saturation=128
[   42.671996] tiziano_bcsh_update: Updating BCSH parameters
[   42.672003]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   42.672008] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   42.672064] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.672072] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   42.672078] Set control: cmd=0x980900 value=128
[   42.672139] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.672147] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.672153] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.672214] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.672222] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.672227] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.673550] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.673564] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   42.673571] Set control: cmd=0x980914 value=0
[   42.673846] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.673857] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   42.673864] Set control: cmd=0x980915 value=0
[   42.673996] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.674006] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.674012] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.674149] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   42.674160] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   42.674168] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   42.674175] csi_video_s_stream: sd=80568000, enable=0
[   42.674181] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.674190] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.674196] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.674202] csi_video_s_stream: Stream OFF - CSI state set to 3
[   42.674210] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80568400, enable=0 ***
[   42.674216] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   42.674221] *** vic_core_s_stream: STREAM OFF ***
[   42.674226] vic_core_s_stream: Stream OFF - state 4 -> 3
[   42.674233] *** vin_s_stream: SAFE implementation - sd=85f37800, enable=0 ***
[   42.674240] vin_s_stream: VIN state = 4, enable = 0
[   42.674245] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.674252] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.674258] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.674264] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   42.674270] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   42.674278] gc2053: s_stream called with enable=0
[   42.674285] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.674292] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   42.674297] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   42.674307] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.674699] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.674830] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.674844] sensor_write: reg=0x3e val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.675162] sensor_write: reg=0x3e val=0x00 SUCCESS
[   42.675169] sensor_write_array: reg[2] 0x3e=0x00 OK
[   42.675175] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.675182] gc2053: Sensor hardware streaming stopped
[   42.675188] gc2053: s_stream called with enable=0
[   42.675195] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.675201] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   42.675206] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   42.675215] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.679630] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.679642] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.679652] sensor_write: reg=0x3e val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.680028] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.680039] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   42.680045] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   42.680050] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   42.680056] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[INFO:Opus.cpp]: Encoder bitrate: 40000
[INFO:WS.cpp]: Server started on port 8089
[   42.680180] sensor_write: reg=0x3e val=0x00 SUCCESS
[   42.680190] sensor_write_array: reg[2] 0x3e=0x00 OK
[   42.680197] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.680204] gc2053: Sensor hardware streaming stopped
[   42.680216] ISP IOCTL: cmd=0x800456d1 arg=0x7f7f87c0
[   42.680224] tx_isp_video_link_destroy: Destroying links for config 0
[   42.680231] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   42.680239] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.680246] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   42.680253] Set control: cmd=0x8000164 value=1
[   42.680260] ISP IOCTL: cmd=0x800456d0 arg=0x7f7f87c0
[   42.680266] TX_ISP_VIDEO_LINK_SETUP: config=0
[   42.680272] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   42.680278] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   42.680284] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   42.680291] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   42.680297] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   42.680304] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   42.680310] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   42.680316] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   42.680322] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   42.680329] csi_video_s_stream: sd=80568000, enable=1
[   42.680335] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.680343] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.680350] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.680356] csi_video_s_stream: Stream ON - CSI state set to 4
[   42.680362] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80568400, enable=1 ***
[   42.680368] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   42.680374] *** vic_core_s_stream: STREAM ON ***
[   42.680379] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   42.680385] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   42.680391] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.680398] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.680404] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.680410] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   42.680416] *** STREAMING: Configuring CPM registers for VIC access ***
[   42.709896] STREAMING: CPM clocks configured for VIC access
[   42.709910] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   42.709916] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   42.709923] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   42.709929] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   42.709936] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   42.709942] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   42.709948] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   42.709953] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   42.709962] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   42.709969] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   42.709976] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   42.709982] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   42.709987] *** VIC unlock: Commands written, checking VIC status register ***
[   42.709994] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   42.709999] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   42.710005] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   42.710011] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   42.710016] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   42.710022] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   42.710094] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   42.710102] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   42.710109] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   42.710117] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   42.710142] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   42.710151] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   42.710157] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   42.710163] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   42.710169] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   42.710175] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   42.710181] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   42.710186] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   42.710193] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   42.710198] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   42.710205] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   42.710211] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   42.710216] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   42.710222] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   42.710230] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   42.710236] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   42.710243] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   42.710252] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   42.710258] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   42.710264] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   42.710272] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   42.710278] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   42.710284] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   42.710289] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   42.710295] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   42.710300] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   42.710306] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   42.710312] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   42.718390] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   42.739934] *** VIC IRQ: Got vic_dev=80568400 ***
[   42.744783] *** VIC IRQ: Checking vic_dev validity: vic_dev=80568400 ***
[   42.768455] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   42.779797] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   42.789797] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   42.807073] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   42.827278] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   42.833946] *** VIC IRQ: About to read reg 0x1e8 ***
[   42.849322] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   42.854839] *** VIC IRQ: About to read reg 0x1e0 ***
[   42.870294] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   42.875172] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   42.889812] *** VIC IRQ: Read v1_10 = 0x0 ***
[   42.899811] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   42.909792] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   42.926397] *** VIC IRQ: Register writes completed ***
[   42.936508] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   42.946594] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   42.959791] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   42.966279] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   42.989793] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   42.989804] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   42.989812] *** VIC FRAME DONE: Frame completion signaled ***
[   42.989818] *** VIC TEST 2: Manual frame done function returned -1066710916 ***
[   42.989824] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   42.989831] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   42.989837] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   42.989842] tx_vic_enable_irq: VIC interrupts already enabled
[   42.989848] *** tx_vic_enable_irq: completed successfully ***
[   42.989854] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   42.989862] *** vin_s_stream: SAFE implementation - sd=85f37800, enable=1 ***
[   42.989870] vin_s_stream: VIN state = 3, enable = 1
[   42.989875] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.989884] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.989891] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.989897] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   42.989903] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   42.989911] gc2053: s_stream called with enable=1
[   42.989918] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.989924] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.989930] gc2053: About to write streaming registers for interface 1
[   42.989936] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.989946] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.990267] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.990274] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.990283] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.993340] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.993353] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.993360] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.993368] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.993374] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.993380] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.993388] gc2053: s_stream called with enable=1
[   42.993394] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.993400] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.993407] gc2053: About to write streaming registers for interface 1
[   42.993413] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.993422] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.993762] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.993769] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.993778] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.994094] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.994101] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.994108] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.994114] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.994120] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.994126] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.994370] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.994382] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   42.994389] Set control: cmd=0x980918 value=2
[   42.994524] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.994533] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.994539] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.995190] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.995202] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.995208] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.995394] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.995404] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.995410] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.995528] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.995536] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.995542] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.995694] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.995704] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.995710] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.995826] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.995836] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.995842] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   43.001885] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   43.001898] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   43.001904] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   43.002110] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   43.002120] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   43.002125] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   43.002395] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   43.002405] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   43.002411] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   43.002550] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
	[   43.002558] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   43.002564] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   42.135465] jz_isp_ccm: EV=64, CT=9984
[   42.135471] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   42.135477] cm_control: saturation=128
[   42.135482] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   42.135488] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   42.135493] tiziano_ccm_init: CCM initialized successfully
[   42.135499] tiziano_dmsc_init: Initializing DMSC processing
[   42.135504] tiziano_sharpen_init: Initializing Sharpening
[   42.135509] tiziano_sharpen_init: Using linear sharpening parameters
[   42.135515] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   42.135521] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   42.135527] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   42.135554] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   42.135561] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   42.135566] tiziano_sharpen_init: Sharpening initialized successfully
[   42.135571] tiziano_sdns_init: Initializing SDNS processing
[   42.135579] tiziano_sdns_init: Using linear SDNS parameters
[   42.135585] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   42.135592] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   42.135597] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   42.135631] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   42.135637] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   42.135643] tiziano_sdns_init: SDNS processing initialized successfully
[   42.135649] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   42.135654] tiziano_mdns_init: Using linear MDNS parameters
[   42.135664] tiziano_mdns_init: MDNS processing initialized successfully
[   42.135669] tiziano_clm_init: Initializing CLM processing
[   42.135675] tiziano_dpc_init: Initializing DPC processing
[   42.135680] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   42.135686] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   42.135693] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   42.135698] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   42.135713] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   42.135719] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   42.135725] tiziano_hldc_init: Initializing HLDC processing
[   42.135731] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   42.135738] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   42.135744] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   42.135751] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   42.135758] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   42.135765] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   42.135771] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   42.135779] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   42.135785] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   42.135792] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   42.135799] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   42.135805] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   42.135813] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   42.135818] tiziano_adr_params_refresh: Refreshing ADR parameters
[   42.135824] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   42.135829] tiziano_adr_params_init: Initializing ADR parameter arrays
[   42.135836] tisp_adr_set_params: Writing ADR parameters to registers
[   42.135869] tisp_adr_set_params: ADR parameters written to hardware
[   42.135874] tisp_event_set_cb: Setting callback for event 18
[   42.135881] tisp_event_set_cb: Event 18 callback set to c0684958
[   42.135886] tisp_event_set_cb: Setting callback for event 2
[   42.135893] tisp_event_set_cb: Event 2 callback set to c0683438
[   42.135898] tiziano_adr_init: ADR processing initialized successfully
[   42.135904] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   42.135909] tiziano_bcsh_init: Initializing BCSH processing
[   42.135914] tiziano_ydns_init: Initializing YDNS processing
[   42.135919] tiziano_rdns_init: Initializing RDNS processing
[   42.135925] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   42.135929] tisp_event_init: Initializing ISP event system
[   42.135937] tisp_event_init: SAFE event system initialized with 20 nodes
[   42.135943] tisp_event_set_cb: Setting callback for event 4
[   42.135949] tisp_event_set_cb: Event 4 callback set to c0683464
[   42.135955] tisp_event_set_cb: Setting callback for event 5
[   42.135961] tisp_event_set_cb: Event 5 callback set to c068392c
[   42.135966] tisp_event_set_cb: Setting callback for event 7
[   42.135973] tisp_event_set_cb: Event 7 callback set to c06834f8
[   42.135978] tisp_event_set_cb: Setting callback for event 9
[   42.135985] tisp_event_set_cb: Event 9 callback set to c0683580
[   42.135990] tisp_event_set_cb: Setting callback for event 8
[   42.135996] tisp_event_set_cb: Event 8 callback set to c0683644
[   42.136002] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   42.136007] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   42.136013] tisp_param_operate_init: Initializing parameter operations
[   42.136021] tisp_netlink_init: Initializing netlink communication
[   42.136026] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   42.136056] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   42.136071] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   42.136083] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   42.136089] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   42.136095] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   42.136101] tisp_code_create_tuning_node: Device already created, skipping
[   42.136107] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   42.136113] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   42.136119] *** ispcore_core_ops_init: Second tisp_init completed ***
[   42.136124] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   42.136133] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   42.136141] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   42.136146] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   42.136151] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   42.136157] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   42.136162] ispcore_core_ops_init: Complete, result=0<6>[   42.136168] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   42.136173] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   42.136182] *** SENSOR_INIT: gc2053 enable=1 ***
[   42.136189] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   42.136195] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   42.136201] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   42.136206] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   42.136213] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   42.136219] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   42.136225] csi_video_s_stream: sd=80568000, enable=1
[   42.136231] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.136239] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.136246] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.136251] csi_video_s_stream: Stream ON - CSI state set to 4
[   42.136257] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   42.136264] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   42.136271] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80568400, enable=1 ***
[   42.136277] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   42.136283] *** vic_core_s_stream: STREAM ON ***
[   42.136288] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   42.136294] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   42.136299] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.136307] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.136313] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.136319] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   42.136325] *** STREAMING: Configuring CPM registers for VIC access ***
[   42.159985] STREAMING: CPM clocks configured for VIC access
[   42.159999] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   42.160005] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   42.160012] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   42.160018] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   42.160025] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   42.160031] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   42.160037] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   42.160043] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   42.160051] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   42.160058] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   42.160065] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   42.160071] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   42.160077] *** VIC unlock: Commands written, checking VIC status register ***
[   42.160083] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   42.160089] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   42.160095] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   42.160101] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   42.160106] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   42.160112] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   42.160189] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   42.160197] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   42.160204] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   42.160211] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   42.160219] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   42.160225] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   42.160232] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   42.160239] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   42.160244] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   42.160250] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   42.160256] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   42.160262] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   42.160267] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   42.160274] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   42.160279] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   42.160286] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   42.160292] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   42.160298] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   42.160303] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   42.160311] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   42.160317] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   42.160325] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   42.160334] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   42.160340] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   42.160346] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   42.160354] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   42.160360] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   42.160365] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   42.160371] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   42.160377] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   42.160383] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   42.160388] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   42.160394] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   42.177134] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   42.194875] *** VIC IRQ: Got vic_dev=80568400 ***
[   42.204995] *** VIC IRQ: Checking vic_dev validity: vic_dev=80568400 ***
[   42.215080] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   42.229789] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   42.234745] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   42.252003] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   42.269785] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   42.278576] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.278589] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5470.000 ms)
[   42.278599] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   42.278608] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5470.000 ms)
[   42.278623] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.278638] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5470.000 ms)
[   42.278648] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5470.000 ms)
[   42.278663] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281521] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281533] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   42.281543] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   42.281552] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   42.281561] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   42.281570] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.281579] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   42.281589] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   42.281597] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   42.281607] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   42.281616] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   42.281625] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   42.281634] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   42.281643] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   42.281652] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.281661] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.281671] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.281679] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.281689] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   42.281698] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   42.281707] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281716] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   42.281725] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   42.281734] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   42.281743] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   42.281753] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   42.281762] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   42.281771] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   42.281783] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.281793] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.281802] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.281811] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.281820] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.281829] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.281838] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   42.281847] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   42.281857] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.281865] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   42.281875] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   42.281883] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.281893] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.281902] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.281911] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.281920] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281929] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.281939] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.281948] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.281957] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   42.281966] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.281975] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.281985] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.281994] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282003] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282013] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.282021] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.282031] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.282040] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.282049] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.282058] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282067] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   42.282076] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282085] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.282094] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282103] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282113] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.282121] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.282131] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.282140] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.282149] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282158] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.282167] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.282177] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282185] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   42.282195] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.282204] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.282213] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.282222] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282231] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282241] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.282250] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.282259] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.282269] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.282278] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.282287] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282296] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   42.282305] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282314] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.282323] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282333] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282341] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.282351] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.282360] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.282369] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.282379] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282387] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.282397] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.282406] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282415] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   42.282425] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.282433] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.282443] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.282452] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282461] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282471] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   42.282479] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   42.282489] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   42.282498] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   42.282507] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   42.282517] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282525] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   42.282535] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282544] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   42.282553] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282562] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   42.282571] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   42.282581] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   42.282589] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   42.282599] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   42.282608] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282617] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   42.282626] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   42.282635] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282645] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   42.282654] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   42.282663] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   42.282672] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   42.282681] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   42.282691] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   42.282849] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5400.000 ms)
[   42.282858] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   42.282867] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5400.000 ms)
[   42.284173] *** VIC IRQ: About to read reg 0x1e8 ***
[   42.299493] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   42.309610] *** VIC IRQ: About to read reg 0x1e0 ***
[   42.319722] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   42.329820] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   42.334758] *** VIC IRQ: Read v1_10 = 0x0 ***
[   42.339253] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   42.359778] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   42.376322] *** VIC IRQ: Register writes completed ***
[   42.381660] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   42.398236] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   42.419810] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   42.436464] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   42.456657] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   42.456668] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   42.456676] *** VIC FRAME DONE: Frame completion signaled ***
[   42.456682] *** VIC TEST 2: Manual frame done function returned -1066710916 ***
[   42.456688] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   42.456695] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   42.456701] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   42.456706] tx_vic_enable_irq: VIC interrupts already enabled
[   42.456712] *** tx_vic_enable_irq: completed successfully ***
[   42.456718] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   42.456724] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   42.456731] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   42.456739] *** vin_s_stream: SAFE implementation - sd=85f37800, enable=1 ***
[   42.456746] vin_s_stream: VIN state = 3, enable = 1
[   42.456751] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.456760] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.456767] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.456773] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   42.456779] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   42.456784] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   42.456791] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   42.456799] gc2053: s_stream called with enable=1
[   42.456806] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.456812] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.456818] gc2053: About to write streaming registers for interface 1
[   42.456824] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.456834] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.457155] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.457162] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.457171] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.457491] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.457498] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.457505] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.457511] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.457517] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.457523] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.457529] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   42.457536] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   42.457542] gc2053: s_stream called with enable=1
[   42.457548] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.457554] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.457561] gc2053: About to write streaming registers for interface 1
[   42.457566] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.457575] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.457887] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.457894] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.457902] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.458216] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.458222] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.458229] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.458235] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.458241] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.458247] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.458253] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   42.458291] ISP IOCTL: cmd=0x800456d0 arg=0x7f7f87c0
[   42.458299] TX_ISP_VIDEO_LINK_SETUP: config=0
[   42.458305] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   42.458312] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   42.458318] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   42.458324] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   42.458331] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   42.458338] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   42.458344] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   42.458350] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   42.458356] csi_video_s_stream: sd=80568000, enable=1
[   42.458361] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.458369] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.458375] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.458380] csi_video_s_stream: Stream ON - CSI state set to 4
[   42.458388] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80568400, enable=1 ***
[   42.458394] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   42.458399] *** vic_core_s_stream: STREAM ON ***
[   42.458404] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   42.458411] *** vin_s_stream: SAFE implementation - sd=85f37800, enable=1 ***
[   42.458417] vin_s_stream: VIN state = 4, enable = 1
[   42.458422] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.458430] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.458436] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.458441] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   42.458447] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   42.458453] gc2053: s_stream called with enable=1
[   42.458460] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.458466] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.458472] gc2053: About to write streaming registers for interface 1
[   42.458478] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.458486] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.458799] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.458806] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.458815] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.459130] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.459137] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.459144] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.459150] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.459156] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.459162] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.459168] gc2053: s_stream called with enable=1
[   42.459175] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.459181] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.459187] gc2053: About to write streaming registers for interface 1
[   42.459193] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.459202] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.459513] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.459520] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.459528] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.459882] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.459890] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.459896] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.459903] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.459909] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.459915] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.670888] ISP M0 device open called from pid 2344
[   42.670922] *** REFERENCE DRIVER IMPLEMENTATION ***
[   42.670930] ISP M0 tuning buffer allocated: 805b0000 (size=0x500c, aligned)
[   42.670936] tisp_par_ioctl global variable set: 805b0000
[   42.670988] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   42.670996] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   42.671002] isp_core_tuning_init: Initializing tuning data structure
[   42.671021] isp_core_tuning_init: Tuning data structure initialized at 805b8000
[   42.671028] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   42.671033] *** SAFE: mode_flag properly initialized using struct member access ***
[   42.671040] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805b8000
[   42.671045] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   42.671051] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   42.671058] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.671065] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   42.671071] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   42.671076] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   42.671082] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   42.671106] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   42.671113] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   42.671118] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   42.671126] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   42.671133] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   42.671140] CRITICAL: Cannot access saturation field at 805b8024 - PREVENTING BadVA CRASH
[   42.671500] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671513] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   42.671520] Set control: cmd=0x980901 value=128
[   42.671581] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671589] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   42.671595] Set control: cmd=0x98091b value=128
[   42.671652] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671660] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   42.671666] Set control: cmd=0x980902 value=128
[   42.671672] tisp_bcsh_saturation: saturation=128
[   42.671678] tiziano_bcsh_update: Updating BCSH parameters
[   42.671685]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   42.671690] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   42.671746] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671754] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   42.671760] Set control: cmd=0x980900 value=128
[   42.671832] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671840] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   42.671847] Set control: cmd=0x980901 value=128
[   42.671902] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671910] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   42.671916] Set control: cmd=0x98091b value=128
[   42.671970] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.671978] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   42.671985] Set control: cmd=0x980902 value=128
[   42.671991] tisp_bcsh_saturation: saturation=128
[   42.671996] tiziano_bcsh_update: Updating BCSH parameters
[   42.672003]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   42.672008] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   42.672064] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.672072] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   42.672078] Set control: cmd=0x980900 value=128
[   42.672139] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.672147] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.672153] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.672214] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.672222] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.672227] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.673550] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.673564] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   42.673571] Set control: cmd=0x980914 value=0
[   42.673846] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.673857] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   42.673864] Set control: cmd=0x980915 value=0
[   42.673996] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.674006] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.674012] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.674149] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   42.674160] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   42.674168] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   42.674175] csi_video_s_stream: sd=80568000, enable=0
[   42.674181] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.674190] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.674196] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.674202] csi_video_s_stream: Stream OFF - CSI state set to 3
[   42.674210] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80568400, enable=0 ***
[   42.674216] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   42.674221] *** vic_core_s_stream: STREAM OFF ***
[   42.674226] vic_core_s_stream: Stream OFF - state 4 -> 3
[   42.674233] *** vin_s_stream: SAFE implementation - sd=85f37800, enable=0 ***
[   42.674240] vin_s_stream: VIN state = 4, enable = 0
[   42.674245] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.674252] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.674258] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.674264] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   42.674270] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   42.674278] gc2053: s_stream called with enable=0
[   42.674285] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.674292] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   42.674297] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   42.674307] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.674699] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.674830] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.674844] sensor_write: reg=0x3e val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.675162] sensor_write: reg=0x3e val=0x00 SUCCESS
[   42.675169] sensor_write_array: reg[2] 0x3e=0x00 OK
[   42.675175] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.675182] gc2053: Sensor hardware streaming stopped
[   42.675188] gc2053: s_stream called with enable=0
[   42.675195] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.675201] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   42.675206] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   42.675215] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.679630] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.679642] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.679652] sensor_write: reg=0x3e val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.680028] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.680039] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   42.680045] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   42.680050] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   42.680056] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   42.680180] sensor_write: reg=0x3e val=0x00 SUCCESS
[   42.680190] sensor_write_array: reg[2] 0x3e=0x00 OK
[   42.680197] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.680204] gc2053: Sensor hardware streaming stopped
[   42.680216] ISP IOCTL: cmd=0x800456d1 arg=0x7f7f87c0
[   42.680224] tx_isp_video_link_destroy: Destroying links for config 0
[   42.680231] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   42.680239] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.680246] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
warn: shm_init,53shm init already
[   42.680253] Set control: cmd=0x8000164 value=1
[   42.680260] ISP IOCTL: cmd=0x800456d0 arg=0x7f7f87c0
[   42.680266] TX_ISP_VIDEO_LINK_SETUP: config=0
[   42.680272] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   42.680278] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   42.680284] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   42.680291] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   42.680297] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   42.680304] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   42.680310] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   42.680316] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   42.680322] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   42.680329] csi_video_s_stream: sd=80568000, enable=1
[   42.680335] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.680343] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.680350] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.680356] csi_video_s_stream: Stream ON - CSI state set to 4
[   42.680362] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80568400, enable=1 ***
[   42.680368] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   42.680374] *** vic_core_s_stream: STREAM ON ***
[   42.680379] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   42.680385] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   42.680391] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.680398] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.680404] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.680410] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   42.680416] *** STREAMING: Configuring CPM registers for VIC access ***
[   42.709896] STREAMING: CPM clocks configured for VIC access
[   42.709910] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   42.709916] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   42.709923] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   42.709929] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   42.709936] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   42.709942] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   42.709948] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   42.709953] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   42.709962] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   42.709969] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   42.709976] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   42.709982] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   42.709987] *** VIC unlock: Commands written, checking VIC status register ***
[   42.709994] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   42.709999] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   42.710005] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   42.710011] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   42.710016] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   42.710022] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   42.710094] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   42.710102] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   42.710109] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   42.710117] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   42.710142] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   42.710151] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   42.710157] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   42.710163] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   42.710169] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   42.710175] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   42.710181] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   42.710186] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   42.710193] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   42.710198] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   42.710205] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   42.710211] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   42.710216] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   42.710222] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   42.710230] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   42.710236] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   42.710243] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   42.710252] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   42.710258] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   42.710264] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   42.710272] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   42.710278] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   42.710284] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   42.710289] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   42.710295] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   42.710300] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   42.710306] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   42.710312] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   42.718390] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   42.739934] *** VIC IRQ: Got vic_dev=80568400 ***
[   42.744783] *** VIC IRQ: Checking vic_dev validity: vic_dev=80568400 ***
[   42.768455] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   42.779797] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   42.789797] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   42.807073] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   42.827278] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   42.833946] *** VIC IRQ: About to read reg 0x1e8 ***
[   42.849322] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   42.854839] *** VIC IRQ: About to read reg 0x1e0 ***
[   42.870294] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   42.875172] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   42.889812] *** VIC IRQ: Read v1_10 = 0x0 ***
[   42.899811] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   42.909792] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   42.926397] *** VIC IRQ: Register writes completed ***
[   42.936508] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   42.946594] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   42.959791] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   42.966279] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   42.989793] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   42.989804] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   42.989812] *** VIC FRAME DONE: Frame completion signaled ***
[   42.989818] *** VIC TEST 2: Manual frame done function returned -1066710916 ***
[   42.989824] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   42.989831] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   42.989837] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   42.989842] tx_vic_enable_irq: VIC interrupts already enabled
[   42.989848] *** tx_vic_enable_irq: completed successfully ***
[   42.989854] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   42.989862] *** vin_s_stream: SAFE implementation - sd=85f37800, enable=1 ***
[   42.989870] vin_s_stream: VIN state = 3, enable = 1
[   42.989875] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.989884] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f31400 (name=gc2053) ***
[   42.989891] *** tx_isp_get_sensor: Found real sensor: 85f31400 ***
[   42.989897] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   42.989903] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   42.989911] gc2053: s_stream called with enable=1
[   42.989918] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.989924] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.989930] gc2053: About to write streaming registers for interface 1
[   42.989936] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.989946] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.990267] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.990274] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.990283] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.993340] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.993353] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.993360] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.993368] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.993374] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.993380] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.993388] gc2053: s_stream called with enable=1
[   42.993394] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   42.993400] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   42.993407] gc2053: About to write streaming registers for interface 1
[   42.993413] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   42.993422] sensor_write: reg=0xfe val=0x00, client=856b2c00, adapter=i2c0, addr=0x37
[   42.993762] sensor_write: reg=0xfe val=0x00 SUCCESS
[   42.993769] sensor_write_array: reg[1] 0xfe=0x00 OK
[   42.993778] sensor_write: reg=0x3e val=0x91, client=856b2c00, adapter=i2c0, addr=0x37
[   42.994094] sensor_write: reg=0x3e val=0x91 SUCCESS
[   42.994101] sensor_write_array: reg[2] 0x3e=0x91 OK
[   42.994108] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   42.994114] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   42.994120] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   42.994126] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   42.994370] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   42.994382] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   42.994389] Set control: cmd=0x980918 value=2
[   42.994524] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.994533] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.994539] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.995190] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.995202] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.995208] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.995394] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.995404] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.995410] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.995528] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.995536] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.995542] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.995694] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.995704] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.995710] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   42.995826] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.995836] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   42.995842] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   43.001885] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   43.001898] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   43.001904] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   43.002110] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   43.002120] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   43.002125] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   43.002395] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   43.002405] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   43.002411] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   43.002550] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   43.002558] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   43.002564] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   43.418425] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   43.418437] codec_codec_ctl: set sample rate...
[   43.418567] codec_codec_ctl: set device...
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
root@ing-wyze-cam3-a000 ~# set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      10725   jz-intc  jz-timerost
 14:         60   jz-intc  ipu
 15:      69109   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       8479   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        164   jz-intc  jz-i2c.0
 70:         21   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
