m255
K3
13
cModel Technology
Z0 dC:\Users\pwhite8\vlsi\fpga\final_fpga\software\FPGA\obj\default\runtime\sim\mentor
vD4sA6bhtYUmkM99kCmXNF6KE5RvmecAhq/7MdAz9j10=
IA`Sj_?bNM3j^Cj]`G:Y]K1
V:mR1fj3Rf>NGziDN_:U030
xsip
d.
Z1 Fnofile
L0 38
Z2 OV;L;10.1d;51
r1
31
Z3 o-work rst_controller -O0
nf2f26c2
!i10b 0
!s100 i1FTl?oh^^@BiKz5kb@z`3
!i8a 1684663392
!s85 0
!s108 1386027135.314000
!s107 C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb/simulation/submodules/mentor/altera_reset_controller.v|
!s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb/simulation/submodules/mentor/altera_reset_controller.v|-work|rst_controller|
!s101 -O0
v6F8t65X+W8++4SGdPOGwppS+XLA+pF4wRnUu9PXKzZU=
!i10b 0
!s100 9F4CFz@8;k9?54HT[^4J?3
I9f1AoQh<zS>kQ_OfjSbkC0
V3CjoOZCIEdzCJgPn8]D7`2
xsip
!i8a 927273696
d.
R1
L0 38
R2
r1
!s85 0
31
!s108 1386027135.610000
!s107 C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|
!s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|-work|rst_controller|
!s101 -O0
R3
n15f2da2
