

================================================================
== Vitis HLS Report for 'toe_process_ipv4_512_s'
================================================================
* Date:           Tue Jul 19 06:12:36 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.953 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipRxData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipRxData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipRxData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:37]   --->   Operation 19 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ipRxData_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln49 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:49]   --->   Operation 21 'br' 'br_ln49' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (1.16ns)   --->   "%ipRxData_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ipRxData_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'ipRxData_internal_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ipRxData_internal_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'bitselect' 'tmp_last_V' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:55]   --->   Operation 24 'load' 'header_ready_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:58]   --->   Operation 25 'load' 'header_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V"   --->   Operation 26 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %header_ready_load, void %.critedge116.i, void %.critedge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:55]   --->   Operation 27 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_load, i9 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:58]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_193 = trunc i1024 %ipRxData_internal_read"   --->   Operation 29 'trunc' 'tmp_193' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 159"   --->   Operation 30 'icmp' 'icmp_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%trunc_ln414 = trunc i1024 %ipRxData_internal_read"   --->   Operation 31 'trunc' 'trunc_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%st8 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i1.i159, i1 %trunc_ln414, i159 0"   --->   Operation 32 'bitconcatenate' 'st8' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%select_ln414 = select i1 %icmp_ln414, i160 %st8, i160 %tmp_193"   --->   Operation 33 'select' 'select_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%tmp = partselect i160 @llvm.part.select.i160, i160 %select_ln414, i32 159, i32 0"   --->   Operation 34 'partselect' 'tmp' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i160 %tmp, i160 %tmp_193"   --->   Operation 35 'select' 'select_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i160 730750818665451459101842416358141509827966271488, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 36 'select' 'select_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i160 1, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 37 'select' 'select_ln414_3' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414 = and i160 %select_ln414_2, i160 %select_ln414_3"   --->   Operation 38 'and' 'and_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i160 %and_ln414, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 39 'xor' 'xor_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_4 = and i160 %p_Val2_s, i160 %xor_ln414"   --->   Operation 40 'and' 'and_ln414_4' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414_5 = and i160 %select_ln414_1, i160 %and_ln414"   --->   Operation 41 'and' 'and_ln414_5' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.25ns) (out node of the LUT)   --->   "%p_Result_s = or i160 %and_ln414_4, i160 %and_ln414_5"   --->   Operation 42 'or' 'p_Result_s' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln414 = store i160 %p_Result_s, i160 %header_header_V"   --->   Operation 43 'store' 'store_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 44 'add' 'add_ln67' <Predicate = (tmp_i & !header_ready_load & !tmp_last_V)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.critedge.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.38>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%header_ready_flag_0_i = phi i1 0, void, i1 1, void %.critedge116.i"   --->   Operation 46 'phi' 'header_ready_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%header_idx_new_0_i = phi i16 0, void, i16 %add_ln67, void %.critedge116.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 47 'phi' 'header_idx_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer0, i1024 %ipRxData_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%metaWritten_load = load i1 %metaWritten" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:60]   --->   Operation 49 'load' 'metaWritten_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln60 = br i1 %metaWritten_load, void, void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:60]   --->   Operation 50 'br' 'br_ln60' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln66 = br void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:66]   --->   Operation 51 'br' 'br_ln66' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln69_1)   --->   "%metaWritten_flag_0_i = phi i1 0, void %.critedge.i, i1 1, void"   --->   Operation 52 'phi' 'metaWritten_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.12ns)   --->   "%or_ln69 = or i1 %tmp_last_V, i1 %header_ready_flag_0_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 53 'or' 'or_ln69' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.12ns)   --->   "%xor_ln69 = xor i1 %tmp_last_V, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 54 'xor' 'xor_ln69' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.24ns)   --->   "%select_ln69 = select i1 %tmp_last_V, i16 0, i16 %header_idx_new_0_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 55 'select' 'select_ln69' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln69_1 = or i1 %tmp_last_V, i1 %metaWritten_flag_0_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 56 'or' 'or_ln69_1' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln69 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 57 'br' 'br_ln69' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%header_ready_flag_1_i = phi i1 0, void %entry, i1 %or_ln69, void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 58 'phi' 'header_ready_flag_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%header_ready_new_1_i = phi i1 0, void %entry, i1 %xor_ln69, void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 59 'phi' 'header_ready_new_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%header_idx_new_1_i = phi i16 0, void %entry, i16 %select_ln69, void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 60 'phi' 'header_idx_new_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%metaWritten_flag_1_i = phi i1 0, void %entry, i1 %or_ln69_1, void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 61 'phi' 'metaWritten_flag_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %metaWritten_flag_1_i, void %._crit_edge2.new4.i, void %mergeST3.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 62 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %header_ready_new_1_i, i1 %metaWritten" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:65]   --->   Operation 63 'store' 'store_ln65' <Predicate = (metaWritten_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge2.new4.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = (metaWritten_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %header_ready_flag_1_i, void %toe_process_ipv4<512>.exit, void %mergeST1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:69]   --->   Operation 65 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %header_idx_new_1_i, i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 66 'store' 'store_ln67' <Predicate = (header_ready_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %header_ready_new_1_i, i1 %header_ready" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:65]   --->   Operation 67 'store' 'store_ln65' <Predicate = (header_ready_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %toe_process_ipv4<512>.exit"   --->   Operation 68 'br' 'br_ln0' <Predicate = (header_ready_flag_1_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.95>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i160 %p_Val2_s, void, i160 %p_Result_s, void %.critedge116.i"   --->   Operation 69 'phi' 'p_Val2_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i160 %p_Val2_1"   --->   Operation 70 'trunc' 'trunc_ln674' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rx_process2dropLengthFifo, i4 %trunc_ln674" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_449_i = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %p_Val2_1, i32 24, i32 31"   --->   Operation 72 'partselect' 'p_Result_449_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_450_i = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %p_Val2_1, i32 16, i32 23"   --->   Operation 73 'partselect' 'p_Result_450_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_129 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_450_i, i8 %p_Result_449_i"   --->   Operation 74 'bitconcatenate' 'p_Result_129' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln674, i2 0"   --->   Operation 75 'bitconcatenate' 'shl_ln1' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i6 %shl_ln1"   --->   Operation 76 'zext' 'zext_ln213' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.78ns)   --->   "%sub_ln213 = sub i16 %p_Result_129, i16 %zext_ln213"   --->   Operation 77 'sub' 'sub_ln213' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_21_i = partselect i64 @_ssdm_op_PartSelect.i64.i160.i32.i32, i160 %p_Val2_1, i32 96, i32 159" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'partselect' 'tmp_21_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_22_i = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i16.i64, i16 %sub_ln213, i64 %tmp_21_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'bitconcatenate' 'tmp_22_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i80 %tmp_22_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'zext' 'zext_ln174' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %rxEng_ipMetaFifo, i96 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'write' 'write_ln174' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ipRxData_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_dataBuffer0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ metaWritten]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_process2dropLengthFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_ipMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specpipeline_ln37      (specpipeline  ) [ 0000]
tmp_i                  (nbreadreq     ) [ 0111]
br_ln49                (br            ) [ 0110]
ipRxData_internal_read (read          ) [ 0110]
tmp_last_V             (bitselect     ) [ 0110]
header_ready_load      (load          ) [ 0110]
header_idx_load        (load          ) [ 0000]
p_Val2_s               (load          ) [ 0111]
br_ln55                (br            ) [ 0111]
shl_ln                 (bitconcatenate) [ 0000]
tmp_193                (trunc         ) [ 0000]
icmp_ln414             (icmp          ) [ 0000]
trunc_ln414            (trunc         ) [ 0000]
st8                    (bitconcatenate) [ 0000]
select_ln414           (select        ) [ 0000]
tmp                    (partselect    ) [ 0000]
select_ln414_1         (select        ) [ 0000]
select_ln414_2         (select        ) [ 0000]
select_ln414_3         (select        ) [ 0000]
and_ln414              (and           ) [ 0000]
xor_ln414              (xor           ) [ 0000]
and_ln414_4            (and           ) [ 0000]
and_ln414_5            (and           ) [ 0000]
p_Result_s             (or            ) [ 0111]
store_ln414            (store         ) [ 0000]
add_ln67               (add           ) [ 0000]
br_ln0                 (br            ) [ 0111]
header_ready_flag_0_i  (phi           ) [ 0000]
header_idx_new_0_i     (phi           ) [ 0000]
write_ln174            (write         ) [ 0000]
metaWritten_load       (load          ) [ 0111]
br_ln60                (br            ) [ 0000]
br_ln66                (br            ) [ 0000]
metaWritten_flag_0_i   (phi           ) [ 0000]
or_ln69                (or            ) [ 0000]
xor_ln69               (xor           ) [ 0000]
select_ln69            (select        ) [ 0000]
or_ln69_1              (or            ) [ 0000]
br_ln69                (br            ) [ 0000]
header_ready_flag_1_i  (phi           ) [ 0110]
header_ready_new_1_i   (phi           ) [ 0110]
header_idx_new_1_i     (phi           ) [ 0110]
metaWritten_flag_1_i   (phi           ) [ 0110]
br_ln69                (br            ) [ 0000]
store_ln65             (store         ) [ 0000]
br_ln0                 (br            ) [ 0000]
br_ln69                (br            ) [ 0000]
store_ln67             (store         ) [ 0000]
store_ln65             (store         ) [ 0000]
br_ln0                 (br            ) [ 0000]
p_Val2_1               (phi           ) [ 0101]
trunc_ln674            (trunc         ) [ 0000]
write_ln174            (write         ) [ 0000]
p_Result_449_i         (partselect    ) [ 0000]
p_Result_450_i         (partselect    ) [ 0000]
p_Result_129           (bitconcatenate) [ 0000]
shl_ln1                (bitconcatenate) [ 0000]
zext_ln213             (zext          ) [ 0000]
sub_ln213              (sub           ) [ 0000]
tmp_21_i               (partselect    ) [ 0000]
tmp_22_i               (bitconcatenate) [ 0000]
zext_ln174             (zext          ) [ 0000]
write_ln174            (write         ) [ 0000]
ret_ln0                (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ipRxData_internal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipRxData_internal"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="header_ready">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="header_header_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rxEng_dataBuffer0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataBuffer0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="metaWritten">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_process2dropLengthFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropLengthFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rxEng_ipMetaFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_ipMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i1.i159"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i160"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i16.i64"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_i_nbreadreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1024" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="ipRxData_internal_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1024" slack="0"/>
<pin id="106" dir="0" index="1" bw="1024" slack="0"/>
<pin id="107" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipRxData_internal_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln174_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="0" index="2" bw="1024" slack="1"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln174_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln174_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="96" slack="0"/>
<pin id="127" dir="0" index="2" bw="80" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="header_ready_flag_0_i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="header_ready_flag_0_i_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_0_i/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="header_idx_new_0_i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="144" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="header_idx_new_0_i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="16" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_0_i/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="metaWritten_flag_0_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="metaWritten_flag_0_i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_0_i/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="header_ready_flag_1_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="header_ready_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="header_ready_flag_1_i_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_1_i/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="header_ready_new_1_i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="header_ready_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="header_ready_new_1_i_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_new_1_i/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="header_idx_new_1_i_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="1"/>
<pin id="187" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="header_idx_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="header_idx_new_1_i_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="16" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_1_i/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="metaWritten_flag_1_i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="metaWritten_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="metaWritten_flag_1_i_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_1_i/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="p_Val2_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="160" slack="2147483647"/>
<pin id="209" dir="1" index="1" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Val2_1_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="160" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="160" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_last_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1024" slack="0"/>
<pin id="219" dir="0" index="2" bw="11" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="header_ready_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="header_idx_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Val2_s_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="160" slack="0"/>
<pin id="234" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shl_ln_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="25" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_193_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1024" slack="1"/>
<pin id="246" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_193/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln414_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="25" slack="0"/>
<pin id="249" dir="0" index="1" bw="9" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln414_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1024" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="st8_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="160" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st8/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln414_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="160" slack="0"/>
<pin id="267" dir="0" index="2" bw="160" slack="0"/>
<pin id="268" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="160" slack="0"/>
<pin id="274" dir="0" index="1" bw="160" slack="0"/>
<pin id="275" dir="0" index="2" bw="9" slack="0"/>
<pin id="276" dir="0" index="3" bw="1" slack="0"/>
<pin id="277" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln414_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="160" slack="0"/>
<pin id="285" dir="0" index="2" bw="160" slack="0"/>
<pin id="286" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln414_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="160" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln414_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="and_ln414_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="160" slack="0"/>
<pin id="308" dir="0" index="1" bw="160" slack="0"/>
<pin id="309" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln414_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="160" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="and_ln414_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="160" slack="0"/>
<pin id="320" dir="0" index="1" bw="160" slack="0"/>
<pin id="321" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_4/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and_ln414_5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="160" slack="0"/>
<pin id="326" dir="0" index="1" bw="160" slack="0"/>
<pin id="327" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_5/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Result_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="160" slack="0"/>
<pin id="332" dir="0" index="1" bw="160" slack="0"/>
<pin id="333" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln414_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="160" slack="0"/>
<pin id="338" dir="0" index="1" bw="160" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln67_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="metaWritten_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_load/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_ln69_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="xor_ln69_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln69/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln69_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="16" slack="0"/>
<pin id="369" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln69_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln65_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln67_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln65_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln674_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="160" slack="0"/>
<pin id="399" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_Result_449_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="160" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_449_i/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Result_450_i_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="160" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="0" index="3" bw="6" slack="0"/>
<pin id="417" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_450_i/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Result_129_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_129/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shl_ln1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln213_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sub_ln213_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="0"/>
<pin id="445" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_21_i_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="160" slack="0"/>
<pin id="451" dir="0" index="2" bw="8" slack="0"/>
<pin id="452" dir="0" index="3" bw="9" slack="0"/>
<pin id="453" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21_i/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_22_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="80" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="0" index="2" bw="64" slack="0"/>
<pin id="462" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22_i/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln174_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="80" slack="0"/>
<pin id="468" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_i_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="475" class="1005" name="ipRxData_internal_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1024" slack="1"/>
<pin id="477" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="ipRxData_internal_read "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_last_V_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="493" class="1005" name="p_Val2_s_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="160" slack="1"/>
<pin id="495" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="498" class="1005" name="p_Result_s_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="160" slack="1"/>
<pin id="500" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="503" class="1005" name="metaWritten_load_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="64" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="70" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="94" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="60" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="151"><net_src comp="62" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="58" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="62" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="104" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="228" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="251"><net_src comp="236" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="247" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="256" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="244" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="264" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="247" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="272" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="244" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="247" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="247" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="290" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="298" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="232" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="282" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="306" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="318" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="6" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="228" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="342" pin="2"/><net_sink comp="145" pin=2"/></net>

<net id="352"><net_src comp="10" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="134" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="358"><net_src comp="353" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="364"><net_src comp="359" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="370"><net_src comp="66" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="145" pin="4"/><net_sink comp="365" pin=2"/></net>

<net id="372"><net_src comp="365" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="377"><net_src comp="155" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="378"><net_src comp="373" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="383"><net_src comp="178" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="10" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="189" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="4" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="178" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="2" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="210" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="408"><net_src comp="72" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="210" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="74" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="418"><net_src comp="72" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="210" pin="4"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="78" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="80" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="427"><net_src comp="82" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="412" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="402" pin="4"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="84" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="397" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="86" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="422" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="88" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="210" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="90" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="48" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="463"><net_src comp="92" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="442" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="448" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="474"><net_src comp="96" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="104" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="485"><net_src comp="216" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="496"><net_src comp="232" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="501"><net_src comp="330" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="506"><net_src comp="349" pin="1"/><net_sink comp="503" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: header_ready | {2 }
	Port: header_idx | {2 }
	Port: header_header_V | {2 }
	Port: rxEng_dataBuffer0 | {2 }
	Port: metaWritten | {2 }
	Port: rx_process2dropLengthFifo | {3 }
	Port: rxEng_ipMetaFifo | {3 }
 - Input state : 
	Port: toe_process_ipv4<512> : ipRxData_internal | {1 }
	Port: toe_process_ipv4<512> : header_ready | {2 }
	Port: toe_process_ipv4<512> : header_idx | {2 }
	Port: toe_process_ipv4<512> : header_header_V | {2 }
	Port: toe_process_ipv4<512> : metaWritten | {2 }
  - Chain level:
	State 1
	State 2
		br_ln55 : 1
		shl_ln : 1
		icmp_ln414 : 2
		st8 : 1
		select_ln414 : 3
		tmp : 4
		select_ln414_1 : 5
		select_ln414_2 : 3
		select_ln414_3 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_4 : 4
		and_ln414_5 : 6
		p_Result_s : 4
		store_ln414 : 4
		add_ln67 : 1
		header_ready_flag_0_i : 2
		header_idx_new_0_i : 2
		br_ln60 : 1
		metaWritten_flag_0_i : 2
		or_ln69 : 3
		select_ln69 : 3
		or_ln69_1 : 3
		header_ready_flag_1_i : 3
		header_ready_new_1_i : 1
		header_idx_new_1_i : 4
		metaWritten_flag_1_i : 3
		br_ln69 : 4
		store_ln65 : 2
		br_ln69 : 4
		store_ln67 : 5
		store_ln65 : 2
	State 3
		trunc_ln674 : 1
		write_ln174 : 2
		p_Result_449_i : 1
		p_Result_450_i : 1
		p_Result_129 : 2
		shl_ln1 : 2
		zext_ln213 : 3
		sub_ln213 : 4
		tmp_21_i : 1
		tmp_22_i : 5
		zext_ln174 : 6
		write_ln174 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |          and_ln414_fu_306          |    0    |   160   |
|    and   |         and_ln414_4_fu_318         |    0    |   160   |
|          |         and_ln414_5_fu_324         |    0    |   160   |
|----------|------------------------------------|---------|---------|
|          |         select_ln414_fu_264        |    0    |   148   |
|          |        select_ln414_1_fu_282       |    0    |   148   |
|  select  |        select_ln414_2_fu_290       |    0    |   148   |
|          |        select_ln414_3_fu_298       |    0    |    2    |
|          |         select_ln69_fu_365         |    0    |    16   |
|----------|------------------------------------|---------|---------|
|          |          p_Result_s_fu_330         |    0    |   160   |
|    or    |           or_ln69_fu_353           |    0    |    2    |
|          |          or_ln69_1_fu_373          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|    xor   |          xor_ln414_fu_312          |    0    |   160   |
|          |           xor_ln69_fu_359          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|    add   |           add_ln67_fu_342          |    0    |    23   |
|----------|------------------------------------|---------|---------|
|    sub   |          sub_ln213_fu_442          |    0    |    23   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln414_fu_247         |    0    |    16   |
|----------|------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_96       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   read   | ipRxData_internal_read_read_fu_104 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |      write_ln174_write_fu_110      |    0    |    0    |
|   write  |      write_ln174_write_fu_117      |    0    |    0    |
|          |      write_ln174_write_fu_124      |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|          tmp_last_V_fu_216         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            shl_ln_fu_236           |    0    |    0    |
|          |             st8_fu_256             |    0    |    0    |
|bitconcatenate|         p_Result_129_fu_422        |    0    |    0    |
|          |           shl_ln1_fu_430           |    0    |    0    |
|          |           tmp_22_i_fu_458          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           tmp_193_fu_244           |    0    |    0    |
|   trunc  |         trunc_ln414_fu_253         |    0    |    0    |
|          |         trunc_ln674_fu_397         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             tmp_fu_272             |    0    |    0    |
|partselect|        p_Result_449_i_fu_402       |    0    |    0    |
|          |        p_Result_450_i_fu_412       |    0    |    0    |
|          |           tmp_21_i_fu_448          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |          zext_ln213_fu_438         |    0    |    0    |
|          |          zext_ln174_fu_466         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   1330  |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  header_idx_new_0_i_reg_142  |   16   |
|  header_idx_new_1_i_reg_185  |   16   |
| header_ready_flag_0_i_reg_131|    1   |
| header_ready_flag_1_i_reg_163|    1   |
| header_ready_new_1_i_reg_174 |    1   |
|ipRxData_internal_read_reg_475|  1024  |
| metaWritten_flag_0_i_reg_152 |    1   |
| metaWritten_flag_1_i_reg_196 |    1   |
|   metaWritten_load_reg_503   |    1   |
|      p_Result_s_reg_498      |   160  |
|       p_Val2_1_reg_207       |   160  |
|       p_Val2_s_reg_493       |   160  |
|         tmp_i_reg_471        |    1   |
|      tmp_last_V_reg_482      |    1   |
+------------------------------+--------+
|             Total            |  1544  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1330  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1544  |    -   |
+-----------+--------+--------+
|   Total   |  1544  |  1330  |
+-----------+--------+--------+
