strict digraph "compose( ,  )" {
	node [label="\N"];
	"72:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f53bf9ea390>",
		def_var="['sum_leading_one']",
		fillcolor=deepskyblue,
		label="72:AS
sum_leading_one = sum_2[54];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['sum_2']"];
	"76:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f53bf9ea810>",
		clk_sens=True,
		fillcolor=gold,
		label="76:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['exponent_diff', 'mantissa_large', 'large_is_denorm', 'sum_leading_one', 'small_add', 'sum_overflow', 'exponent_large', 'exponent', '\
small_shift_2', 'small_shift_3', 'sum', 'exponent_small', 'exponent_b', 'enable', 'small_fraction_enable', 'large_norm_small_denorm', '\
mantissa_small', 'exponent_a', 'opa', 'opb', 'rst', 'denorm_to_norm', 'small_shift', 'small_is_denorm', 'mantissa_b', 'mantissa_\
a', 'large_add', 'expa_gt_expb']"];
	"72:AS" -> "76:AL";
	"78:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f53bfdc6750>",
		fillcolor=turquoise,
		label="78:BL
sign <= 0;
exponent_a <= 0;
exponent_b <= 0;
mantissa_a <= 0;
mantissa_b <= 0;
expa_gt_expb <= 0;
exponent_small <= 0;
exponent_\
large <= 0;
mantissa_small <= 0;
mantissa_large <= 0;
small_is_denorm <= 0;
large_is_denorm <= 0;
large_norm_small_denorm <= 0;
\
exponent_diff <= 0;
large_add <= 0;
small_add <= 0;
small_shift <= 0;
small_shift_3 <= 0;
sum <= 0;
sum_2 <= 0;
exponent <= 0;
denorm_\
to_norm <= 0;
exponent_2 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf9eaa10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f53bf9eab50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf9eac90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bf9eadd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf9eaf10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdc30d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3250>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdc33d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3550>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdc36d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3850>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdc39d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3b50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdc3cd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3e10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdc3f50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc60d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdc6250>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc6390>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdc64d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc6610>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdc6790>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc68d0>]",
		style=filled,
		typ=Block];
	"Leaf_76:AL"	 [def_var="['exponent_diff', 'mantissa_large', 'sign', 'sum_2', 'exponent_b', 'exponent_a', 'exponent', 'small_shift_3', 'sum', 'exponent_small', '\
small_add', 'large_norm_small_denorm', 'mantissa_small', 'exponent_large', 'denorm_to_norm', 'small_shift', 'exponent_2', 'small_\
is_denorm', 'large_is_denorm', 'mantissa_b', 'mantissa_a', 'large_add', 'expa_gt_expb']",
		label="Leaf_76:AL"];
	"78:BL" -> "Leaf_76:AL"	 [cond="[]",
		lineno=None];
	"78:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f53bfdc6950>",
		fillcolor=springgreen,
		label="78:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"78:IF" -> "78:BL"	 [cond="['rst']",
		label=rst,
		lineno=78];
	"103:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f53bfdc6a10>",
		fillcolor=springgreen,
		label="103:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"78:IF" -> "103:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=78];
	"65:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f53bf9ed4d0>",
		def_var="['small_fraction_enable']",
		fillcolor=deepskyblue,
		label="65:AS
small_fraction_enable = small_is_nonzero & !small_shift_nonzero;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['small_is_nonzero', 'small_shift_nonzero']"];
	"65:AS" -> "76:AL";
	"66:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f53bf9ed810>",
		def_var="['small_shift_2']",
		fillcolor=deepskyblue,
		label="66:AS
small_shift_2 = { 55'b0, 1'b1 };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"66:AS" -> "76:AL";
	"103:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f53bf996110>",
		fillcolor=turquoise,
		label="103:BL
sign <= opa[63];
exponent_a <= opa[62:52];
exponent_b <= opb[62:52];
mantissa_a <= opa[51:0];
mantissa_b <= opb[51:0];
expa_\
gt_expb <= exponent_a > exponent_b;
exponent_small <= (expa_gt_expb)? exponent_b : exponent_a;
exponent_large <= (expa_gt_expb)? \
exponent_a : exponent_b;
mantissa_small <= (expa_gt_expb)? mantissa_b : mantissa_a;
mantissa_large <= (expa_gt_expb)? mantissa_a : \
mantissa_b;
small_is_denorm <= !(exponent_small > 0);
large_is_denorm <= !(exponent_large > 0);
large_norm_small_denorm <= small_\
is_denorm && !large_is_denorm;
exponent_diff <= exponent_large - exponent_small - large_norm_small_denorm;
large_add <= { 1'b0, !\
large_is_denorm, mantissa_large, 2'b0 };
small_add <= { 1'b0, !small_is_denorm, mantissa_small, 2'b0 };
small_shift <= small_add >> \
exponent_diff;
small_shift_3 <= (small_fraction_enable)? small_shift_2 : small_shift;
sum <= large_add + small_shift_3;
sum_2 <= (\
sum_overflow)? sum >> 1 : sum;
exponent <= (sum_overflow)? exponent_large + 1 : exponent_large;
denorm_to_norm <= sum_leading_one & \
large_is_denorm;
exponent_2 <= (denorm_to_norm)? exponent + 1 : exponent;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc6c10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f53bfdc6dd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc6fd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdcc210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdcc410>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdcc650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdcc850>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdccad0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdccd50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bfdccfd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf995310>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bf995590>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf995850>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bf995ad0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf995ed0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bf98b210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf98b3d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bf98b610>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf98b890>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bf98bad0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf98bdd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f53bf996150>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf996390>]",
		style=filled,
		typ=Block];
	"103:BL" -> "Leaf_76:AL"	 [cond="[]",
		lineno=None];
	"77:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f53bf9ea890>",
		fillcolor=turquoise,
		label="77:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"76:AL" -> "77:BL"	 [cond="[]",
		lineno=None];
	"64:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f53bf9ed190>",
		def_var="['small_is_nonzero']",
		fillcolor=deepskyblue,
		label="64:AS
small_is_nonzero = (exponent_small > 0) | |mantissa_small[51:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['exponent_small', 'mantissa_small']"];
	"64:AS" -> "65:AS";
	"Leaf_76:AL" -> "72:AS";
	"Leaf_76:AL" -> "76:AL";
	"Leaf_76:AL" -> "64:AS";
	"69:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f53bf9eddd0>",
		def_var="['sum_overflow']",
		fillcolor=deepskyblue,
		label="69:AS
sum_overflow = sum[55];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['sum']"];
	"Leaf_76:AL" -> "69:AS";
	"63:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f53c00a8cd0>",
		def_var="['small_shift_nonzero']",
		fillcolor=deepskyblue,
		label="63:AS
small_shift_nonzero = |small_shift[55:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['small_shift']"];
	"Leaf_76:AL" -> "63:AS";
	"69:AS" -> "76:AL";
	"63:AS" -> "65:AS";
	"77:BL" -> "78:IF"	 [cond="[]",
		lineno=None];
	"103:IF" -> "103:BL"	 [cond="['enable']",
		label=enable,
		lineno=103];
}
