
DisplaySTM32F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e7bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000054a8  0800e950  0800e950  0001e950  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013df8  08013df8  0003007c  2**0
                  CONTENTS
  4 .ARM          00000008  08013df8  08013df8  00023df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013e00  08013e00  0003007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013e00  08013e00  00023e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013e04  08013e04  00023e04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08013e08  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009730  2000007c  08013e84  0003007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200097ac  08013e84  000397ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000b2aa6  00000000  00000000  000300ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006af7  00000000  00000000  000e2b52  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00003428  00000000  00000000  000e9650  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000030e8  00000000  00000000  000eca78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000287ed  00000000  00000000  000efb60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00025337  00000000  00000000  0011834d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ec0d5  00000000  00000000  0013d684  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00229759  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000e4a4  00000000  00000000  002297d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e934 	.word	0x0800e934

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800e934 	.word	0x0800e934

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800031e:	f1a4 0401 	sub.w	r4, r4, #1
 8000322:	d1e9      	bne.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__gedf2>:
 800097c:	f04f 3cff 	mov.w	ip, #4294967295
 8000980:	e006      	b.n	8000990 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__ledf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	e002      	b.n	8000990 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__cmpdf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009a6:	d01b      	beq.n	80009e0 <__cmpdf2+0x54>
 80009a8:	b001      	add	sp, #4
 80009aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ae:	bf0c      	ite	eq
 80009b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b4:	ea91 0f03 	teqne	r1, r3
 80009b8:	bf02      	ittt	eq
 80009ba:	ea90 0f02 	teqeq	r0, r2
 80009be:	2000      	moveq	r0, #0
 80009c0:	4770      	bxeq	lr
 80009c2:	f110 0f00 	cmn.w	r0, #0
 80009c6:	ea91 0f03 	teq	r1, r3
 80009ca:	bf58      	it	pl
 80009cc:	4299      	cmppl	r1, r3
 80009ce:	bf08      	it	eq
 80009d0:	4290      	cmpeq	r0, r2
 80009d2:	bf2c      	ite	cs
 80009d4:	17d8      	asrcs	r0, r3, #31
 80009d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009da:	f040 0001 	orr.w	r0, r0, #1
 80009de:	4770      	bx	lr
 80009e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d102      	bne.n	80009f0 <__cmpdf2+0x64>
 80009ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ee:	d107      	bne.n	8000a00 <__cmpdf2+0x74>
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d1d6      	bne.n	80009a8 <__cmpdf2+0x1c>
 80009fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009fe:	d0d3      	beq.n	80009a8 <__cmpdf2+0x1c>
 8000a00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdrcmple>:
 8000a08:	4684      	mov	ip, r0
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4662      	mov	r2, ip
 8000a0e:	468c      	mov	ip, r1
 8000a10:	4619      	mov	r1, r3
 8000a12:	4663      	mov	r3, ip
 8000a14:	e000      	b.n	8000a18 <__aeabi_cdcmpeq>
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdcmpeq>:
 8000a18:	b501      	push	{r0, lr}
 8000a1a:	f7ff ffb7 	bl	800098c <__cmpdf2>
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	bf48      	it	mi
 8000a22:	f110 0f00 	cmnmi.w	r0, #0
 8000a26:	bd01      	pop	{r0, pc}

08000a28 <__aeabi_dcmpeq>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff fff4 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a30:	bf0c      	ite	eq
 8000a32:	2001      	moveq	r0, #1
 8000a34:	2000      	movne	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmplt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffea 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmple>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffe0 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a58:	bf94      	ite	ls
 8000a5a:	2001      	movls	r0, #1
 8000a5c:	2000      	movhi	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmpge>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffce 	bl	8000a08 <__aeabi_cdrcmple>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpgt>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffc4 	bl	8000a08 <__aeabi_cdrcmple>
 8000a80:	bf34      	ite	cc
 8000a82:	2001      	movcc	r0, #1
 8000a84:	2000      	movcs	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpun>:
 8000a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x10>
 8000a96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9a:	d10a      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x20>
 8000aa6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0001 	mov.w	r0, #1
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2iz>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d215      	bcs.n	8000aee <__aeabi_d2iz+0x36>
 8000ac2:	d511      	bpl.n	8000ae8 <__aeabi_d2iz+0x30>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d912      	bls.n	8000af4 <__aeabi_d2iz+0x3c>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ade:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	4240      	negne	r0, r0
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af2:	d105      	bne.n	8000b00 <__aeabi_d2iz+0x48>
 8000af4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afe:	4770      	bx	lr
 8000b00:	f04f 0000 	mov.w	r0, #0
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_d2uiz>:
 8000b08:	004a      	lsls	r2, r1, #1
 8000b0a:	d211      	bcs.n	8000b30 <__aeabi_d2uiz+0x28>
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d211      	bcs.n	8000b36 <__aeabi_d2uiz+0x2e>
 8000b12:	d50d      	bpl.n	8000b30 <__aeabi_d2uiz+0x28>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d40e      	bmi.n	8000b3c <__aeabi_d2uiz+0x34>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b2e:	4770      	bx	lr
 8000b30:	f04f 0000 	mov.w	r0, #0
 8000b34:	4770      	bx	lr
 8000b36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_d2uiz+0x3a>
 8000b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0000 	mov.w	r0, #0
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_uldivmod>:
 8000b48:	b953      	cbnz	r3, 8000b60 <__aeabi_uldivmod+0x18>
 8000b4a:	b94a      	cbnz	r2, 8000b60 <__aeabi_uldivmod+0x18>
 8000b4c:	2900      	cmp	r1, #0
 8000b4e:	bf08      	it	eq
 8000b50:	2800      	cmpeq	r0, #0
 8000b52:	bf1c      	itt	ne
 8000b54:	f04f 31ff 	movne.w	r1, #4294967295
 8000b58:	f04f 30ff 	movne.w	r0, #4294967295
 8000b5c:	f000 b972 	b.w	8000e44 <__aeabi_idiv0>
 8000b60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b68:	f000 f806 	bl	8000b78 <__udivmoddi4>
 8000b6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b74:	b004      	add	sp, #16
 8000b76:	4770      	bx	lr

08000b78 <__udivmoddi4>:
 8000b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b7c:	9e08      	ldr	r6, [sp, #32]
 8000b7e:	4604      	mov	r4, r0
 8000b80:	4688      	mov	r8, r1
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d14b      	bne.n	8000c1e <__udivmoddi4+0xa6>
 8000b86:	428a      	cmp	r2, r1
 8000b88:	4615      	mov	r5, r2
 8000b8a:	d967      	bls.n	8000c5c <__udivmoddi4+0xe4>
 8000b8c:	fab2 f282 	clz	r2, r2
 8000b90:	b14a      	cbz	r2, 8000ba6 <__udivmoddi4+0x2e>
 8000b92:	f1c2 0720 	rsb	r7, r2, #32
 8000b96:	fa01 f302 	lsl.w	r3, r1, r2
 8000b9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000b9e:	4095      	lsls	r5, r2
 8000ba0:	ea47 0803 	orr.w	r8, r7, r3
 8000ba4:	4094      	lsls	r4, r2
 8000ba6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000baa:	0c23      	lsrs	r3, r4, #16
 8000bac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bb0:	fa1f fc85 	uxth.w	ip, r5
 8000bb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000bc0:	4299      	cmp	r1, r3
 8000bc2:	d909      	bls.n	8000bd8 <__udivmoddi4+0x60>
 8000bc4:	18eb      	adds	r3, r5, r3
 8000bc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bca:	f080 811b 	bcs.w	8000e04 <__udivmoddi4+0x28c>
 8000bce:	4299      	cmp	r1, r3
 8000bd0:	f240 8118 	bls.w	8000e04 <__udivmoddi4+0x28c>
 8000bd4:	3f02      	subs	r7, #2
 8000bd6:	442b      	add	r3, r5
 8000bd8:	1a5b      	subs	r3, r3, r1
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000be0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000be4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000be8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bec:	45a4      	cmp	ip, r4
 8000bee:	d909      	bls.n	8000c04 <__udivmoddi4+0x8c>
 8000bf0:	192c      	adds	r4, r5, r4
 8000bf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bf6:	f080 8107 	bcs.w	8000e08 <__udivmoddi4+0x290>
 8000bfa:	45a4      	cmp	ip, r4
 8000bfc:	f240 8104 	bls.w	8000e08 <__udivmoddi4+0x290>
 8000c00:	3802      	subs	r0, #2
 8000c02:	442c      	add	r4, r5
 8000c04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c08:	eba4 040c 	sub.w	r4, r4, ip
 8000c0c:	2700      	movs	r7, #0
 8000c0e:	b11e      	cbz	r6, 8000c18 <__udivmoddi4+0xa0>
 8000c10:	40d4      	lsrs	r4, r2
 8000c12:	2300      	movs	r3, #0
 8000c14:	e9c6 4300 	strd	r4, r3, [r6]
 8000c18:	4639      	mov	r1, r7
 8000c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1e:	428b      	cmp	r3, r1
 8000c20:	d909      	bls.n	8000c36 <__udivmoddi4+0xbe>
 8000c22:	2e00      	cmp	r6, #0
 8000c24:	f000 80eb 	beq.w	8000dfe <__udivmoddi4+0x286>
 8000c28:	2700      	movs	r7, #0
 8000c2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c2e:	4638      	mov	r0, r7
 8000c30:	4639      	mov	r1, r7
 8000c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c36:	fab3 f783 	clz	r7, r3
 8000c3a:	2f00      	cmp	r7, #0
 8000c3c:	d147      	bne.n	8000cce <__udivmoddi4+0x156>
 8000c3e:	428b      	cmp	r3, r1
 8000c40:	d302      	bcc.n	8000c48 <__udivmoddi4+0xd0>
 8000c42:	4282      	cmp	r2, r0
 8000c44:	f200 80fa 	bhi.w	8000e3c <__udivmoddi4+0x2c4>
 8000c48:	1a84      	subs	r4, r0, r2
 8000c4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c4e:	2001      	movs	r0, #1
 8000c50:	4698      	mov	r8, r3
 8000c52:	2e00      	cmp	r6, #0
 8000c54:	d0e0      	beq.n	8000c18 <__udivmoddi4+0xa0>
 8000c56:	e9c6 4800 	strd	r4, r8, [r6]
 8000c5a:	e7dd      	b.n	8000c18 <__udivmoddi4+0xa0>
 8000c5c:	b902      	cbnz	r2, 8000c60 <__udivmoddi4+0xe8>
 8000c5e:	deff      	udf	#255	; 0xff
 8000c60:	fab2 f282 	clz	r2, r2
 8000c64:	2a00      	cmp	r2, #0
 8000c66:	f040 808f 	bne.w	8000d88 <__udivmoddi4+0x210>
 8000c6a:	1b49      	subs	r1, r1, r5
 8000c6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c70:	fa1f f885 	uxth.w	r8, r5
 8000c74:	2701      	movs	r7, #1
 8000c76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c7a:	0c23      	lsrs	r3, r4, #16
 8000c7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c84:	fb08 f10c 	mul.w	r1, r8, ip
 8000c88:	4299      	cmp	r1, r3
 8000c8a:	d907      	bls.n	8000c9c <__udivmoddi4+0x124>
 8000c8c:	18eb      	adds	r3, r5, r3
 8000c8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c92:	d202      	bcs.n	8000c9a <__udivmoddi4+0x122>
 8000c94:	4299      	cmp	r1, r3
 8000c96:	f200 80cd 	bhi.w	8000e34 <__udivmoddi4+0x2bc>
 8000c9a:	4684      	mov	ip, r0
 8000c9c:	1a59      	subs	r1, r3, r1
 8000c9e:	b2a3      	uxth	r3, r4
 8000ca0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ca4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ca8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cac:	fb08 f800 	mul.w	r8, r8, r0
 8000cb0:	45a0      	cmp	r8, r4
 8000cb2:	d907      	bls.n	8000cc4 <__udivmoddi4+0x14c>
 8000cb4:	192c      	adds	r4, r5, r4
 8000cb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cba:	d202      	bcs.n	8000cc2 <__udivmoddi4+0x14a>
 8000cbc:	45a0      	cmp	r8, r4
 8000cbe:	f200 80b6 	bhi.w	8000e2e <__udivmoddi4+0x2b6>
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	eba4 0408 	sub.w	r4, r4, r8
 8000cc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ccc:	e79f      	b.n	8000c0e <__udivmoddi4+0x96>
 8000cce:	f1c7 0c20 	rsb	ip, r7, #32
 8000cd2:	40bb      	lsls	r3, r7
 8000cd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000cdc:	fa01 f407 	lsl.w	r4, r1, r7
 8000ce0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ce4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ce8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cec:	4325      	orrs	r5, r4
 8000cee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cf2:	0c2c      	lsrs	r4, r5, #16
 8000cf4:	fb08 3319 	mls	r3, r8, r9, r3
 8000cf8:	fa1f fa8e 	uxth.w	sl, lr
 8000cfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d00:	fb09 f40a 	mul.w	r4, r9, sl
 8000d04:	429c      	cmp	r4, r3
 8000d06:	fa02 f207 	lsl.w	r2, r2, r7
 8000d0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d0e:	d90b      	bls.n	8000d28 <__udivmoddi4+0x1b0>
 8000d10:	eb1e 0303 	adds.w	r3, lr, r3
 8000d14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d18:	f080 8087 	bcs.w	8000e2a <__udivmoddi4+0x2b2>
 8000d1c:	429c      	cmp	r4, r3
 8000d1e:	f240 8084 	bls.w	8000e2a <__udivmoddi4+0x2b2>
 8000d22:	f1a9 0902 	sub.w	r9, r9, #2
 8000d26:	4473      	add	r3, lr
 8000d28:	1b1b      	subs	r3, r3, r4
 8000d2a:	b2ad      	uxth	r5, r5
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d3c:	45a2      	cmp	sl, r4
 8000d3e:	d908      	bls.n	8000d52 <__udivmoddi4+0x1da>
 8000d40:	eb1e 0404 	adds.w	r4, lr, r4
 8000d44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d48:	d26b      	bcs.n	8000e22 <__udivmoddi4+0x2aa>
 8000d4a:	45a2      	cmp	sl, r4
 8000d4c:	d969      	bls.n	8000e22 <__udivmoddi4+0x2aa>
 8000d4e:	3802      	subs	r0, #2
 8000d50:	4474      	add	r4, lr
 8000d52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d56:	fba0 8902 	umull	r8, r9, r0, r2
 8000d5a:	eba4 040a 	sub.w	r4, r4, sl
 8000d5e:	454c      	cmp	r4, r9
 8000d60:	46c2      	mov	sl, r8
 8000d62:	464b      	mov	r3, r9
 8000d64:	d354      	bcc.n	8000e10 <__udivmoddi4+0x298>
 8000d66:	d051      	beq.n	8000e0c <__udivmoddi4+0x294>
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d069      	beq.n	8000e40 <__udivmoddi4+0x2c8>
 8000d6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000d70:	eb64 0403 	sbc.w	r4, r4, r3
 8000d74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d78:	40fd      	lsrs	r5, r7
 8000d7a:	40fc      	lsrs	r4, r7
 8000d7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000d80:	e9c6 5400 	strd	r5, r4, [r6]
 8000d84:	2700      	movs	r7, #0
 8000d86:	e747      	b.n	8000c18 <__udivmoddi4+0xa0>
 8000d88:	f1c2 0320 	rsb	r3, r2, #32
 8000d8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000d90:	4095      	lsls	r5, r2
 8000d92:	fa01 f002 	lsl.w	r0, r1, r2
 8000d96:	fa21 f303 	lsr.w	r3, r1, r3
 8000d9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d9e:	4338      	orrs	r0, r7
 8000da0:	0c01      	lsrs	r1, r0, #16
 8000da2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000da6:	fa1f f885 	uxth.w	r8, r5
 8000daa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000db2:	fb07 f308 	mul.w	r3, r7, r8
 8000db6:	428b      	cmp	r3, r1
 8000db8:	fa04 f402 	lsl.w	r4, r4, r2
 8000dbc:	d907      	bls.n	8000dce <__udivmoddi4+0x256>
 8000dbe:	1869      	adds	r1, r5, r1
 8000dc0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000dc4:	d22f      	bcs.n	8000e26 <__udivmoddi4+0x2ae>
 8000dc6:	428b      	cmp	r3, r1
 8000dc8:	d92d      	bls.n	8000e26 <__udivmoddi4+0x2ae>
 8000dca:	3f02      	subs	r7, #2
 8000dcc:	4429      	add	r1, r5
 8000dce:	1acb      	subs	r3, r1, r3
 8000dd0:	b281      	uxth	r1, r0
 8000dd2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dd6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dde:	fb00 f308 	mul.w	r3, r0, r8
 8000de2:	428b      	cmp	r3, r1
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x27e>
 8000de6:	1869      	adds	r1, r5, r1
 8000de8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dec:	d217      	bcs.n	8000e1e <__udivmoddi4+0x2a6>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d915      	bls.n	8000e1e <__udivmoddi4+0x2a6>
 8000df2:	3802      	subs	r0, #2
 8000df4:	4429      	add	r1, r5
 8000df6:	1ac9      	subs	r1, r1, r3
 8000df8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dfc:	e73b      	b.n	8000c76 <__udivmoddi4+0xfe>
 8000dfe:	4637      	mov	r7, r6
 8000e00:	4630      	mov	r0, r6
 8000e02:	e709      	b.n	8000c18 <__udivmoddi4+0xa0>
 8000e04:	4607      	mov	r7, r0
 8000e06:	e6e7      	b.n	8000bd8 <__udivmoddi4+0x60>
 8000e08:	4618      	mov	r0, r3
 8000e0a:	e6fb      	b.n	8000c04 <__udivmoddi4+0x8c>
 8000e0c:	4541      	cmp	r1, r8
 8000e0e:	d2ab      	bcs.n	8000d68 <__udivmoddi4+0x1f0>
 8000e10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e14:	eb69 020e 	sbc.w	r2, r9, lr
 8000e18:	3801      	subs	r0, #1
 8000e1a:	4613      	mov	r3, r2
 8000e1c:	e7a4      	b.n	8000d68 <__udivmoddi4+0x1f0>
 8000e1e:	4660      	mov	r0, ip
 8000e20:	e7e9      	b.n	8000df6 <__udivmoddi4+0x27e>
 8000e22:	4618      	mov	r0, r3
 8000e24:	e795      	b.n	8000d52 <__udivmoddi4+0x1da>
 8000e26:	4667      	mov	r7, ip
 8000e28:	e7d1      	b.n	8000dce <__udivmoddi4+0x256>
 8000e2a:	4681      	mov	r9, r0
 8000e2c:	e77c      	b.n	8000d28 <__udivmoddi4+0x1b0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	442c      	add	r4, r5
 8000e32:	e747      	b.n	8000cc4 <__udivmoddi4+0x14c>
 8000e34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e38:	442b      	add	r3, r5
 8000e3a:	e72f      	b.n	8000c9c <__udivmoddi4+0x124>
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	e708      	b.n	8000c52 <__udivmoddi4+0xda>
 8000e40:	4637      	mov	r7, r6
 8000e42:	e6e9      	b.n	8000c18 <__udivmoddi4+0xa0>

08000e44 <__aeabi_idiv0>:
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop

08000e48 <CRC32_Put>:
// given below for documentation purposes. An equivalent implementation
// of this function that's actually used in the kernel can be found
//in sys/libkern.h, where it can be inlined.

void CRC32_Put(buffer_t *crc_buf, uint8_t byte)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	460b      	mov	r3, r1
 8000e52:	70fb      	strb	r3, [r7, #3]
	if(crc_buf->tail < 1200)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f8b3 3870 	ldrh.w	r3, [r3, #2160]	; 0x870
 8000e5a:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8000e5e:	d20b      	bcs.n	8000e78 <CRC32_Put+0x30>
		crc_buf->buf[crc_buf->tail++] = byte;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	f8b3 3870 	ldrh.w	r3, [r3, #2160]	; 0x870
 8000e66:	1c5a      	adds	r2, r3, #1
 8000e68:	b291      	uxth	r1, r2
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	f8a2 1870 	strh.w	r1, [r2, #2160]	; 0x870
 8000e70:	4619      	mov	r1, r3
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	78fa      	ldrb	r2, [r7, #3]
 8000e76:	545a      	strb	r2, [r3, r1]
}
 8000e78:	bf00      	nop
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr

08000e84 <Crc32>:



uint_least32_t Crc32(const unsigned char *buf, size_t len)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b085      	sub	sp, #20
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	6039      	str	r1, [r7, #0]
    uint_least32_t crc = 0xFFFFFFFF;
 8000e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e92:	60fb      	str	r3, [r7, #12]
    while (len--)
 8000e94:	e00e      	b.n	8000eb4 <Crc32+0x30>
        crc = (crc >> 8) ^ Crc32Table[(crc ^ *buf++) & 0xFF];
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	0a1a      	lsrs	r2, r3, #8
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	1c59      	adds	r1, r3, #1
 8000e9e:	6079      	str	r1, [r7, #4]
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	404b      	eors	r3, r1
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	4909      	ldr	r1, [pc, #36]	; (8000ed0 <Crc32+0x4c>)
 8000eac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000eb0:	4053      	eors	r3, r2
 8000eb2:	60fb      	str	r3, [r7, #12]
    while (len--)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	1e5a      	subs	r2, r3, #1
 8000eb8:	603a      	str	r2, [r7, #0]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d1eb      	bne.n	8000e96 <Crc32+0x12>
    return crc ^ 0xFFFFFFFF;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	43db      	mvns	r3, r3
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3714      	adds	r7, #20
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	0800eb10 	.word	0x0800eb10

08000ed4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08a      	sub	sp, #40	; 0x28
 8000ed8:	af00      	add	r7, sp, #0
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8000eda:	f107 0310 	add.w	r3, r7, #16
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	605a      	str	r2, [r3, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
 8000ee6:	60da      	str	r2, [r3, #12]
 8000ee8:	611a      	str	r2, [r3, #16]
 8000eea:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000eec:	463b      	mov	r3, r7
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8000ef8:	4b4a      	ldr	r3, [pc, #296]	; (8001024 <MX_ADC1_Init+0x150>)
 8000efa:	4a4b      	ldr	r2, [pc, #300]	; (8001028 <MX_ADC1_Init+0x154>)
 8000efc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000efe:	4b49      	ldr	r3, [pc, #292]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f00:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f04:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f06:	4b47      	ldr	r3, [pc, #284]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f0c:	4b45      	ldr	r3, [pc, #276]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f12:	4b44      	ldr	r3, [pc, #272]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f18:	4b42      	ldr	r3, [pc, #264]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f20:	4b40      	ldr	r3, [pc, #256]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f26:	4b3f      	ldr	r3, [pc, #252]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f28:	4a40      	ldr	r2, [pc, #256]	; (800102c <MX_ADC1_Init+0x158>)
 8000f2a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f2c:	4b3d      	ldr	r3, [pc, #244]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000f32:	4b3c      	ldr	r3, [pc, #240]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f34:	2205      	movs	r2, #5
 8000f36:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f38:	4b3a      	ldr	r3, [pc, #232]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f40:	4b38      	ldr	r3, [pc, #224]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f46:	4837      	ldr	r0, [pc, #220]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f48:	f003 fd22 	bl	8004990 <HAL_ADC_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 8000f52:	f003 f8b5 	bl	80040c0 <Error_Handler>
  }
  /** Configure the analog watchdog 
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8000f56:	4b36      	ldr	r3, [pc, #216]	; (8001030 <MX_ADC1_Init+0x15c>)
 8000f58:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = High12vThreshold;
 8000f5a:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8000f5e:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.LowThreshold = Low12vThreshold;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61bb      	str	r3, [r7, #24]
  AnalogWDGConfig.Channel = ADC_CHANNEL_3;
 8000f64:	2303      	movs	r3, #3
 8000f66:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.ITMode = ENABLE;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8000f6e:	f107 0310 	add.w	r3, r7, #16
 8000f72:	4619      	mov	r1, r3
 8000f74:	482b      	ldr	r0, [pc, #172]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f76:	f004 f8c1 	bl	80050fc <HAL_ADC_AnalogWDGConfig>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8000f80:	f003 f89e 	bl	80040c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000f84:	2310      	movs	r3, #16
 8000f86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000f8c:	2306      	movs	r3, #6
 8000f8e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f90:	463b      	mov	r3, r7
 8000f92:	4619      	mov	r1, r3
 8000f94:	4823      	ldr	r0, [pc, #140]	; (8001024 <MX_ADC1_Init+0x150>)
 8000f96:	f003 ff8f 	bl	8004eb8 <HAL_ADC_ConfigChannel>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8000fa0:	f003 f88e 	bl	80040c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fac:	463b      	mov	r3, r7
 8000fae:	4619      	mov	r1, r3
 8000fb0:	481c      	ldr	r0, [pc, #112]	; (8001024 <MX_ADC1_Init+0x150>)
 8000fb2:	f003 ff81 	bl	8004eb8 <HAL_ADC_ConfigChannel>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8000fbc:	f003 f880 	bl	80040c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000fc8:	2307      	movs	r3, #7
 8000fca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4814      	ldr	r0, [pc, #80]	; (8001024 <MX_ADC1_Init+0x150>)
 8000fd2:	f003 ff71 	bl	8004eb8 <HAL_ADC_ConfigChannel>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8000fdc:	f003 f870 	bl	80040c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000fe4:	2304      	movs	r3, #4
 8000fe6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000fe8:	2306      	movs	r3, #6
 8000fea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fec:	463b      	mov	r3, r7
 8000fee:	4619      	mov	r1, r3
 8000ff0:	480c      	ldr	r0, [pc, #48]	; (8001024 <MX_ADC1_Init+0x150>)
 8000ff2:	f003 ff61 	bl	8004eb8 <HAL_ADC_ConfigChannel>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 8000ffc:	f003 f860 	bl	80040c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001000:	2303      	movs	r3, #3
 8001002:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001004:	2305      	movs	r3, #5
 8001006:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001008:	463b      	mov	r3, r7
 800100a:	4619      	mov	r1, r3
 800100c:	4805      	ldr	r0, [pc, #20]	; (8001024 <MX_ADC1_Init+0x150>)
 800100e:	f003 ff53 	bl	8004eb8 <HAL_ADC_ConfigChannel>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_ADC1_Init+0x148>
  {
    Error_Handler();
 8001018:	f003 f852 	bl	80040c0 <Error_Handler>
  }

}
 800101c:	bf00      	nop
 800101e:	3728      	adds	r7, #40	; 0x28
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20006a6c 	.word	0x20006a6c
 8001028:	40012000 	.word	0x40012000
 800102c:	0f000001 	.word	0x0f000001
 8001030:	00800200 	.word	0x00800200

08001034 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08a      	sub	sp, #40	; 0x28
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
 800104a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a33      	ldr	r2, [pc, #204]	; (8001120 <HAL_ADC_MspInit+0xec>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d15f      	bne.n	8001116 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	613b      	str	r3, [r7, #16]
 800105a:	4b32      	ldr	r3, [pc, #200]	; (8001124 <HAL_ADC_MspInit+0xf0>)
 800105c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800105e:	4a31      	ldr	r2, [pc, #196]	; (8001124 <HAL_ADC_MspInit+0xf0>)
 8001060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001064:	6453      	str	r3, [r2, #68]	; 0x44
 8001066:	4b2f      	ldr	r3, [pc, #188]	; (8001124 <HAL_ADC_MspInit+0xf0>)
 8001068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800106a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800106e:	613b      	str	r3, [r7, #16]
 8001070:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <HAL_ADC_MspInit+0xf0>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	4a2a      	ldr	r2, [pc, #168]	; (8001124 <HAL_ADC_MspInit+0xf0>)
 800107c:	f043 0301 	orr.w	r3, r3, #1
 8001080:	6313      	str	r3, [r2, #48]	; 0x30
 8001082:	4b28      	ldr	r3, [pc, #160]	; (8001124 <HAL_ADC_MspInit+0xf0>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = STM32_ADC_NTC_1_Pin|STM32_ADC_5V_Pin|STM32_ADC_3_3V_Pin|STM32_ADC_12V_Pin;
 800108e:	230f      	movs	r3, #15
 8001090:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001092:	2303      	movs	r3, #3
 8001094:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	4619      	mov	r1, r3
 80010a0:	4821      	ldr	r0, [pc, #132]	; (8001128 <HAL_ADC_MspInit+0xf4>)
 80010a2:	f004 fef5 	bl	8005e90 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80010a6:	4b21      	ldr	r3, [pc, #132]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010a8:	4a21      	ldr	r2, [pc, #132]	; (8001130 <HAL_ADC_MspInit+0xfc>)
 80010aa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80010ac:	4b1f      	ldr	r3, [pc, #124]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010b2:	4b1e      	ldr	r3, [pc, #120]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010b8:	4b1c      	ldr	r3, [pc, #112]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010be:	4b1b      	ldr	r3, [pc, #108]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010c4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010c6:	4b19      	ldr	r3, [pc, #100]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010cc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010ce:	4b17      	ldr	r3, [pc, #92]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010d4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010d6:	4b15      	ldr	r3, [pc, #84]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010dc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010de:	4b13      	ldr	r3, [pc, #76]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010ea:	4810      	ldr	r0, [pc, #64]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010ec:	f004 fad0 	bl	8005690 <HAL_DMA_Init>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80010f6:	f002 ffe3 	bl	80040c0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a0b      	ldr	r2, [pc, #44]	; (800112c <HAL_ADC_MspInit+0xf8>)
 80010fe:	639a      	str	r2, [r3, #56]	; 0x38
 8001100:	4a0a      	ldr	r2, [pc, #40]	; (800112c <HAL_ADC_MspInit+0xf8>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001106:	2200      	movs	r2, #0
 8001108:	2105      	movs	r1, #5
 800110a:	2012      	movs	r0, #18
 800110c:	f004 fa96 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001110:	2012      	movs	r0, #18
 8001112:	f004 faaf 	bl	8005674 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001116:	bf00      	nop
 8001118:	3728      	adds	r7, #40	; 0x28
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40012000 	.word	0x40012000
 8001124:	40023800 	.word	0x40023800
 8001128:	40020000 	.word	0x40020000
 800112c:	20006a0c 	.word	0x20006a0c
 8001130:	40026410 	.word	0x40026410

08001134 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	4b17      	ldr	r3, [pc, #92]	; (800119c <MX_DMA_Init+0x68>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	4a16      	ldr	r2, [pc, #88]	; (800119c <MX_DMA_Init+0x68>)
 8001144:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001148:	6313      	str	r3, [r2, #48]	; 0x30
 800114a:	4b14      	ldr	r3, [pc, #80]	; (800119c <MX_DMA_Init+0x68>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	603b      	str	r3, [r7, #0]
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <MX_DMA_Init+0x68>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a0f      	ldr	r2, [pc, #60]	; (800119c <MX_DMA_Init+0x68>)
 8001160:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b0d      	ldr	r3, [pc, #52]	; (800119c <MX_DMA_Init+0x68>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800116e:	603b      	str	r3, [r7, #0]
 8001170:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001172:	2200      	movs	r2, #0
 8001174:	2105      	movs	r1, #5
 8001176:	200c      	movs	r0, #12
 8001178:	f004 fa60 	bl	800563c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800117c:	200c      	movs	r0, #12
 800117e:	f004 fa79 	bl	8005674 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	2105      	movs	r1, #5
 8001186:	2038      	movs	r0, #56	; 0x38
 8001188:	f004 fa58 	bl	800563c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800118c:	2038      	movs	r0, #56	; 0x38
 800118e:	f004 fa71 	bl	8005674 <HAL_NVIC_EnableIRQ>

}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40023800 	.word	0x40023800

080011a0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	4a07      	ldr	r2, [pc, #28]	; (80011cc <vApplicationGetIdleTaskMemory+0x2c>)
 80011b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	4a06      	ldr	r2, [pc, #24]	; (80011d0 <vApplicationGetIdleTaskMemory+0x30>)
 80011b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2240      	movs	r2, #64	; 0x40
 80011bc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 80011be:	bf00      	nop
 80011c0:	3714      	adds	r7, #20
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	2000109c 	.word	0x2000109c
 80011d0:	200010f0 	.word	0x200010f0

080011d4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80011d4:	b5b0      	push	{r4, r5, r7, lr}
 80011d6:	b0b0      	sub	sp, #192	; 0xc0
 80011d8:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myCursorQueue */
  osMessageQDef(myCursorQueue, 5, uint8_t);
 80011da:	4b47      	ldr	r3, [pc, #284]	; (80012f8 <MX_FREERTOS_Init+0x124>)
 80011dc:	f107 04b0 	add.w	r4, r7, #176	; 0xb0
 80011e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myCursorQueueHandle = osMessageCreate(osMessageQ(myCursorQueue), NULL);
 80011e6:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80011ea:	2100      	movs	r1, #0
 80011ec:	4618      	mov	r0, r3
 80011ee:	f009 fb0d 	bl	800a80c <osMessageCreate>
 80011f2:	4602      	mov	r2, r0
 80011f4:	4b41      	ldr	r3, [pc, #260]	; (80012fc <MX_FREERTOS_Init+0x128>)
 80011f6:	601a      	str	r2, [r3, #0]

  /* definition and creation of myDispStatQueue */
  osMessageQDef(myDispStatQueue, 4, uint8_t);
 80011f8:	4b41      	ldr	r3, [pc, #260]	; (8001300 <MX_FREERTOS_Init+0x12c>)
 80011fa:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 80011fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001200:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myDispStatQueueHandle = osMessageCreate(osMessageQ(myDispStatQueue), NULL);
 8001204:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001208:	2100      	movs	r1, #0
 800120a:	4618      	mov	r0, r3
 800120c:	f009 fafe 	bl	800a80c <osMessageCreate>
 8001210:	4602      	mov	r2, r0
 8001212:	4b3c      	ldr	r3, [pc, #240]	; (8001304 <MX_FREERTOS_Init+0x130>)
 8001214:	601a      	str	r2, [r3, #0]

  /* definition and creation of myDisplayStat */
  osMessageQStaticDef(myDisplayStat, 4, uint8_t, myDisplayStatBuffer, &myDisplayStatControlBlock);
 8001216:	4b3c      	ldr	r3, [pc, #240]	; (8001308 <MX_FREERTOS_Init+0x134>)
 8001218:	f107 0490 	add.w	r4, r7, #144	; 0x90
 800121c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800121e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myDisplayStatHandle = osMessageCreate(osMessageQ(myDisplayStat), NULL);
 8001222:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001226:	2100      	movs	r1, #0
 8001228:	4618      	mov	r0, r3
 800122a:	f009 faef 	bl	800a80c <osMessageCreate>
 800122e:	4602      	mov	r2, r0
 8001230:	4b36      	ldr	r3, [pc, #216]	; (800130c <MX_FREERTOS_Init+0x138>)
 8001232:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001234:	4b36      	ldr	r3, [pc, #216]	; (8001310 <MX_FREERTOS_Init+0x13c>)
 8001236:	f107 0474 	add.w	r4, r7, #116	; 0x74
 800123a:	461d      	mov	r5, r3
 800123c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800123e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001240:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001244:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001248:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800124c:	2100      	movs	r1, #0
 800124e:	4618      	mov	r0, r3
 8001250:	f009 fa7c 	bl	800a74c <osThreadCreate>
 8001254:	4602      	mov	r2, r0
 8001256:	4b2f      	ldr	r3, [pc, #188]	; (8001314 <MX_FREERTOS_Init+0x140>)
 8001258:	601a      	str	r2, [r3, #0]

  /* definition and creation of myDisplayTask */
  osThreadDef(myDisplayTask, StartDisplayTask, osPriorityNormal, 0, 2800);
 800125a:	4b2f      	ldr	r3, [pc, #188]	; (8001318 <MX_FREERTOS_Init+0x144>)
 800125c:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001260:	461d      	mov	r5, r3
 8001262:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001264:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001266:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800126a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myDisplayTaskHandle = osThreadCreate(osThread(myDisplayTask), NULL);
 800126e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001272:	2100      	movs	r1, #0
 8001274:	4618      	mov	r0, r3
 8001276:	f009 fa69 	bl	800a74c <osThreadCreate>
 800127a:	4602      	mov	r2, r0
 800127c:	4b27      	ldr	r3, [pc, #156]	; (800131c <MX_FREERTOS_Init+0x148>)
 800127e:	601a      	str	r2, [r3, #0]

  /* definition and creation of myDataTask */
  osThreadDef(myDataTask, StartDataTask, osPriorityNormal, 0, 800);
 8001280:	4b27      	ldr	r3, [pc, #156]	; (8001320 <MX_FREERTOS_Init+0x14c>)
 8001282:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001286:	461d      	mov	r5, r3
 8001288:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800128a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800128c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001290:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myDataTaskHandle = osThreadCreate(osThread(myDataTask), NULL);
 8001294:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001298:	2100      	movs	r1, #0
 800129a:	4618      	mov	r0, r3
 800129c:	f009 fa56 	bl	800a74c <osThreadCreate>
 80012a0:	4602      	mov	r2, r0
 80012a2:	4b20      	ldr	r3, [pc, #128]	; (8001324 <MX_FREERTOS_Init+0x150>)
 80012a4:	601a      	str	r2, [r3, #0]

  /* definition and creation of myControlTask */
  osThreadDef(myControlTask, StartControlTask, osPriorityNormal, 0, 400);
 80012a6:	4b20      	ldr	r3, [pc, #128]	; (8001328 <MX_FREERTOS_Init+0x154>)
 80012a8:	f107 0420 	add.w	r4, r7, #32
 80012ac:	461d      	mov	r5, r3
 80012ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myControlTaskHandle = osThreadCreate(osThread(myControlTask), NULL);
 80012ba:	f107 0320 	add.w	r3, r7, #32
 80012be:	2100      	movs	r1, #0
 80012c0:	4618      	mov	r0, r3
 80012c2:	f009 fa43 	bl	800a74c <osThreadCreate>
 80012c6:	4602      	mov	r2, r0
 80012c8:	4b18      	ldr	r3, [pc, #96]	; (800132c <MX_FREERTOS_Init+0x158>)
 80012ca:	601a      	str	r2, [r3, #0]

  /* definition and creation of myLEDsTask */
  osThreadDef(myLEDsTask, StartLEDsTask, osPriorityIdle, 0, 128);
 80012cc:	4b18      	ldr	r3, [pc, #96]	; (8001330 <MX_FREERTOS_Init+0x15c>)
 80012ce:	1d3c      	adds	r4, r7, #4
 80012d0:	461d      	mov	r5, r3
 80012d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012d6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myLEDsTaskHandle = osThreadCreate(osThread(myLEDsTask), NULL);
 80012de:	1d3b      	adds	r3, r7, #4
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f009 fa32 	bl	800a74c <osThreadCreate>
 80012e8:	4602      	mov	r2, r0
 80012ea:	4b12      	ldr	r3, [pc, #72]	; (8001334 <MX_FREERTOS_Init+0x160>)
 80012ec:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80012ee:	bf00      	nop
 80012f0:	37c0      	adds	r7, #192	; 0xc0
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bdb0      	pop	{r4, r5, r7, pc}
 80012f6:	bf00      	nop
 80012f8:	0800e950 	.word	0x0800e950
 80012fc:	20006b28 	.word	0x20006b28
 8001300:	0800e960 	.word	0x0800e960
 8001304:	20006ab4 	.word	0x20006ab4
 8001308:	0800e970 	.word	0x0800e970
 800130c:	20009534 	.word	0x20009534
 8001310:	0800e98c 	.word	0x0800e98c
 8001314:	20006b24 	.word	0x20006b24
 8001318:	0800e9b8 	.word	0x0800e9b8
 800131c:	20006b14 	.word	0x20006b14
 8001320:	0800e9e0 	.word	0x0800e9e0
 8001324:	20006ac0 	.word	0x20006ac0
 8001328:	0800ea0c 	.word	0x0800ea0c
 800132c:	20006b0c 	.word	0x20006b0c
 8001330:	0800ea34 	.word	0x0800ea34
 8001334:	20006b10 	.word	0x20006b10

08001338 <StartDefaultTask>:
 *				    ?						*
 *				   											*
 ************************************************************/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */

/*-------------------------  ? ---------------------------*/
	HAL_UART_Receive_DMA(&huart3, (uint8_t*)uart_buf, UartBufSize);	//  UART  ? DMA
 8001340:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001344:	4909      	ldr	r1, [pc, #36]	; (800136c <StartDefaultTask+0x34>)
 8001346:	480a      	ldr	r0, [pc, #40]	; (8001370 <StartDefaultTask+0x38>)
 8001348:	f006 fb60 	bl	8007a0c <HAL_UART_Receive_DMA>
	HAL_IWDG_Init(&hiwdg);											//  WATHDOG
 800134c:	4809      	ldr	r0, [pc, #36]	; (8001374 <StartDefaultTask+0x3c>)
 800134e:	f005 f8a3 	bl	8006498 <HAL_IWDG_Init>
	HAL_TIM_Base_Start_IT(&htim7);									//   UP_TIME
 8001352:	4809      	ldr	r0, [pc, #36]	; (8001378 <StartDefaultTask+0x40>)
 8001354:	f005 ffef 	bl	8007336 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&ADC_val, 5);				//    ? DMA
 8001358:	2205      	movs	r2, #5
 800135a:	4908      	ldr	r1, [pc, #32]	; (800137c <StartDefaultTask+0x44>)
 800135c:	4808      	ldr	r0, [pc, #32]	; (8001380 <StartDefaultTask+0x48>)
 800135e:	f003 fc9b 	bl	8004c98 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001362:	2001      	movs	r0, #1
 8001364:	f009 fa3e 	bl	800a7e4 <osDelay>
 8001368:	e7fb      	b.n	8001362 <StartDefaultTask+0x2a>
 800136a:	bf00      	nop
 800136c:	20000098 	.word	0x20000098
 8001370:	20009768 	.word	0x20009768
 8001374:	2000958c 	.word	0x2000958c
 8001378:	20009688 	.word	0x20009688
 800137c:	20006b18 	.word	0x20006b18
 8001380:	20006a6c 	.word	0x20006a6c

08001384 <StartDisplayTask>:
 *				   	? ?  ?				*
 *				   											*
 ************************************************************/
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void const * argument)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	f5ad 7d2a 	sub.w	sp, sp, #680	; 0x2a8
 800138a:	af00      	add	r7, sp, #0
 800138c:	1d3b      	adds	r3, r7, #4
 800138e:	6018      	str	r0, [r3, #0]

/**************************  ? ****************************/

/*-----------------------    ------------------------- */
	static u8g2_t u8g2;											// TypeDef__u8g2____
	uint16_t cursor = 0;										// __
 8001390:	2300      	movs	r3, #0
 8001392:	f8a7 329a 	strh.w	r3, [r7, #666]	; 0x29a
	string_t *rdy[string_amount];								// ______
//	uint8_t disp_stat = 1;										// _. ____
	uint8_t show_pointer = 0;
 8001396:	2300      	movs	r3, #0
 8001398:	f887 32a7 	strb.w	r3, [r7, #679]	; 0x2a7

/*----------------------------- ?? ------------------------------- */
	uint8_t rdy_count = 0;
 800139c:	2300      	movs	r3, #0
 800139e:	f887 32a6 	strb.w	r3, [r7, #678]	; 0x2a6
	uint8_t show_count = 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	f887 32a5 	strb.w	r3, [r7, #677]	; 0x2a5
	uint32_t displayOFF_del = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
/*----------------------- ?? ????? --------------------------*/
	DisplayInit(&u8g2);											// ????? ?
 80013ae:	48ae      	ldr	r0, [pc, #696]	; (8001668 <StartDisplayTask+0x2e4>)
 80013b0:	f002 fa6c 	bl	800388c <DisplayInit>
	PowerON(&u8g2);
 80013b4:	48ac      	ldr	r0, [pc, #688]	; (8001668 <StartDisplayTask+0x2e4>)
 80013b6:	f001 f96b 	bl	8002690 <PowerON>
	for(;;){

		// ? ,  ?   
		// ?  , ?  ?,
		// ?     ?
		if(!(data_ready_flag && uart_hlf_flag) && display_stat){
 80013ba:	4bac      	ldr	r3, [pc, #688]	; (800166c <StartDisplayTask+0x2e8>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d003      	beq.n	80013ca <StartDisplayTask+0x46>
 80013c2:	4bab      	ldr	r3, [pc, #684]	; (8001670 <StartDisplayTask+0x2ec>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d107      	bne.n	80013da <StartDisplayTask+0x56>
 80013ca:	4baa      	ldr	r3, [pc, #680]	; (8001674 <StartDisplayTask+0x2f0>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d003      	beq.n	80013da <StartDisplayTask+0x56>
			display_stat = 3;
 80013d2:	4ba8      	ldr	r3, [pc, #672]	; (8001674 <StartDisplayTask+0x2f0>)
 80013d4:	2203      	movs	r2, #3
 80013d6:	701a      	strb	r2, [r3, #0]
 80013d8:	e0e5      	b.n	80015a6 <StartDisplayTask+0x222>
		}
		else if (display_stat){
 80013da:	4ba6      	ldr	r3, [pc, #664]	; (8001674 <StartDisplayTask+0x2f0>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	f000 80e1 	beq.w	80015a6 <StartDisplayTask+0x222>

			display_stat = (display_stat == 0) ? 0 : 1;
 80013e4:	4ba3      	ldr	r3, [pc, #652]	; (8001674 <StartDisplayTask+0x2f0>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	bf14      	ite	ne
 80013ec:	2301      	movne	r3, #1
 80013ee:	2300      	moveq	r3, #0
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	461a      	mov	r2, r3
 80013f4:	4b9f      	ldr	r3, [pc, #636]	; (8001674 <StartDisplayTask+0x2f0>)
 80013f6:	701a      	strb	r2, [r3, #0]

/*----------------------- ?  ? -------------------------*/

			// ?  ?   ?  
			// ?  ,  ?  ?   ?
			rdy_count = 0;
 80013f8:	2300      	movs	r3, #0
 80013fa:	f887 32a6 	strb.w	r3, [r7, #678]	; 0x2a6
			for(uint8_t i = 1; i < start_ctrl_string; i++){
 80013fe:	2301      	movs	r3, #1
 8001400:	f887 32a4 	strb.w	r3, [r7, #676]	; 0x2a4
 8001404:	e023      	b.n	800144e <StartDisplayTask+0xca>
				if(datastring[i].status){
 8001406:	f897 22a4 	ldrb.w	r2, [r7, #676]	; 0x2a4
 800140a:	499b      	ldr	r1, [pc, #620]	; (8001678 <StartDisplayTask+0x2f4>)
 800140c:	4613      	mov	r3, r2
 800140e:	015b      	lsls	r3, r3, #5
 8001410:	4413      	add	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	440b      	add	r3, r1
 8001416:	333d      	adds	r3, #61	; 0x3d
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d012      	beq.n	8001444 <StartDisplayTask+0xc0>
					rdy[rdy_count] = &datastring[i];
 800141e:	f897 22a4 	ldrb.w	r2, [r7, #676]	; 0x2a4
 8001422:	f897 12a6 	ldrb.w	r1, [r7, #678]	; 0x2a6
 8001426:	4613      	mov	r3, r2
 8001428:	015b      	lsls	r3, r3, #5
 800142a:	4413      	add	r3, r2
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	4a92      	ldr	r2, [pc, #584]	; (8001678 <StartDisplayTask+0x2f4>)
 8001430:	441a      	add	r2, r3
 8001432:	f107 030c 	add.w	r3, r7, #12
 8001436:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
					rdy_count++;
 800143a:	f897 32a6 	ldrb.w	r3, [r7, #678]	; 0x2a6
 800143e:	3301      	adds	r3, #1
 8001440:	f887 32a6 	strb.w	r3, [r7, #678]	; 0x2a6
			for(uint8_t i = 1; i < start_ctrl_string; i++){
 8001444:	f897 32a4 	ldrb.w	r3, [r7, #676]	; 0x2a4
 8001448:	3301      	adds	r3, #1
 800144a:	f887 32a4 	strb.w	r3, [r7, #676]	; 0x2a4
 800144e:	f897 32a4 	ldrb.w	r3, [r7, #676]	; 0x2a4
 8001452:	2b94      	cmp	r3, #148	; 0x94
 8001454:	d9d7      	bls.n	8001406 <StartDisplayTask+0x82>
			}

/*------------------- ? () ------------------*/

			// ?? ?  ? ? StartControlTask
			xQueueReceive(myCursorQueueHandle, &cursor, 10);
 8001456:	4b89      	ldr	r3, [pc, #548]	; (800167c <StartDisplayTask+0x2f8>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f207 219a 	addw	r1, r7, #666	; 0x29a
 800145e:	220a      	movs	r2, #10
 8001460:	4618      	mov	r0, r3
 8001462:	f009 fce1 	bl	800ae28 <xQueueReceive>

			// ,    ?   ? (.____)
			// ? ?,  ?? ? ?  ?  StartControlTask
			if(cursor > rdy_count - 1 && cursor < 160){
 8001466:	f8b7 329a 	ldrh.w	r3, [r7, #666]	; 0x29a
 800146a:	461a      	mov	r2, r3
 800146c:	f897 32a6 	ldrb.w	r3, [r7, #678]	; 0x2a6
 8001470:	3b01      	subs	r3, #1
 8001472:	429a      	cmp	r2, r3
 8001474:	dd10      	ble.n	8001498 <StartDisplayTask+0x114>
 8001476:	f8b7 329a 	ldrh.w	r3, [r7, #666]	; 0x29a
 800147a:	2b9f      	cmp	r3, #159	; 0x9f
 800147c:	d80c      	bhi.n	8001498 <StartDisplayTask+0x114>
				cursor = 0;
 800147e:	2300      	movs	r3, #0
 8001480:	f8a7 329a 	strh.w	r3, [r7, #666]	; 0x29a
				xQueueSendToBack(myCursorQueueHandle, &cursor, portMAX_DELAY);
 8001484:	4b7d      	ldr	r3, [pc, #500]	; (800167c <StartDisplayTask+0x2f8>)
 8001486:	6818      	ldr	r0, [r3, #0]
 8001488:	f207 219a 	addw	r1, r7, #666	; 0x29a
 800148c:	2300      	movs	r3, #0
 800148e:	f04f 32ff 	mov.w	r2, #4294967295
 8001492:	f009 fbcf 	bl	800ac34 <xQueueGenericSend>
 8001496:	e013      	b.n	80014c0 <StartDisplayTask+0x13c>
			}
			else if(cursor > 160) {
 8001498:	f8b7 329a 	ldrh.w	r3, [r7, #666]	; 0x29a
 800149c:	2ba0      	cmp	r3, #160	; 0xa0
 800149e:	d90f      	bls.n	80014c0 <StartDisplayTask+0x13c>
				cursor = rdy_count-1;
 80014a0:	f897 32a6 	ldrb.w	r3, [r7, #678]	; 0x2a6
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	3b01      	subs	r3, #1
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	f8a7 329a 	strh.w	r3, [r7, #666]	; 0x29a
				xQueueSendToBack(myCursorQueueHandle, &cursor, portMAX_DELAY);
 80014ae:	4b73      	ldr	r3, [pc, #460]	; (800167c <StartDisplayTask+0x2f8>)
 80014b0:	6818      	ldr	r0, [r3, #0]
 80014b2:	f207 219a 	addw	r1, r7, #666	; 0x29a
 80014b6:	2300      	movs	r3, #0
 80014b8:	f04f 32ff 	mov.w	r2, #4294967295
 80014bc:	f009 fbba 	bl	800ac34 <xQueueGenericSend>
			// ??  ? ? ? StartControlTask
//			taskENTER_CRITICAL();
//			xQueueReceive(myDispStatQueueHandle, &display_stat, 100);
//			taskEXIT_CRITICAL();

			u8g2_ClearBuffer(&u8g2);										// ?  ?
 80014c0:	4869      	ldr	r0, [pc, #420]	; (8001668 <StartDisplayTask+0x2e4>)
 80014c2:	f007 fb0f 	bl	8008ae4 <u8g2_ClearBuffer>

			u8g2_SetFont(&u8g2, u8g2_font_unifont_t_cyrillic);				// ? ???? ?
 80014c6:	496e      	ldr	r1, [pc, #440]	; (8001680 <StartDisplayTask+0x2fc>)
 80014c8:	4867      	ldr	r0, [pc, #412]	; (8001668 <StartDisplayTask+0x2e4>)
 80014ca:	f008 f99b 	bl	8009804 <u8g2_SetFont>
//					if(rdy[i]->degreeSym[j] != '\0')
//					DrawSym(&u8g2, rdy[i]->degreeSym[j] * 7 + 7, 15 + 15 * (i - cursor), 176);
//				}
//			}

			show_count = 4;
 80014ce:	2304      	movs	r3, #4
 80014d0:	f887 32a5 	strb.w	r3, [r7, #677]	; 0x2a5
			show_pointer = cursor;
 80014d4:	f8b7 329a 	ldrh.w	r3, [r7, #666]	; 0x29a
 80014d8:	f887 32a7 	strb.w	r3, [r7, #679]	; 0x2a7

			while(show_count){
 80014dc:	e05f      	b.n	800159e <StartDisplayTask+0x21a>

				u8g2_DrawUTF8(&u8g2, 0, 15+ 15 * (4 - show_count),(char *) rdy[show_pointer]->buf);
 80014de:	f897 32a5 	ldrb.w	r3, [r7, #677]	; 0x2a5
 80014e2:	f1c3 0305 	rsb	r3, r3, #5
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	461a      	mov	r2, r3
 80014ea:	0112      	lsls	r2, r2, #4
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	b2d9      	uxtb	r1, r3
 80014f0:	f897 22a7 	ldrb.w	r2, [r7, #679]	; 0x2a7
 80014f4:	f107 030c 	add.w	r3, r7, #12
 80014f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014fc:	460a      	mov	r2, r1
 80014fe:	2100      	movs	r1, #0
 8001500:	4859      	ldr	r0, [pc, #356]	; (8001668 <StartDisplayTask+0x2e4>)
 8001502:	f008 f8dd 	bl	80096c0 <u8g2_DrawUTF8>

				// ?   ? ? ?  ?  ,   ? 
				for(uint8_t j = 0; j < degree_sym_amount; j++){
 8001506:	2300      	movs	r3, #0
 8001508:	f887 32a3 	strb.w	r3, [r7, #675]	; 0x2a3
 800150c:	e02f      	b.n	800156e <StartDisplayTask+0x1ea>
					if(rdy[show_pointer]->degreeSym[j] != '\0')
 800150e:	f897 22a7 	ldrb.w	r2, [r7, #679]	; 0x2a7
 8001512:	f107 030c 	add.w	r3, r7, #12
 8001516:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800151a:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 800151e:	4413      	add	r3, r2
 8001520:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001524:	2b00      	cmp	r3, #0
 8001526:	d01d      	beq.n	8001564 <StartDisplayTask+0x1e0>
					DrawSym(&u8g2, rdy[show_pointer]->degreeSym[j] * 7 + 7, 15 + 15 * (4 - show_count), 176);
 8001528:	f897 22a7 	ldrb.w	r2, [r7, #679]	; 0x2a7
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001534:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 8001538:	4413      	add	r3, r2
 800153a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800153e:	3301      	adds	r3, #1
 8001540:	b2db      	uxtb	r3, r3
 8001542:	461a      	mov	r2, r3
 8001544:	00d2      	lsls	r2, r2, #3
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	b2d9      	uxtb	r1, r3
 800154a:	f897 32a5 	ldrb.w	r3, [r7, #677]	; 0x2a5
 800154e:	f1c3 0305 	rsb	r3, r3, #5
 8001552:	b2db      	uxtb	r3, r3
 8001554:	461a      	mov	r2, r3
 8001556:	0112      	lsls	r2, r2, #4
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	b2da      	uxtb	r2, r3
 800155c:	23b0      	movs	r3, #176	; 0xb0
 800155e:	4842      	ldr	r0, [pc, #264]	; (8001668 <StartDisplayTask+0x2e4>)
 8001560:	f002 fcac 	bl	8003ebc <DrawSym>
				for(uint8_t j = 0; j < degree_sym_amount; j++){
 8001564:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 8001568:	3301      	adds	r3, #1
 800156a:	f887 32a3 	strb.w	r3, [r7, #675]	; 0x2a3
 800156e:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 8001572:	2b03      	cmp	r3, #3
 8001574:	d9cb      	bls.n	800150e <StartDisplayTask+0x18a>
				}

				show_pointer = (show_pointer <= rdy_count - 2) ? show_pointer + 1 : 0;
 8001576:	f897 22a7 	ldrb.w	r2, [r7, #679]	; 0x2a7
 800157a:	f897 32a6 	ldrb.w	r3, [r7, #678]	; 0x2a6
 800157e:	3b02      	subs	r3, #2
 8001580:	429a      	cmp	r2, r3
 8001582:	dc04      	bgt.n	800158e <StartDisplayTask+0x20a>
 8001584:	f897 32a7 	ldrb.w	r3, [r7, #679]	; 0x2a7
 8001588:	3301      	adds	r3, #1
 800158a:	b2db      	uxtb	r3, r3
 800158c:	e000      	b.n	8001590 <StartDisplayTask+0x20c>
 800158e:	2300      	movs	r3, #0
 8001590:	f887 32a7 	strb.w	r3, [r7, #679]	; 0x2a7
				show_count--;
 8001594:	f897 32a5 	ldrb.w	r3, [r7, #677]	; 0x2a5
 8001598:	3b01      	subs	r3, #1
 800159a:	f887 32a5 	strb.w	r3, [r7, #677]	; 0x2a5
			while(show_count){
 800159e:	f897 32a5 	ldrb.w	r3, [r7, #677]	; 0x2a5
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d19b      	bne.n	80014de <StartDisplayTask+0x15a>
//			 ?,    ? ?,    ?
//			 0 -  ? ?  ?
//			 1 - ?    ?, ?   UP_TIME()
//			 2 - ?   ?  ?   UP_TIME_small()

		switch (display_stat){
 80015a6:	4b33      	ldr	r3, [pc, #204]	; (8001674 <StartDisplayTask+0x2f0>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	2b03      	cmp	r3, #3
 80015ac:	d857      	bhi.n	800165e <StartDisplayTask+0x2da>
 80015ae:	a201      	add	r2, pc, #4	; (adr r2, 80015b4 <StartDisplayTask+0x230>)
 80015b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b4:	080015c5 	.word	0x080015c5
 80015b8:	08001601 	.word	0x08001601
 80015bc:	08001621 	.word	0x08001621
 80015c0:	0800163f 	.word	0x0800163f
		case 0:
			displayOFF_del = HAL_GetTick();
 80015c4:	f003 f9b6 	bl	8004934 <HAL_GetTick>
 80015c8:	f8c7 029c 	str.w	r0, [r7, #668]	; 0x29c

			while(HAL_GetTick() - displayOFF_del < PowerOFF_delay - 10){
 80015cc:	e005      	b.n	80015da <StartDisplayTask+0x256>
				u8g2_ClearDisplay(&u8g2);
 80015ce:	4826      	ldr	r0, [pc, #152]	; (8001668 <StartDisplayTask+0x2e4>)
 80015d0:	f007 fb63 	bl	8008c9a <u8g2_ClearDisplay>
				OFF_Window(&u8g2);
 80015d4:	4824      	ldr	r0, [pc, #144]	; (8001668 <StartDisplayTask+0x2e4>)
 80015d6:	f002 fc39 	bl	8003e4c <OFF_Window>
			while(HAL_GetTick() - displayOFF_del < PowerOFF_delay - 10){
 80015da:	f003 f9ab 	bl	8004934 <HAL_GetTick>
 80015de:	4602      	mov	r2, r0
 80015e0:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	f241 327d 	movw	r2, #4989	; 0x137d
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d9ef      	bls.n	80015ce <StartDisplayTask+0x24a>
			}
			u8g2_ClearDisplay(&u8g2);
 80015ee:	481e      	ldr	r0, [pc, #120]	; (8001668 <StartDisplayTask+0x2e4>)
 80015f0:	f007 fb53 	bl	8008c9a <u8g2_ClearDisplay>
			vTaskDelete(myDisplayTaskHandle);
 80015f4:	4b23      	ldr	r3, [pc, #140]	; (8001684 <StartDisplayTask+0x300>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4618      	mov	r0, r3
 80015fa:	f009 ff87 	bl	800b50c <vTaskDelete>
			break;
 80015fe:	e02e      	b.n	800165e <StartDisplayTask+0x2da>
		case 1:
			if(uptime_tick - uptime < UP_TIME){
 8001600:	4b21      	ldr	r3, [pc, #132]	; (8001688 <StartDisplayTask+0x304>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	4b21      	ldr	r3, [pc, #132]	; (800168c <StartDisplayTask+0x308>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	4a21      	ldr	r2, [pc, #132]	; (8001690 <StartDisplayTask+0x30c>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d803      	bhi.n	8001618 <StartDisplayTask+0x294>
				u8g2_SendBuffer(&u8g2);
 8001610:	4815      	ldr	r0, [pc, #84]	; (8001668 <StartDisplayTask+0x2e4>)
 8001612:	f007 fada 	bl	8008bca <u8g2_SendBuffer>
			}
			else{
				u8g2_ClearDisplay(&u8g2);
			}
			break;
 8001616:	e022      	b.n	800165e <StartDisplayTask+0x2da>
				u8g2_ClearDisplay(&u8g2);
 8001618:	4813      	ldr	r0, [pc, #76]	; (8001668 <StartDisplayTask+0x2e4>)
 800161a:	f007 fb3e 	bl	8008c9a <u8g2_ClearDisplay>
			break;
 800161e:	e01e      	b.n	800165e <StartDisplayTask+0x2da>
		case 2:
			if(uptime_tick - uptime < UP_TIME_small){
 8001620:	4b19      	ldr	r3, [pc, #100]	; (8001688 <StartDisplayTask+0x304>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4b19      	ldr	r3, [pc, #100]	; (800168c <StartDisplayTask+0x308>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2bef      	cmp	r3, #239	; 0xef
 800162c:	d803      	bhi.n	8001636 <StartDisplayTask+0x2b2>
				u8g2_SendBuffer(&u8g2);
 800162e:	480e      	ldr	r0, [pc, #56]	; (8001668 <StartDisplayTask+0x2e4>)
 8001630:	f007 facb 	bl	8008bca <u8g2_SendBuffer>
			}
			else{
				u8g2_ClearDisplay(&u8g2);
			}
			break;
 8001634:	e013      	b.n	800165e <StartDisplayTask+0x2da>
				u8g2_ClearDisplay(&u8g2);
 8001636:	480c      	ldr	r0, [pc, #48]	; (8001668 <StartDisplayTask+0x2e4>)
 8001638:	f007 fb2f 	bl	8008c9a <u8g2_ClearDisplay>
			break;
 800163c:	e00f      	b.n	800165e <StartDisplayTask+0x2da>
		case 3:
			u8g2_ClearBuffer(&u8g2);
 800163e:	480a      	ldr	r0, [pc, #40]	; (8001668 <StartDisplayTask+0x2e4>)
 8001640:	f007 fa50 	bl	8008ae4 <u8g2_ClearBuffer>
			LoadWindow(&u8g2, logo_width, logo_height,(uint8_t *) &logo_bits);
 8001644:	4b13      	ldr	r3, [pc, #76]	; (8001694 <StartDisplayTask+0x310>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	b299      	uxth	r1, r3
 800164a:	4b13      	ldr	r3, [pc, #76]	; (8001698 <StartDisplayTask+0x314>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	b29a      	uxth	r2, r3
 8001650:	4b12      	ldr	r3, [pc, #72]	; (800169c <StartDisplayTask+0x318>)
 8001652:	4805      	ldr	r0, [pc, #20]	; (8001668 <StartDisplayTask+0x2e4>)
 8001654:	f002 fba8 	bl	8003da8 <LoadWindow>
			u8g2_SendBuffer(&u8g2);
 8001658:	4803      	ldr	r0, [pc, #12]	; (8001668 <StartDisplayTask+0x2e4>)
 800165a:	f007 fab6 	bl	8008bca <u8g2_SendBuffer>
		}

		// ?   ? ?? ()
		osDelay(10);
 800165e:	200a      	movs	r0, #10
 8001660:	f009 f8c0 	bl	800a7e4 <osDelay>
		if(!(data_ready_flag && uart_hlf_flag) && display_stat){
 8001664:	e6a9      	b.n	80013ba <StartDisplayTask+0x36>
 8001666:	bf00      	nop
 8001668:	200011f0 	.word	0x200011f0
 800166c:	20001099 	.word	0x20001099
 8001670:	20001098 	.word	0x20001098
 8001674:	20000000 	.word	0x20000000
 8001678:	20006b2c 	.word	0x20006b2c
 800167c:	20006b28 	.word	0x20006b28
 8001680:	080111fc 	.word	0x080111fc
 8001684:	20006b14 	.word	0x20006b14
 8001688:	20001278 	.word	0x20001278
 800168c:	2000127c 	.word	0x2000127c
 8001690:	0002a2ff 	.word	0x0002a2ff
 8001694:	0800ef10 	.word	0x0800ef10
 8001698:	0800ef11 	.word	0x0800ef11
 800169c:	0800ef14 	.word	0x0800ef14

080016a0 <StartDataTask>:
 *				   				*
 *															*
*************************************************************/
/* USER CODE END Header_StartDataTask */
void StartDataTask(void const * argument)
{
 80016a0:	b590      	push	{r4, r7, lr}
 80016a2:	f6ad 0d9c 	subw	sp, sp, #2204	; 0x89c
 80016a6:	af02      	add	r7, sp, #8
 80016a8:	1d3b      	adds	r3, r7, #4
 80016aa:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartDataTask */

/**************************  ? ****************************/

		/*- - - - - - - -    - - - - - - - - - */
	uint16_t stringnum = 0;										// ?   ?
 80016ac:	2300      	movs	r3, #0
 80016ae:	f8a7 3884 	strh.w	r3, [r7, #2180]	; 0x884
	buffer_t crc32_buf;											// ,   ?    RC32
	char strnumhex[2];											// ? , ?  ?  hex

		/*- - - - - - - - - - - ??  - - - - - - - - - - - -*/
	uint16_t counter = 0;										// ? ??  (?)
 80016b2:	2300      	movs	r3, #0
 80016b4:	f8a7 388e 	strh.w	r3, [r7, #2190]	; 0x88e
	uint16_t pointer = 0;										//   ?  uart_buf
 80016b8:	f107 030a 	add.w	r3, r7, #10
 80016bc:	2200      	movs	r2, #0
 80016be:	801a      	strh	r2, [r3, #0]
	uint8_t celsium_count = 0;									// ?  ?   ?
 80016c0:	2300      	movs	r3, #0
 80016c2:	f887 388d 	strb.w	r3, [r7, #2189]	; 0x88d
	uint8_t string_count = 0;									// ?  ? 
 80016c6:	2300      	movs	r3, #0
 80016c8:	f887 388c 	strb.w	r3, [r7, #2188]	; 0x88c
	uint32_t restart_val = 0;
 80016cc:	2300      	movs	r3, #0
 80016ce:	f8c7 3888 	str.w	r3, [r7, #2184]	; 0x888

	osDelay(500);
 80016d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016d6:	f009 f885 	bl	800a7e4 <osDelay>
	for(;;){

		// ? rx   ,    
		// ? ? ?  ???
		// ?  ?   ? 
		if(!(USART3->SR & USART_SR_IDLE)){
 80016da:	4bc6      	ldr	r3, [pc, #792]	; (80019f4 <StartDataTask+0x354>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0310 	and.w	r3, r3, #16
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	f040 815f 	bne.w	80019a6 <StartDataTask+0x306>
			restart_val = HAL_GetTick();
 80016e8:	f003 f924 	bl	8004934 <HAL_GetTick>
 80016ec:	f8c7 0888 	str.w	r0, [r7, #2184]	; 0x888

			HAL_GPIO_WritePin(STM32_BUTTON_LED_POWER_GPIO_Port, STM32_BUTTON_LED_POWER_Pin, GPIO_PIN_RESET);
 80016f0:	2200      	movs	r2, #0
 80016f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016f6:	48c0      	ldr	r0, [pc, #768]	; (80019f8 <StartDataTask+0x358>)
 80016f8:	f004 fd7c 	bl	80061f4 <HAL_GPIO_WritePin>

			osDelay(pack_DELAY);
 80016fc:	2096      	movs	r0, #150	; 0x96
 80016fe:	f009 f871 	bl	800a7e4 <osDelay>

			counter = UartBufSize;
 8001702:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001706:	f8a7 388e 	strh.w	r3, [r7, #2190]	; 0x88e

			//  :
			//     ?  ???
			//  ,  ,   ? ? ?  ?
			while(counter){
 800170a:	e13d      	b.n	8001988 <StartDataTask+0x2e8>

				// ?   ??,  ? ?
				if(FindString((uint8_t *)&uart_buf, UartBufSize, &pointer,"PDS", 3)){
 800170c:	f107 020a 	add.w	r2, r7, #10
 8001710:	2303      	movs	r3, #3
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	4bb9      	ldr	r3, [pc, #740]	; (80019fc <StartDataTask+0x35c>)
 8001716:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800171a:	48b9      	ldr	r0, [pc, #740]	; (8001a00 <StartDataTask+0x360>)
 800171c:	f001 fbc6 	bl	8002eac <FindString>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	f000 8123 	beq.w	800196e <StartDataTask+0x2ce>


					//  ? ';'
					PassSym((uint8_t *)&uart_buf, UartBufSize, &pointer, 1);
 8001728:	f107 020a 	add.w	r2, r7, #10
 800172c:	2301      	movs	r3, #1
 800172e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001732:	48b3      	ldr	r0, [pc, #716]	; (8001a00 <StartDataTask+0x360>)
 8001734:	f001 fc94 	bl	8003060 <PassSym>

					// ? CRC32, ? CRC ,  ?
					// ? ? ?: ? ? ? ?? CRC
					if(CRC32_Status((uint8_t *)&uart_buf, UartBufSize, pointer, &crc32_buf)){}
 8001738:	f107 030a 	add.w	r3, r7, #10
 800173c:	881a      	ldrh	r2, [r3, #0]
 800173e:	f107 0310 	add.w	r3, r7, #16
 8001742:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001746:	48ae      	ldr	r0, [pc, #696]	; (8001a00 <StartDataTask+0x360>)
 8001748:	f001 faea 	bl	8002d20 <CRC32_Status>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	f000 8120 	beq.w	8001994 <StartDataTask+0x2f4>
					else break;

					// ? ? string_pack_amount   ?
					for(uint8_t i = 0; i < string_pack_amount; i++){
 8001754:	2300      	movs	r3, #0
 8001756:	f887 3887 	strb.w	r3, [r7, #2183]	; 0x887
 800175a:	e0fd      	b.n	8001958 <StartDataTask+0x2b8>

						// ?   ?  ?? CRC -  , ? ? ?
						if(FindString((uint8_t *)&uart_buf, UartBufSize, &pointer, "CRC", 3)){
 800175c:	f107 020a 	add.w	r2, r7, #10
 8001760:	2303      	movs	r3, #3
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	4ba7      	ldr	r3, [pc, #668]	; (8001a04 <StartDataTask+0x364>)
 8001766:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800176a:	48a5      	ldr	r0, [pc, #660]	; (8001a00 <StartDataTask+0x360>)
 800176c:	f001 fb9e 	bl	8002eac <FindString>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	f040 80f6 	bne.w	8001964 <StartDataTask+0x2c4>
							break;
						}

						string_count = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	f887 388c 	strb.w	r3, [r7, #2188]	; 0x88c
						celsium_count = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	f887 388d 	strb.w	r3, [r7, #2189]	; 0x88d

						//  ?  ? ?  ?
						// ?  ? ? ?  
						strnumhex[0] = uart_buf[pointer];
 8001784:	f107 030a 	add.w	r3, r7, #10
 8001788:	881b      	ldrh	r3, [r3, #0]
 800178a:	461a      	mov	r2, r3
 800178c:	4b9c      	ldr	r3, [pc, #624]	; (8001a00 <StartDataTask+0x360>)
 800178e:	5c9a      	ldrb	r2, [r3, r2]
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	701a      	strb	r2, [r3, #0]
						PassSym((uint8_t *)&uart_buf, UartBufSize, &pointer, 1);
 8001796:	f107 020a 	add.w	r2, r7, #10
 800179a:	2301      	movs	r3, #1
 800179c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017a0:	4897      	ldr	r0, [pc, #604]	; (8001a00 <StartDataTask+0x360>)
 80017a2:	f001 fc5d 	bl	8003060 <PassSym>

						// ?  ? ?  2 ?:  ? ';'
						strnumhex[1] = uart_buf[pointer];
 80017a6:	f107 030a 	add.w	r3, r7, #10
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	461a      	mov	r2, r3
 80017ae:	4b94      	ldr	r3, [pc, #592]	; (8001a00 <StartDataTask+0x360>)
 80017b0:	5c9a      	ldrb	r2, [r3, r2]
 80017b2:	f107 030c 	add.w	r3, r7, #12
 80017b6:	705a      	strb	r2, [r3, #1]
						PassSym((uint8_t *)&uart_buf, UartBufSize, &pointer, 2);
 80017b8:	f107 020a 	add.w	r2, r7, #10
 80017bc:	2302      	movs	r3, #2
 80017be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017c2:	488f      	ldr	r0, [pc, #572]	; (8001a00 <StartDataTask+0x360>)
 80017c4:	f001 fc4c 	bl	8003060 <PassSym>

						// ?  : (char, hex) -> (int, dec)
						stringnum = HexToDec((char *) &strnumhex,2);
 80017c8:	f107 030c 	add.w	r3, r7, #12
 80017cc:	2102      	movs	r1, #2
 80017ce:	4618      	mov	r0, r3
 80017d0:	f001 fc9a 	bl	8003108 <HexToDec>
 80017d4:	4603      	mov	r3, r0
 80017d6:	f8a7 3884 	strh.w	r3, [r7, #2180]	; 0x884
						datastring[stringnum].number = stringnum;
 80017da:	f8b7 2884 	ldrh.w	r2, [r7, #2180]	; 0x884
 80017de:	f8b7 3884 	ldrh.w	r3, [r7, #2180]	; 0x884
 80017e2:	b2d8      	uxtb	r0, r3
 80017e4:	4988      	ldr	r1, [pc, #544]	; (8001a08 <StartDataTask+0x368>)
 80017e6:	4613      	mov	r3, r2
 80017e8:	015b      	lsls	r3, r3, #5
 80017ea:	4413      	add	r3, r2
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	440b      	add	r3, r1
 80017f0:	333c      	adds	r3, #60	; 0x3c
 80017f2:	4602      	mov	r2, r0
 80017f4:	701a      	strb	r2, [r3, #0]

						// ? ? ?:
						//     ';' ??   ?
						//   ? ?  ?  pointer
						//   ? ?  string_count (0)
						while((uart_buf[pointer] != (uint8_t)';') && (string_count < string_size)){
 80017f6:	e07e      	b.n	80018f6 <StartDataTask+0x256>

							// ?  ?? DEL, ?   ? ( ? = 0)
							// ? ? ? ? 
							// ?  ? = 1
							if(FindString((uint8_t *)&uart_buf, UartBufSize, &pointer, "DEL", 3) && !string_count){
 80017f8:	f107 020a 	add.w	r2, r7, #10
 80017fc:	2303      	movs	r3, #3
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	4b82      	ldr	r3, [pc, #520]	; (8001a0c <StartDataTask+0x36c>)
 8001802:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001806:	487e      	ldr	r0, [pc, #504]	; (8001a00 <StartDataTask+0x360>)
 8001808:	f001 fb50 	bl	8002eac <FindString>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d00f      	beq.n	8001832 <StartDataTask+0x192>
 8001812:	f897 388c 	ldrb.w	r3, [r7, #2188]	; 0x88c
 8001816:	2b00      	cmp	r3, #0
 8001818:	d10b      	bne.n	8001832 <StartDataTask+0x192>
								datastring[stringnum].status = 0;
 800181a:	f8b7 2884 	ldrh.w	r2, [r7, #2180]	; 0x884
 800181e:	497a      	ldr	r1, [pc, #488]	; (8001a08 <StartDataTask+0x368>)
 8001820:	4613      	mov	r3, r2
 8001822:	015b      	lsls	r3, r3, #5
 8001824:	4413      	add	r3, r2
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	440b      	add	r3, r1
 800182a:	333d      	adds	r3, #61	; 0x3d
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
								break;
 8001830:	e06e      	b.n	8001910 <StartDataTask+0x270>
							}
							else if(!string_count) datastring[stringnum].status = 1;
 8001832:	f897 388c 	ldrb.w	r3, [r7, #2188]	; 0x88c
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10a      	bne.n	8001850 <StartDataTask+0x1b0>
 800183a:	f8b7 2884 	ldrh.w	r2, [r7, #2180]	; 0x884
 800183e:	4972      	ldr	r1, [pc, #456]	; (8001a08 <StartDataTask+0x368>)
 8001840:	4613      	mov	r3, r2
 8001842:	015b      	lsls	r3, r3, #5
 8001844:	4413      	add	r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	440b      	add	r3, r1
 800184a:	333d      	adds	r3, #61	; 0x3d
 800184c:	2201      	movs	r2, #1
 800184e:	701a      	strb	r2, [r3, #0]

							// ?  ?? "*C"      ' '
							// ? ? ?   (string_count)
							if(FindString((uint8_t *)&uart_buf,UartBufSize,&pointer,"*C",2)){
 8001850:	f107 020a 	add.w	r2, r7, #10
 8001854:	2302      	movs	r3, #2
 8001856:	9300      	str	r3, [sp, #0]
 8001858:	4b6d      	ldr	r3, [pc, #436]	; (8001a10 <StartDataTask+0x370>)
 800185a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800185e:	4868      	ldr	r0, [pc, #416]	; (8001a00 <StartDataTask+0x360>)
 8001860:	f001 fb24 	bl	8002eac <FindString>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d025      	beq.n	80018b6 <StartDataTask+0x216>
								datastring[stringnum].buf[string_count] = (uint8_t)' ';
 800186a:	f8b7 2884 	ldrh.w	r2, [r7, #2180]	; 0x884
 800186e:	f897 188c 	ldrb.w	r1, [r7, #2188]	; 0x88c
 8001872:	4865      	ldr	r0, [pc, #404]	; (8001a08 <StartDataTask+0x368>)
 8001874:	4613      	mov	r3, r2
 8001876:	015b      	lsls	r3, r3, #5
 8001878:	4413      	add	r3, r2
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	4403      	add	r3, r0
 800187e:	440b      	add	r3, r1
 8001880:	2220      	movs	r2, #32
 8001882:	701a      	strb	r2, [r3, #0]
								datastring[stringnum].degreeSym[celsium_count] = string_count;
 8001884:	f8b7 2884 	ldrh.w	r2, [r7, #2180]	; 0x884
 8001888:	f897 188d 	ldrb.w	r1, [r7, #2189]	; 0x88d
 800188c:	485e      	ldr	r0, [pc, #376]	; (8001a08 <StartDataTask+0x368>)
 800188e:	4613      	mov	r3, r2
 8001890:	015b      	lsls	r3, r3, #5
 8001892:	4413      	add	r3, r2
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	4403      	add	r3, r0
 8001898:	440b      	add	r3, r1
 800189a:	333e      	adds	r3, #62	; 0x3e
 800189c:	f897 288c 	ldrb.w	r2, [r7, #2188]	; 0x88c
 80018a0:	701a      	strb	r2, [r3, #0]
								string_count++;
 80018a2:	f897 388c 	ldrb.w	r3, [r7, #2188]	; 0x88c
 80018a6:	3301      	adds	r3, #1
 80018a8:	f887 388c 	strb.w	r3, [r7, #2188]	; 0x88c
								celsium_count++;
 80018ac:	f897 388d 	ldrb.w	r3, [r7, #2189]	; 0x88d
 80018b0:	3301      	adds	r3, #1
 80018b2:	f887 388d 	strb.w	r3, [r7, #2189]	; 0x88d
							}

							// ? ?  ? ??   
							//   ?   
							datastring[stringnum].buf[string_count] = uart_buf[pointer];
 80018b6:	f107 030a 	add.w	r3, r7, #10
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f8b7 2884 	ldrh.w	r2, [r7, #2180]	; 0x884
 80018c2:	f897 188c 	ldrb.w	r1, [r7, #2188]	; 0x88c
 80018c6:	4b4e      	ldr	r3, [pc, #312]	; (8001a00 <StartDataTask+0x360>)
 80018c8:	5c1c      	ldrb	r4, [r3, r0]
 80018ca:	484f      	ldr	r0, [pc, #316]	; (8001a08 <StartDataTask+0x368>)
 80018cc:	4613      	mov	r3, r2
 80018ce:	015b      	lsls	r3, r3, #5
 80018d0:	4413      	add	r3, r2
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	4403      	add	r3, r0
 80018d6:	440b      	add	r3, r1
 80018d8:	4622      	mov	r2, r4
 80018da:	701a      	strb	r2, [r3, #0]
							PassSym((uint8_t *)&uart_buf, UartBufSize, &pointer, 1);
 80018dc:	f107 020a 	add.w	r2, r7, #10
 80018e0:	2301      	movs	r3, #1
 80018e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018e6:	4846      	ldr	r0, [pc, #280]	; (8001a00 <StartDataTask+0x360>)
 80018e8:	f001 fbba 	bl	8003060 <PassSym>
							string_count++;
 80018ec:	f897 388c 	ldrb.w	r3, [r7, #2188]	; 0x88c
 80018f0:	3301      	adds	r3, #1
 80018f2:	f887 388c 	strb.w	r3, [r7, #2188]	; 0x88c
						while((uart_buf[pointer] != (uint8_t)';') && (string_count < string_size)){
 80018f6:	f107 030a 	add.w	r3, r7, #10
 80018fa:	881b      	ldrh	r3, [r3, #0]
 80018fc:	461a      	mov	r2, r3
 80018fe:	4b40      	ldr	r3, [pc, #256]	; (8001a00 <StartDataTask+0x360>)
 8001900:	5c9b      	ldrb	r3, [r3, r2]
 8001902:	2b3b      	cmp	r3, #59	; 0x3b
 8001904:	d017      	beq.n	8001936 <StartDataTask+0x296>
 8001906:	f897 388c 	ldrb.w	r3, [r7, #2188]	; 0x88c
 800190a:	2b3b      	cmp	r3, #59	; 0x3b
 800190c:	f67f af74 	bls.w	80017f8 <StartDataTask+0x158>
						}

						//     ?,
						// ? ?    ?
						while(string_count < string_size){
 8001910:	e011      	b.n	8001936 <StartDataTask+0x296>
							datastring[stringnum].buf[string_count] = '\0';
 8001912:	f8b7 2884 	ldrh.w	r2, [r7, #2180]	; 0x884
 8001916:	f897 188c 	ldrb.w	r1, [r7, #2188]	; 0x88c
 800191a:	483b      	ldr	r0, [pc, #236]	; (8001a08 <StartDataTask+0x368>)
 800191c:	4613      	mov	r3, r2
 800191e:	015b      	lsls	r3, r3, #5
 8001920:	4413      	add	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4403      	add	r3, r0
 8001926:	440b      	add	r3, r1
 8001928:	2200      	movs	r2, #0
 800192a:	701a      	strb	r2, [r3, #0]
							string_count++;
 800192c:	f897 388c 	ldrb.w	r3, [r7, #2188]	; 0x88c
 8001930:	3301      	adds	r3, #1
 8001932:	f887 388c 	strb.w	r3, [r7, #2188]	; 0x88c
						while(string_count < string_size){
 8001936:	f897 388c 	ldrb.w	r3, [r7, #2188]	; 0x88c
 800193a:	2b3b      	cmp	r3, #59	; 0x3b
 800193c:	d9e9      	bls.n	8001912 <StartDataTask+0x272>
						}
						//  ';'
						PassSym((uint8_t *)&uart_buf, UartBufSize, &pointer, 1);
 800193e:	f107 020a 	add.w	r2, r7, #10
 8001942:	2301      	movs	r3, #1
 8001944:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001948:	482d      	ldr	r0, [pc, #180]	; (8001a00 <StartDataTask+0x360>)
 800194a:	f001 fb89 	bl	8003060 <PassSym>
					for(uint8_t i = 0; i < string_pack_amount; i++){
 800194e:	f897 3887 	ldrb.w	r3, [r7, #2183]	; 0x887
 8001952:	3301      	adds	r3, #1
 8001954:	f887 3887 	strb.w	r3, [r7, #2183]	; 0x887
 8001958:	f897 3887 	ldrb.w	r3, [r7, #2183]	; 0x887
 800195c:	2b23      	cmp	r3, #35	; 0x23
 800195e:	f67f aefd 	bls.w	800175c <StartDataTask+0xbc>
 8001962:	e000      	b.n	8001966 <StartDataTask+0x2c6>
							break;
 8001964:	bf00      	nop
					}

					// ?  ? ,   ?  
					// ? ? ?  
					data_ready_flag = 1;
 8001966:	4b2b      	ldr	r3, [pc, #172]	; (8001a14 <StartDataTask+0x374>)
 8001968:	2201      	movs	r2, #1
 800196a:	701a      	strb	r2, [r3, #0]
					break;
 800196c:	e013      	b.n	8001996 <StartDataTask+0x2f6>
				}

				// ? PSD  ,  ?  ?    ?
				PassSym((uint8_t *)&uart_buf,UartBufSize,&pointer,1);
 800196e:	f107 020a 	add.w	r2, r7, #10
 8001972:	2301      	movs	r3, #1
 8001974:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001978:	4821      	ldr	r0, [pc, #132]	; (8001a00 <StartDataTask+0x360>)
 800197a:	f001 fb71 	bl	8003060 <PassSym>
				counter--;
 800197e:	f8b7 388e 	ldrh.w	r3, [r7, #2190]	; 0x88e
 8001982:	3b01      	subs	r3, #1
 8001984:	f8a7 388e 	strh.w	r3, [r7, #2190]	; 0x88e
			while(counter){
 8001988:	f8b7 388e 	ldrh.w	r3, [r7, #2190]	; 0x88e
 800198c:	2b00      	cmp	r3, #0
 800198e:	f47f aebd 	bne.w	800170c <StartDataTask+0x6c>
 8001992:	e000      	b.n	8001996 <StartDataTask+0x2f6>
					else break;
 8001994:	bf00      	nop
			}
			if(!counter){
 8001996:	f8b7 388e 	ldrh.w	r3, [r7, #2190]	; 0x88e
 800199a:	2b00      	cmp	r3, #0
 800199c:	d103      	bne.n	80019a6 <StartDataTask+0x306>
				// ? ?,   ??   
				PutERROR((string_t *)&datastring,"PACK_NOT_FOUND");
 800199e:	491e      	ldr	r1, [pc, #120]	; (8001a18 <StartDataTask+0x378>)
 80019a0:	4819      	ldr	r0, [pc, #100]	; (8001a08 <StartDataTask+0x368>)
 80019a2:	f001 f853 	bl	8002a4c <PutERROR>
			}
		}

		// ?      ,
		//  UART,  ??  ?
		if(HAL_GetTick() - restart_val > restart_time){
 80019a6:	f002 ffc5 	bl	8004934 <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	f8d7 3888 	ldr.w	r3, [r7, #2184]	; 0x888
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	f240 2226 	movw	r2, #550	; 0x226
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d908      	bls.n	80019cc <StartDataTask+0x32c>
			HAL_UART_DMAStop(&huart3);
 80019ba:	4818      	ldr	r0, [pc, #96]	; (8001a1c <StartDataTask+0x37c>)
 80019bc:	f006 f8a6 	bl	8007b0c <HAL_UART_DMAStop>
			HAL_UART_Receive_DMA(&huart3, (uint8_t*)uart_buf, UartBufSize);
 80019c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019c4:	490e      	ldr	r1, [pc, #56]	; (8001a00 <StartDataTask+0x360>)
 80019c6:	4815      	ldr	r0, [pc, #84]	; (8001a1c <StartDataTask+0x37c>)
 80019c8:	f006 f820 	bl	8007a0c <HAL_UART_Receive_DMA>
		}

		//  WATHDOG
		HAL_IWDG_Refresh(&hiwdg);
 80019cc:	4814      	ldr	r0, [pc, #80]	; (8001a20 <StartDataTask+0x380>)
 80019ce:	f004 fd9c 	bl	800650a <HAL_IWDG_Refresh>

		if(!HAL_GPIO_ReadPin(STM32_BUTTON_POWER_GPIO_Port, STM32_BUTTON_POWER_Pin)){
 80019d2:	2101      	movs	r1, #1
 80019d4:	4813      	ldr	r0, [pc, #76]	; (8001a24 <StartDataTask+0x384>)
 80019d6:	f004 fbf5 	bl	80061c4 <HAL_GPIO_ReadPin>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d105      	bne.n	80019ec <StartDataTask+0x34c>
			HAL_GPIO_WritePin(STM32_BUTTON_LED_POWER_GPIO_Port, STM32_BUTTON_LED_POWER_Pin, GPIO_PIN_SET);
 80019e0:	2201      	movs	r2, #1
 80019e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019e6:	4804      	ldr	r0, [pc, #16]	; (80019f8 <StartDataTask+0x358>)
 80019e8:	f004 fc04 	bl	80061f4 <HAL_GPIO_WritePin>
		}
		// ?   ? ??.  ,    
		osDelay(10);
 80019ec:	200a      	movs	r0, #10
 80019ee:	f008 fef9 	bl	800a7e4 <osDelay>
		if(!(USART3->SR & USART_SR_IDLE)){
 80019f2:	e672      	b.n	80016da <StartDataTask+0x3a>
 80019f4:	40004800 	.word	0x40004800
 80019f8:	40020c00 	.word	0x40020c00
 80019fc:	0800ea50 	.word	0x0800ea50
 8001a00:	20000098 	.word	0x20000098
 8001a04:	0800ea54 	.word	0x0800ea54
 8001a08:	20006b2c 	.word	0x20006b2c
 8001a0c:	0800ea58 	.word	0x0800ea58
 8001a10:	0800ea5c 	.word	0x0800ea5c
 8001a14:	20001099 	.word	0x20001099
 8001a18:	0800ea60 	.word	0x0800ea60
 8001a1c:	20009768 	.word	0x20009768
 8001a20:	2000958c 	.word	0x2000958c
 8001a24:	40020800 	.word	0x40020800

08001a28 <StartControlTask>:
 *				  ? ?   		   *
 *														   *
 * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
/* USER CODE END Header_StartControlTask */
void StartControlTask(void const * argument)
{
 8001a28:	b590      	push	{r4, r7, lr}
 8001a2a:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartControlTask */

/**************************  ? ****************************/

/*--------------------   ?  ---------------------*/
	const uint8_t ctrl_template[] = "R?R?R?R?DC?";				//   ?  ? O  ? DC
 8001a34:	4ae5      	ldr	r2, [pc, #916]	; (8001dcc <StartControlTask+0x3a4>)
 8001a36:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8001a3a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	const uint8_t but_template[] = 	"B?B?B?PB?";				//   ?  ? ? 
 8001a40:	4ae3      	ldr	r2, [pc, #908]	; (8001dd0 <StartControlTask+0x3a8>)
 8001a42:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001a46:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a48:	c303      	stmia	r3!, {r0, r1}
 8001a4a:	801a      	strh	r2, [r3, #0]

/*--------------------------  CRC32 ---------------------------*/
	uint16_t crc_count = 0;										// ?  ?  CRC32
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	f8a7 31fe 	strh.w	r3, [r7, #510]	; 0x1fe
	uint8_t crc_hex_buf[10];									// ? , ? ? CRC32  hex
	int32_t crc32;												// ? ? ? CRC32

/*-------------------------  RELE/DC --------------------------*/
	ctrl_status active;											//    /DC
	uint16_t RELE_PINS[] = {STM32_OUT_REL_1_Pin, 				// ?, ?  ? 
 8001a52:	4ae0      	ldr	r2, [pc, #896]	; (8001dd4 <StartControlTask+0x3ac>)
 8001a54:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001a58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a5c:	e883 0003 	stmia.w	r3, {r0, r1}
							STM32_OUT_REL_2_Pin, 					//
							STM32_OUT_REL_3_Pin, 					//
							STM32_OUT_REL_4_Pin};					//
	GPIO_TypeDef *RELE_PORTS[] = {STM32_OUT_REL_1_GPIO_Port, 	// ?, ?   
 8001a60:	4bdd      	ldr	r3, [pc, #884]	; (8001dd8 <StartControlTask+0x3b0>)
 8001a62:	f507 74d0 	add.w	r4, r7, #416	; 0x1a0
 8001a66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								STM32_OUT_REL_2_GPIO_Port, 			//
								STM32_OUT_REL_3_GPIO_Port, 			//
								STM32_OUT_REL_4_GPIO_Port};			//
	uint8_t RB_count = 0;										// /DC ?
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	f887 31fd 	strb.w	r3, [r7, #509]	; 0x1fd

/*--------------------------- ? ? ---------------------------*/
	uint8_t switch_off = 0;										//  ? ??
 8001a72:	2300      	movs	r3, #0
 8001a74:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f
	uint8_t flash_on = 0;										//  ??  
 8001a78:	2300      	movs	r3, #0
 8001a7a:	f887 31e9 	strb.w	r3, [r7, #489]	; 0x1e9

/*---------------------------    ----------------------------*/
	uint8_t but_buf[4];											//  ? ? 4- 
																	// (0, 1 - ; 2 - ; 3 - ?)
	uint8_t cursor = 0;											// ? 
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f887 3197 	strb.w	r3, [r7, #407]	; 0x197
	uint8_t butmem = 0;											//  ? ? 
 8001a84:	2300      	movs	r3, #0
 8001a86:	f887 3196 	strb.w	r3, [r7, #406]	; 0x196
	uint8_t power_butmem = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f887 3195 	strb.w	r3, [r7, #405]	; 0x195
	uint32_t butthold = 0;										//    ? ? ?
 8001a90:	2300      	movs	r3, #0
 8001a92:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
	uint32_t power_butthold = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c

/*-----------------------    UART ------------------------*/
	uint8_t sendBuf[ctrl_string_amnt*string_size] = {'\0'};		//   UART 
 8001a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	f00a ff20 	bl	800c8ee <memset>
	uint16_t sB_pointer = 0;									//  
 8001aae:	2300      	movs	r3, #0
 8001ab0:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa
	uint8_t sB_counter = 0;										// ? 
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	f887 31f9 	strb.w	r3, [r7, #505]	; 0x1f9
	uint32_t transmit_timer = 0;								//    ?
 8001aba:	2300      	movs	r3, #0
 8001abc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4

/*---------------------------   ---------------------------*/
	uint8_t ADC_char[4];										//    ?   
	char up_time_char[10];
	uint8_t adc_count = 0;			 							// ? 
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
	uint8_t adc_str_count = 0;									// ?  
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2
	uint8_t opt_buf[6] = {0};
 8001acc:	f107 030c 	add.w	r3, r7, #12
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	809a      	strh	r2, [r3, #4]
/*-------------------------- ??  ----------------------------*/
//	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&ADC_val,5);			//    ? DMA



	osDelay(500);
 8001ad6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ada:	f008 fe83 	bl	800a7e4 <osDelay>
	for(;;){

/*---------------------  ?  ---------------------*/

		// ?? ?  ? ? StartDisplayTask
		xQueueReceive(myCursorQueueHandle,&cursor, 10);
 8001ade:	4bbf      	ldr	r3, [pc, #764]	; (8001ddc <StartControlTask+0x3b4>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f207 1197 	addw	r1, r7, #407	; 0x197
 8001ae6:	220a      	movs	r2, #10
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f009 f99d 	bl	800ae28 <xQueueReceive>
		//  ? ? ?
		ScrollingButtonHandler(&cursor, &butthold, &butmem);
 8001aee:	f507 72cb 	add.w	r2, r7, #406	; 0x196
 8001af2:	f507 71c8 	add.w	r1, r7, #400	; 0x190
 8001af6:	f207 1397 	addw	r3, r7, #407	; 0x197
 8001afa:	4618      	mov	r0, r3
 8001afc:	f001 f81e 	bl	8002b3c <ScrollingButtonHandler>

		//   ?     StartDisplayTask
		xQueueSendToBack(myCursorQueueHandle, &cursor, 10);
 8001b00:	4bb6      	ldr	r3, [pc, #728]	; (8001ddc <StartControlTask+0x3b4>)
 8001b02:	6818      	ldr	r0, [r3, #0]
 8001b04:	f207 1197 	addw	r1, r7, #407	; 0x197
 8001b08:	2300      	movs	r3, #0
 8001b0a:	220a      	movs	r2, #10
 8001b0c:	f009 f892 	bl	800ac34 <xQueueGenericSend>

		//   ? ??
		PowerButtonHandler(&power_butthold, &power_butmem, &switch_off, OFF_delay - 1000);
 8001b10:	f207 129f 	addw	r2, r7, #415	; 0x19f
 8001b14:	f207 1195 	addw	r1, r7, #405	; 0x195
 8001b18:	f507 70c6 	add.w	r0, r7, #396	; 0x18c
 8001b1c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001b20:	f000 ffc4 	bl	8002aac <PowerButtonHandler>

/*----------- ? ?   ? ? -----------*/
		but_buf[0] = butmem & STM32_BUTTON_1_Pin;						//  ? ?
 8001b24:	f897 3196 	ldrb.w	r3, [r7, #406]	; 0x196
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	f887 3198 	strb.w	r3, [r7, #408]	; 0x198
		but_buf[1] = butmem & STM32_BUTTON_2_Pin;						//  ? 
 8001b32:	f897 3196 	ldrb.w	r3, [r7, #406]	; 0x196
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	f887 3199 	strb.w	r3, [r7, #409]	; 0x199
		but_buf[2] = flash_on;											//  ??  
 8001b40:	f897 31e9 	ldrb.w	r3, [r7, #489]	; 0x1e9
 8001b44:	f887 319a 	strb.w	r3, [r7, #410]	; 0x19a
		but_buf[3] = switch_off;										//  ?
 8001b48:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 8001b4c:	f887 319b 	strb.w	r3, [r7, #411]	; 0x19b

		opt_buf[0] = HAL_GPIO_ReadPin(STM32_R_24_NO_GPIO_Port,STM32_R_24_NO_Pin);
 8001b50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b54:	48a2      	ldr	r0, [pc, #648]	; (8001de0 <StartControlTask+0x3b8>)
 8001b56:	f004 fb35 	bl	80061c4 <HAL_GPIO_ReadPin>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	f107 030c 	add.w	r3, r7, #12
 8001b62:	701a      	strb	r2, [r3, #0]
		opt_buf[1] = HAL_GPIO_ReadPin(STM32_R_24_NC_GPIO_Port,STM32_R_24_NC_Pin);
 8001b64:	2140      	movs	r1, #64	; 0x40
 8001b66:	489f      	ldr	r0, [pc, #636]	; (8001de4 <StartControlTask+0x3bc>)
 8001b68:	f004 fb2c 	bl	80061c4 <HAL_GPIO_ReadPin>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	461a      	mov	r2, r3
 8001b70:	f107 030c 	add.w	r3, r7, #12
 8001b74:	705a      	strb	r2, [r3, #1]
		opt_buf[2] = HAL_GPIO_ReadPin(INPUT_OUTSIDE_1_GPIO_Port,INPUT_OUTSIDE_1_Pin);
 8001b76:	2102      	movs	r1, #2
 8001b78:	489b      	ldr	r0, [pc, #620]	; (8001de8 <StartControlTask+0x3c0>)
 8001b7a:	f004 fb23 	bl	80061c4 <HAL_GPIO_ReadPin>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	461a      	mov	r2, r3
 8001b82:	f107 030c 	add.w	r3, r7, #12
 8001b86:	709a      	strb	r2, [r3, #2]
		opt_buf[3] = HAL_GPIO_ReadPin(INPUT_OUTSIDE_2_GPIO_Port,INPUT_OUTSIDE_2_Pin);
 8001b88:	2101      	movs	r1, #1
 8001b8a:	4897      	ldr	r0, [pc, #604]	; (8001de8 <StartControlTask+0x3c0>)
 8001b8c:	f004 fb1a 	bl	80061c4 <HAL_GPIO_ReadPin>
 8001b90:	4603      	mov	r3, r0
 8001b92:	461a      	mov	r2, r3
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	70da      	strb	r2, [r3, #3]
		opt_buf[4] = HAL_GPIO_ReadPin(STM32_Conn_1_GPIO_Port,STM32_Conn_1_Pin);
 8001b9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b9e:	4892      	ldr	r0, [pc, #584]	; (8001de8 <StartControlTask+0x3c0>)
 8001ba0:	f004 fb10 	bl	80061c4 <HAL_GPIO_ReadPin>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	f107 030c 	add.w	r3, r7, #12
 8001bac:	711a      	strb	r2, [r3, #4]
		opt_buf[5] = HAL_GPIO_ReadPin(STM32_Conn_2_GPIO_Port,STM32_Conn_2_Pin);
 8001bae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bb2:	488d      	ldr	r0, [pc, #564]	; (8001de8 <StartControlTask+0x3c0>)
 8001bb4:	f004 fb06 	bl	80061c4 <HAL_GPIO_ReadPin>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	461a      	mov	r2, r3
 8001bbc:	f107 030c 	add.w	r3, r7, #12
 8001bc0:	715a      	strb	r2, [r3, #5]

/*---------------   ? ?  ? ---------------*/

		// ?  ?
		ServiceStringPars((string_t *) &datastring, &active);
 8001bc2:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4888      	ldr	r0, [pc, #544]	; (8001dec <StartControlTask+0x3c4>)
 8001bca:	f001 fdfd 	bl	80037c8 <ServiceStringPars>

		// ?  ? , ???   
		for(uint8_t i = 0; i < 4; i++){
 8001bce:	2300      	movs	r3, #0
 8001bd0:	f887 31f1 	strb.w	r3, [r7, #497]	; 0x1f1
 8001bd4:	e036      	b.n	8001c44 <StartControlTask+0x21c>
			if(active.RELE[i])
 8001bd6:	f897 31f1 	ldrb.w	r3, [r7, #497]	; 0x1f1
 8001bda:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bde:	4413      	add	r3, r2
 8001be0:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d014      	beq.n	8001c12 <StartControlTask+0x1ea>
				HAL_GPIO_WritePin(RELE_PORTS[i], RELE_PINS[i], GPIO_PIN_SET);
 8001be8:	f897 31f1 	ldrb.w	r3, [r7, #497]	; 0x1f1
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bf2:	4413      	add	r3, r2
 8001bf4:	f853 0c60 	ldr.w	r0, [r3, #-96]
 8001bf8:	f897 31f1 	ldrb.w	r3, [r7, #497]	; 0x1f1
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c02:	4413      	add	r3, r2
 8001c04:	f833 3c50 	ldrh.w	r3, [r3, #-80]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f004 faf2 	bl	80061f4 <HAL_GPIO_WritePin>
 8001c10:	e013      	b.n	8001c3a <StartControlTask+0x212>
			else
				HAL_GPIO_WritePin(RELE_PORTS[i], RELE_PINS[i], GPIO_PIN_RESET);
 8001c12:	f897 31f1 	ldrb.w	r3, [r7, #497]	; 0x1f1
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c1c:	4413      	add	r3, r2
 8001c1e:	f853 0c60 	ldr.w	r0, [r3, #-96]
 8001c22:	f897 31f1 	ldrb.w	r3, [r7, #497]	; 0x1f1
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c2c:	4413      	add	r3, r2
 8001c2e:	f833 3c50 	ldrh.w	r3, [r3, #-80]
 8001c32:	2200      	movs	r2, #0
 8001c34:	4619      	mov	r1, r3
 8001c36:	f004 fadd 	bl	80061f4 <HAL_GPIO_WritePin>
		for(uint8_t i = 0; i < 4; i++){
 8001c3a:	f897 31f1 	ldrb.w	r3, [r7, #497]	; 0x1f1
 8001c3e:	3301      	adds	r3, #1
 8001c40:	f887 31f1 	strb.w	r3, [r7, #497]	; 0x1f1
 8001c44:	f897 31f1 	ldrb.w	r3, [r7, #497]	; 0x1f1
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	d9c4      	bls.n	8001bd6 <StartControlTask+0x1ae>
//		xQueueSendToBack(myDispStatQueueHandle, &active.DISP, portMAX_DELAY);

/*-------------------------  ? --------------------------*/

		//   ?  (?  ??,    )
		for(uint8_t i = start_ctrl_string; i < start_serv_string; i++){
 8001c4c:	2395      	movs	r3, #149	; 0x95
 8001c4e:	f887 31f0 	strb.w	r3, [r7, #496]	; 0x1f0
 8001c52:	e290      	b.n	8002176 <StartControlTask+0x74e>
			switch (i){
 8001c54:	f897 31f0 	ldrb.w	r3, [r7, #496]	; 0x1f0
 8001c58:	3b96      	subs	r3, #150	; 0x96
 8001c5a:	2b04      	cmp	r3, #4
 8001c5c:	f200 8286 	bhi.w	800216c <StartControlTask+0x744>
 8001c60:	a201      	add	r2, pc, #4	; (adr r2, 8001c68 <StartControlTask+0x240>)
 8001c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c66:	bf00      	nop
 8001c68:	08001c7d 	.word	0x08001c7d
 8001c6c:	08001dbd 	.word	0x08001dbd
 8001c70:	08001f23 	.word	0x08001f23
 8001c74:	0800200f 	.word	0x0800200f
 8001c78:	08002087 	.word	0x08002087

		/*- - - - - - - -  _2_(/DC) - - - - - - - -*/
			case ctrl_string_2:

				RB_count = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	f887 31fd 	strb.w	r3, [r7, #509]	; 0x1fd

				//  , ? 
				for(uint8_t j = 0; j < strlen((const char *)&ctrl_template);j++){
 8001c82:	2300      	movs	r3, #0
 8001c84:	f887 31ef 	strb.w	r3, [r7, #495]	; 0x1ef
 8001c88:	e08c      	b.n	8001da4 <StartControlTask+0x37c>

					// ? ?  'R', ? ? (RB_COUNT  )
					if(ctrl_template[j] == (uint8_t)'R'){
 8001c8a:	f897 31ef 	ldrb.w	r3, [r7, #495]	; 0x1ef
 8001c8e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c92:	4413      	add	r3, r2
 8001c94:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001c98:	2b52      	cmp	r3, #82	; 0x52
 8001c9a:	d12f      	bne.n	8001cfc <StartControlTask+0x2d4>
						datastring[i].buf[j] = ctrl_template[j];
 8001c9c:	f897 31ef 	ldrb.w	r3, [r7, #495]	; 0x1ef
 8001ca0:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001ca4:	f897 11ef 	ldrb.w	r1, [r7, #495]	; 0x1ef
 8001ca8:	f507 7000 	add.w	r0, r7, #512	; 0x200
 8001cac:	4403      	add	r3, r0
 8001cae:	f813 4c28 	ldrb.w	r4, [r3, #-40]
 8001cb2:	484e      	ldr	r0, [pc, #312]	; (8001dec <StartControlTask+0x3c4>)
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	015b      	lsls	r3, r3, #5
 8001cb8:	4413      	add	r3, r2
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	4403      	add	r3, r0
 8001cbe:	440b      	add	r3, r1
 8001cc0:	4622      	mov	r2, r4
 8001cc2:	701a      	strb	r2, [r3, #0]
						datastring[i].buf[j+1] = active.RELE[RB_count] + 48; 	// + 48 - ? ? ? INT  CHAR
 8001cc4:	f897 31fd 	ldrb.w	r3, [r7, #509]	; 0x1fd
 8001cc8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ccc:	4413      	add	r3, r2
 8001cce:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001cd2:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001cd6:	f897 11ef 	ldrb.w	r1, [r7, #495]	; 0x1ef
 8001cda:	3101      	adds	r1, #1
 8001cdc:	3330      	adds	r3, #48	; 0x30
 8001cde:	b2dc      	uxtb	r4, r3
 8001ce0:	4842      	ldr	r0, [pc, #264]	; (8001dec <StartControlTask+0x3c4>)
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	015b      	lsls	r3, r3, #5
 8001ce6:	4413      	add	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	4403      	add	r3, r0
 8001cec:	440b      	add	r3, r1
 8001cee:	4622      	mov	r2, r4
 8001cf0:	701a      	strb	r2, [r3, #0]
						RB_count++;
 8001cf2:	f897 31fd 	ldrb.w	r3, [r7, #509]	; 0x1fd
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	f887 31fd 	strb.w	r3, [r7, #509]	; 0x1fd
					}

					// ? ? ?? "DC", ? ? DC
					if(ctrl_template[j] == (uint8_t)'D' && ctrl_template[j+1] == (uint8_t)'C'){
 8001cfc:	f897 31ef 	ldrb.w	r3, [r7, #495]	; 0x1ef
 8001d00:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d04:	4413      	add	r3, r2
 8001d06:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001d0a:	2b44      	cmp	r3, #68	; 0x44
 8001d0c:	d145      	bne.n	8001d9a <StartControlTask+0x372>
 8001d0e:	f897 31ef 	ldrb.w	r3, [r7, #495]	; 0x1ef
 8001d12:	3301      	adds	r3, #1
 8001d14:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d18:	4413      	add	r3, r2
 8001d1a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001d1e:	2b43      	cmp	r3, #67	; 0x43
 8001d20:	d13b      	bne.n	8001d9a <StartControlTask+0x372>
						datastring[i].buf[j] = ctrl_template[j];
 8001d22:	f897 31ef 	ldrb.w	r3, [r7, #495]	; 0x1ef
 8001d26:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001d2a:	f897 11ef 	ldrb.w	r1, [r7, #495]	; 0x1ef
 8001d2e:	f507 7000 	add.w	r0, r7, #512	; 0x200
 8001d32:	4403      	add	r3, r0
 8001d34:	f813 4c28 	ldrb.w	r4, [r3, #-40]
 8001d38:	482c      	ldr	r0, [pc, #176]	; (8001dec <StartControlTask+0x3c4>)
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	015b      	lsls	r3, r3, #5
 8001d3e:	4413      	add	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4403      	add	r3, r0
 8001d44:	440b      	add	r3, r1
 8001d46:	4622      	mov	r2, r4
 8001d48:	701a      	strb	r2, [r3, #0]
						datastring[i].buf[j+1] = ctrl_template[j+1];
 8001d4a:	f897 31ef 	ldrb.w	r3, [r7, #495]	; 0x1ef
 8001d4e:	3301      	adds	r3, #1
 8001d50:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001d54:	f897 11ef 	ldrb.w	r1, [r7, #495]	; 0x1ef
 8001d58:	3101      	adds	r1, #1
 8001d5a:	f507 7000 	add.w	r0, r7, #512	; 0x200
 8001d5e:	4403      	add	r3, r0
 8001d60:	f813 4c28 	ldrb.w	r4, [r3, #-40]
 8001d64:	4821      	ldr	r0, [pc, #132]	; (8001dec <StartControlTask+0x3c4>)
 8001d66:	4613      	mov	r3, r2
 8001d68:	015b      	lsls	r3, r3, #5
 8001d6a:	4413      	add	r3, r2
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	4403      	add	r3, r0
 8001d70:	440b      	add	r3, r1
 8001d72:	4622      	mov	r2, r4
 8001d74:	701a      	strb	r2, [r3, #0]
						datastring[i].buf[j+2] = active.DC + 48;				// + 48 - ? ? ? INT  CHAR
 8001d76:	f897 31bc 	ldrb.w	r3, [r7, #444]	; 0x1bc
 8001d7a:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001d7e:	f897 11ef 	ldrb.w	r1, [r7, #495]	; 0x1ef
 8001d82:	3102      	adds	r1, #2
 8001d84:	3330      	adds	r3, #48	; 0x30
 8001d86:	b2dc      	uxtb	r4, r3
 8001d88:	4818      	ldr	r0, [pc, #96]	; (8001dec <StartControlTask+0x3c4>)
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	015b      	lsls	r3, r3, #5
 8001d8e:	4413      	add	r3, r2
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	4403      	add	r3, r0
 8001d94:	440b      	add	r3, r1
 8001d96:	4622      	mov	r2, r4
 8001d98:	701a      	strb	r2, [r3, #0]
				for(uint8_t j = 0; j < strlen((const char *)&ctrl_template);j++){
 8001d9a:	f897 31ef 	ldrb.w	r3, [r7, #495]	; 0x1ef
 8001d9e:	3301      	adds	r3, #1
 8001da0:	f887 31ef 	strb.w	r3, [r7, #495]	; 0x1ef
 8001da4:	f897 41ef 	ldrb.w	r4, [r7, #495]	; 0x1ef
 8001da8:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fa0f 	bl	80001d0 <strlen>
 8001db2:	4603      	mov	r3, r0
 8001db4:	429c      	cmp	r4, r3
 8001db6:	f4ff af68 	bcc.w	8001c8a <StartControlTask+0x262>
					}
				}
				break;
 8001dba:	e1d7      	b.n	800216c <StartControlTask+0x744>

		/*- - - - - - - - -  _3_(?) - - - - - - - -*/
			case ctrl_string_3:

				RB_count = 0;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	f887 31fd 	strb.w	r3, [r7, #509]	; 0x1fd

				//  , ? 
				for(uint8_t j = 0; j < strlen((const char *)&but_template);j++){
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	f887 31ee 	strb.w	r3, [r7, #494]	; 0x1ee
 8001dc8:	e09f      	b.n	8001f0a <StartControlTask+0x4e2>
 8001dca:	bf00      	nop
 8001dcc:	0800ea70 	.word	0x0800ea70
 8001dd0:	0800ea7c 	.word	0x0800ea7c
 8001dd4:	0800ea88 	.word	0x0800ea88
 8001dd8:	0800ea90 	.word	0x0800ea90
 8001ddc:	20006b28 	.word	0x20006b28
 8001de0:	40020000 	.word	0x40020000
 8001de4:	40020800 	.word	0x40020800
 8001de8:	40021000 	.word	0x40021000
 8001dec:	20006b2c 	.word	0x20006b2c

					// ? ?  'B', ? ?  ? ? 
					if(but_template[j] == (uint8_t)'B'){
 8001df0:	f897 31ee 	ldrb.w	r3, [r7, #494]	; 0x1ee
 8001df4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001df8:	4413      	add	r3, r2
 8001dfa:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001dfe:	2b42      	cmp	r3, #66	; 0x42
 8001e00:	d12f      	bne.n	8001e62 <StartControlTask+0x43a>
						datastring[i].buf[j] = but_template[j];
 8001e02:	f897 31ee 	ldrb.w	r3, [r7, #494]	; 0x1ee
 8001e06:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001e0a:	f897 11ee 	ldrb.w	r1, [r7, #494]	; 0x1ee
 8001e0e:	f507 7000 	add.w	r0, r7, #512	; 0x200
 8001e12:	4403      	add	r3, r0
 8001e14:	f813 4c34 	ldrb.w	r4, [r3, #-52]
 8001e18:	48be      	ldr	r0, [pc, #760]	; (8002114 <StartControlTask+0x6ec>)
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	015b      	lsls	r3, r3, #5
 8001e1e:	4413      	add	r3, r2
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	4403      	add	r3, r0
 8001e24:	440b      	add	r3, r1
 8001e26:	4622      	mov	r2, r4
 8001e28:	701a      	strb	r2, [r3, #0]
						datastring[i].buf[j+1] = but_buf[RB_count] + 48;		// + 48 - ? ? ? INT  CHAR
 8001e2a:	f897 31fd 	ldrb.w	r3, [r7, #509]	; 0x1fd
 8001e2e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e32:	4413      	add	r3, r2
 8001e34:	f813 3c68 	ldrb.w	r3, [r3, #-104]
 8001e38:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001e3c:	f897 11ee 	ldrb.w	r1, [r7, #494]	; 0x1ee
 8001e40:	3101      	adds	r1, #1
 8001e42:	3330      	adds	r3, #48	; 0x30
 8001e44:	b2dc      	uxtb	r4, r3
 8001e46:	48b3      	ldr	r0, [pc, #716]	; (8002114 <StartControlTask+0x6ec>)
 8001e48:	4613      	mov	r3, r2
 8001e4a:	015b      	lsls	r3, r3, #5
 8001e4c:	4413      	add	r3, r2
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	4403      	add	r3, r0
 8001e52:	440b      	add	r3, r1
 8001e54:	4622      	mov	r2, r4
 8001e56:	701a      	strb	r2, [r3, #0]
						RB_count++;
 8001e58:	f897 31fd 	ldrb.w	r3, [r7, #509]	; 0x1fd
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	f887 31fd 	strb.w	r3, [r7, #509]	; 0x1fd
					}
					// ? ? ?? "PB", ? ? ? ?
					if(but_template[j] == (uint8_t)'P' && but_template[j+1] == (uint8_t)'B'){
 8001e62:	f897 31ee 	ldrb.w	r3, [r7, #494]	; 0x1ee
 8001e66:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e6a:	4413      	add	r3, r2
 8001e6c:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001e70:	2b50      	cmp	r3, #80	; 0x50
 8001e72:	d145      	bne.n	8001f00 <StartControlTask+0x4d8>
 8001e74:	f897 31ee 	ldrb.w	r3, [r7, #494]	; 0x1ee
 8001e78:	3301      	adds	r3, #1
 8001e7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e7e:	4413      	add	r3, r2
 8001e80:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001e84:	2b42      	cmp	r3, #66	; 0x42
 8001e86:	d13b      	bne.n	8001f00 <StartControlTask+0x4d8>
						datastring[i].buf[j] = but_template[j];
 8001e88:	f897 31ee 	ldrb.w	r3, [r7, #494]	; 0x1ee
 8001e8c:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001e90:	f897 11ee 	ldrb.w	r1, [r7, #494]	; 0x1ee
 8001e94:	f507 7000 	add.w	r0, r7, #512	; 0x200
 8001e98:	4403      	add	r3, r0
 8001e9a:	f813 4c34 	ldrb.w	r4, [r3, #-52]
 8001e9e:	489d      	ldr	r0, [pc, #628]	; (8002114 <StartControlTask+0x6ec>)
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	015b      	lsls	r3, r3, #5
 8001ea4:	4413      	add	r3, r2
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	4403      	add	r3, r0
 8001eaa:	440b      	add	r3, r1
 8001eac:	4622      	mov	r2, r4
 8001eae:	701a      	strb	r2, [r3, #0]
						datastring[i].buf[j+1] = but_template[j+1];
 8001eb0:	f897 31ee 	ldrb.w	r3, [r7, #494]	; 0x1ee
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001eba:	f897 11ee 	ldrb.w	r1, [r7, #494]	; 0x1ee
 8001ebe:	3101      	adds	r1, #1
 8001ec0:	f507 7000 	add.w	r0, r7, #512	; 0x200
 8001ec4:	4403      	add	r3, r0
 8001ec6:	f813 4c34 	ldrb.w	r4, [r3, #-52]
 8001eca:	4892      	ldr	r0, [pc, #584]	; (8002114 <StartControlTask+0x6ec>)
 8001ecc:	4613      	mov	r3, r2
 8001ece:	015b      	lsls	r3, r3, #5
 8001ed0:	4413      	add	r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	4403      	add	r3, r0
 8001ed6:	440b      	add	r3, r1
 8001ed8:	4622      	mov	r2, r4
 8001eda:	701a      	strb	r2, [r3, #0]
						datastring[i].buf[j+2] = but_buf[3] + 48;		// + 48 - ? ? ? INT  CHAR
 8001edc:	f897 319b 	ldrb.w	r3, [r7, #411]	; 0x19b
 8001ee0:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001ee4:	f897 11ee 	ldrb.w	r1, [r7, #494]	; 0x1ee
 8001ee8:	3102      	adds	r1, #2
 8001eea:	3330      	adds	r3, #48	; 0x30
 8001eec:	b2dc      	uxtb	r4, r3
 8001eee:	4889      	ldr	r0, [pc, #548]	; (8002114 <StartControlTask+0x6ec>)
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	015b      	lsls	r3, r3, #5
 8001ef4:	4413      	add	r3, r2
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	4403      	add	r3, r0
 8001efa:	440b      	add	r3, r1
 8001efc:	4622      	mov	r2, r4
 8001efe:	701a      	strb	r2, [r3, #0]
				for(uint8_t j = 0; j < strlen((const char *)&but_template);j++){
 8001f00:	f897 31ee 	ldrb.w	r3, [r7, #494]	; 0x1ee
 8001f04:	3301      	adds	r3, #1
 8001f06:	f887 31ee 	strb.w	r3, [r7, #494]	; 0x1ee
 8001f0a:	f897 41ee 	ldrb.w	r4, [r7, #494]	; 0x1ee
 8001f0e:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7fe f95c 	bl	80001d0 <strlen>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	429c      	cmp	r4, r3
 8001f1c:	f4ff af68 	bcc.w	8001df0 <StartControlTask+0x3c8>
//						RB_count++;
					}
				}
				break;
 8001f20:	e124      	b.n	800216c <StartControlTask+0x744>

		/*- - - - - - - - _4_() - - - - - - -*/
			case ctrl_string_4:

				//  ? = 1 - (  ?)
				datastring[i].status = 1;
 8001f22:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001f26:	497b      	ldr	r1, [pc, #492]	; (8002114 <StartControlTask+0x6ec>)
 8001f28:	4613      	mov	r3, r2
 8001f2a:	015b      	lsls	r3, r3, #5
 8001f2c:	4413      	add	r3, r2
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	440b      	add	r3, r1
 8001f32:	333d      	adds	r3, #61	; 0x3d
 8001f34:	2201      	movs	r2, #1
 8001f36:	701a      	strb	r2, [r3, #0]
				adc_count = 0;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
				adc_str_count = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2

				// ?     
				while(adc_count < 5){
 8001f44:	e05e      	b.n	8002004 <StartControlTask+0x5dc>

					// ?  
					datastring[i].buf[adc_str_count] = (uint8_t)'T';
 8001f46:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001f4a:	f897 11f2 	ldrb.w	r1, [r7, #498]	; 0x1f2
 8001f4e:	4871      	ldr	r0, [pc, #452]	; (8002114 <StartControlTask+0x6ec>)
 8001f50:	4613      	mov	r3, r2
 8001f52:	015b      	lsls	r3, r3, #5
 8001f54:	4413      	add	r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	4403      	add	r3, r0
 8001f5a:	440b      	add	r3, r1
 8001f5c:	2254      	movs	r2, #84	; 0x54
 8001f5e:	701a      	strb	r2, [r3, #0]

					adc_str_count++;
 8001f60:	f897 31f2 	ldrb.w	r3, [r7, #498]	; 0x1f2
 8001f64:	3301      	adds	r3, #1
 8001f66:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2

					// ? ? ?  STM, ?   ?
					// ? ?  
					// ?  ? ? 
					if(!adc_count){
 8001f6a:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d10d      	bne.n	8001f8e <StartControlTask+0x566>
						itoa(TemperatureGetData(ADC_val[0]),(char *)&ADC_char,10);
 8001f72:	4b69      	ldr	r3, [pc, #420]	; (8002118 <StartControlTask+0x6f0>)
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f000 fd34 	bl	80029e4 <TemperatureGetData>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f107 0320 	add.w	r3, r7, #32
 8001f84:	220a      	movs	r2, #10
 8001f86:	4619      	mov	r1, r3
 8001f88:	f00a fca4 	bl	800c8d4 <itoa>
 8001f8c:	e00b      	b.n	8001fa6 <StartControlTask+0x57e>
					}
					else itoa(ADC_val[adc_count],(char *)&ADC_char,10);
 8001f8e:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001f92:	4a61      	ldr	r2, [pc, #388]	; (8002118 <StartControlTask+0x6f0>)
 8001f94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f107 0320 	add.w	r3, r7, #32
 8001f9e:	220a      	movs	r2, #10
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	f00a fc97 	bl	800c8d4 <itoa>

					// ?  ? /  
					for(uint8_t j = 0; j < strlen((const char*)&ADC_char); j++){
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	f887 31ed 	strb.w	r3, [r7, #493]	; 0x1ed
 8001fac:	e01b      	b.n	8001fe6 <StartControlTask+0x5be>
						datastring[i].buf[adc_str_count] = ADC_char[j];
 8001fae:	f897 31ed 	ldrb.w	r3, [r7, #493]	; 0x1ed
 8001fb2:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8001fb6:	f897 11f2 	ldrb.w	r1, [r7, #498]	; 0x1f2
 8001fba:	f107 0020 	add.w	r0, r7, #32
 8001fbe:	5cc4      	ldrb	r4, [r0, r3]
 8001fc0:	4854      	ldr	r0, [pc, #336]	; (8002114 <StartControlTask+0x6ec>)
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	015b      	lsls	r3, r3, #5
 8001fc6:	4413      	add	r3, r2
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	4403      	add	r3, r0
 8001fcc:	440b      	add	r3, r1
 8001fce:	4622      	mov	r2, r4
 8001fd0:	701a      	strb	r2, [r3, #0]
						adc_str_count++;
 8001fd2:	f897 31f2 	ldrb.w	r3, [r7, #498]	; 0x1f2
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2
					for(uint8_t j = 0; j < strlen((const char*)&ADC_char); j++){
 8001fdc:	f897 31ed 	ldrb.w	r3, [r7, #493]	; 0x1ed
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	f887 31ed 	strb.w	r3, [r7, #493]	; 0x1ed
 8001fe6:	f897 41ed 	ldrb.w	r4, [r7, #493]	; 0x1ed
 8001fea:	f107 0320 	add.w	r3, r7, #32
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe f8ee 	bl	80001d0 <strlen>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	429c      	cmp	r4, r3
 8001ff8:	d3d9      	bcc.n	8001fae <StartControlTask+0x586>
					}
					adc_count++;
 8001ffa:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001ffe:	3301      	adds	r3, #1
 8002000:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
				while(adc_count < 5){
 8002004:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8002008:	2b04      	cmp	r3, #4
 800200a:	d99c      	bls.n	8001f46 <StartControlTask+0x51e>
				}
				break;
 800200c:	e0ae      	b.n	800216c <StartControlTask+0x744>

			/*- - - - - - - - - _5_() - - - - - - - -*/
				case ctrl_string_5:

					adc_count = 0;
 800200e:	2300      	movs	r3, #0
 8002010:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
					adc_str_count = 0;
 8002014:	2300      	movs	r3, #0
 8002016:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2

					while(adc_str_count < 6){
 800201a:	e02f      	b.n	800207c <StartControlTask+0x654>
						datastring[i].buf[adc_count] = (uint8_t)'O';
 800201c:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8002020:	f897 11f3 	ldrb.w	r1, [r7, #499]	; 0x1f3
 8002024:	483b      	ldr	r0, [pc, #236]	; (8002114 <StartControlTask+0x6ec>)
 8002026:	4613      	mov	r3, r2
 8002028:	015b      	lsls	r3, r3, #5
 800202a:	4413      	add	r3, r2
 800202c:	005b      	lsls	r3, r3, #1
 800202e:	4403      	add	r3, r0
 8002030:	440b      	add	r3, r1
 8002032:	224f      	movs	r2, #79	; 0x4f
 8002034:	701a      	strb	r2, [r3, #0]
						adc_count++;
 8002036:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 800203a:	3301      	adds	r3, #1
 800203c:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
						datastring[i].buf[adc_count] = opt_buf[adc_str_count] + 48;
 8002040:	f897 31f2 	ldrb.w	r3, [r7, #498]	; 0x1f2
 8002044:	f107 020c 	add.w	r2, r7, #12
 8002048:	5cd3      	ldrb	r3, [r2, r3]
 800204a:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 800204e:	f897 11f3 	ldrb.w	r1, [r7, #499]	; 0x1f3
 8002052:	3330      	adds	r3, #48	; 0x30
 8002054:	b2dc      	uxtb	r4, r3
 8002056:	482f      	ldr	r0, [pc, #188]	; (8002114 <StartControlTask+0x6ec>)
 8002058:	4613      	mov	r3, r2
 800205a:	015b      	lsls	r3, r3, #5
 800205c:	4413      	add	r3, r2
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	4403      	add	r3, r0
 8002062:	440b      	add	r3, r1
 8002064:	4622      	mov	r2, r4
 8002066:	701a      	strb	r2, [r3, #0]
						adc_count++;
 8002068:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 800206c:	3301      	adds	r3, #1
 800206e:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
						adc_str_count++;
 8002072:	f897 31f2 	ldrb.w	r3, [r7, #498]	; 0x1f2
 8002076:	3301      	adds	r3, #1
 8002078:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2
					while(adc_str_count < 6){
 800207c:	f897 31f2 	ldrb.w	r3, [r7, #498]	; 0x1f2
 8002080:	2b05      	cmp	r3, #5
 8002082:	d9cb      	bls.n	800201c <StartControlTask+0x5f4>
					}
					break;
 8002084:	e072      	b.n	800216c <StartControlTask+0x744>
			/*- - - - - - - - - _6_(UP_time) - - - - - - - -*/
				case ctrl_string_6:
					adc_count = 0;
 8002086:	2300      	movs	r3, #0
 8002088:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
					datastring[i].buf[adc_count] = (uint8_t)'U';
 800208c:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8002090:	f897 11f3 	ldrb.w	r1, [r7, #499]	; 0x1f3
 8002094:	481f      	ldr	r0, [pc, #124]	; (8002114 <StartControlTask+0x6ec>)
 8002096:	4613      	mov	r3, r2
 8002098:	015b      	lsls	r3, r3, #5
 800209a:	4413      	add	r3, r2
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	4403      	add	r3, r0
 80020a0:	440b      	add	r3, r1
 80020a2:	2255      	movs	r2, #85	; 0x55
 80020a4:	701a      	strb	r2, [r3, #0]
					adc_count++;
 80020a6:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 80020aa:	3301      	adds	r3, #1
 80020ac:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
					datastring[i].buf[adc_count] = (uint8_t)'P';
 80020b0:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 80020b4:	f897 11f3 	ldrb.w	r1, [r7, #499]	; 0x1f3
 80020b8:	4816      	ldr	r0, [pc, #88]	; (8002114 <StartControlTask+0x6ec>)
 80020ba:	4613      	mov	r3, r2
 80020bc:	015b      	lsls	r3, r3, #5
 80020be:	4413      	add	r3, r2
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	4403      	add	r3, r0
 80020c4:	440b      	add	r3, r1
 80020c6:	2250      	movs	r2, #80	; 0x50
 80020c8:	701a      	strb	r2, [r3, #0]
					adc_count++;
 80020ca:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 80020ce:	3301      	adds	r3, #1
 80020d0:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
					datastring[i].buf[adc_count] = (uint8_t)'T';
 80020d4:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 80020d8:	f897 11f3 	ldrb.w	r1, [r7, #499]	; 0x1f3
 80020dc:	480d      	ldr	r0, [pc, #52]	; (8002114 <StartControlTask+0x6ec>)
 80020de:	4613      	mov	r3, r2
 80020e0:	015b      	lsls	r3, r3, #5
 80020e2:	4413      	add	r3, r2
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	4403      	add	r3, r0
 80020e8:	440b      	add	r3, r1
 80020ea:	2254      	movs	r2, #84	; 0x54
 80020ec:	701a      	strb	r2, [r3, #0]
					adc_count++;
 80020ee:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 80020f2:	3301      	adds	r3, #1
 80020f4:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3

					itoa(uptime_tick,up_time_char,10);
 80020f8:	4b08      	ldr	r3, [pc, #32]	; (800211c <StartControlTask+0x6f4>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4618      	mov	r0, r3
 80020fe:	f107 0314 	add.w	r3, r7, #20
 8002102:	220a      	movs	r2, #10
 8002104:	4619      	mov	r1, r3
 8002106:	f00a fbe5 	bl	800c8d4 <itoa>

					for(uint8_t j = 0; j < strlen(up_time_char); j++){
 800210a:	2300      	movs	r3, #0
 800210c:	f887 31ec 	strb.w	r3, [r7, #492]	; 0x1ec
 8002110:	e022      	b.n	8002158 <StartControlTask+0x730>
 8002112:	bf00      	nop
 8002114:	20006b2c 	.word	0x20006b2c
 8002118:	20006b18 	.word	0x20006b18
 800211c:	20001278 	.word	0x20001278
						datastring[i].buf[adc_count] = up_time_char[j];
 8002120:	f897 31ec 	ldrb.w	r3, [r7, #492]	; 0x1ec
 8002124:	f897 21f0 	ldrb.w	r2, [r7, #496]	; 0x1f0
 8002128:	f897 11f3 	ldrb.w	r1, [r7, #499]	; 0x1f3
 800212c:	f107 0014 	add.w	r0, r7, #20
 8002130:	5cc4      	ldrb	r4, [r0, r3]
 8002132:	48c2      	ldr	r0, [pc, #776]	; (800243c <StartControlTask+0xa14>)
 8002134:	4613      	mov	r3, r2
 8002136:	015b      	lsls	r3, r3, #5
 8002138:	4413      	add	r3, r2
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	4403      	add	r3, r0
 800213e:	440b      	add	r3, r1
 8002140:	4622      	mov	r2, r4
 8002142:	701a      	strb	r2, [r3, #0]
						adc_count++;
 8002144:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8002148:	3301      	adds	r3, #1
 800214a:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
					for(uint8_t j = 0; j < strlen(up_time_char); j++){
 800214e:	f897 31ec 	ldrb.w	r3, [r7, #492]	; 0x1ec
 8002152:	3301      	adds	r3, #1
 8002154:	f887 31ec 	strb.w	r3, [r7, #492]	; 0x1ec
 8002158:	f897 41ec 	ldrb.w	r4, [r7, #492]	; 0x1ec
 800215c:	f107 0314 	add.w	r3, r7, #20
 8002160:	4618      	mov	r0, r3
 8002162:	f7fe f835 	bl	80001d0 <strlen>
 8002166:	4603      	mov	r3, r0
 8002168:	429c      	cmp	r4, r3
 800216a:	d3d9      	bcc.n	8002120 <StartControlTask+0x6f8>
		for(uint8_t i = start_ctrl_string; i < start_serv_string; i++){
 800216c:	f897 31f0 	ldrb.w	r3, [r7, #496]	; 0x1f0
 8002170:	3301      	adds	r3, #1
 8002172:	f887 31f0 	strb.w	r3, [r7, #496]	; 0x1f0
 8002176:	f897 31f0 	ldrb.w	r3, [r7, #496]	; 0x1f0
 800217a:	2b9a      	cmp	r3, #154	; 0x9a
 800217c:	f67f ad6a 	bls.w	8001c54 <StartControlTask+0x22c>
					}
			}
		}

/*-------------------- ? ?  ? ----------------------*/
		sB_pointer = 0;
 8002180:	2300      	movs	r3, #0
 8002182:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa

		//     ? ?  ??   
		sendBuf[sB_pointer] = 'P';
 8002186:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 800218a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800218e:	2150      	movs	r1, #80	; 0x50
 8002190:	54d1      	strb	r1, [r2, r3]
		sB_pointer++;
 8002192:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 8002196:	3301      	adds	r3, #1
 8002198:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa
		sendBuf[sB_pointer] = 'S';
 800219c:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80021a0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80021a4:	2153      	movs	r1, #83	; 0x53
 80021a6:	54d1      	strb	r1, [r2, r3]
		sB_pointer++;
 80021a8:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80021ac:	3301      	adds	r3, #1
 80021ae:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa
		sendBuf[sB_pointer] = 'D';
 80021b2:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80021b6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80021ba:	2144      	movs	r1, #68	; 0x44
 80021bc:	54d1      	strb	r1, [r2, r3]
		sB_pointer++;
 80021be:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80021c2:	3301      	adds	r3, #1
 80021c4:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa
		sendBuf[sB_pointer] = ';';
 80021c8:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80021cc:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80021d0:	213b      	movs	r1, #59	; 0x3b
 80021d2:	54d1      	strb	r1, [r2, r3]
		sB_pointer++;
 80021d4:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80021d8:	3301      	adds	r3, #1
 80021da:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa

		crc_count = 0;
 80021de:	2300      	movs	r3, #0
 80021e0:	f8a7 31fe 	strh.w	r3, [r7, #510]	; 0x1fe

		// ? ?     ? ? ?   
		for(uint8_t i = start_ctrl_string; i < start_serv_string; i++){
 80021e4:	2395      	movs	r3, #149	; 0x95
 80021e6:	f887 31eb 	strb.w	r3, [r7, #491]	; 0x1eb
 80021ea:	e079      	b.n	80022e0 <StartControlTask+0x8b8>
			sB_counter = 0;
 80021ec:	2300      	movs	r3, #0
 80021ee:	f887 31f9 	strb.w	r3, [r7, #505]	; 0x1f9

			// ? , . ? ? 2- ?,    
			// ?  ?, ?  0
			sendBuf[sB_pointer] = '0';
 80021f2:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80021f6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80021fa:	2130      	movs	r1, #48	; 0x30
 80021fc:	54d1      	strb	r1, [r2, r3]

			//  ? ? ? ?   CRC
			crc_count++;
 80021fe:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	; 0x1fe
 8002202:	3301      	adds	r3, #1
 8002204:	f8a7 31fe 	strh.w	r3, [r7, #510]	; 0x1fe


			sB_pointer++;
 8002208:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 800220c:	3301      	adds	r3, #1
 800220e:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa

			// ?  ?, ?  1 ?  4
			sendBuf[sB_pointer] = (i - start_ctrl_string + 1) + 48; 		// + 48 - ? ? INT  CHAR
 8002212:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 8002216:	f897 21eb 	ldrb.w	r2, [r7, #491]	; 0x1eb
 800221a:	3a64      	subs	r2, #100	; 0x64
 800221c:	b2d1      	uxtb	r1, r2
 800221e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002222:	54d1      	strb	r1, [r2, r3]
			crc_count++;
 8002224:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	; 0x1fe
 8002228:	3301      	adds	r3, #1
 800222a:	f8a7 31fe 	strh.w	r3, [r7, #510]	; 0x1fe
			sB_pointer++;
 800222e:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 8002232:	3301      	adds	r3, #1
 8002234:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa

			//   ? ? ';'
			sendBuf[sB_pointer] = ';';
 8002238:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 800223c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002240:	213b      	movs	r1, #59	; 0x3b
 8002242:	54d1      	strb	r1, [r2, r3]
			crc_count++;
 8002244:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	; 0x1fe
 8002248:	3301      	adds	r3, #1
 800224a:	f8a7 31fe 	strh.w	r3, [r7, #510]	; 0x1fe
			sB_pointer++;
 800224e:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 8002252:	3301      	adds	r3, #1
 8002254:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa

			//   ? ? ? ?,    ?
			while(datastring[i].buf[sB_counter] != '\0'){
 8002258:	e01f      	b.n	800229a <StartControlTask+0x872>
				sendBuf[sB_pointer] = datastring[i].buf[sB_counter];
 800225a:	f897 21eb 	ldrb.w	r2, [r7, #491]	; 0x1eb
 800225e:	f897 01f9 	ldrb.w	r0, [r7, #505]	; 0x1f9
 8002262:	f8b7 11fa 	ldrh.w	r1, [r7, #506]	; 0x1fa
 8002266:	4c75      	ldr	r4, [pc, #468]	; (800243c <StartControlTask+0xa14>)
 8002268:	4613      	mov	r3, r2
 800226a:	015b      	lsls	r3, r3, #5
 800226c:	4413      	add	r3, r2
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	4423      	add	r3, r4
 8002272:	4403      	add	r3, r0
 8002274:	781a      	ldrb	r2, [r3, #0]
 8002276:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800227a:	545a      	strb	r2, [r3, r1]
				crc_count++;
 800227c:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	; 0x1fe
 8002280:	3301      	adds	r3, #1
 8002282:	f8a7 31fe 	strh.w	r3, [r7, #510]	; 0x1fe
				sB_counter++;
 8002286:	f897 31f9 	ldrb.w	r3, [r7, #505]	; 0x1f9
 800228a:	3301      	adds	r3, #1
 800228c:	f887 31f9 	strb.w	r3, [r7, #505]	; 0x1f9
				sB_pointer++;
 8002290:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 8002294:	3301      	adds	r3, #1
 8002296:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa
			while(datastring[i].buf[sB_counter] != '\0'){
 800229a:	f897 21eb 	ldrb.w	r2, [r7, #491]	; 0x1eb
 800229e:	f897 11f9 	ldrb.w	r1, [r7, #505]	; 0x1f9
 80022a2:	4866      	ldr	r0, [pc, #408]	; (800243c <StartControlTask+0xa14>)
 80022a4:	4613      	mov	r3, r2
 80022a6:	015b      	lsls	r3, r3, #5
 80022a8:	4413      	add	r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4403      	add	r3, r0
 80022ae:	440b      	add	r3, r1
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1d1      	bne.n	800225a <StartControlTask+0x832>
			}

			//    ';'
			sendBuf[sB_pointer] = ';';
 80022b6:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80022ba:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80022be:	213b      	movs	r1, #59	; 0x3b
 80022c0:	54d1      	strb	r1, [r2, r3]
			crc_count++;
 80022c2:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	; 0x1fe
 80022c6:	3301      	adds	r3, #1
 80022c8:	f8a7 31fe 	strh.w	r3, [r7, #510]	; 0x1fe
			sB_pointer++;
 80022cc:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80022d0:	3301      	adds	r3, #1
 80022d2:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa
		for(uint8_t i = start_ctrl_string; i < start_serv_string; i++){
 80022d6:	f897 31eb 	ldrb.w	r3, [r7, #491]	; 0x1eb
 80022da:	3301      	adds	r3, #1
 80022dc:	f887 31eb 	strb.w	r3, [r7, #491]	; 0x1eb
 80022e0:	f897 31eb 	ldrb.w	r3, [r7, #491]	; 0x1eb
 80022e4:	2b9a      	cmp	r3, #154	; 0x9a
 80022e6:	d981      	bls.n	80021ec <StartControlTask+0x7c4>
		}

		//   ? ?,  ? ?  "CRC"
		sendBuf[sB_pointer] = 'C';
 80022e8:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80022ec:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80022f0:	2143      	movs	r1, #67	; 0x43
 80022f2:	54d1      	strb	r1, [r2, r3]
		sB_pointer++;
 80022f4:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80022f8:	3301      	adds	r3, #1
 80022fa:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa
		sendBuf[sB_pointer] = 'R';
 80022fe:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 8002302:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002306:	2152      	movs	r1, #82	; 0x52
 8002308:	54d1      	strb	r1, [r2, r3]
		sB_pointer++;
 800230a:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 800230e:	3301      	adds	r3, #1
 8002310:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa
		sendBuf[sB_pointer] = 'C';
 8002314:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 8002318:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800231c:	2143      	movs	r1, #67	; 0x43
 800231e:	54d1      	strb	r1, [r2, r3]
		sB_pointer++;
 8002320:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 8002324:	3301      	adds	r3, #1
 8002326:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa
		sendBuf[sB_pointer] = ';';
 800232a:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 800232e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002332:	213b      	movs	r1, #59	; 0x3b
 8002334:	54d1      	strb	r1, [r2, r3]
		sB_pointer++;
 8002336:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 800233a:	3301      	adds	r3, #1
 800233c:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa

		// ? CRC32
		// *_  CRC32     ?  
		// 	  ?  ,   ,   4 ? "PSD;"
		//	? ?  "RC", . ? ? ? crc_count
		crc32 = Crc32((const unsigned char *) &sendBuf + 4, crc_count);
 8002340:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002344:	3304      	adds	r3, #4
 8002346:	f8b7 21fe 	ldrh.w	r2, [r7, #510]	; 0x1fe
 800234a:	4611      	mov	r1, r2
 800234c:	4618      	mov	r0, r3
 800234e:	f7fe fd99 	bl	8000e84 <Crc32>
 8002352:	4603      	mov	r3, r0
 8002354:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4

		// ? ? RC32   ( HEX)
		itoa(crc32, (char *) &crc_hex_buf, 16);
 8002358:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 800235c:	2210      	movs	r2, #16
 800235e:	4619      	mov	r1, r3
 8002360:	f8d7 01e4 	ldr.w	r0, [r7, #484]	; 0x1e4
 8002364:	f00a fab6 	bl	800c8d4 <itoa>

		// ? ?  ? CRC32
		for(uint8_t i = 0; i < strlen((const char *) &crc_hex_buf); i++){
 8002368:	2300      	movs	r3, #0
 800236a:	f887 31ea 	strb.w	r3, [r7, #490]	; 0x1ea
 800236e:	e01a      	b.n	80023a6 <StartControlTask+0x97e>

			// . itoa ?  HEX ? ? ,  ?  ?. _ BigLatter()
			sendBuf[sB_pointer] = BigLatter(crc_hex_buf[i]);
 8002370:	f897 31ea 	ldrb.w	r3, [r7, #490]	; 0x1ea
 8002374:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002378:	4413      	add	r3, r2
 800237a:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 800237e:	f8b7 41fa 	ldrh.w	r4, [r7, #506]	; 0x1fa
 8002382:	4618      	mov	r0, r3
 8002384:	f000 fb02 	bl	800298c <BigLatter>
 8002388:	4603      	mov	r3, r0
 800238a:	461a      	mov	r2, r3
 800238c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002390:	551a      	strb	r2, [r3, r4]
			sB_pointer++;
 8002392:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 8002396:	3301      	adds	r3, #1
 8002398:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa
		for(uint8_t i = 0; i < strlen((const char *) &crc_hex_buf); i++){
 800239c:	f897 31ea 	ldrb.w	r3, [r7, #490]	; 0x1ea
 80023a0:	3301      	adds	r3, #1
 80023a2:	f887 31ea 	strb.w	r3, [r7, #490]	; 0x1ea
 80023a6:	f897 41ea 	ldrb.w	r4, [r7, #490]	; 0x1ea
 80023aa:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fd ff0e 	bl	80001d0 <strlen>
 80023b4:	4603      	mov	r3, r0
 80023b6:	429c      	cmp	r4, r3
 80023b8:	d3da      	bcc.n	8002370 <StartControlTask+0x948>
		}

		//   ';'
		sendBuf[sB_pointer] = ';';
 80023ba:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80023be:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80023c2:	213b      	movs	r1, #59	; 0x3b
 80023c4:	54d1      	strb	r1, [r2, r3]
		sB_pointer++;
 80023c6:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 80023ca:	3301      	adds	r3, #1
 80023cc:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa

		//  
		if(HAL_GetTick() - transmit_timer > transmit_time){
 80023d0:	f002 fab0 	bl	8004934 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80023e0:	d90c      	bls.n	80023fc <StartControlTask+0x9d4>
			transmit_timer = HAL_GetTick();
 80023e2:	f002 faa7 	bl	8004934 <HAL_GetTick>
 80023e6:	f8c7 01f4 	str.w	r0, [r7, #500]	; 0x1f4
			HAL_UART_Transmit(&huart3,(uint8_t *) &sendBuf, sB_pointer, 0xFFFF); //  ?
 80023ea:	f8b7 21fa 	ldrh.w	r2, [r7, #506]	; 0x1fa
 80023ee:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80023f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023f6:	4812      	ldr	r0, [pc, #72]	; (8002440 <StartControlTask+0xa18>)
 80023f8:	f005 fa6f 	bl	80078da <HAL_UART_Transmit>
		}


/*------------  ? ? ? ?? FLASH --------------*/
		if(but_buf[3] && (HAL_GetTick() - power_butthold > OFF_delay)){
 80023fc:	f897 319b 	ldrb.w	r3, [r7, #411]	; 0x19b
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00f      	beq.n	8002424 <StartControlTask+0x9fc>
 8002404:	f002 fa96 	bl	8004934 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002414:	4293      	cmp	r3, r2
 8002416:	d905      	bls.n	8002424 <StartControlTask+0x9fc>
			PowerOFF(&active.DISP);												//  ?
 8002418:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800241c:	3305      	adds	r3, #5
 800241e:	4618      	mov	r0, r3
 8002420:	f000 f99c 	bl	800275c <PowerOFF>
		}

		if(but_buf[2]) FlashWriteStart();										//   (  )
 8002424:	f897 319a 	ldrb.w	r3, [r7, #410]	; 0x19a
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <StartControlTask+0xa08>
 800242c:	f000 faa6 	bl	800297c <FlashWriteStart>



		osDelay(50);
 8002430:	2032      	movs	r0, #50	; 0x32
 8002432:	f008 f9d7 	bl	800a7e4 <osDelay>
		xQueueReceive(myCursorQueueHandle,&cursor, 10);
 8002436:	f7ff bb52 	b.w	8001ade <StartControlTask+0xb6>
 800243a:	bf00      	nop
 800243c:	20006b2c 	.word	0x20006b2c
 8002440:	20009768 	.word	0x20009768

08002444 <StartLEDsTask>:
 *				 	   ?		  		   *
 *														   *
 * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
/* USER CODE END Header_StartLEDsTask */
void StartLEDsTask(void const * argument)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b0a8      	sub	sp, #160	; 0xa0
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLEDsTask */
	RGB_status RGB[3];											// RGB  ? ?

	// ? ? ?  ?
	//    *?  const,    ,     
	RGB[0].RED.LED_port = RED_232_GPIO_Port;
 800244c:	4b5f      	ldr	r3, [pc, #380]	; (80025cc <StartLEDsTask+0x188>)
 800244e:	60fb      	str	r3, [r7, #12]
	RGB[0].RED.LED_pin = RED_232_Pin;
 8002450:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002454:	823b      	strh	r3, [r7, #16]
	RGB[0].GREEN.LED_port = GREEN_232_GPIO_Port;
 8002456:	4b5d      	ldr	r3, [pc, #372]	; (80025cc <StartLEDsTask+0x188>)
 8002458:	61fb      	str	r3, [r7, #28]
	RGB[0].GREEN.LED_pin = GREEN_232_Pin;
 800245a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800245e:	843b      	strh	r3, [r7, #32]
	RGB[0].BLUE.LED_port = BLUE_232_GPIO_Port;
 8002460:	4b5a      	ldr	r3, [pc, #360]	; (80025cc <StartLEDsTask+0x188>)
 8002462:	62fb      	str	r3, [r7, #44]	; 0x2c
	RGB[0].BLUE.LED_pin = BLUE_232_Pin;
 8002464:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002468:	863b      	strh	r3, [r7, #48]	; 0x30

	RGB[1].RED.LED_port = RED_422_GPIO_Port;
 800246a:	4b59      	ldr	r3, [pc, #356]	; (80025d0 <StartLEDsTask+0x18c>)
 800246c:	63fb      	str	r3, [r7, #60]	; 0x3c
	RGB[1].RED.LED_pin = RED_422_Pin;
 800246e:	2380      	movs	r3, #128	; 0x80
 8002470:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	RGB[1].GREEN.LED_port = GREEN_422_GPIO_Port;
 8002474:	4b56      	ldr	r3, [pc, #344]	; (80025d0 <StartLEDsTask+0x18c>)
 8002476:	64fb      	str	r3, [r7, #76]	; 0x4c
	RGB[1].GREEN.LED_pin = GREEN_422_Pin;
 8002478:	f44f 7300 	mov.w	r3, #512	; 0x200
 800247c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	RGB[1].BLUE.LED_port = BLUE_422_GPIO_Port;
 8002480:	4b54      	ldr	r3, [pc, #336]	; (80025d4 <StartLEDsTask+0x190>)
 8002482:	65fb      	str	r3, [r7, #92]	; 0x5c
	RGB[1].BLUE.LED_pin = BLUE_422_Pin;
 8002484:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002488:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60

	RGB[2].RED.LED_port = RED_485_GPIO_Port;
 800248c:	4b4f      	ldr	r3, [pc, #316]	; (80025cc <StartLEDsTask+0x188>)
 800248e:	66fb      	str	r3, [r7, #108]	; 0x6c
	RGB[2].RED.LED_pin = RED_485_Pin;
 8002490:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002494:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	RGB[2].GREEN.LED_port = GREEN_485_GPIO_Port;
 8002498:	4b4f      	ldr	r3, [pc, #316]	; (80025d8 <StartLEDsTask+0x194>)
 800249a:	67fb      	str	r3, [r7, #124]	; 0x7c
	RGB[2].GREEN.LED_pin = GREEN_485_Pin;
 800249c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024a0:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	RGB[2].BLUE.LED_port = BLUE_485_GPIO_Port;
 80024a4:	4b4c      	ldr	r3, [pc, #304]	; (80025d8 <StartLEDsTask+0x194>)
 80024a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RGB[2].BLUE.LED_pin = BLUE_485_Pin;
 80024aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024ae:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90

	//    ?   ? (? ??, ?)
	led_status *oneLED;

	//  ? ??  ????? ?
	osDelay(500);
 80024b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024b6:	f008 f995 	bl	800a7e4 <osDelay>

	for(;;)
	{
		// ?  ?
		LEDStringPars((string_t *)&datastring,(RGB_status *) &RGB);
 80024ba:	f107 0308 	add.w	r3, r7, #8
 80024be:	4619      	mov	r1, r3
 80024c0:	4846      	ldr	r0, [pc, #280]	; (80025dc <StartLEDsTask+0x198>)
 80024c2:	f001 f923 	bl	800370c <LEDStringPars>



		//   RGB (3)
		for(uint8_t i = 0; i < 3; i++){
 80024c6:	2300      	movs	r3, #0
 80024c8:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
 80024cc:	e076      	b.n	80025bc <StartLEDsTask+0x178>

			//   ?  RGB
			for(uint8_t j = 0; j < 3; j++){
 80024ce:	2300      	movs	r3, #0
 80024d0:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a
 80024d4:	e069      	b.n	80025aa <StartLEDsTask+0x166>

				// ? ?   
				switch (j){
 80024d6:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d00f      	beq.n	80024fe <StartLEDsTask+0xba>
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d01a      	beq.n	8002518 <StartLEDsTask+0xd4>
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d125      	bne.n	8002532 <StartLEDsTask+0xee>
				case 0: oneLED = &RGB[i].RED;   break;
 80024e6:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 80024ea:	f107 0108 	add.w	r1, r7, #8
 80024ee:	4613      	mov	r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	4413      	add	r3, r2
 80024f4:	011b      	lsls	r3, r3, #4
 80024f6:	440b      	add	r3, r1
 80024f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80024fc:	e019      	b.n	8002532 <StartLEDsTask+0xee>
				case 1: oneLED = &RGB[i].BLUE;  break;
 80024fe:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 8002502:	f107 0108 	add.w	r1, r7, #8
 8002506:	4613      	mov	r3, r2
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	4413      	add	r3, r2
 800250c:	011b      	lsls	r3, r3, #4
 800250e:	3320      	adds	r3, #32
 8002510:	440b      	add	r3, r1
 8002512:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002516:	e00c      	b.n	8002532 <StartLEDsTask+0xee>
				case 2: oneLED = &RGB[i].GREEN; break;
 8002518:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 800251c:	f107 0108 	add.w	r1, r7, #8
 8002520:	4613      	mov	r3, r2
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	4413      	add	r3, r2
 8002526:	011b      	lsls	r3, r3, #4
 8002528:	3310      	adds	r3, #16
 800252a:	440b      	add	r3, r1
 800252c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002530:	bf00      	nop
				}

				// ? ? ?? ?
				//    *? uint32_t  ?  ?   ?
				//       ???  ?   ?,  ? ? 
				switch (oneLED->LED_status)
 8002532:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	3b30      	subs	r3, #48	; 0x30
 800253a:	2b04      	cmp	r3, #4
 800253c:	d830      	bhi.n	80025a0 <StartLEDsTask+0x15c>
 800253e:	a201      	add	r2, pc, #4	; (adr r2, 8002544 <StartLEDsTask+0x100>)
 8002540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002544:	08002559 	.word	0x08002559
 8002548:	08002567 	.word	0x08002567
 800254c:	08002575 	.word	0x08002575
 8002550:	08002583 	.word	0x08002583
 8002554:	08002591 	.word	0x08002591
				{
				case (uint8_t)'0': LED_control(oneLED,0,1); 	break;
 8002558:	2201      	movs	r2, #1
 800255a:	2100      	movs	r1, #0
 800255c:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8002560:	f000 fcda 	bl	8002f18 <LED_control>
 8002564:	e01c      	b.n	80025a0 <StartLEDsTask+0x15c>
				case (uint8_t)'1': LED_control(oneLED,1,0); 	break;
 8002566:	2200      	movs	r2, #0
 8002568:	2101      	movs	r1, #1
 800256a:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800256e:	f000 fcd3 	bl	8002f18 <LED_control>
 8002572:	e015      	b.n	80025a0 <StartLEDsTask+0x15c>
				case (uint8_t)'2': LED_control(oneLED,50,100);  break;
 8002574:	2264      	movs	r2, #100	; 0x64
 8002576:	2132      	movs	r1, #50	; 0x32
 8002578:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800257c:	f000 fccc 	bl	8002f18 <LED_control>
 8002580:	e00e      	b.n	80025a0 <StartLEDsTask+0x15c>
				case (uint8_t)'3': LED_control(oneLED,200,200); break;
 8002582:	22c8      	movs	r2, #200	; 0xc8
 8002584:	21c8      	movs	r1, #200	; 0xc8
 8002586:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800258a:	f000 fcc5 	bl	8002f18 <LED_control>
 800258e:	e007      	b.n	80025a0 <StartLEDsTask+0x15c>
				case (uint8_t)'4': LED_control(oneLED,50,500);  break;
 8002590:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002594:	2132      	movs	r1, #50	; 0x32
 8002596:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800259a:	f000 fcbd 	bl	8002f18 <LED_control>
 800259e:	bf00      	nop
			for(uint8_t j = 0; j < 3; j++){
 80025a0:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 80025a4:	3301      	adds	r3, #1
 80025a6:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a
 80025aa:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d991      	bls.n	80024d6 <StartLEDsTask+0x92>
		for(uint8_t i = 0; i < 3; i++){
 80025b2:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 80025b6:	3301      	adds	r3, #1
 80025b8:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
 80025bc:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d984      	bls.n	80024ce <StartLEDsTask+0x8a>
				}
			}
		}

		osDelay(10);
 80025c4:	200a      	movs	r0, #10
 80025c6:	f008 f90d 	bl	800a7e4 <osDelay>
		LEDStringPars((string_t *)&datastring,(RGB_status *) &RGB);
 80025ca:	e776      	b.n	80024ba <StartLEDsTask+0x76>
 80025cc:	40020c00 	.word	0x40020c00
 80025d0:	40020800 	.word	0x40020800
 80025d4:	40020000 	.word	0x40020000
 80025d8:	40020400 	.word	0x40020400
 80025dc:	20006b2c 	.word	0x20006b2c

080025e0 <UPTIME_IRQHandler>:
/* USER CODE BEGIN Application */

/*
 * ? ?  UPTIME
 */
void UPTIME_IRQHandler(){
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
	uptime_tick++;
 80025e4:	4b04      	ldr	r3, [pc, #16]	; (80025f8 <UPTIME_IRQHandler+0x18>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	3301      	adds	r3, #1
 80025ea:	4a03      	ldr	r2, [pc, #12]	; (80025f8 <UPTIME_IRQHandler+0x18>)
 80025ec:	6013      	str	r3, [r2, #0]
}
 80025ee:	bf00      	nop
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr
 80025f8:	20001278 	.word	0x20001278

080025fc <HAL_ADC_LevelOutOfWindowCallback>:
/*
 * ? ? ANALOG WATHDOG
 * ?    ?, .
 *   ?  ? ?
 */
void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc){
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002604:	f3ef 8211 	mrs	r2, BASEPRI
 8002608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800260c:	f383 8811 	msr	BASEPRI, r3
 8002610:	f3bf 8f6f 	isb	sy
 8002614:	f3bf 8f4f 	dsb	sy
 8002618:	613a      	str	r2, [r7, #16]
 800261a:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800261c:	693b      	ldr	r3, [r7, #16]
	// ? ,     ?
	// ?? ? ?  : 				12V/(5.1 + 5.1 + 1)*1 = 0,29464V
	// ?  ? 12  		0,29464*4095/3.3 = 1329,545
	//  +-90 (+-0,8V  )
	// ? ? ?? FREERTOS
	uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR ();
 800261e:	617b      	str	r3, [r7, #20]

	while(ADC_val[4] < Low12vThreshold || ADC_val[4] > High12vThreshold){
 8002620:	e019      	b.n	8002656 <HAL_ADC_LevelOutOfWindowCallback+0x5a>
		HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_SET);
 8002622:	2201      	movs	r2, #1
 8002624:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002628:	4815      	ldr	r0, [pc, #84]	; (8002680 <HAL_ADC_LevelOutOfWindowCallback+0x84>)
 800262a:	f003 fde3 	bl	80061f4 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(STM32_Relay_mmn_GPIO_Port, STM32_Relay_mmn_Pin, GPIO_PIN_RESET);
 800262e:	2200      	movs	r2, #0
 8002630:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002634:	4812      	ldr	r0, [pc, #72]	; (8002680 <HAL_ADC_LevelOutOfWindowCallback+0x84>)
 8002636:	f003 fddd 	bl	80061f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(STM32_Relay_mother_GPIO_Port, STM32_Relay_mother_Pin, GPIO_PIN_RESET);
 800263a:	2200      	movs	r2, #0
 800263c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002640:	480f      	ldr	r0, [pc, #60]	; (8002680 <HAL_ADC_LevelOutOfWindowCallback+0x84>)
 8002642:	f003 fdd7 	bl	80061f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(STM32_RS_DC_DC_GPIO_Port, STM32_RS_DC_DC_Pin, GPIO_PIN_RESET);
 8002646:	2200      	movs	r2, #0
 8002648:	2102      	movs	r1, #2
 800264a:	480e      	ldr	r0, [pc, #56]	; (8002684 <HAL_ADC_LevelOutOfWindowCallback+0x88>)
 800264c:	f003 fdd2 	bl	80061f4 <HAL_GPIO_WritePin>

		//  WATHDOG
		HAL_IWDG_Refresh(&hiwdg);
 8002650:	480d      	ldr	r0, [pc, #52]	; (8002688 <HAL_ADC_LevelOutOfWindowCallback+0x8c>)
 8002652:	f003 ff5a 	bl	800650a <HAL_IWDG_Refresh>
	while(ADC_val[4] < Low12vThreshold || ADC_val[4] > High12vThreshold){
 8002656:	4b0d      	ldr	r3, [pc, #52]	; (800268c <HAL_ADC_LevelOutOfWindowCallback+0x90>)
 8002658:	891b      	ldrh	r3, [r3, #8]
 800265a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800265e:	d8e0      	bhi.n	8002622 <HAL_ADC_LevelOutOfWindowCallback+0x26>
	}
	HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_RESET);
 8002660:	2200      	movs	r2, #0
 8002662:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002666:	4806      	ldr	r0, [pc, #24]	; (8002680 <HAL_ADC_LevelOutOfWindowCallback+0x84>)
 8002668:	f003 fdc4 	bl	80061f4 <HAL_GPIO_WritePin>
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	f383 8811 	msr	BASEPRI, r3
	taskEXIT_CRITICAL_FROM_ISR(uxSavedInterruptStatus);
}
 8002676:	bf00      	nop
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40020c00 	.word	0x40020c00
 8002684:	40020800 	.word	0x40020800
 8002688:	2000958c 	.word	0x2000958c
 800268c:	20006b18 	.word	0x20006b18

08002690 <PowerON>:

void PowerON(u8g2_t* u8g2){
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af02      	add	r7, sp, #8
 8002696:	6078      	str	r0, [r7, #4]

//	taskEXIT_CRITICAL_FROM_ISR(uxSavedInterruptStatus);


	// ? ??  RGB ? 
	HAL_GPIO_WritePin(BLUE_232_GPIO_Port, BLUE_232_Pin, GPIO_PIN_SET);
 8002698:	2201      	movs	r2, #1
 800269a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800269e:	482b      	ldr	r0, [pc, #172]	; (800274c <PowerON+0xbc>)
 80026a0:	f003 fda8 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_422_GPIO_Port, BLUE_422_Pin, GPIO_PIN_SET);
 80026a4:	2201      	movs	r2, #1
 80026a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026aa:	4829      	ldr	r0, [pc, #164]	; (8002750 <PowerON+0xc0>)
 80026ac:	f003 fda2 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_485_GPIO_Port, BLUE_485_Pin, GPIO_PIN_SET);
 80026b0:	2201      	movs	r2, #1
 80026b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026b6:	4827      	ldr	r0, [pc, #156]	; (8002754 <PowerON+0xc4>)
 80026b8:	f003 fd9c 	bl	80061f4 <HAL_GPIO_WritePin>

	//  
	HAL_GPIO_WritePin(STM32_Relay_mmn_GPIO_Port, STM32_Relay_mmn_Pin, GPIO_PIN_SET);
 80026bc:	2201      	movs	r2, #1
 80026be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026c2:	4822      	ldr	r0, [pc, #136]	; (800274c <PowerON+0xbc>)
 80026c4:	f003 fd96 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STM32_Relay_mother_GPIO_Port, STM32_Relay_mother_Pin, GPIO_PIN_SET);
 80026c8:	2201      	movs	r2, #1
 80026ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026ce:	481f      	ldr	r0, [pc, #124]	; (800274c <PowerON+0xbc>)
 80026d0:	f003 fd90 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STM32_RS_DC_DC_GPIO_Port, STM32_RS_DC_DC_Pin, GPIO_PIN_SET);
 80026d4:	2201      	movs	r2, #1
 80026d6:	2102      	movs	r1, #2
 80026d8:	481f      	ldr	r0, [pc, #124]	; (8002758 <PowerON+0xc8>)
 80026da:	f003 fd8b 	bl	80061f4 <HAL_GPIO_WritePin>

	//  
	for(uint8_t i = 0; i < 4; i++){
 80026de:	2300      	movs	r3, #0
 80026e0:	73fb      	strb	r3, [r7, #15]
 80026e2:	e014      	b.n	800270e <PowerON+0x7e>
		HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_SET);
 80026e4:	2201      	movs	r2, #1
 80026e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026ea:	4818      	ldr	r0, [pc, #96]	; (800274c <PowerON+0xbc>)
 80026ec:	f003 fd82 	bl	80061f4 <HAL_GPIO_WritePin>
		osDelay(30);
 80026f0:	201e      	movs	r0, #30
 80026f2:	f008 f877 	bl	800a7e4 <osDelay>
		HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_RESET);
 80026f6:	2200      	movs	r2, #0
 80026f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026fc:	4813      	ldr	r0, [pc, #76]	; (800274c <PowerON+0xbc>)
 80026fe:	f003 fd79 	bl	80061f4 <HAL_GPIO_WritePin>
		osDelay(30);
 8002702:	201e      	movs	r0, #30
 8002704:	f008 f86e 	bl	800a7e4 <osDelay>
	for(uint8_t i = 0; i < 4; i++){
 8002708:	7bfb      	ldrb	r3, [r7, #15]
 800270a:	3301      	adds	r3, #1
 800270c:	73fb      	strb	r3, [r7, #15]
 800270e:	7bfb      	ldrb	r3, [r7, #15]
 8002710:	2b03      	cmp	r3, #3
 8002712:	d9e7      	bls.n	80026e4 <PowerON+0x54>
	}

	// ? ?
	u8g2_DrawBox(u8g2,0,0,254,64);
 8002714:	2340      	movs	r3, #64	; 0x40
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	23fe      	movs	r3, #254	; 0xfe
 800271a:	2200      	movs	r2, #0
 800271c:	2100      	movs	r1, #0
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f006 f9a9 	bl	8008a76 <u8g2_DrawBox>
	u8g2_SendBuffer(u8g2);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f006 fa50 	bl	8008bca <u8g2_SendBuffer>

	// 
	HAL_Delay(start_pause);
 800272a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800272e:	f002 f90d 	bl	800494c <HAL_Delay>

	// ? ?
	u8g2_ClearDisplay(u8g2);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f006 fab1 	bl	8008c9a <u8g2_ClearDisplay>

	//  
	HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_RESET);
 8002738:	2200      	movs	r2, #0
 800273a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800273e:	4803      	ldr	r0, [pc, #12]	; (800274c <PowerON+0xbc>)
 8002740:	f003 fd58 	bl	80061f4 <HAL_GPIO_WritePin>
}
 8002744:	bf00      	nop
 8002746:	3710      	adds	r7, #16
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40020c00 	.word	0x40020c00
 8002750:	40020000 	.word	0x40020000
 8002754:	40020400 	.word	0x40020400
 8002758:	40020800 	.word	0x40020800

0800275c <PowerOFF>:
/*
 * ? ? ?
 * 
 */

void PowerOFF(){
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0

	for(uint8_t i = 0; i < 4; i++){
 8002762:	2300      	movs	r3, #0
 8002764:	71fb      	strb	r3, [r7, #7]
 8002766:	e014      	b.n	8002792 <PowerOFF+0x36>
		HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_SET);
 8002768:	2201      	movs	r2, #1
 800276a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800276e:	481f      	ldr	r0, [pc, #124]	; (80027ec <PowerOFF+0x90>)
 8002770:	f003 fd40 	bl	80061f4 <HAL_GPIO_WritePin>
		osDelay(30);
 8002774:	201e      	movs	r0, #30
 8002776:	f008 f835 	bl	800a7e4 <osDelay>
		HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_RESET);
 800277a:	2200      	movs	r2, #0
 800277c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002780:	481a      	ldr	r0, [pc, #104]	; (80027ec <PowerOFF+0x90>)
 8002782:	f003 fd37 	bl	80061f4 <HAL_GPIO_WritePin>
		osDelay(30);
 8002786:	201e      	movs	r0, #30
 8002788:	f008 f82c 	bl	800a7e4 <osDelay>
	for(uint8_t i = 0; i < 4; i++){
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	3301      	adds	r3, #1
 8002790:	71fb      	strb	r3, [r7, #7]
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	2b03      	cmp	r3, #3
 8002796:	d9e7      	bls.n	8002768 <PowerOFF+0xc>
	}

	display_stat = 0;
 8002798:	4b15      	ldr	r3, [pc, #84]	; (80027f0 <PowerOFF+0x94>)
 800279a:	2200      	movs	r2, #0
 800279c:	701a      	strb	r2, [r3, #0]

	osDelay(PowerOFF_delay);
 800279e:	f241 3088 	movw	r0, #5000	; 0x1388
 80027a2:	f008 f81f 	bl	800a7e4 <osDelay>

//	vTaskDelete(myDisplayTaskHandle);

	vTaskDelete(myDataTaskHandle);
 80027a6:	4b13      	ldr	r3, [pc, #76]	; (80027f4 <PowerOFF+0x98>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f008 feae 	bl	800b50c <vTaskDelete>
	vTaskDelete(myLEDsTaskHandle);
 80027b0:	4b11      	ldr	r3, [pc, #68]	; (80027f8 <PowerOFF+0x9c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4618      	mov	r0, r3
 80027b6:	f008 fea9 	bl	800b50c <vTaskDelete>

	HAL_GPIO_WritePin(STM32_RS_DC_DC_GPIO_Port, STM32_RS_DC_DC_Pin, GPIO_PIN_RESET);
 80027ba:	2200      	movs	r2, #0
 80027bc:	2102      	movs	r1, #2
 80027be:	480f      	ldr	r0, [pc, #60]	; (80027fc <PowerOFF+0xa0>)
 80027c0:	f003 fd18 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STM32_Relay_mother_GPIO_Port, STM32_Relay_mother_Pin, GPIO_PIN_RESET);
 80027c4:	2200      	movs	r2, #0
 80027c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027ca:	4808      	ldr	r0, [pc, #32]	; (80027ec <PowerOFF+0x90>)
 80027cc:	f003 fd12 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STM32_Relay_mmn_GPIO_Port, STM32_Relay_mmn_Pin, GPIO_PIN_RESET);
 80027d0:	2200      	movs	r2, #0
 80027d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027d6:	4805      	ldr	r0, [pc, #20]	; (80027ec <PowerOFF+0x90>)
 80027d8:	f003 fd0c 	bl	80061f4 <HAL_GPIO_WritePin>

	LEDs_OFF();
 80027dc:	f000 fbf0 	bl	8002fc0 <LEDs_OFF>

	SleepMode();
 80027e0:	f000 f80e 	bl	8002800 <SleepMode>

}
 80027e4:	bf00      	nop
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40020c00 	.word	0x40020c00
 80027f0:	20000000 	.word	0x20000000
 80027f4:	20006ac0 	.word	0x20006ac0
 80027f8:	20006b10 	.word	0x20006b10
 80027fc:	40020800 	.word	0x40020800

08002800 <SleepMode>:

void SleepMode(){
 8002800:	b590      	push	{r4, r7, lr}
 8002802:	b087      	sub	sp, #28
 8002804:	af00      	add	r7, sp, #0
	uint8_t switch_off = 0;
 8002806:	2300      	movs	r3, #0
 8002808:	717b      	strb	r3, [r7, #5]
	uint8_t power_butmem = 0;									//    ? ? ?
 800280a:	2300      	movs	r3, #0
 800280c:	713b      	strb	r3, [r7, #4]
	uint32_t power_butthold = 0;
 800280e:	2300      	movs	r3, #0
 8002810:	603b      	str	r3, [r7, #0]
	uint16_t PWM_val = 0;
 8002812:	2300      	movs	r3, #0
 8002814:	82fb      	strh	r3, [r7, #22]
//	uint8_t direct = 1;
	double angl = 0;
 8002816:	f04f 0300 	mov.w	r3, #0
 800281a:	f04f 0400 	mov.w	r4, #0
 800281e:	e9c7 3402 	strd	r3, r4, [r7, #8]

	while(1){
		HAL_IWDG_Refresh(&hiwdg);
 8002822:	4851      	ldr	r0, [pc, #324]	; (8002968 <SleepMode+0x168>)
 8002824:	f003 fe71 	bl	800650a <HAL_IWDG_Refresh>

		for(uint16_t i = 0; i < 3000; i++){
 8002828:	2300      	movs	r3, #0
 800282a:	80fb      	strh	r3, [r7, #6]
 800282c:	e055      	b.n	80028da <SleepMode+0xda>
			if(i < PWM_val){
 800282e:	88fa      	ldrh	r2, [r7, #6]
 8002830:	8afb      	ldrh	r3, [r7, #22]
 8002832:	429a      	cmp	r2, r3
 8002834:	d227      	bcs.n	8002886 <SleepMode+0x86>
				HAL_GPIO_WritePin(STM32_BUTTON_LED_1_GPIO_Port, STM32_BUTTON_LED_1_Pin, GPIO_PIN_SET);
 8002836:	2201      	movs	r2, #1
 8002838:	2110      	movs	r1, #16
 800283a:	484c      	ldr	r0, [pc, #304]	; (800296c <SleepMode+0x16c>)
 800283c:	f003 fcda 	bl	80061f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STM32_BUTTON_LED_2_GPIO_Port, STM32_BUTTON_LED_2_Pin, GPIO_PIN_SET);
 8002840:	2201      	movs	r2, #1
 8002842:	2120      	movs	r1, #32
 8002844:	4849      	ldr	r0, [pc, #292]	; (800296c <SleepMode+0x16c>)
 8002846:	f003 fcd5 	bl	80061f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STM32_BUTTON_LED_1_GPIO_Port, STM32_BUTTON_LED_3_Pin, GPIO_PIN_SET);
 800284a:	2201      	movs	r2, #1
 800284c:	2140      	movs	r1, #64	; 0x40
 800284e:	4847      	ldr	r0, [pc, #284]	; (800296c <SleepMode+0x16c>)
 8002850:	f003 fcd0 	bl	80061f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STM32_BUTTON_LED_POWER_GPIO_Port, STM32_BUTTON_LED_POWER_Pin, GPIO_PIN_SET);
 8002854:	2201      	movs	r2, #1
 8002856:	f44f 7180 	mov.w	r1, #256	; 0x100
 800285a:	4844      	ldr	r0, [pc, #272]	; (800296c <SleepMode+0x16c>)
 800285c:	f003 fcca 	bl	80061f4 <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(BLUE_422_GPIO_Port, BLUE_422_Pin, GPIO_PIN_SET);
 8002860:	2201      	movs	r2, #1
 8002862:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002866:	4842      	ldr	r0, [pc, #264]	; (8002970 <SleepMode+0x170>)
 8002868:	f003 fcc4 	bl	80061f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(BLUE_485_GPIO_Port, BLUE_485_Pin, GPIO_PIN_SET);
 800286c:	2201      	movs	r2, #1
 800286e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002872:	4840      	ldr	r0, [pc, #256]	; (8002974 <SleepMode+0x174>)
 8002874:	f003 fcbe 	bl	80061f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(BLUE_232_GPIO_Port, BLUE_232_Pin, GPIO_PIN_SET);
 8002878:	2201      	movs	r2, #1
 800287a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800287e:	483b      	ldr	r0, [pc, #236]	; (800296c <SleepMode+0x16c>)
 8002880:	f003 fcb8 	bl	80061f4 <HAL_GPIO_WritePin>
 8002884:	e026      	b.n	80028d4 <SleepMode+0xd4>
			}
			else{
				HAL_GPIO_WritePin(STM32_BUTTON_LED_1_GPIO_Port, STM32_BUTTON_LED_1_Pin, GPIO_PIN_RESET);
 8002886:	2200      	movs	r2, #0
 8002888:	2110      	movs	r1, #16
 800288a:	4838      	ldr	r0, [pc, #224]	; (800296c <SleepMode+0x16c>)
 800288c:	f003 fcb2 	bl	80061f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STM32_BUTTON_LED_2_GPIO_Port, STM32_BUTTON_LED_2_Pin, GPIO_PIN_RESET);
 8002890:	2200      	movs	r2, #0
 8002892:	2120      	movs	r1, #32
 8002894:	4835      	ldr	r0, [pc, #212]	; (800296c <SleepMode+0x16c>)
 8002896:	f003 fcad 	bl	80061f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STM32_BUTTON_LED_1_GPIO_Port, STM32_BUTTON_LED_3_Pin, GPIO_PIN_RESET);
 800289a:	2200      	movs	r2, #0
 800289c:	2140      	movs	r1, #64	; 0x40
 800289e:	4833      	ldr	r0, [pc, #204]	; (800296c <SleepMode+0x16c>)
 80028a0:	f003 fca8 	bl	80061f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STM32_BUTTON_LED_POWER_GPIO_Port, STM32_BUTTON_LED_POWER_Pin, GPIO_PIN_RESET);
 80028a4:	2200      	movs	r2, #0
 80028a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028aa:	4830      	ldr	r0, [pc, #192]	; (800296c <SleepMode+0x16c>)
 80028ac:	f003 fca2 	bl	80061f4 <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(BLUE_422_GPIO_Port, BLUE_422_Pin, GPIO_PIN_RESET);
 80028b0:	2200      	movs	r2, #0
 80028b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028b6:	482e      	ldr	r0, [pc, #184]	; (8002970 <SleepMode+0x170>)
 80028b8:	f003 fc9c 	bl	80061f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(BLUE_485_GPIO_Port, BLUE_485_Pin, GPIO_PIN_RESET);
 80028bc:	2200      	movs	r2, #0
 80028be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028c2:	482c      	ldr	r0, [pc, #176]	; (8002974 <SleepMode+0x174>)
 80028c4:	f003 fc96 	bl	80061f4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(BLUE_232_GPIO_Port, BLUE_232_Pin, GPIO_PIN_RESET);
 80028c8:	2200      	movs	r2, #0
 80028ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028ce:	4827      	ldr	r0, [pc, #156]	; (800296c <SleepMode+0x16c>)
 80028d0:	f003 fc90 	bl	80061f4 <HAL_GPIO_WritePin>
		for(uint16_t i = 0; i < 3000; i++){
 80028d4:	88fb      	ldrh	r3, [r7, #6]
 80028d6:	3301      	adds	r3, #1
 80028d8:	80fb      	strh	r3, [r7, #6]
 80028da:	88fb      	ldrh	r3, [r7, #6]
 80028dc:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d9a4      	bls.n	800282e <SleepMode+0x2e>
//			PWM_val--;
//		}
//		if(PWM_val == 0) direct = 1;
//		if(PWM_val >= 3000) direct = 0;

		angl = (angl > 3.141) ? 0 : angl + 0.004;
 80028e4:	a31c      	add	r3, pc, #112	; (adr r3, 8002958 <SleepMode+0x158>)
 80028e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80028ee:	f7fe f8c3 	bl	8000a78 <__aeabi_dcmpgt>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d004      	beq.n	8002902 <SleepMode+0x102>
 80028f8:	f04f 0300 	mov.w	r3, #0
 80028fc:	f04f 0400 	mov.w	r4, #0
 8002900:	e008      	b.n	8002914 <SleepMode+0x114>
 8002902:	a317      	add	r3, pc, #92	; (adr r3, 8002960 <SleepMode+0x160>)
 8002904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002908:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800290c:	f7fd fc6e 	bl	80001ec <__adddf3>
 8002910:	4603      	mov	r3, r0
 8002912:	460c      	mov	r4, r1
 8002914:	e9c7 3402 	strd	r3, r4, [r7, #8]
		PWM_val = (sin(angl)) * 1000;
 8002918:	ed97 0b02 	vldr	d0, [r7, #8]
 800291c:	f00a f830 	bl	800c980 <sin>
 8002920:	ec51 0b10 	vmov	r0, r1, d0
 8002924:	f04f 0200 	mov.w	r2, #0
 8002928:	4b13      	ldr	r3, [pc, #76]	; (8002978 <SleepMode+0x178>)
 800292a:	f7fd fe15 	bl	8000558 <__aeabi_dmul>
 800292e:	4603      	mov	r3, r0
 8002930:	460c      	mov	r4, r1
 8002932:	4618      	mov	r0, r3
 8002934:	4621      	mov	r1, r4
 8002936:	f7fe f8e7 	bl	8000b08 <__aeabi_d2uiz>
 800293a:	4603      	mov	r3, r0
 800293c:	82fb      	strh	r3, [r7, #22]


		PowerButtonHandler(&power_butthold, &power_butmem, &switch_off, 500);
 800293e:	1d7a      	adds	r2, r7, #5
 8002940:	1d39      	adds	r1, r7, #4
 8002942:	4638      	mov	r0, r7
 8002944:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002948:	f000 f8b0 	bl	8002aac <PowerButtonHandler>

		while(switch_off){
 800294c:	bf00      	nop
 800294e:	797b      	ldrb	r3, [r7, #5]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d1fc      	bne.n	800294e <SleepMode+0x14e>
		HAL_IWDG_Refresh(&hiwdg);
 8002954:	e765      	b.n	8002822 <SleepMode+0x22>
 8002956:	bf00      	nop
 8002958:	9ba5e354 	.word	0x9ba5e354
 800295c:	400920c4 	.word	0x400920c4
 8002960:	d2f1a9fc 	.word	0xd2f1a9fc
 8002964:	3f70624d 	.word	0x3f70624d
 8002968:	2000958c 	.word	0x2000958c
 800296c:	40020c00 	.word	0x40020c00
 8002970:	40020000 	.word	0x40020000
 8002974:	40020400 	.word	0x40020400
 8002978:	408f4000 	.word	0x408f4000

0800297c <FlashWriteStart>:

		}
	}
}

void FlashWriteStart(){
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0

}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
	...

0800298c <BigLatter>:
/*
 * ? ? ?  ?? 
 *  ?. ?   ? ?,   ? ?
 */
char BigLatter(char smalllatter){
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	71fb      	strb	r3, [r7, #7]
	switch(smalllatter){
 8002996:	79fb      	ldrb	r3, [r7, #7]
 8002998:	3b61      	subs	r3, #97	; 0x61
 800299a:	2b05      	cmp	r3, #5
 800299c:	d81a      	bhi.n	80029d4 <BigLatter+0x48>
 800299e:	a201      	add	r2, pc, #4	; (adr r2, 80029a4 <BigLatter+0x18>)
 80029a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a4:	080029bd 	.word	0x080029bd
 80029a8:	080029c1 	.word	0x080029c1
 80029ac:	080029c5 	.word	0x080029c5
 80029b0:	080029c9 	.word	0x080029c9
 80029b4:	080029cd 	.word	0x080029cd
 80029b8:	080029d1 	.word	0x080029d1
	case 'a': return 'A';
 80029bc:	2341      	movs	r3, #65	; 0x41
 80029be:	e00a      	b.n	80029d6 <BigLatter+0x4a>
	case 'b': return 'B';
 80029c0:	2342      	movs	r3, #66	; 0x42
 80029c2:	e008      	b.n	80029d6 <BigLatter+0x4a>
	case 'c': return 'C';
 80029c4:	2343      	movs	r3, #67	; 0x43
 80029c6:	e006      	b.n	80029d6 <BigLatter+0x4a>
	case 'd': return 'D';
 80029c8:	2344      	movs	r3, #68	; 0x44
 80029ca:	e004      	b.n	80029d6 <BigLatter+0x4a>
	case 'e': return 'E';
 80029cc:	2345      	movs	r3, #69	; 0x45
 80029ce:	e002      	b.n	80029d6 <BigLatter+0x4a>
	case 'f': return 'F';
 80029d0:	2346      	movs	r3, #70	; 0x46
 80029d2:	e000      	b.n	80029d6 <BigLatter+0x4a>
	default: return smalllatter;
 80029d4:	79fb      	ldrb	r3, [r7, #7]
	}
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop

080029e4 <TemperatureGetData>:
/*
 * ?    ? STM.
 * ??     
 *     ?
 */
uint8_t TemperatureGetData(uint16_t ADCResult){
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	80fb      	strh	r3, [r7, #6]
	int32_t temperature; /* will contain the temperature in degrees Celsius */

	temperature = (((int32_t) ADCResult * VDD_APPLI / VDD_CALIB) - (int32_t) *TEMP30_CAL_ADDR );
 80029ee:	88fb      	ldrh	r3, [r7, #6]
 80029f0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029f4:	fb02 f303 	mul.w	r3, r2, r3
 80029f8:	4a11      	ldr	r2, [pc, #68]	; (8002a40 <TemperatureGetData+0x5c>)
 80029fa:	fb82 1203 	smull	r1, r2, r2, r3
 80029fe:	11d2      	asrs	r2, r2, #7
 8002a00:	17db      	asrs	r3, r3, #31
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	4a0f      	ldr	r2, [pc, #60]	; (8002a44 <TemperatureGetData+0x60>)
 8002a06:	8812      	ldrh	r2, [r2, #0]
 8002a08:	1a9b      	subs	r3, r3, r2
 8002a0a:	60fb      	str	r3, [r7, #12]
	temperature = temperature * (int32_t)(110 - 30);
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	4613      	mov	r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	4413      	add	r3, r2
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	60fb      	str	r3, [r7, #12]
	temperature = temperature / (int32_t)(*TEMP110_CAL_ADDR - *TEMP30_CAL_ADDR);
 8002a18:	4b0b      	ldr	r3, [pc, #44]	; (8002a48 <TemperatureGetData+0x64>)
 8002a1a:	881b      	ldrh	r3, [r3, #0]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4b09      	ldr	r3, [pc, #36]	; (8002a44 <TemperatureGetData+0x60>)
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a2a:	60fb      	str	r3, [r7, #12]

    return (uint8_t) temperature + 25;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	3319      	adds	r3, #25
 8002a32:	b2db      	uxtb	r3, r3
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3714      	adds	r7, #20
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	634c0635 	.word	0x634c0635
 8002a44:	1fff7a2c 	.word	0x1fff7a2c
 8002a48:	1fff7a2e 	.word	0x1fff7a2e

08002a4c <PutERROR>:

/*
 *   ??  1-   
 */
void PutERROR(string_t *error_string,const char *error_tekst){
 8002a4c:	b590      	push	{r4, r7, lr}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]

	// ?? 
	for(uint8_t i = 0; i < string_size; i++){
 8002a56:	2300      	movs	r3, #0
 8002a58:	73fb      	strb	r3, [r7, #15]
 8002a5a:	e009      	b.n	8002a70 <PutERROR+0x24>
		error_string[start_ctrl_string].buf[i] = '\0';
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f503 5319 	add.w	r3, r3, #9792	; 0x2640
 8002a62:	332a      	adds	r3, #42	; 0x2a
 8002a64:	7bfa      	ldrb	r2, [r7, #15]
 8002a66:	2100      	movs	r1, #0
 8002a68:	5499      	strb	r1, [r3, r2]
	for(uint8_t i = 0; i < string_size; i++){
 8002a6a:	7bfb      	ldrb	r3, [r7, #15]
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	73fb      	strb	r3, [r7, #15]
 8002a70:	7bfb      	ldrb	r3, [r7, #15]
 8002a72:	2b3b      	cmp	r3, #59	; 0x3b
 8002a74:	d9f2      	bls.n	8002a5c <PutERROR+0x10>
	}

	//  
	for(uint8_t i = 0; i < strlen(error_tekst); i++){
 8002a76:	2300      	movs	r3, #0
 8002a78:	73bb      	strb	r3, [r7, #14]
 8002a7a:	e00c      	b.n	8002a96 <PutERROR+0x4a>
		error_string[start_ctrl_string].buf[i] = error_tekst[i];
 8002a7c:	7bbb      	ldrb	r3, [r7, #14]
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	18d1      	adds	r1, r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f503 5319 	add.w	r3, r3, #9792	; 0x2640
 8002a88:	332a      	adds	r3, #42	; 0x2a
 8002a8a:	7bba      	ldrb	r2, [r7, #14]
 8002a8c:	7809      	ldrb	r1, [r1, #0]
 8002a8e:	5499      	strb	r1, [r3, r2]
	for(uint8_t i = 0; i < strlen(error_tekst); i++){
 8002a90:	7bbb      	ldrb	r3, [r7, #14]
 8002a92:	3301      	adds	r3, #1
 8002a94:	73bb      	strb	r3, [r7, #14]
 8002a96:	7bbc      	ldrb	r4, [r7, #14]
 8002a98:	6838      	ldr	r0, [r7, #0]
 8002a9a:	f7fd fb99 	bl	80001d0 <strlen>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	429c      	cmp	r4, r3
 8002aa2:	d3eb      	bcc.n	8002a7c <PutERROR+0x30>
	}
}
 8002aa4:	bf00      	nop
 8002aa6:	3714      	adds	r7, #20
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd90      	pop	{r4, r7, pc}

08002aac <PowerButtonHandler>:

void PowerButtonHandler(uint32_t *butthold,uint8_t *butmem, uint8_t *switch_off, uint16_t off_delay){
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
 8002ab8:	807b      	strh	r3, [r7, #2]

	// ?  
	if(HAL_GPIO_ReadPin(STM32_BUTTON_POWER_GPIO_Port, STM32_BUTTON_POWER_Pin)){
 8002aba:	2101      	movs	r1, #1
 8002abc:	481d      	ldr	r0, [pc, #116]	; (8002b34 <PowerButtonHandler+0x88>)
 8002abe:	f003 fb81 	bl	80061c4 <HAL_GPIO_ReadPin>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d02b      	beq.n	8002b20 <PowerButtonHandler+0x74>

		HAL_GPIO_WritePin(STM32_BUTTON_LED_POWER_GPIO_Port, STM32_BUTTON_LED_POWER_Pin, GPIO_PIN_RESET);
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ace:	481a      	ldr	r0, [pc, #104]	; (8002b38 <PowerButtonHandler+0x8c>)
 8002ad0:	f003 fb90 	bl	80061f4 <HAL_GPIO_WritePin>

		// ?      
		if(!(*butmem &  STM32_BUTTON_POWER_Pin)){
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	f003 0301 	and.w	r3, r3, #1
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d113      	bne.n	8002b08 <PowerButtonHandler+0x5c>

			HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_SET);
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ae6:	4814      	ldr	r0, [pc, #80]	; (8002b38 <PowerButtonHandler+0x8c>)
 8002ae8:	f003 fb84 	bl	80061f4 <HAL_GPIO_WritePin>
			osDelay(Button_Zummer);
 8002aec:	200a      	movs	r0, #10
 8002aee:	f007 fe79 	bl	800a7e4 <osDelay>
			HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_RESET);
 8002af2:	2200      	movs	r2, #0
 8002af4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002af8:	480f      	ldr	r0, [pc, #60]	; (8002b38 <PowerButtonHandler+0x8c>)
 8002afa:	f003 fb7b 	bl	80061f4 <HAL_GPIO_WritePin>

			// ?  ?
			*butthold = HAL_GetTick();
 8002afe:	f001 ff19 	bl	8004934 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	601a      	str	r2, [r3, #0]
		}
		// ?    ?    ,  ? 
		if((HAL_GetTick() - *butthold) > off_delay){
 8002b08:	f001 ff14 	bl	8004934 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	1ad2      	subs	r2, r2, r3
 8002b14:	887b      	ldrh	r3, [r7, #2]
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d902      	bls.n	8002b20 <PowerButtonHandler+0x74>

			*switch_off = 1;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	701a      	strb	r2, [r3, #0]

		}
	}

	*butmem = STM32_BUTTON_POWER_GPIO_Port->IDR;		//  ?
 8002b20:	4b04      	ldr	r3, [pc, #16]	; (8002b34 <PowerButtonHandler+0x88>)
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	b2da      	uxtb	r2, r3
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	701a      	strb	r2, [r3, #0]
}
 8002b2a:	bf00      	nop
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40020800 	.word	0x40020800
 8002b38:	40020c00 	.word	0x40020c00

08002b3c <ScrollingButtonHandler>:


/*
 * ? ? 
 */
void ScrollingButtonHandler(uint8_t *cursor, uint32_t *butthold,uint8_t *butmem){
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]

	// ?   ? (   , ??   ?)
	// ?   ? ?,  ?   ,
	//  ? ?  ?
	if(HAL_GPIO_ReadPin(STM32_BUTTON_1_GPIO_Port, STM32_BUTTON_1_Pin)){
 8002b48:	2101      	movs	r1, #1
 8002b4a:	4872      	ldr	r0, [pc, #456]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002b4c:	f003 fb3a 	bl	80061c4 <HAL_GPIO_ReadPin>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d042      	beq.n	8002bdc <ScrollingButtonHandler+0xa0>

		HAL_GPIO_WritePin(STM32_BUTTON_LED_1_GPIO_Port, STM32_BUTTON_LED_1_Pin, GPIO_PIN_RESET);
 8002b56:	2200      	movs	r2, #0
 8002b58:	2110      	movs	r1, #16
 8002b5a:	486e      	ldr	r0, [pc, #440]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002b5c:	f003 fb4a 	bl	80061f4 <HAL_GPIO_WritePin>

		if(!(*butmem & STM32_BUTTON_1_Pin) || (HAL_GetTick() - *butthold > scroll_delay)){
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d008      	beq.n	8002b7e <ScrollingButtonHandler+0x42>
 8002b6c:	f001 fee2 	bl	8004934 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002b7c:	d933      	bls.n	8002be6 <ScrollingButtonHandler+0xaa>

			HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_SET);
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b84:	4863      	ldr	r0, [pc, #396]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002b86:	f003 fb35 	bl	80061f4 <HAL_GPIO_WritePin>
			osDelay(Button_Zummer);
 8002b8a:	200a      	movs	r0, #10
 8002b8c:	f007 fe2a 	bl	800a7e4 <osDelay>
			HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_RESET);
 8002b90:	2200      	movs	r2, #0
 8002b92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b96:	485f      	ldr	r0, [pc, #380]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002b98:	f003 fb2c 	bl	80061f4 <HAL_GPIO_WritePin>

			*cursor = (*cursor < (160 - 4)) ? *cursor + 1 : *cursor;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	2b9b      	cmp	r3, #155	; 0x9b
 8002ba2:	d804      	bhi.n	8002bae <ScrollingButtonHandler+0x72>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	e001      	b.n	8002bb2 <ScrollingButtonHandler+0x76>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	7013      	strb	r3, [r2, #0]
			osDelay(1000/scroll_speed);
 8002bb6:	2042      	movs	r0, #66	; 0x42
 8002bb8:	f007 fe14 	bl	800a7e4 <osDelay>
			uptime = uptime_tick;
 8002bbc:	4b56      	ldr	r3, [pc, #344]	; (8002d18 <ScrollingButtonHandler+0x1dc>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a56      	ldr	r2, [pc, #344]	; (8002d1c <ScrollingButtonHandler+0x1e0>)
 8002bc2:	6013      	str	r3, [r2, #0]
			if(!(*butmem & STM32_BUTTON_1_Pin))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10a      	bne.n	8002be6 <ScrollingButtonHandler+0xaa>
				*butthold = HAL_GetTick();
 8002bd0:	f001 feb0 	bl	8004934 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	e004      	b.n	8002be6 <ScrollingButtonHandler+0xaa>
		}
	}
	else {
		HAL_GPIO_WritePin(STM32_BUTTON_LED_1_GPIO_Port, STM32_BUTTON_LED_1_Pin, GPIO_PIN_SET);
 8002bdc:	2201      	movs	r2, #1
 8002bde:	2110      	movs	r1, #16
 8002be0:	484c      	ldr	r0, [pc, #304]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002be2:	f003 fb07 	bl	80061f4 <HAL_GPIO_WritePin>
	}

	// 2 ?
	if(HAL_GPIO_ReadPin(STM32_BUTTON_2_GPIO_Port, STM32_BUTTON_2_Pin)){
 8002be6:	2102      	movs	r1, #2
 8002be8:	484a      	ldr	r0, [pc, #296]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002bea:	f003 faeb 	bl	80061c4 <HAL_GPIO_ReadPin>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d041      	beq.n	8002c78 <ScrollingButtonHandler+0x13c>

		HAL_GPIO_WritePin(STM32_BUTTON_LED_2_GPIO_Port, STM32_BUTTON_LED_2_Pin, GPIO_PIN_RESET);
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2120      	movs	r1, #32
 8002bf8:	4846      	ldr	r0, [pc, #280]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002bfa:	f003 fafb 	bl	80061f4 <HAL_GPIO_WritePin>

		if(!(*butmem & STM32_BUTTON_2_Pin) || ((HAL_GetTick() - *butthold) > scroll_delay)){
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d008      	beq.n	8002c1c <ScrollingButtonHandler+0xe0>
 8002c0a:	f001 fe93 	bl	8004934 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002c1a:	d932      	bls.n	8002c82 <ScrollingButtonHandler+0x146>

			HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_SET);
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c22:	483c      	ldr	r0, [pc, #240]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002c24:	f003 fae6 	bl	80061f4 <HAL_GPIO_WritePin>
			osDelay(Button_Zummer);
 8002c28:	200a      	movs	r0, #10
 8002c2a:	f007 fddb 	bl	800a7e4 <osDelay>
			HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_RESET);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c34:	4837      	ldr	r0, [pc, #220]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002c36:	f003 fadd 	bl	80061f4 <HAL_GPIO_WritePin>

			*cursor = (*cursor > 0) ? *cursor - 1 : 170;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d004      	beq.n	8002c4c <ScrollingButtonHandler+0x110>
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	3b01      	subs	r3, #1
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	e000      	b.n	8002c4e <ScrollingButtonHandler+0x112>
 8002c4c:	22aa      	movs	r2, #170	; 0xaa
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	701a      	strb	r2, [r3, #0]
			osDelay(1000/scroll_speed);
 8002c52:	2042      	movs	r0, #66	; 0x42
 8002c54:	f007 fdc6 	bl	800a7e4 <osDelay>
			uptime = uptime_tick;
 8002c58:	4b2f      	ldr	r3, [pc, #188]	; (8002d18 <ScrollingButtonHandler+0x1dc>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a2f      	ldr	r2, [pc, #188]	; (8002d1c <ScrollingButtonHandler+0x1e0>)
 8002c5e:	6013      	str	r3, [r2, #0]

			if(!(*butmem & STM32_BUTTON_2_Pin))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	f003 0302 	and.w	r3, r3, #2
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d10a      	bne.n	8002c82 <ScrollingButtonHandler+0x146>
				*butthold = HAL_GetTick();
 8002c6c:	f001 fe62 	bl	8004934 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	e004      	b.n	8002c82 <ScrollingButtonHandler+0x146>
			}

	}
	else HAL_GPIO_WritePin(STM32_BUTTON_LED_2_GPIO_Port, STM32_BUTTON_LED_2_Pin, GPIO_PIN_SET);
 8002c78:	2201      	movs	r2, #1
 8002c7a:	2120      	movs	r1, #32
 8002c7c:	4825      	ldr	r0, [pc, #148]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002c7e:	f003 fab9 	bl	80061f4 <HAL_GPIO_WritePin>

	//3
	if(HAL_GPIO_ReadPin(STM32_BUTTON_3_GPIO_Port, STM32_BUTTON_3_Pin)){
 8002c82:	2104      	movs	r1, #4
 8002c84:	4823      	ldr	r0, [pc, #140]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002c86:	f003 fa9d 	bl	80061c4 <HAL_GPIO_ReadPin>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d032      	beq.n	8002cf6 <ScrollingButtonHandler+0x1ba>

			HAL_GPIO_WritePin(STM32_BUTTON_LED_3_GPIO_Port, STM32_BUTTON_LED_3_Pin, GPIO_PIN_RESET);
 8002c90:	2200      	movs	r2, #0
 8002c92:	2140      	movs	r1, #64	; 0x40
 8002c94:	481f      	ldr	r0, [pc, #124]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002c96:	f003 faad 	bl	80061f4 <HAL_GPIO_WritePin>

			if(!(*butmem & STM32_BUTTON_3_Pin) || ((HAL_GetTick() - *butthold) > scroll_delay)){
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	f003 0304 	and.w	r3, r3, #4
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d008      	beq.n	8002cb8 <ScrollingButtonHandler+0x17c>
 8002ca6:	f001 fe45 	bl	8004934 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002cb6:	d923      	bls.n	8002d00 <ScrollingButtonHandler+0x1c4>

				HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_SET);
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002cbe:	4815      	ldr	r0, [pc, #84]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002cc0:	f003 fa98 	bl	80061f4 <HAL_GPIO_WritePin>
				osDelay(Button_Zummer);
 8002cc4:	200a      	movs	r0, #10
 8002cc6:	f007 fd8d 	bl	800a7e4 <osDelay>
				HAL_GPIO_WritePin(STM32_ZUMMER_GPIO_Port, STM32_ZUMMER_Pin, GPIO_PIN_RESET);
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002cd0:	4810      	ldr	r0, [pc, #64]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002cd2:	f003 fa8f 	bl	80061f4 <HAL_GPIO_WritePin>

				uptime = uptime_tick;
 8002cd6:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <ScrollingButtonHandler+0x1dc>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a10      	ldr	r2, [pc, #64]	; (8002d1c <ScrollingButtonHandler+0x1e0>)
 8002cdc:	6013      	str	r3, [r2, #0]
				if(!(*butmem & STM32_BUTTON_3_Pin))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	f003 0304 	and.w	r3, r3, #4
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10a      	bne.n	8002d00 <ScrollingButtonHandler+0x1c4>
					*butthold = HAL_GetTick();
 8002cea:	f001 fe23 	bl	8004934 <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	e004      	b.n	8002d00 <ScrollingButtonHandler+0x1c4>
				}

		}
		else HAL_GPIO_WritePin(STM32_BUTTON_LED_3_GPIO_Port, STM32_BUTTON_LED_3_Pin, GPIO_PIN_SET);
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	2140      	movs	r1, #64	; 0x40
 8002cfa:	4806      	ldr	r0, [pc, #24]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002cfc:	f003 fa7a 	bl	80061f4 <HAL_GPIO_WritePin>


	*butmem = STM32_BUTTON_LED_1_GPIO_Port->IDR;						 // .___
 8002d00:	4b04      	ldr	r3, [pc, #16]	; (8002d14 <ScrollingButtonHandler+0x1d8>)
 8002d02:	691b      	ldr	r3, [r3, #16]
 8002d04:	b2da      	uxtb	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	701a      	strb	r2, [r3, #0]
}
 8002d0a:	bf00      	nop
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	40020c00 	.word	0x40020c00
 8002d18:	20001278 	.word	0x20001278
 8002d1c:	2000127c 	.word	0x2000127c

08002d20 <CRC32_Status>:
 * ?  CRC32.   ?  "PSD;"
 * ?  "CRC"  ? crc32_buf,   ?  .
 *  1 ?   ?
 *  0 ?    ??  
 */
uint8_t CRC32_Status(uint8_t *buf, size_t buf_size, uint16_t pointer, buffer_t *crc32_buf){
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08e      	sub	sp, #56	; 0x38
 8002d24:	af02      	add	r7, sp, #8
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	603b      	str	r3, [r7, #0]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	80fb      	strh	r3, [r7, #6]

	uint8_t crc_in_buf[8];												// ?   ? CRC32
	uint8_t crc_string_count = 0;										// ?
 8002d30:	2300      	movs	r3, #0
 8002d32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t crc_in = 0;												//  ? CRC32
 8002d36:	2300      	movs	r3, #0
 8002d38:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t crc_out = 0;												// ? ? RC32
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	623b      	str	r3, [r7, #32]
	uint16_t crc_pointer = pointer;										//    ? CRC32
 8002d3e:	88fb      	ldrh	r3, [r7, #6]
 8002d40:	82fb      	strh	r3, [r7, #22]

	uint16_t crc_count = string_pack_amount * string_size;				// ? ? ?  
 8002d42:	f44f 6307 	mov.w	r3, #2160	; 0x870
 8002d46:	84fb      	strh	r3, [r7, #38]	; 0x26

	//   
	crc32_buf->tail = 0;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f8a3 2870 	strh.w	r2, [r3, #2160]	; 0x870

	//    ?
	while(crc_count){
 8002d50:	e08a      	b.n	8002e68 <CRC32_Status+0x148>

		// ?   ??, ? -  
		if(FindString((uint8_t *)buf, buf_size, &crc_pointer, "PDS", 3)){
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f107 0216 	add.w	r2, r7, #22
 8002d58:	2303      	movs	r3, #3
 8002d5a:	9300      	str	r3, [sp, #0]
 8002d5c:	4b4b      	ldr	r3, [pc, #300]	; (8002e8c <CRC32_Status+0x16c>)
 8002d5e:	68b9      	ldr	r1, [r7, #8]
 8002d60:	f000 f8a4 	bl	8002eac <FindString>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <CRC32_Status+0x4e>
			//___
			return 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	e08a      	b.n	8002e84 <CRC32_Status+0x164>
		}

		// ?  "CRC", ? ? . ?  
		if(FindString((uint8_t *)buf, buf_size, &crc_pointer, "CRC", 3)){
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f107 0216 	add.w	r2, r7, #22
 8002d74:	2303      	movs	r3, #3
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	4b45      	ldr	r3, [pc, #276]	; (8002e90 <CRC32_Status+0x170>)
 8002d7a:	68b9      	ldr	r1, [r7, #8]
 8002d7c:	f000 f896 	bl	8002eac <FindString>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d064      	beq.n	8002e50 <CRC32_Status+0x130>

			//  ';'
			PassSym((uint8_t *)&buf, buf_size, &crc_pointer, 1);
 8002d86:	f107 0216 	add.w	r2, r7, #22
 8002d8a:	f107 000c 	add.w	r0, r7, #12
 8002d8e:	2301      	movs	r3, #1
 8002d90:	68b9      	ldr	r1, [r7, #8]
 8002d92:	f000 f965 	bl	8003060 <PassSym>

			// ? CRC32 ? ?
			crc_out = Crc32((const unsigned char*)crc32_buf, crc32_buf->tail);
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	f8b3 3870 	ldrh.w	r3, [r3, #2160]	; 0x870
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	6838      	ldr	r0, [r7, #0]
 8002da0:	f7fe f870 	bl	8000e84 <Crc32>
 8002da4:	6238      	str	r0, [r7, #32]
			crc_in = 0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	62bb      	str	r3, [r7, #40]	; 0x28

			if(FindString(buf, buf_size, &crc_pointer, "NAN", 3)){
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f107 0216 	add.w	r2, r7, #22
 8002db0:	2303      	movs	r3, #3
 8002db2:	9300      	str	r3, [sp, #0]
 8002db4:	4b37      	ldr	r3, [pc, #220]	; (8002e94 <CRC32_Status+0x174>)
 8002db6:	68b9      	ldr	r1, [r7, #8]
 8002db8:	f000 f878 	bl	8002eac <FindString>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d02c      	beq.n	8002e1c <CRC32_Status+0xfc>
				PutERROR((string_t *)&datastring,"CRC_NAN");
 8002dc2:	4935      	ldr	r1, [pc, #212]	; (8002e98 <CRC32_Status+0x178>)
 8002dc4:	4835      	ldr	r0, [pc, #212]	; (8002e9c <CRC32_Status+0x17c>)
 8002dc6:	f7ff fe41 	bl	8002a4c <PutERROR>
				return 1;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e05a      	b.n	8002e84 <CRC32_Status+0x164>
			}

			// ? ? CRC32 ? 
			while(buf[crc_pointer] != (uint8_t)';' && (crc_string_count < 8)){
				crc_in_buf[crc_string_count] = buf[crc_pointer];
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8afa      	ldrh	r2, [r7, #22]
 8002dd2:	441a      	add	r2, r3
 8002dd4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002dd8:	7812      	ldrb	r2, [r2, #0]
 8002dda:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002dde:	440b      	add	r3, r1
 8002de0:	f803 2c18 	strb.w	r2, [r3, #-24]

				// ?    DEC
				crc_in = HexToDec((char *)&crc_in_buf,8);
 8002de4:	f107 0318 	add.w	r3, r7, #24
 8002de8:	2108      	movs	r1, #8
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 f98c 	bl	8003108 <HexToDec>
 8002df0:	62b8      	str	r0, [r7, #40]	; 0x28

				//  RC  0-   ?
				datastring[0].buf[crc_string_count] = buf[crc_pointer];
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	8afa      	ldrh	r2, [r7, #22]
 8002df6:	441a      	add	r2, r3
 8002df8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002dfc:	7811      	ldrb	r1, [r2, #0]
 8002dfe:	4a27      	ldr	r2, [pc, #156]	; (8002e9c <CRC32_Status+0x17c>)
 8002e00:	54d1      	strb	r1, [r2, r3]

				PassSym((uint8_t *)&buf, buf_size, &crc_pointer, 1);
 8002e02:	f107 0216 	add.w	r2, r7, #22
 8002e06:	f107 000c 	add.w	r0, r7, #12
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	68b9      	ldr	r1, [r7, #8]
 8002e0e:	f000 f927 	bl	8003060 <PassSym>
				crc_string_count++;
 8002e12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e16:	3301      	adds	r3, #1
 8002e18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			while(buf[crc_pointer] != (uint8_t)';' && (crc_string_count < 8)){
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8afa      	ldrh	r2, [r7, #22]
 8002e20:	4413      	add	r3, r2
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	2b3b      	cmp	r3, #59	; 0x3b
 8002e26:	d003      	beq.n	8002e30 <CRC32_Status+0x110>
 8002e28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e2c:	2b07      	cmp	r3, #7
 8002e2e:	d9ce      	bls.n	8002dce <CRC32_Status+0xae>
			}

			// ? ?, ?  ? CRC
			if(crc_in == crc_out){
 8002e30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e32:	6a3b      	ldr	r3, [r7, #32]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d105      	bne.n	8002e44 <CRC32_Status+0x124>
				PutERROR((string_t *)&datastring,"CRC_OK");
 8002e38:	4919      	ldr	r1, [pc, #100]	; (8002ea0 <CRC32_Status+0x180>)
 8002e3a:	4818      	ldr	r0, [pc, #96]	; (8002e9c <CRC32_Status+0x17c>)
 8002e3c:	f7ff fe06 	bl	8002a4c <PutERROR>

				return 1;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e01f      	b.n	8002e84 <CRC32_Status+0x164>
			}
			else{
				PutERROR((string_t *)&datastring,"CRC_ERROR");
 8002e44:	4917      	ldr	r1, [pc, #92]	; (8002ea4 <CRC32_Status+0x184>)
 8002e46:	4815      	ldr	r0, [pc, #84]	; (8002e9c <CRC32_Status+0x17c>)
 8002e48:	f7ff fe00 	bl	8002a4c <PutERROR>
				return 0;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	e019      	b.n	8002e84 <CRC32_Status+0x164>
			}
			break;
		}
		PassSymCRC((uint8_t *)buf, buf_size, &crc_pointer, 1, crc32_buf);
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f107 0216 	add.w	r2, r7, #22
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	68b9      	ldr	r1, [r7, #8]
 8002e5e:	f000 f925 	bl	80030ac <PassSymCRC>
		crc_count--;
 8002e62:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e64:	3b01      	subs	r3, #1
 8002e66:	84fb      	strh	r3, [r7, #38]	; 0x26
	while(crc_count){
 8002e68:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f47f af71 	bne.w	8002d52 <CRC32_Status+0x32>
	}

	// ?  ? ? CRC   
	if(!crc_count){
 8002e70:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d105      	bne.n	8002e82 <CRC32_Status+0x162>
		PutERROR((string_t *)&datastring,"CRC NOT FOUND");
 8002e76:	490c      	ldr	r1, [pc, #48]	; (8002ea8 <CRC32_Status+0x188>)
 8002e78:	4808      	ldr	r0, [pc, #32]	; (8002e9c <CRC32_Status+0x17c>)
 8002e7a:	f7ff fde7 	bl	8002a4c <PutERROR>
		return 0;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	e000      	b.n	8002e84 <CRC32_Status+0x164>
	}
	return 0;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3730      	adds	r7, #48	; 0x30
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	0800ea50 	.word	0x0800ea50
 8002e90:	0800ea54 	.word	0x0800ea54
 8002e94:	0800eaa0 	.word	0x0800eaa0
 8002e98:	0800eaa4 	.word	0x0800eaa4
 8002e9c:	20006b2c 	.word	0x20006b2c
 8002ea0:	0800eaac 	.word	0x0800eaac
 8002ea4:	0800eab4 	.word	0x0800eab4
 8002ea8:	0800eac0 	.word	0x0800eac0

08002eac <FindString>:
/* ? ? ?(? ?)  ? ?
 * ?    1 ? ? ? pointer  ?
 * ?  ? ?.
 * ?   ,   0 ?   pointer
 */
uint8_t FindString(uint8_t *buf,size_t buf_size,uint16_t *pointer,const char *str,size_t str_size){
 8002eac:	b480      	push	{r7}
 8002eae:	b087      	sub	sp, #28
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
 8002eb8:	603b      	str	r3, [r7, #0]
	uint8_t count = 0;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	75fb      	strb	r3, [r7, #23]
	uint16_t p = *pointer;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	881b      	ldrh	r3, [r3, #0]
 8002ec2:	82bb      	strh	r3, [r7, #20]
	while(count < str_size){
 8002ec4:	e01a      	b.n	8002efc <FindString+0x50>
		if(buf[p] == (uint8_t)str[count]){
 8002ec6:	8abb      	ldrh	r3, [r7, #20]
 8002ec8:	68fa      	ldr	r2, [r7, #12]
 8002eca:	4413      	add	r3, r2
 8002ecc:	781a      	ldrb	r2, [r3, #0]
 8002ece:	7dfb      	ldrb	r3, [r7, #23]
 8002ed0:	6839      	ldr	r1, [r7, #0]
 8002ed2:	440b      	add	r3, r1
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d10e      	bne.n	8002ef8 <FindString+0x4c>
			p = (p < buf_size - 1) ? p + 1 : 0;
 8002eda:	8aba      	ldrh	r2, [r7, #20]
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d203      	bcs.n	8002eec <FindString+0x40>
 8002ee4:	8abb      	ldrh	r3, [r7, #20]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	e000      	b.n	8002eee <FindString+0x42>
 8002eec:	2300      	movs	r3, #0
 8002eee:	82bb      	strh	r3, [r7, #20]
			count++;
 8002ef0:	7dfb      	ldrb	r3, [r7, #23]
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	75fb      	strb	r3, [r7, #23]
 8002ef6:	e001      	b.n	8002efc <FindString+0x50>
		}
		else return 0;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e007      	b.n	8002f0c <FindString+0x60>
	while(count < str_size){
 8002efc:	7dfb      	ldrb	r3, [r7, #23]
 8002efe:	6a3a      	ldr	r2, [r7, #32]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d8e0      	bhi.n	8002ec6 <FindString+0x1a>
	}

	*pointer = p;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	8aba      	ldrh	r2, [r7, #20]
 8002f08:	801a      	strh	r2, [r3, #0]
	return 1;
 8002f0a:	2301      	movs	r3, #1
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	371c      	adds	r7, #28
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <LED_control>:
/*
 *  ? ? ? ?  led_status
 *  ON_time  ,  ? 
 *  OFF_time  ,  ? 
 */
void LED_control(led_status *oneLED, uint16_t ON_time, uint16_t OFF_time){
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	460b      	mov	r3, r1
 8002f22:	807b      	strh	r3, [r7, #2]
 8002f24:	4613      	mov	r3, r2
 8002f26:	803b      	strh	r3, [r7, #0]

	if(OFF_time == 0 && ON_time != 0){
 8002f28:	883b      	ldrh	r3, [r7, #0]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10b      	bne.n	8002f46 <LED_control+0x2e>
 8002f2e:	887b      	ldrh	r3, [r7, #2]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d008      	beq.n	8002f46 <LED_control+0x2e>
		HAL_GPIO_WritePin(oneLED->LED_port, oneLED->LED_pin, GPIO_PIN_SET);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6858      	ldr	r0, [r3, #4]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	891b      	ldrh	r3, [r3, #8]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	4619      	mov	r1, r3
 8002f40:	f003 f958 	bl	80061f4 <HAL_GPIO_WritePin>
		return;
 8002f44:	e039      	b.n	8002fba <LED_control+0xa2>
	}

	if(ON_time == 0 && OFF_time != 0){
 8002f46:	887b      	ldrh	r3, [r7, #2]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10b      	bne.n	8002f64 <LED_control+0x4c>
 8002f4c:	883b      	ldrh	r3, [r7, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d008      	beq.n	8002f64 <LED_control+0x4c>
		HAL_GPIO_WritePin(oneLED->LED_port, oneLED->LED_pin, GPIO_PIN_RESET);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6858      	ldr	r0, [r3, #4]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	891b      	ldrh	r3, [r3, #8]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	f003 f949 	bl	80061f4 <HAL_GPIO_WritePin>
		return;
 8002f62:	e02a      	b.n	8002fba <LED_control+0xa2>
	}


	if(HAL_GetTick() - oneLED->timer < ON_time){
 8002f64:	f001 fce6 	bl	8004934 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	1ad2      	subs	r2, r2, r3
 8002f70:	887b      	ldrh	r3, [r7, #2]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d208      	bcs.n	8002f88 <LED_control+0x70>
		HAL_GPIO_WritePin(oneLED->LED_port, oneLED->LED_pin, GPIO_PIN_SET);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6858      	ldr	r0, [r3, #4]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	891b      	ldrh	r3, [r3, #8]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	4619      	mov	r1, r3
 8002f82:	f003 f937 	bl	80061f4 <HAL_GPIO_WritePin>
 8002f86:	e018      	b.n	8002fba <LED_control+0xa2>
	}
	else if(HAL_GetTick() - oneLED->timer < ON_time + OFF_time){
 8002f88:	f001 fcd4 	bl	8004934 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	8879      	ldrh	r1, [r7, #2]
 8002f96:	883a      	ldrh	r2, [r7, #0]
 8002f98:	440a      	add	r2, r1
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d208      	bcs.n	8002fb0 <LED_control+0x98>

		HAL_GPIO_WritePin(oneLED->LED_port, oneLED->LED_pin, GPIO_PIN_RESET);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6858      	ldr	r0, [r3, #4]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	891b      	ldrh	r3, [r3, #8]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	4619      	mov	r1, r3
 8002faa:	f003 f923 	bl	80061f4 <HAL_GPIO_WritePin>
 8002fae:	e004      	b.n	8002fba <LED_control+0xa2>
	}
	else oneLED->timer = HAL_GetTick();
 8002fb0:	f001 fcc0 	bl	8004934 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	60da      	str	r2, [r3, #12]
}
 8002fba:	3708      	adds	r7, #8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <LEDs_OFF>:

void LEDs_OFF(){
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_232_GPIO_Port, RED_232_Pin, GPIO_PIN_RESET);
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002fca:	4821      	ldr	r0, [pc, #132]	; (8003050 <LEDs_OFF+0x90>)
 8002fcc:	f003 f912 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_232_GPIO_Port, GREEN_232_Pin, GPIO_PIN_RESET);
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002fd6:	481e      	ldr	r0, [pc, #120]	; (8003050 <LEDs_OFF+0x90>)
 8002fd8:	f003 f90c 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_232_GPIO_Port, BLUE_232_Pin, GPIO_PIN_RESET);
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002fe2:	481b      	ldr	r0, [pc, #108]	; (8003050 <LEDs_OFF+0x90>)
 8002fe4:	f003 f906 	bl	80061f4 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED_485_GPIO_Port, RED_485_Pin, GPIO_PIN_RESET);
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fee:	4818      	ldr	r0, [pc, #96]	; (8003050 <LEDs_OFF+0x90>)
 8002ff0:	f003 f900 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_485_GPIO_Port, GREEN_485_Pin, GPIO_PIN_RESET);
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ffa:	4816      	ldr	r0, [pc, #88]	; (8003054 <LEDs_OFF+0x94>)
 8002ffc:	f003 f8fa 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_485_GPIO_Port, BLUE_485_Pin, GPIO_PIN_RESET);
 8003000:	2200      	movs	r2, #0
 8003002:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003006:	4813      	ldr	r0, [pc, #76]	; (8003054 <LEDs_OFF+0x94>)
 8003008:	f003 f8f4 	bl	80061f4 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED_422_GPIO_Port, RED_422_Pin, GPIO_PIN_RESET);
 800300c:	2200      	movs	r2, #0
 800300e:	2180      	movs	r1, #128	; 0x80
 8003010:	4811      	ldr	r0, [pc, #68]	; (8003058 <LEDs_OFF+0x98>)
 8003012:	f003 f8ef 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_422_GPIO_Port, GREEN_422_Pin, GPIO_PIN_RESET);
 8003016:	2200      	movs	r2, #0
 8003018:	f44f 7100 	mov.w	r1, #512	; 0x200
 800301c:	480e      	ldr	r0, [pc, #56]	; (8003058 <LEDs_OFF+0x98>)
 800301e:	f003 f8e9 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_422_GPIO_Port, BLUE_422_Pin, GPIO_PIN_RESET);
 8003022:	2200      	movs	r2, #0
 8003024:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003028:	480c      	ldr	r0, [pc, #48]	; (800305c <LEDs_OFF+0x9c>)
 800302a:	f003 f8e3 	bl	80061f4 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(STM32_BUTTON_LED_1_GPIO_Port, STM32_BUTTON_LED_1_Pin, GPIO_PIN_RESET);
 800302e:	2200      	movs	r2, #0
 8003030:	2110      	movs	r1, #16
 8003032:	4807      	ldr	r0, [pc, #28]	; (8003050 <LEDs_OFF+0x90>)
 8003034:	f003 f8de 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STM32_BUTTON_LED_2_GPIO_Port, STM32_BUTTON_LED_2_Pin, GPIO_PIN_RESET);
 8003038:	2200      	movs	r2, #0
 800303a:	2120      	movs	r1, #32
 800303c:	4804      	ldr	r0, [pc, #16]	; (8003050 <LEDs_OFF+0x90>)
 800303e:	f003 f8d9 	bl	80061f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STM32_BUTTON_LED_3_GPIO_Port, STM32_BUTTON_LED_3_Pin, GPIO_PIN_RESET);
 8003042:	2200      	movs	r2, #0
 8003044:	2140      	movs	r1, #64	; 0x40
 8003046:	4802      	ldr	r0, [pc, #8]	; (8003050 <LEDs_OFF+0x90>)
 8003048:	f003 f8d4 	bl	80061f4 <HAL_GPIO_WritePin>
}
 800304c:	bf00      	nop
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40020c00 	.word	0x40020c00
 8003054:	40020400 	.word	0x40020400
 8003058:	40020800 	.word	0x40020800
 800305c:	40020000 	.word	0x40020000

08003060 <PassSym>:
 * ?   ? ? sym_amount
 * C  ??? .  ?  ? ?  CRC32
 * pointer_ -   ? 
 * sym_amount - ?  ?
 */
void PassSym(uint8_t *buf, size_t buf_size, uint16_t *pointer, uint8_t sym_amount){
 8003060:	b480      	push	{r7}
 8003062:	b087      	sub	sp, #28
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
 800306c:	70fb      	strb	r3, [r7, #3]
	for(uint8_t i = 0; i < sym_amount; i++){
 800306e:	2300      	movs	r3, #0
 8003070:	75fb      	strb	r3, [r7, #23]
 8003072:	e011      	b.n	8003098 <PassSym+0x38>
		*pointer = (*pointer < buf_size-1) ? *pointer + 1 : 0;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	881b      	ldrh	r3, [r3, #0]
 8003078:	461a      	mov	r2, r3
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	3b01      	subs	r3, #1
 800307e:	429a      	cmp	r2, r3
 8003080:	d204      	bcs.n	800308c <PassSym+0x2c>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	881b      	ldrh	r3, [r3, #0]
 8003086:	3301      	adds	r3, #1
 8003088:	b29a      	uxth	r2, r3
 800308a:	e000      	b.n	800308e <PassSym+0x2e>
 800308c:	2200      	movs	r2, #0
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < sym_amount; i++){
 8003092:	7dfb      	ldrb	r3, [r7, #23]
 8003094:	3301      	adds	r3, #1
 8003096:	75fb      	strb	r3, [r7, #23]
 8003098:	7dfa      	ldrb	r2, [r7, #23]
 800309a:	78fb      	ldrb	r3, [r7, #3]
 800309c:	429a      	cmp	r2, r3
 800309e:	d3e9      	bcc.n	8003074 <PassSym+0x14>
	}
}
 80030a0:	bf00      	nop
 80030a2:	371c      	adds	r7, #28
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <PassSymCRC>:

/* ?   ? ? sym_amount
 * C  ??? .  ? ? ?  CRC32*/
void PassSymCRC(uint8_t *buf,size_t buf_size,uint16_t *pointer, uint8_t sym_amount,buffer_t *crc_buf){
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]
 80030b8:	70fb      	strb	r3, [r7, #3]
	for(uint8_t i = 0; i < sym_amount; i++){
 80030ba:	2300      	movs	r3, #0
 80030bc:	75fb      	strb	r3, [r7, #23]
 80030be:	e01b      	b.n	80030f8 <PassSymCRC+0x4c>
		CRC32_Put(crc_buf,buf[*pointer]);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	881b      	ldrh	r3, [r3, #0]
 80030c4:	461a      	mov	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	4413      	add	r3, r2
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	4619      	mov	r1, r3
 80030ce:	6a38      	ldr	r0, [r7, #32]
 80030d0:	f7fd feba 	bl	8000e48 <CRC32_Put>
		*pointer = (*pointer < buf_size-1) ? *pointer + 1 : 0;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	881b      	ldrh	r3, [r3, #0]
 80030d8:	461a      	mov	r2, r3
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	3b01      	subs	r3, #1
 80030de:	429a      	cmp	r2, r3
 80030e0:	d204      	bcs.n	80030ec <PassSymCRC+0x40>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	881b      	ldrh	r3, [r3, #0]
 80030e6:	3301      	adds	r3, #1
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	e000      	b.n	80030ee <PassSymCRC+0x42>
 80030ec:	2200      	movs	r2, #0
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < sym_amount; i++){
 80030f2:	7dfb      	ldrb	r3, [r7, #23]
 80030f4:	3301      	adds	r3, #1
 80030f6:	75fb      	strb	r3, [r7, #23]
 80030f8:	7dfa      	ldrb	r2, [r7, #23]
 80030fa:	78fb      	ldrb	r3, [r7, #3]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d3df      	bcc.n	80030c0 <PassSymCRC+0x14>
	}
}
 8003100:	bf00      	nop
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <HexToDec>:

/*
 * ? ? 16- ?, ?  ? ?
 *  10- ? ?.
 */
uint32_t HexToDec(char *hex,uint8_t size){
 8003108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	460b      	mov	r3, r1
 8003112:	70fb      	strb	r3, [r7, #3]
	uint32_t dec = 0;
 8003114:	2300      	movs	r3, #0
 8003116:	60fb      	str	r3, [r7, #12]

	for(uint8_t i = 0; i < size;i++){
 8003118:	2300      	movs	r3, #0
 800311a:	72fb      	strb	r3, [r7, #11]
 800311c:	e2db      	b.n	80036d6 <HexToDec+0x5ce>
		switch (hex[i]){
 800311e:	7afb      	ldrb	r3, [r7, #11]
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	4413      	add	r3, r2
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	3b30      	subs	r3, #48	; 0x30
 8003128:	2b16      	cmp	r3, #22
 800312a:	f200 82d1 	bhi.w	80036d0 <HexToDec+0x5c8>
 800312e:	a201      	add	r2, pc, #4	; (adr r2, 8003134 <HexToDec+0x2c>)
 8003130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003134:	080036d1 	.word	0x080036d1
 8003138:	080033a1 	.word	0x080033a1
 800313c:	080033eb 	.word	0x080033eb
 8003140:	08003441 	.word	0x08003441
 8003144:	08003499 	.word	0x08003499
 8003148:	08003519 	.word	0x08003519
 800314c:	08003571 	.word	0x08003571
 8003150:	080035c9 	.word	0x080035c9
 8003154:	08003621 	.word	0x08003621
 8003158:	08003679 	.word	0x08003679
 800315c:	080036d1 	.word	0x080036d1
 8003160:	080036d1 	.word	0x080036d1
 8003164:	080036d1 	.word	0x080036d1
 8003168:	080036d1 	.word	0x080036d1
 800316c:	080036d1 	.word	0x080036d1
 8003170:	080036d1 	.word	0x080036d1
 8003174:	080036d1 	.word	0x080036d1
 8003178:	08003191 	.word	0x08003191
 800317c:	080031e9 	.word	0x080031e9
 8003180:	08003241 	.word	0x08003241
 8003184:	08003299 	.word	0x08003299
 8003188:	080032f1 	.word	0x080032f1
 800318c:	08003349 	.word	0x08003349
		case 'A': dec += 10 * pow(16,size-1 - i); break;
 8003190:	78fb      	ldrb	r3, [r7, #3]
 8003192:	1e5a      	subs	r2, r3, #1
 8003194:	7afb      	ldrb	r3, [r7, #11]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	4618      	mov	r0, r3
 800319a:	f7fd f973 	bl	8000484 <__aeabi_i2d>
 800319e:	4603      	mov	r3, r0
 80031a0:	460c      	mov	r4, r1
 80031a2:	ec44 3b11 	vmov	d1, r3, r4
 80031a6:	ed9f 0bd2 	vldr	d0, [pc, #840]	; 80034f0 <HexToDec+0x3e8>
 80031aa:	f009 fc31 	bl	800ca10 <pow>
 80031ae:	ec51 0b10 	vmov	r0, r1, d0
 80031b2:	f04f 0200 	mov.w	r2, #0
 80031b6:	4bd0      	ldr	r3, [pc, #832]	; (80034f8 <HexToDec+0x3f0>)
 80031b8:	f7fd f9ce 	bl	8000558 <__aeabi_dmul>
 80031bc:	4603      	mov	r3, r0
 80031be:	460c      	mov	r4, r1
 80031c0:	4625      	mov	r5, r4
 80031c2:	461c      	mov	r4, r3
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	f7fd f94d 	bl	8000464 <__aeabi_ui2d>
 80031ca:	4602      	mov	r2, r0
 80031cc:	460b      	mov	r3, r1
 80031ce:	4620      	mov	r0, r4
 80031d0:	4629      	mov	r1, r5
 80031d2:	f7fd f80b 	bl	80001ec <__adddf3>
 80031d6:	4603      	mov	r3, r0
 80031d8:	460c      	mov	r4, r1
 80031da:	4618      	mov	r0, r3
 80031dc:	4621      	mov	r1, r4
 80031de:	f7fd fc93 	bl	8000b08 <__aeabi_d2uiz>
 80031e2:	4603      	mov	r3, r0
 80031e4:	60fb      	str	r3, [r7, #12]
 80031e6:	e273      	b.n	80036d0 <HexToDec+0x5c8>
		case 'B': dec += 11 * pow(16,size-1 - i); break;
 80031e8:	78fb      	ldrb	r3, [r7, #3]
 80031ea:	1e5a      	subs	r2, r3, #1
 80031ec:	7afb      	ldrb	r3, [r7, #11]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7fd f947 	bl	8000484 <__aeabi_i2d>
 80031f6:	4603      	mov	r3, r0
 80031f8:	460c      	mov	r4, r1
 80031fa:	ec44 3b11 	vmov	d1, r3, r4
 80031fe:	ed9f 0bbc 	vldr	d0, [pc, #752]	; 80034f0 <HexToDec+0x3e8>
 8003202:	f009 fc05 	bl	800ca10 <pow>
 8003206:	ec51 0b10 	vmov	r0, r1, d0
 800320a:	f04f 0200 	mov.w	r2, #0
 800320e:	4bbb      	ldr	r3, [pc, #748]	; (80034fc <HexToDec+0x3f4>)
 8003210:	f7fd f9a2 	bl	8000558 <__aeabi_dmul>
 8003214:	4603      	mov	r3, r0
 8003216:	460c      	mov	r4, r1
 8003218:	4625      	mov	r5, r4
 800321a:	461c      	mov	r4, r3
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f7fd f921 	bl	8000464 <__aeabi_ui2d>
 8003222:	4602      	mov	r2, r0
 8003224:	460b      	mov	r3, r1
 8003226:	4620      	mov	r0, r4
 8003228:	4629      	mov	r1, r5
 800322a:	f7fc ffdf 	bl	80001ec <__adddf3>
 800322e:	4603      	mov	r3, r0
 8003230:	460c      	mov	r4, r1
 8003232:	4618      	mov	r0, r3
 8003234:	4621      	mov	r1, r4
 8003236:	f7fd fc67 	bl	8000b08 <__aeabi_d2uiz>
 800323a:	4603      	mov	r3, r0
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	e247      	b.n	80036d0 <HexToDec+0x5c8>
		case 'C': dec += 12 * pow(16,size-1 - i); break;
 8003240:	78fb      	ldrb	r3, [r7, #3]
 8003242:	1e5a      	subs	r2, r3, #1
 8003244:	7afb      	ldrb	r3, [r7, #11]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	4618      	mov	r0, r3
 800324a:	f7fd f91b 	bl	8000484 <__aeabi_i2d>
 800324e:	4603      	mov	r3, r0
 8003250:	460c      	mov	r4, r1
 8003252:	ec44 3b11 	vmov	d1, r3, r4
 8003256:	ed9f 0ba6 	vldr	d0, [pc, #664]	; 80034f0 <HexToDec+0x3e8>
 800325a:	f009 fbd9 	bl	800ca10 <pow>
 800325e:	ec51 0b10 	vmov	r0, r1, d0
 8003262:	f04f 0200 	mov.w	r2, #0
 8003266:	4ba6      	ldr	r3, [pc, #664]	; (8003500 <HexToDec+0x3f8>)
 8003268:	f7fd f976 	bl	8000558 <__aeabi_dmul>
 800326c:	4603      	mov	r3, r0
 800326e:	460c      	mov	r4, r1
 8003270:	4625      	mov	r5, r4
 8003272:	461c      	mov	r4, r3
 8003274:	68f8      	ldr	r0, [r7, #12]
 8003276:	f7fd f8f5 	bl	8000464 <__aeabi_ui2d>
 800327a:	4602      	mov	r2, r0
 800327c:	460b      	mov	r3, r1
 800327e:	4620      	mov	r0, r4
 8003280:	4629      	mov	r1, r5
 8003282:	f7fc ffb3 	bl	80001ec <__adddf3>
 8003286:	4603      	mov	r3, r0
 8003288:	460c      	mov	r4, r1
 800328a:	4618      	mov	r0, r3
 800328c:	4621      	mov	r1, r4
 800328e:	f7fd fc3b 	bl	8000b08 <__aeabi_d2uiz>
 8003292:	4603      	mov	r3, r0
 8003294:	60fb      	str	r3, [r7, #12]
 8003296:	e21b      	b.n	80036d0 <HexToDec+0x5c8>
		case 'D': dec += 13 * pow(16,size-1 - i); break;
 8003298:	78fb      	ldrb	r3, [r7, #3]
 800329a:	1e5a      	subs	r2, r3, #1
 800329c:	7afb      	ldrb	r3, [r7, #11]
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7fd f8ef 	bl	8000484 <__aeabi_i2d>
 80032a6:	4603      	mov	r3, r0
 80032a8:	460c      	mov	r4, r1
 80032aa:	ec44 3b11 	vmov	d1, r3, r4
 80032ae:	ed9f 0b90 	vldr	d0, [pc, #576]	; 80034f0 <HexToDec+0x3e8>
 80032b2:	f009 fbad 	bl	800ca10 <pow>
 80032b6:	ec51 0b10 	vmov	r0, r1, d0
 80032ba:	f04f 0200 	mov.w	r2, #0
 80032be:	4b91      	ldr	r3, [pc, #580]	; (8003504 <HexToDec+0x3fc>)
 80032c0:	f7fd f94a 	bl	8000558 <__aeabi_dmul>
 80032c4:	4603      	mov	r3, r0
 80032c6:	460c      	mov	r4, r1
 80032c8:	4625      	mov	r5, r4
 80032ca:	461c      	mov	r4, r3
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f7fd f8c9 	bl	8000464 <__aeabi_ui2d>
 80032d2:	4602      	mov	r2, r0
 80032d4:	460b      	mov	r3, r1
 80032d6:	4620      	mov	r0, r4
 80032d8:	4629      	mov	r1, r5
 80032da:	f7fc ff87 	bl	80001ec <__adddf3>
 80032de:	4603      	mov	r3, r0
 80032e0:	460c      	mov	r4, r1
 80032e2:	4618      	mov	r0, r3
 80032e4:	4621      	mov	r1, r4
 80032e6:	f7fd fc0f 	bl	8000b08 <__aeabi_d2uiz>
 80032ea:	4603      	mov	r3, r0
 80032ec:	60fb      	str	r3, [r7, #12]
 80032ee:	e1ef      	b.n	80036d0 <HexToDec+0x5c8>
		case 'E': dec += 14 * pow(16,size-1 - i); break;
 80032f0:	78fb      	ldrb	r3, [r7, #3]
 80032f2:	1e5a      	subs	r2, r3, #1
 80032f4:	7afb      	ldrb	r3, [r7, #11]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7fd f8c3 	bl	8000484 <__aeabi_i2d>
 80032fe:	4603      	mov	r3, r0
 8003300:	460c      	mov	r4, r1
 8003302:	ec44 3b11 	vmov	d1, r3, r4
 8003306:	ed9f 0b7a 	vldr	d0, [pc, #488]	; 80034f0 <HexToDec+0x3e8>
 800330a:	f009 fb81 	bl	800ca10 <pow>
 800330e:	ec51 0b10 	vmov	r0, r1, d0
 8003312:	f04f 0200 	mov.w	r2, #0
 8003316:	4b7c      	ldr	r3, [pc, #496]	; (8003508 <HexToDec+0x400>)
 8003318:	f7fd f91e 	bl	8000558 <__aeabi_dmul>
 800331c:	4603      	mov	r3, r0
 800331e:	460c      	mov	r4, r1
 8003320:	4625      	mov	r5, r4
 8003322:	461c      	mov	r4, r3
 8003324:	68f8      	ldr	r0, [r7, #12]
 8003326:	f7fd f89d 	bl	8000464 <__aeabi_ui2d>
 800332a:	4602      	mov	r2, r0
 800332c:	460b      	mov	r3, r1
 800332e:	4620      	mov	r0, r4
 8003330:	4629      	mov	r1, r5
 8003332:	f7fc ff5b 	bl	80001ec <__adddf3>
 8003336:	4603      	mov	r3, r0
 8003338:	460c      	mov	r4, r1
 800333a:	4618      	mov	r0, r3
 800333c:	4621      	mov	r1, r4
 800333e:	f7fd fbe3 	bl	8000b08 <__aeabi_d2uiz>
 8003342:	4603      	mov	r3, r0
 8003344:	60fb      	str	r3, [r7, #12]
 8003346:	e1c3      	b.n	80036d0 <HexToDec+0x5c8>
		case 'F': dec += 15 * pow(16,size-1 - i); break;
 8003348:	78fb      	ldrb	r3, [r7, #3]
 800334a:	1e5a      	subs	r2, r3, #1
 800334c:	7afb      	ldrb	r3, [r7, #11]
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	4618      	mov	r0, r3
 8003352:	f7fd f897 	bl	8000484 <__aeabi_i2d>
 8003356:	4603      	mov	r3, r0
 8003358:	460c      	mov	r4, r1
 800335a:	ec44 3b11 	vmov	d1, r3, r4
 800335e:	ed9f 0b64 	vldr	d0, [pc, #400]	; 80034f0 <HexToDec+0x3e8>
 8003362:	f009 fb55 	bl	800ca10 <pow>
 8003366:	ec51 0b10 	vmov	r0, r1, d0
 800336a:	f04f 0200 	mov.w	r2, #0
 800336e:	4b67      	ldr	r3, [pc, #412]	; (800350c <HexToDec+0x404>)
 8003370:	f7fd f8f2 	bl	8000558 <__aeabi_dmul>
 8003374:	4603      	mov	r3, r0
 8003376:	460c      	mov	r4, r1
 8003378:	4625      	mov	r5, r4
 800337a:	461c      	mov	r4, r3
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f7fd f871 	bl	8000464 <__aeabi_ui2d>
 8003382:	4602      	mov	r2, r0
 8003384:	460b      	mov	r3, r1
 8003386:	4620      	mov	r0, r4
 8003388:	4629      	mov	r1, r5
 800338a:	f7fc ff2f 	bl	80001ec <__adddf3>
 800338e:	4603      	mov	r3, r0
 8003390:	460c      	mov	r4, r1
 8003392:	4618      	mov	r0, r3
 8003394:	4621      	mov	r1, r4
 8003396:	f7fd fbb7 	bl	8000b08 <__aeabi_d2uiz>
 800339a:	4603      	mov	r3, r0
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	e197      	b.n	80036d0 <HexToDec+0x5c8>

		case '1': dec += 1 * pow(16,size-1 - i); break;
 80033a0:	78fb      	ldrb	r3, [r7, #3]
 80033a2:	1e5a      	subs	r2, r3, #1
 80033a4:	7afb      	ldrb	r3, [r7, #11]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7fd f86b 	bl	8000484 <__aeabi_i2d>
 80033ae:	4603      	mov	r3, r0
 80033b0:	460c      	mov	r4, r1
 80033b2:	ec44 3b11 	vmov	d1, r3, r4
 80033b6:	ed9f 0b4e 	vldr	d0, [pc, #312]	; 80034f0 <HexToDec+0x3e8>
 80033ba:	f009 fb29 	bl	800ca10 <pow>
 80033be:	ec56 5b10 	vmov	r5, r6, d0
 80033c2:	68f8      	ldr	r0, [r7, #12]
 80033c4:	f7fd f84e 	bl	8000464 <__aeabi_ui2d>
 80033c8:	4603      	mov	r3, r0
 80033ca:	460c      	mov	r4, r1
 80033cc:	461a      	mov	r2, r3
 80033ce:	4623      	mov	r3, r4
 80033d0:	4628      	mov	r0, r5
 80033d2:	4631      	mov	r1, r6
 80033d4:	f7fc ff0a 	bl	80001ec <__adddf3>
 80033d8:	4603      	mov	r3, r0
 80033da:	460c      	mov	r4, r1
 80033dc:	4618      	mov	r0, r3
 80033de:	4621      	mov	r1, r4
 80033e0:	f7fd fb92 	bl	8000b08 <__aeabi_d2uiz>
 80033e4:	4603      	mov	r3, r0
 80033e6:	60fb      	str	r3, [r7, #12]
 80033e8:	e172      	b.n	80036d0 <HexToDec+0x5c8>
		case '2': dec += 2 * pow(16,size-1 - i); break;
 80033ea:	78fb      	ldrb	r3, [r7, #3]
 80033ec:	1e5a      	subs	r2, r3, #1
 80033ee:	7afb      	ldrb	r3, [r7, #11]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7fd f846 	bl	8000484 <__aeabi_i2d>
 80033f8:	4603      	mov	r3, r0
 80033fa:	460c      	mov	r4, r1
 80033fc:	ec44 3b11 	vmov	d1, r3, r4
 8003400:	ed9f 0b3b 	vldr	d0, [pc, #236]	; 80034f0 <HexToDec+0x3e8>
 8003404:	f009 fb04 	bl	800ca10 <pow>
 8003408:	ec51 0b10 	vmov	r0, r1, d0
 800340c:	4602      	mov	r2, r0
 800340e:	460b      	mov	r3, r1
 8003410:	f7fc feec 	bl	80001ec <__adddf3>
 8003414:	4603      	mov	r3, r0
 8003416:	460c      	mov	r4, r1
 8003418:	4625      	mov	r5, r4
 800341a:	461c      	mov	r4, r3
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f7fd f821 	bl	8000464 <__aeabi_ui2d>
 8003422:	4602      	mov	r2, r0
 8003424:	460b      	mov	r3, r1
 8003426:	4620      	mov	r0, r4
 8003428:	4629      	mov	r1, r5
 800342a:	f7fc fedf 	bl	80001ec <__adddf3>
 800342e:	4603      	mov	r3, r0
 8003430:	460c      	mov	r4, r1
 8003432:	4618      	mov	r0, r3
 8003434:	4621      	mov	r1, r4
 8003436:	f7fd fb67 	bl	8000b08 <__aeabi_d2uiz>
 800343a:	4603      	mov	r3, r0
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	e147      	b.n	80036d0 <HexToDec+0x5c8>
		case '3': dec += 3 * pow(16,size-1 - i); break;
 8003440:	78fb      	ldrb	r3, [r7, #3]
 8003442:	1e5a      	subs	r2, r3, #1
 8003444:	7afb      	ldrb	r3, [r7, #11]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	4618      	mov	r0, r3
 800344a:	f7fd f81b 	bl	8000484 <__aeabi_i2d>
 800344e:	4603      	mov	r3, r0
 8003450:	460c      	mov	r4, r1
 8003452:	ec44 3b11 	vmov	d1, r3, r4
 8003456:	ed9f 0b26 	vldr	d0, [pc, #152]	; 80034f0 <HexToDec+0x3e8>
 800345a:	f009 fad9 	bl	800ca10 <pow>
 800345e:	ec51 0b10 	vmov	r0, r1, d0
 8003462:	f04f 0200 	mov.w	r2, #0
 8003466:	4b2a      	ldr	r3, [pc, #168]	; (8003510 <HexToDec+0x408>)
 8003468:	f7fd f876 	bl	8000558 <__aeabi_dmul>
 800346c:	4603      	mov	r3, r0
 800346e:	460c      	mov	r4, r1
 8003470:	4625      	mov	r5, r4
 8003472:	461c      	mov	r4, r3
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f7fc fff5 	bl	8000464 <__aeabi_ui2d>
 800347a:	4602      	mov	r2, r0
 800347c:	460b      	mov	r3, r1
 800347e:	4620      	mov	r0, r4
 8003480:	4629      	mov	r1, r5
 8003482:	f7fc feb3 	bl	80001ec <__adddf3>
 8003486:	4603      	mov	r3, r0
 8003488:	460c      	mov	r4, r1
 800348a:	4618      	mov	r0, r3
 800348c:	4621      	mov	r1, r4
 800348e:	f7fd fb3b 	bl	8000b08 <__aeabi_d2uiz>
 8003492:	4603      	mov	r3, r0
 8003494:	60fb      	str	r3, [r7, #12]
 8003496:	e11b      	b.n	80036d0 <HexToDec+0x5c8>
		case '4': dec += 4 * pow(16,size-1 - i); break;
 8003498:	78fb      	ldrb	r3, [r7, #3]
 800349a:	1e5a      	subs	r2, r3, #1
 800349c:	7afb      	ldrb	r3, [r7, #11]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7fc ffef 	bl	8000484 <__aeabi_i2d>
 80034a6:	4603      	mov	r3, r0
 80034a8:	460c      	mov	r4, r1
 80034aa:	ec44 3b11 	vmov	d1, r3, r4
 80034ae:	ed9f 0b10 	vldr	d0, [pc, #64]	; 80034f0 <HexToDec+0x3e8>
 80034b2:	f009 faad 	bl	800ca10 <pow>
 80034b6:	ec51 0b10 	vmov	r0, r1, d0
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	4b15      	ldr	r3, [pc, #84]	; (8003514 <HexToDec+0x40c>)
 80034c0:	f7fd f84a 	bl	8000558 <__aeabi_dmul>
 80034c4:	4603      	mov	r3, r0
 80034c6:	460c      	mov	r4, r1
 80034c8:	4625      	mov	r5, r4
 80034ca:	461c      	mov	r4, r3
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f7fc ffc9 	bl	8000464 <__aeabi_ui2d>
 80034d2:	4602      	mov	r2, r0
 80034d4:	460b      	mov	r3, r1
 80034d6:	4620      	mov	r0, r4
 80034d8:	4629      	mov	r1, r5
 80034da:	f7fc fe87 	bl	80001ec <__adddf3>
 80034de:	4603      	mov	r3, r0
 80034e0:	460c      	mov	r4, r1
 80034e2:	4618      	mov	r0, r3
 80034e4:	4621      	mov	r1, r4
 80034e6:	f7fd fb0f 	bl	8000b08 <__aeabi_d2uiz>
 80034ea:	4603      	mov	r3, r0
 80034ec:	60fb      	str	r3, [r7, #12]
 80034ee:	e0ef      	b.n	80036d0 <HexToDec+0x5c8>
 80034f0:	00000000 	.word	0x00000000
 80034f4:	40300000 	.word	0x40300000
 80034f8:	40240000 	.word	0x40240000
 80034fc:	40260000 	.word	0x40260000
 8003500:	40280000 	.word	0x40280000
 8003504:	402a0000 	.word	0x402a0000
 8003508:	402c0000 	.word	0x402c0000
 800350c:	402e0000 	.word	0x402e0000
 8003510:	40080000 	.word	0x40080000
 8003514:	40100000 	.word	0x40100000
		case '5': dec += 5 * pow(16,size-1 - i); break;
 8003518:	78fb      	ldrb	r3, [r7, #3]
 800351a:	1e5a      	subs	r2, r3, #1
 800351c:	7afb      	ldrb	r3, [r7, #11]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	4618      	mov	r0, r3
 8003522:	f7fc ffaf 	bl	8000484 <__aeabi_i2d>
 8003526:	4603      	mov	r3, r0
 8003528:	460c      	mov	r4, r1
 800352a:	ec44 3b11 	vmov	d1, r3, r4
 800352e:	ed9f 0b70 	vldr	d0, [pc, #448]	; 80036f0 <HexToDec+0x5e8>
 8003532:	f009 fa6d 	bl	800ca10 <pow>
 8003536:	ec51 0b10 	vmov	r0, r1, d0
 800353a:	f04f 0200 	mov.w	r2, #0
 800353e:	4b6e      	ldr	r3, [pc, #440]	; (80036f8 <HexToDec+0x5f0>)
 8003540:	f7fd f80a 	bl	8000558 <__aeabi_dmul>
 8003544:	4603      	mov	r3, r0
 8003546:	460c      	mov	r4, r1
 8003548:	4625      	mov	r5, r4
 800354a:	461c      	mov	r4, r3
 800354c:	68f8      	ldr	r0, [r7, #12]
 800354e:	f7fc ff89 	bl	8000464 <__aeabi_ui2d>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	4620      	mov	r0, r4
 8003558:	4629      	mov	r1, r5
 800355a:	f7fc fe47 	bl	80001ec <__adddf3>
 800355e:	4603      	mov	r3, r0
 8003560:	460c      	mov	r4, r1
 8003562:	4618      	mov	r0, r3
 8003564:	4621      	mov	r1, r4
 8003566:	f7fd facf 	bl	8000b08 <__aeabi_d2uiz>
 800356a:	4603      	mov	r3, r0
 800356c:	60fb      	str	r3, [r7, #12]
 800356e:	e0af      	b.n	80036d0 <HexToDec+0x5c8>
		case '6': dec += 6 * pow(16,size-1 - i); break;
 8003570:	78fb      	ldrb	r3, [r7, #3]
 8003572:	1e5a      	subs	r2, r3, #1
 8003574:	7afb      	ldrb	r3, [r7, #11]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	4618      	mov	r0, r3
 800357a:	f7fc ff83 	bl	8000484 <__aeabi_i2d>
 800357e:	4603      	mov	r3, r0
 8003580:	460c      	mov	r4, r1
 8003582:	ec44 3b11 	vmov	d1, r3, r4
 8003586:	ed9f 0b5a 	vldr	d0, [pc, #360]	; 80036f0 <HexToDec+0x5e8>
 800358a:	f009 fa41 	bl	800ca10 <pow>
 800358e:	ec51 0b10 	vmov	r0, r1, d0
 8003592:	f04f 0200 	mov.w	r2, #0
 8003596:	4b59      	ldr	r3, [pc, #356]	; (80036fc <HexToDec+0x5f4>)
 8003598:	f7fc ffde 	bl	8000558 <__aeabi_dmul>
 800359c:	4603      	mov	r3, r0
 800359e:	460c      	mov	r4, r1
 80035a0:	4625      	mov	r5, r4
 80035a2:	461c      	mov	r4, r3
 80035a4:	68f8      	ldr	r0, [r7, #12]
 80035a6:	f7fc ff5d 	bl	8000464 <__aeabi_ui2d>
 80035aa:	4602      	mov	r2, r0
 80035ac:	460b      	mov	r3, r1
 80035ae:	4620      	mov	r0, r4
 80035b0:	4629      	mov	r1, r5
 80035b2:	f7fc fe1b 	bl	80001ec <__adddf3>
 80035b6:	4603      	mov	r3, r0
 80035b8:	460c      	mov	r4, r1
 80035ba:	4618      	mov	r0, r3
 80035bc:	4621      	mov	r1, r4
 80035be:	f7fd faa3 	bl	8000b08 <__aeabi_d2uiz>
 80035c2:	4603      	mov	r3, r0
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	e083      	b.n	80036d0 <HexToDec+0x5c8>
		case '7': dec += 7 * pow(16,size-1 - i); break;
 80035c8:	78fb      	ldrb	r3, [r7, #3]
 80035ca:	1e5a      	subs	r2, r3, #1
 80035cc:	7afb      	ldrb	r3, [r7, #11]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7fc ff57 	bl	8000484 <__aeabi_i2d>
 80035d6:	4603      	mov	r3, r0
 80035d8:	460c      	mov	r4, r1
 80035da:	ec44 3b11 	vmov	d1, r3, r4
 80035de:	ed9f 0b44 	vldr	d0, [pc, #272]	; 80036f0 <HexToDec+0x5e8>
 80035e2:	f009 fa15 	bl	800ca10 <pow>
 80035e6:	ec51 0b10 	vmov	r0, r1, d0
 80035ea:	f04f 0200 	mov.w	r2, #0
 80035ee:	4b44      	ldr	r3, [pc, #272]	; (8003700 <HexToDec+0x5f8>)
 80035f0:	f7fc ffb2 	bl	8000558 <__aeabi_dmul>
 80035f4:	4603      	mov	r3, r0
 80035f6:	460c      	mov	r4, r1
 80035f8:	4625      	mov	r5, r4
 80035fa:	461c      	mov	r4, r3
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f7fc ff31 	bl	8000464 <__aeabi_ui2d>
 8003602:	4602      	mov	r2, r0
 8003604:	460b      	mov	r3, r1
 8003606:	4620      	mov	r0, r4
 8003608:	4629      	mov	r1, r5
 800360a:	f7fc fdef 	bl	80001ec <__adddf3>
 800360e:	4603      	mov	r3, r0
 8003610:	460c      	mov	r4, r1
 8003612:	4618      	mov	r0, r3
 8003614:	4621      	mov	r1, r4
 8003616:	f7fd fa77 	bl	8000b08 <__aeabi_d2uiz>
 800361a:	4603      	mov	r3, r0
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	e057      	b.n	80036d0 <HexToDec+0x5c8>
		case '8': dec += 8 * pow(16,size-1 - i); break;
 8003620:	78fb      	ldrb	r3, [r7, #3]
 8003622:	1e5a      	subs	r2, r3, #1
 8003624:	7afb      	ldrb	r3, [r7, #11]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	4618      	mov	r0, r3
 800362a:	f7fc ff2b 	bl	8000484 <__aeabi_i2d>
 800362e:	4603      	mov	r3, r0
 8003630:	460c      	mov	r4, r1
 8003632:	ec44 3b11 	vmov	d1, r3, r4
 8003636:	ed9f 0b2e 	vldr	d0, [pc, #184]	; 80036f0 <HexToDec+0x5e8>
 800363a:	f009 f9e9 	bl	800ca10 <pow>
 800363e:	ec51 0b10 	vmov	r0, r1, d0
 8003642:	f04f 0200 	mov.w	r2, #0
 8003646:	4b2f      	ldr	r3, [pc, #188]	; (8003704 <HexToDec+0x5fc>)
 8003648:	f7fc ff86 	bl	8000558 <__aeabi_dmul>
 800364c:	4603      	mov	r3, r0
 800364e:	460c      	mov	r4, r1
 8003650:	4625      	mov	r5, r4
 8003652:	461c      	mov	r4, r3
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f7fc ff05 	bl	8000464 <__aeabi_ui2d>
 800365a:	4602      	mov	r2, r0
 800365c:	460b      	mov	r3, r1
 800365e:	4620      	mov	r0, r4
 8003660:	4629      	mov	r1, r5
 8003662:	f7fc fdc3 	bl	80001ec <__adddf3>
 8003666:	4603      	mov	r3, r0
 8003668:	460c      	mov	r4, r1
 800366a:	4618      	mov	r0, r3
 800366c:	4621      	mov	r1, r4
 800366e:	f7fd fa4b 	bl	8000b08 <__aeabi_d2uiz>
 8003672:	4603      	mov	r3, r0
 8003674:	60fb      	str	r3, [r7, #12]
 8003676:	e02b      	b.n	80036d0 <HexToDec+0x5c8>
		case '9': dec += 9 * pow(16,size-1 - i); break;
 8003678:	78fb      	ldrb	r3, [r7, #3]
 800367a:	1e5a      	subs	r2, r3, #1
 800367c:	7afb      	ldrb	r3, [r7, #11]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	4618      	mov	r0, r3
 8003682:	f7fc feff 	bl	8000484 <__aeabi_i2d>
 8003686:	4603      	mov	r3, r0
 8003688:	460c      	mov	r4, r1
 800368a:	ec44 3b11 	vmov	d1, r3, r4
 800368e:	ed9f 0b18 	vldr	d0, [pc, #96]	; 80036f0 <HexToDec+0x5e8>
 8003692:	f009 f9bd 	bl	800ca10 <pow>
 8003696:	ec51 0b10 	vmov	r0, r1, d0
 800369a:	f04f 0200 	mov.w	r2, #0
 800369e:	4b1a      	ldr	r3, [pc, #104]	; (8003708 <HexToDec+0x600>)
 80036a0:	f7fc ff5a 	bl	8000558 <__aeabi_dmul>
 80036a4:	4603      	mov	r3, r0
 80036a6:	460c      	mov	r4, r1
 80036a8:	4625      	mov	r5, r4
 80036aa:	461c      	mov	r4, r3
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f7fc fed9 	bl	8000464 <__aeabi_ui2d>
 80036b2:	4602      	mov	r2, r0
 80036b4:	460b      	mov	r3, r1
 80036b6:	4620      	mov	r0, r4
 80036b8:	4629      	mov	r1, r5
 80036ba:	f7fc fd97 	bl	80001ec <__adddf3>
 80036be:	4603      	mov	r3, r0
 80036c0:	460c      	mov	r4, r1
 80036c2:	4618      	mov	r0, r3
 80036c4:	4621      	mov	r1, r4
 80036c6:	f7fd fa1f 	bl	8000b08 <__aeabi_d2uiz>
 80036ca:	4603      	mov	r3, r0
 80036cc:	60fb      	str	r3, [r7, #12]
 80036ce:	bf00      	nop
	for(uint8_t i = 0; i < size;i++){
 80036d0:	7afb      	ldrb	r3, [r7, #11]
 80036d2:	3301      	adds	r3, #1
 80036d4:	72fb      	strb	r3, [r7, #11]
 80036d6:	7afa      	ldrb	r2, [r7, #11]
 80036d8:	78fb      	ldrb	r3, [r7, #3]
 80036da:	429a      	cmp	r2, r3
 80036dc:	f4ff ad1f 	bcc.w	800311e <HexToDec+0x16>
		case '0': dec += 0; break;
		}
	}
	return dec;
 80036e0:	68fb      	ldr	r3, [r7, #12]
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3714      	adds	r7, #20
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036ea:	bf00      	nop
 80036ec:	f3af 8000 	nop.w
 80036f0:	00000000 	.word	0x00000000
 80036f4:	40300000 	.word	0x40300000
 80036f8:	40140000 	.word	0x40140000
 80036fc:	40180000 	.word	0x40180000
 8003700:	401c0000 	.word	0x401c0000
 8003704:	40200000 	.word	0x40200000
 8003708:	40220000 	.word	0x40220000

0800370c <LEDStringPars>:

/*
 * ? ?  ?
 *
 */
void LEDStringPars(string_t *datastring, RGB_status *leds){
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]

	// .. 3 RGB
	for(uint8_t i = 0; i < 3; i++){
 8003716:	2300      	movs	r3, #0
 8003718:	73fb      	strb	r3, [r7, #15]
 800371a:	e04c      	b.n	80037b6 <LEDStringPars+0xaa>
		uint8_t pointer = 0;
 800371c:	2300      	movs	r3, #0
 800371e:	73bb      	strb	r3, [r7, #14]
		while(pointer < 6){
 8003720:	e043      	b.n	80037aa <LEDStringPars+0x9e>
			switch(datastring[serv_string_1].buf[pointer]){
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f503 531f 	add.w	r3, r3, #10176	; 0x27c0
 8003728:	3336      	adds	r3, #54	; 0x36
 800372a:	7bba      	ldrb	r2, [r7, #14]
 800372c:	5c9b      	ldrb	r3, [r3, r2]
 800372e:	2b47      	cmp	r3, #71	; 0x47
 8003730:	d015      	beq.n	800375e <LEDStringPars+0x52>
 8003732:	2b52      	cmp	r3, #82	; 0x52
 8003734:	d002      	beq.n	800373c <LEDStringPars+0x30>
 8003736:	2b42      	cmp	r3, #66	; 0x42
 8003738:	d022      	beq.n	8003780 <LEDStringPars+0x74>
 800373a:	e033      	b.n	80037a4 <LEDStringPars+0x98>
			case (uint8_t)'R': leds[i].RED.LED_status = datastring[serv_string_1].buf[pointer+1]; break;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f503 521f 	add.w	r2, r3, #10176	; 0x27c0
 8003742:	3236      	adds	r2, #54	; 0x36
 8003744:	7bbb      	ldrb	r3, [r7, #14]
 8003746:	1c58      	adds	r0, r3, #1
 8003748:	7bf9      	ldrb	r1, [r7, #15]
 800374a:	460b      	mov	r3, r1
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	440b      	add	r3, r1
 8003750:	011b      	lsls	r3, r3, #4
 8003752:	4619      	mov	r1, r3
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	440b      	add	r3, r1
 8003758:	5c12      	ldrb	r2, [r2, r0]
 800375a:	701a      	strb	r2, [r3, #0]
 800375c:	e022      	b.n	80037a4 <LEDStringPars+0x98>
			case (uint8_t)'G': leds[i].GREEN.LED_status = datastring[serv_string_1].buf[pointer+1]; break;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f503 521f 	add.w	r2, r3, #10176	; 0x27c0
 8003764:	3236      	adds	r2, #54	; 0x36
 8003766:	7bbb      	ldrb	r3, [r7, #14]
 8003768:	1c58      	adds	r0, r3, #1
 800376a:	7bf9      	ldrb	r1, [r7, #15]
 800376c:	460b      	mov	r3, r1
 800376e:	005b      	lsls	r3, r3, #1
 8003770:	440b      	add	r3, r1
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	4619      	mov	r1, r3
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	440b      	add	r3, r1
 800377a:	5c12      	ldrb	r2, [r2, r0]
 800377c:	741a      	strb	r2, [r3, #16]
 800377e:	e011      	b.n	80037a4 <LEDStringPars+0x98>
			case (uint8_t)'B': leds[i].BLUE.LED_status = datastring[serv_string_1].buf[pointer+1]; break;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f503 521f 	add.w	r2, r3, #10176	; 0x27c0
 8003786:	3236      	adds	r2, #54	; 0x36
 8003788:	7bbb      	ldrb	r3, [r7, #14]
 800378a:	1c58      	adds	r0, r3, #1
 800378c:	7bf9      	ldrb	r1, [r7, #15]
 800378e:	460b      	mov	r3, r1
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	440b      	add	r3, r1
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	4619      	mov	r1, r3
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	440b      	add	r3, r1
 800379c:	5c12      	ldrb	r2, [r2, r0]
 800379e:	f883 2020 	strb.w	r2, [r3, #32]
 80037a2:	bf00      	nop
			}
			pointer++;
 80037a4:	7bbb      	ldrb	r3, [r7, #14]
 80037a6:	3301      	adds	r3, #1
 80037a8:	73bb      	strb	r3, [r7, #14]
		while(pointer < 6){
 80037aa:	7bbb      	ldrb	r3, [r7, #14]
 80037ac:	2b05      	cmp	r3, #5
 80037ae:	d9b8      	bls.n	8003722 <LEDStringPars+0x16>
	for(uint8_t i = 0; i < 3; i++){
 80037b0:	7bfb      	ldrb	r3, [r7, #15]
 80037b2:	3301      	adds	r3, #1
 80037b4:	73fb      	strb	r3, [r7, #15]
 80037b6:	7bfb      	ldrb	r3, [r7, #15]
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d9af      	bls.n	800371c <LEDStringPars+0x10>
		}
	}
}
 80037bc:	bf00      	nop
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <ServiceStringPars>:

/*
 * ? ?, ? , DC ? ?
 */
void ServiceStringPars(string_t *datastring, ctrl_status *active){
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
	active->RELE[0] = (datastring[serv_string_2].buf[1] == '1') ? 1 : 0;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80037d8:	3338      	adds	r3, #56	; 0x38
 80037da:	785b      	ldrb	r3, [r3, #1]
 80037dc:	2b31      	cmp	r3, #49	; 0x31
 80037de:	bf0c      	ite	eq
 80037e0:	2301      	moveq	r3, #1
 80037e2:	2300      	movne	r3, #0
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	461a      	mov	r2, r3
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	701a      	strb	r2, [r3, #0]
	active->RELE[1] = (datastring[serv_string_2].buf[3] == '1') ? 1 : 0;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80037f2:	3338      	adds	r3, #56	; 0x38
 80037f4:	78db      	ldrb	r3, [r3, #3]
 80037f6:	2b31      	cmp	r3, #49	; 0x31
 80037f8:	bf0c      	ite	eq
 80037fa:	2301      	moveq	r3, #1
 80037fc:	2300      	movne	r3, #0
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	461a      	mov	r2, r3
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	705a      	strb	r2, [r3, #1]
	active->RELE[2] = (datastring[serv_string_2].buf[5] == '1') ? 1 : 0;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800380c:	3338      	adds	r3, #56	; 0x38
 800380e:	795b      	ldrb	r3, [r3, #5]
 8003810:	2b31      	cmp	r3, #49	; 0x31
 8003812:	bf0c      	ite	eq
 8003814:	2301      	moveq	r3, #1
 8003816:	2300      	movne	r3, #0
 8003818:	b2db      	uxtb	r3, r3
 800381a:	461a      	mov	r2, r3
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	709a      	strb	r2, [r3, #2]
	active->RELE[3] = (datastring[serv_string_2].buf[7] == '1') ? 1 : 0;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8003826:	3338      	adds	r3, #56	; 0x38
 8003828:	79db      	ldrb	r3, [r3, #7]
 800382a:	2b31      	cmp	r3, #49	; 0x31
 800382c:	bf0c      	ite	eq
 800382e:	2301      	moveq	r3, #1
 8003830:	2300      	movne	r3, #0
 8003832:	b2db      	uxtb	r3, r3
 8003834:	461a      	mov	r2, r3
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	70da      	strb	r2, [r3, #3]
	active->DC = datastring[serv_string_2].buf[10] - 48;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8003840:	3338      	adds	r3, #56	; 0x38
 8003842:	7a9b      	ldrb	r3, [r3, #10]
 8003844:	3b30      	subs	r3, #48	; 0x30
 8003846:	b2da      	uxtb	r2, r3
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	711a      	strb	r2, [r3, #4]
	active->DISP = datastring[serv_string_2].buf[15] - 48;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8003852:	3338      	adds	r3, #56	; 0x38
 8003854:	7bdb      	ldrb	r3, [r3, #15]
 8003856:	3b30      	subs	r3, #48	; 0x30
 8003858:	b2da      	uxtb	r2, r3
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	715a      	strb	r2, [r3, #5]
}
 800385e:	bf00      	nop
 8003860:	370c      	adds	r7, #12
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
	...

0800386c <HAL_UART_RxHalfCpltCallback>:

/*
 * ? ? ? ?  uatrt_buf
 */
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart){
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
	uart_hlf_flag = 1;
 8003874:	4b04      	ldr	r3, [pc, #16]	; (8003888 <HAL_UART_RxHalfCpltCallback+0x1c>)
 8003876:	2201      	movs	r2, #1
 8003878:	701a      	strb	r2, [r3, #0]
}
 800387a:	bf00      	nop
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	20001098 	.word	0x20001098

0800388c <DisplayInit>:

/*
 * ? ?????? ?
 */
void DisplayInit(u8g2_t* u8g2){
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
	u8g2_Setup_ssd1322_nhd_256x64_f(u8g2, U8G2_R0, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_delay);
 8003894:	4b09      	ldr	r3, [pc, #36]	; (80038bc <DisplayInit+0x30>)
 8003896:	4a0a      	ldr	r2, [pc, #40]	; (80038c0 <DisplayInit+0x34>)
 8003898:	490a      	ldr	r1, [pc, #40]	; (80038c4 <DisplayInit+0x38>)
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f005 fa22 	bl	8008ce4 <u8g2_Setup_ssd1322_nhd_256x64_f>
	u8g2_InitDisplay(u8g2);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f006 fe95 	bl	800a5d0 <u8x8_InitDisplay>
	u8g2_ClearDisplay(u8g2);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f005 f9f7 	bl	8008c9a <u8g2_ClearDisplay>
	u8g2_SetPowerSave(u8g2, 0);
 80038ac:	2100      	movs	r1, #0
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f006 fe9d 	bl	800a5ee <u8x8_SetPowerSave>
}
 80038b4:	bf00      	nop
 80038b6:	3708      	adds	r7, #8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	08003f05 	.word	0x08003f05
 80038c0:	08003ff1 	.word	0x08003ff1
 80038c4:	08013ab4 	.word	0x08013ab4

080038c8 <MX_GPIO_Init>:
     PA2   ------> SharedAnalog_PA2
     PA3   ------> SharedAnalog_PA3
     PB5   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b08c      	sub	sp, #48	; 0x30
 80038cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ce:	f107 031c 	add.w	r3, r7, #28
 80038d2:	2200      	movs	r2, #0
 80038d4:	601a      	str	r2, [r3, #0]
 80038d6:	605a      	str	r2, [r3, #4]
 80038d8:	609a      	str	r2, [r3, #8]
 80038da:	60da      	str	r2, [r3, #12]
 80038dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038de:	2300      	movs	r3, #0
 80038e0:	61bb      	str	r3, [r7, #24]
 80038e2:	4b9d      	ldr	r3, [pc, #628]	; (8003b58 <MX_GPIO_Init+0x290>)
 80038e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e6:	4a9c      	ldr	r2, [pc, #624]	; (8003b58 <MX_GPIO_Init+0x290>)
 80038e8:	f043 0304 	orr.w	r3, r3, #4
 80038ec:	6313      	str	r3, [r2, #48]	; 0x30
 80038ee:	4b9a      	ldr	r3, [pc, #616]	; (8003b58 <MX_GPIO_Init+0x290>)
 80038f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f2:	f003 0304 	and.w	r3, r3, #4
 80038f6:	61bb      	str	r3, [r7, #24]
 80038f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80038fa:	2300      	movs	r3, #0
 80038fc:	617b      	str	r3, [r7, #20]
 80038fe:	4b96      	ldr	r3, [pc, #600]	; (8003b58 <MX_GPIO_Init+0x290>)
 8003900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003902:	4a95      	ldr	r2, [pc, #596]	; (8003b58 <MX_GPIO_Init+0x290>)
 8003904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003908:	6313      	str	r3, [r2, #48]	; 0x30
 800390a:	4b93      	ldr	r3, [pc, #588]	; (8003b58 <MX_GPIO_Init+0x290>)
 800390c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003916:	2300      	movs	r3, #0
 8003918:	613b      	str	r3, [r7, #16]
 800391a:	4b8f      	ldr	r3, [pc, #572]	; (8003b58 <MX_GPIO_Init+0x290>)
 800391c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391e:	4a8e      	ldr	r2, [pc, #568]	; (8003b58 <MX_GPIO_Init+0x290>)
 8003920:	f043 0301 	orr.w	r3, r3, #1
 8003924:	6313      	str	r3, [r2, #48]	; 0x30
 8003926:	4b8c      	ldr	r3, [pc, #560]	; (8003b58 <MX_GPIO_Init+0x290>)
 8003928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	613b      	str	r3, [r7, #16]
 8003930:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003932:	2300      	movs	r3, #0
 8003934:	60fb      	str	r3, [r7, #12]
 8003936:	4b88      	ldr	r3, [pc, #544]	; (8003b58 <MX_GPIO_Init+0x290>)
 8003938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393a:	4a87      	ldr	r2, [pc, #540]	; (8003b58 <MX_GPIO_Init+0x290>)
 800393c:	f043 0302 	orr.w	r3, r3, #2
 8003940:	6313      	str	r3, [r2, #48]	; 0x30
 8003942:	4b85      	ldr	r3, [pc, #532]	; (8003b58 <MX_GPIO_Init+0x290>)
 8003944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	60fb      	str	r3, [r7, #12]
 800394c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800394e:	2300      	movs	r3, #0
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	4b81      	ldr	r3, [pc, #516]	; (8003b58 <MX_GPIO_Init+0x290>)
 8003954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003956:	4a80      	ldr	r2, [pc, #512]	; (8003b58 <MX_GPIO_Init+0x290>)
 8003958:	f043 0310 	orr.w	r3, r3, #16
 800395c:	6313      	str	r3, [r2, #48]	; 0x30
 800395e:	4b7e      	ldr	r3, [pc, #504]	; (8003b58 <MX_GPIO_Init+0x290>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003962:	f003 0310 	and.w	r3, r3, #16
 8003966:	60bb      	str	r3, [r7, #8]
 8003968:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800396a:	2300      	movs	r3, #0
 800396c:	607b      	str	r3, [r7, #4]
 800396e:	4b7a      	ldr	r3, [pc, #488]	; (8003b58 <MX_GPIO_Init+0x290>)
 8003970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003972:	4a79      	ldr	r2, [pc, #484]	; (8003b58 <MX_GPIO_Init+0x290>)
 8003974:	f043 0308 	orr.w	r3, r3, #8
 8003978:	6313      	str	r3, [r2, #48]	; 0x30
 800397a:	4b77      	ldr	r3, [pc, #476]	; (8003b58 <MX_GPIO_Init+0x290>)
 800397c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397e:	f003 0308 	and.w	r3, r3, #8
 8003982:	607b      	str	r3, [r7, #4]
 8003984:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STM32_OUT_DOG_Pin|STM32_RS_DC_DC_Pin|STM32_relay_swith_pin_Pin|STM32_relay_outside_Pin 
 8003986:	2200      	movs	r2, #0
 8003988:	f242 319e 	movw	r1, #9118	; 0x239e
 800398c:	4873      	ldr	r0, [pc, #460]	; (8003b5c <MX_GPIO_Init+0x294>)
 800398e:	f002 fc31 	bl	80061f4 <HAL_GPIO_WritePin>
                          |OLED_CS_Pin|RED_422_Pin|SYM_LED_R_Pin|GREEN_422_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_RES_Pin|OLED_D_C_Pin|BLUE_422_Pin, GPIO_PIN_RESET);
 8003992:	2200      	movs	r2, #0
 8003994:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8003998:	4871      	ldr	r0, [pc, #452]	; (8003b60 <MX_GPIO_Init+0x298>)
 800399a:	f002 fc2b 	bl	80061f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SYM_LED_G_Pin|BLUE_485_Pin|SYM_LED_B_Pin|GREEN_485_Pin 
 800399e:	2200      	movs	r2, #0
 80039a0:	f24f 3110 	movw	r1, #62224	; 0xf310
 80039a4:	486f      	ldr	r0, [pc, #444]	; (8003b64 <MX_GPIO_Init+0x29c>)
 80039a6:	f002 fc25 	bl	80061f4 <HAL_GPIO_WritePin>
                          |STM32_OUT_REL_3_Pin|STM32_OUT_REL_2_Pin|STM32_OUT_REL_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, STM32_BUTTON_LED_POWER_Pin|RED_485_Pin|STM32_ZUMMER_Pin|BLUE_232_Pin 
 80039aa:	2200      	movs	r2, #0
 80039ac:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 80039b0:	486d      	ldr	r0, [pc, #436]	; (8003b68 <MX_GPIO_Init+0x2a0>)
 80039b2:	f002 fc1f 	bl	80061f4 <HAL_GPIO_WritePin>
                          |STM32_Relay_mmn_Pin|GREEN_232_Pin|STM32_Relay_mother_Pin|RED_232_Pin 
                          |STM32_BUTTON_LED_1_Pin|STM32_BUTTON_LED_2_Pin|STM32_BUTTON_LED_3_Pin|STM32_OUT_REL_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = STM32_OUT_DOG_Pin|STM32_RS_DC_DC_Pin|STM32_relay_swith_pin_Pin|STM32_relay_outside_Pin;
 80039b6:	f242 030e 	movw	r3, #8206	; 0x200e
 80039ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039bc:	2301      	movs	r3, #1
 80039be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c0:	2300      	movs	r3, #0
 80039c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039c4:	2300      	movs	r3, #0
 80039c6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039c8:	f107 031c 	add.w	r3, r7, #28
 80039cc:	4619      	mov	r1, r3
 80039ce:	4863      	ldr	r0, [pc, #396]	; (8003b5c <MX_GPIO_Init+0x294>)
 80039d0:	f002 fa5e 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STM32_BUTTON_POWER_Pin;
 80039d4:	2301      	movs	r3, #1
 80039d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039d8:	2300      	movs	r3, #0
 80039da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039dc:	2301      	movs	r3, #1
 80039de:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(STM32_BUTTON_POWER_GPIO_Port, &GPIO_InitStruct);
 80039e0:	f107 031c 	add.w	r3, r7, #28
 80039e4:	4619      	mov	r1, r3
 80039e6:	485d      	ldr	r0, [pc, #372]	; (8003b5c <MX_GPIO_Init+0x294>)
 80039e8:	f002 fa52 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = STM32_ADC_NTC_1_Pin|STM32_ADC_5V_Pin|STM32_ADC_3_3V_Pin|STM32_ADC_12V_Pin;
 80039ec:	230f      	movs	r3, #15
 80039ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039f0:	2303      	movs	r3, #3
 80039f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f4:	2300      	movs	r3, #0
 80039f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039f8:	f107 031c 	add.w	r3, r7, #28
 80039fc:	4619      	mov	r1, r3
 80039fe:	4858      	ldr	r0, [pc, #352]	; (8003b60 <MX_GPIO_Init+0x298>)
 8003a00:	f002 fa46 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OLED_RES_Pin|OLED_D_C_Pin|BLUE_422_Pin;
 8003a04:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a0e:	2302      	movs	r3, #2
 8003a10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a12:	2300      	movs	r3, #0
 8003a14:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a16:	f107 031c 	add.w	r3, r7, #28
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	4850      	ldr	r0, [pc, #320]	; (8003b60 <MX_GPIO_Init+0x298>)
 8003a1e:	f002 fa37 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = OLED_CS_Pin|RED_422_Pin|SYM_LED_R_Pin|GREEN_422_Pin;
 8003a22:	f44f 7364 	mov.w	r3, #912	; 0x390
 8003a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a30:	2300      	movs	r3, #0
 8003a32:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a34:	f107 031c 	add.w	r3, r7, #28
 8003a38:	4619      	mov	r1, r3
 8003a3a:	4848      	ldr	r0, [pc, #288]	; (8003b5c <MX_GPIO_Init+0x294>)
 8003a3c:	f002 fa28 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8003a40:	2304      	movs	r3, #4
 8003a42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a44:	2300      	movs	r3, #0
 8003a46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003a4c:	f107 031c 	add.w	r3, r7, #28
 8003a50:	4619      	mov	r1, r3
 8003a52:	4844      	ldr	r0, [pc, #272]	; (8003b64 <MX_GPIO_Init+0x29c>)
 8003a54:	f002 fa1c 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = STM32_Conn_1_Pin|STM32_Conn_2_Pin;
 8003a58:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003a5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a62:	2301      	movs	r3, #1
 8003a64:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a66:	f107 031c 	add.w	r3, r7, #28
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	483f      	ldr	r0, [pc, #252]	; (8003b6c <MX_GPIO_Init+0x2a4>)
 8003a6e:	f002 fa0f 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SYM_LED_G_Pin|BLUE_485_Pin|SYM_LED_B_Pin|GREEN_485_Pin;
 8003a72:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a80:	2300      	movs	r3, #0
 8003a82:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a84:	f107 031c 	add.w	r3, r7, #28
 8003a88:	4619      	mov	r1, r3
 8003a8a:	4836      	ldr	r0, [pc, #216]	; (8003b64 <MX_GPIO_Init+0x29c>)
 8003a8c:	f002 fa00 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin 
                           PDPin PDPin PDPin PDPin 
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = STM32_BUTTON_LED_POWER_Pin|RED_485_Pin|STM32_ZUMMER_Pin|BLUE_232_Pin 
 8003a90:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8003a94:	61fb      	str	r3, [r7, #28]
                          |STM32_Relay_mmn_Pin|GREEN_232_Pin|STM32_Relay_mother_Pin|RED_232_Pin 
                          |STM32_BUTTON_LED_1_Pin|STM32_BUTTON_LED_2_Pin|STM32_BUTTON_LED_3_Pin|STM32_OUT_REL_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a96:	2301      	movs	r3, #1
 8003a98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a9a:	2302      	movs	r3, #2
 8003a9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003aa2:	f107 031c 	add.w	r3, r7, #28
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	482f      	ldr	r0, [pc, #188]	; (8003b68 <MX_GPIO_Init+0x2a0>)
 8003aaa:	f002 f9f1 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STM32_R_24_NC_Pin;
 8003aae:	2340      	movs	r3, #64	; 0x40
 8003ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(STM32_R_24_NC_GPIO_Port, &GPIO_InitStruct);
 8003aba:	f107 031c 	add.w	r3, r7, #28
 8003abe:	4619      	mov	r1, r3
 8003ac0:	4826      	ldr	r0, [pc, #152]	; (8003b5c <MX_GPIO_Init+0x294>)
 8003ac2:	f002 f9e5 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STM32_R_24_NO_Pin;
 8003ac6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003acc:	2300      	movs	r3, #0
 8003ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(STM32_R_24_NO_GPIO_Port, &GPIO_InitStruct);
 8003ad4:	f107 031c 	add.w	r3, r7, #28
 8003ad8:	4619      	mov	r1, r3
 8003ada:	4821      	ldr	r0, [pc, #132]	; (8003b60 <MX_GPIO_Init+0x298>)
 8003adc:	f002 f9d8 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = STM32_BUTTON_1_Pin|STM32_BUTTON_2_Pin|STM32_BUTTON_3_Pin;
 8003ae0:	2307      	movs	r3, #7
 8003ae2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003aec:	f107 031c 	add.w	r3, r7, #28
 8003af0:	4619      	mov	r1, r3
 8003af2:	481d      	ldr	r0, [pc, #116]	; (8003b68 <MX_GPIO_Init+0x2a0>)
 8003af4:	f002 f9cc 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = STM32_OUT_REL_3_Pin|STM32_OUT_REL_2_Pin|STM32_OUT_REL_1_Pin;
 8003af8:	f44f 7344 	mov.w	r3, #784	; 0x310
 8003afc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003afe:	2301      	movs	r3, #1
 8003b00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b02:	2300      	movs	r3, #0
 8003b04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b06:	2300      	movs	r3, #0
 8003b08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b0a:	f107 031c 	add.w	r3, r7, #28
 8003b0e:	4619      	mov	r1, r3
 8003b10:	4814      	ldr	r0, [pc, #80]	; (8003b64 <MX_GPIO_Init+0x29c>)
 8003b12:	f002 f9bd 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STM32_I2C_WP_Pin;
 8003b16:	2320      	movs	r3, #32
 8003b18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b1a:	2302      	movs	r3, #2
 8003b1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b22:	2300      	movs	r3, #0
 8003b24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003b26:	2306      	movs	r3, #6
 8003b28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STM32_I2C_WP_GPIO_Port, &GPIO_InitStruct);
 8003b2a:	f107 031c 	add.w	r3, r7, #28
 8003b2e:	4619      	mov	r1, r3
 8003b30:	480c      	ldr	r0, [pc, #48]	; (8003b64 <MX_GPIO_Init+0x29c>)
 8003b32:	f002 f9ad 	bl	8005e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = INPUT_OUTSIDE_2_Pin|INPUT_OUTSIDE_1_Pin;
 8003b36:	2303      	movs	r3, #3
 8003b38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b3e:	2302      	movs	r3, #2
 8003b40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003b42:	f107 031c 	add.w	r3, r7, #28
 8003b46:	4619      	mov	r1, r3
 8003b48:	4808      	ldr	r0, [pc, #32]	; (8003b6c <MX_GPIO_Init+0x2a4>)
 8003b4a:	f002 f9a1 	bl	8005e90 <HAL_GPIO_Init>

}
 8003b4e:	bf00      	nop
 8003b50:	3730      	adds	r7, #48	; 0x30
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	40023800 	.word	0x40023800
 8003b5c:	40020800 	.word	0x40020800
 8003b60:	40020000 	.word	0x40020000
 8003b64:	40020400 	.word	0x40020400
 8003b68:	40020c00 	.word	0x40020c00
 8003b6c:	40021000 	.word	0x40021000

08003b70 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8003b74:	4b12      	ldr	r3, [pc, #72]	; (8003bc0 <MX_I2C1_Init+0x50>)
 8003b76:	4a13      	ldr	r2, [pc, #76]	; (8003bc4 <MX_I2C1_Init+0x54>)
 8003b78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003b7a:	4b11      	ldr	r3, [pc, #68]	; (8003bc0 <MX_I2C1_Init+0x50>)
 8003b7c:	4a12      	ldr	r2, [pc, #72]	; (8003bc8 <MX_I2C1_Init+0x58>)
 8003b7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003b80:	4b0f      	ldr	r3, [pc, #60]	; (8003bc0 <MX_I2C1_Init+0x50>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003b86:	4b0e      	ldr	r3, [pc, #56]	; (8003bc0 <MX_I2C1_Init+0x50>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b8c:	4b0c      	ldr	r3, [pc, #48]	; (8003bc0 <MX_I2C1_Init+0x50>)
 8003b8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003b92:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003b94:	4b0a      	ldr	r3, [pc, #40]	; (8003bc0 <MX_I2C1_Init+0x50>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003b9a:	4b09      	ldr	r3, [pc, #36]	; (8003bc0 <MX_I2C1_Init+0x50>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ba0:	4b07      	ldr	r3, [pc, #28]	; (8003bc0 <MX_I2C1_Init+0x50>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ba6:	4b06      	ldr	r3, [pc, #24]	; (8003bc0 <MX_I2C1_Init+0x50>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003bac:	4804      	ldr	r0, [pc, #16]	; (8003bc0 <MX_I2C1_Init+0x50>)
 8003bae:	f002 fb3b 	bl	8006228 <HAL_I2C_Init>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003bb8:	f000 fa82 	bl	80040c0 <Error_Handler>
  }

}
 8003bbc:	bf00      	nop
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	20009538 	.word	0x20009538
 8003bc4:	40005400 	.word	0x40005400
 8003bc8:	000186a0 	.word	0x000186a0

08003bcc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b08a      	sub	sp, #40	; 0x28
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bd4:	f107 0314 	add.w	r3, r7, #20
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]
 8003bdc:	605a      	str	r2, [r3, #4]
 8003bde:	609a      	str	r2, [r3, #8]
 8003be0:	60da      	str	r2, [r3, #12]
 8003be2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a19      	ldr	r2, [pc, #100]	; (8003c50 <HAL_I2C_MspInit+0x84>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d12b      	bne.n	8003c46 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bee:	2300      	movs	r3, #0
 8003bf0:	613b      	str	r3, [r7, #16]
 8003bf2:	4b18      	ldr	r3, [pc, #96]	; (8003c54 <HAL_I2C_MspInit+0x88>)
 8003bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf6:	4a17      	ldr	r2, [pc, #92]	; (8003c54 <HAL_I2C_MspInit+0x88>)
 8003bf8:	f043 0302 	orr.w	r3, r3, #2
 8003bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8003bfe:	4b15      	ldr	r3, [pc, #84]	; (8003c54 <HAL_I2C_MspInit+0x88>)
 8003c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	613b      	str	r3, [r7, #16]
 8003c08:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c0a:	23c0      	movs	r3, #192	; 0xc0
 8003c0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c0e:	2312      	movs	r3, #18
 8003c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c12:	2301      	movs	r3, #1
 8003c14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c16:	2303      	movs	r3, #3
 8003c18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c1a:	2304      	movs	r3, #4
 8003c1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c1e:	f107 0314 	add.w	r3, r7, #20
 8003c22:	4619      	mov	r1, r3
 8003c24:	480c      	ldr	r0, [pc, #48]	; (8003c58 <HAL_I2C_MspInit+0x8c>)
 8003c26:	f002 f933 	bl	8005e90 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	60fb      	str	r3, [r7, #12]
 8003c2e:	4b09      	ldr	r3, [pc, #36]	; (8003c54 <HAL_I2C_MspInit+0x88>)
 8003c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c32:	4a08      	ldr	r2, [pc, #32]	; (8003c54 <HAL_I2C_MspInit+0x88>)
 8003c34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003c38:	6413      	str	r3, [r2, #64]	; 0x40
 8003c3a:	4b06      	ldr	r3, [pc, #24]	; (8003c54 <HAL_I2C_MspInit+0x88>)
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c42:	60fb      	str	r3, [r7, #12]
 8003c44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003c46:	bf00      	nop
 8003c48:	3728      	adds	r7, #40	; 0x28
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	40005400 	.word	0x40005400
 8003c54:	40023800 	.word	0x40023800
 8003c58:	40020400 	.word	0x40020400

08003c5c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0

  hiwdg.Instance = IWDG;
 8003c60:	4b09      	ldr	r3, [pc, #36]	; (8003c88 <MX_IWDG_Init+0x2c>)
 8003c62:	4a0a      	ldr	r2, [pc, #40]	; (8003c8c <MX_IWDG_Init+0x30>)
 8003c64:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8003c66:	4b08      	ldr	r3, [pc, #32]	; (8003c88 <MX_IWDG_Init+0x2c>)
 8003c68:	2202      	movs	r2, #2
 8003c6a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8003c6c:	4b06      	ldr	r3, [pc, #24]	; (8003c88 <MX_IWDG_Init+0x2c>)
 8003c6e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8003c72:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8003c74:	4804      	ldr	r0, [pc, #16]	; (8003c88 <MX_IWDG_Init+0x2c>)
 8003c76:	f002 fc0f 	bl	8006498 <HAL_IWDG_Init>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8003c80:	f000 fa1e 	bl	80040c0 <Error_Handler>
  }

}
 8003c84:	bf00      	nop
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	2000958c 	.word	0x2000958c
 8003c8c:	40003000 	.word	0x40003000

08003c90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c94:	f000 fe18 	bl	80048c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c98:	f000 f81a 	bl	8003cd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c9c:	f7ff fe14 	bl	80038c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8003ca0:	f7fd fa48 	bl	8001134 <MX_DMA_Init>
  MX_SPI1_Init();
 8003ca4:	f000 fa7a 	bl	800419c <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8003ca8:	f000 fd00 	bl	80046ac <MX_USART3_UART_Init>
  MX_IWDG_Init();
 8003cac:	f7ff ffd6 	bl	8003c5c <MX_IWDG_Init>
  MX_ADC1_Init();
 8003cb0:	f7fd f910 	bl	8000ed4 <MX_ADC1_Init>
  MX_TIM7_Init();
 8003cb4:	f000 fc72 	bl	800459c <MX_TIM7_Init>
  MX_SPI3_Init();
 8003cb8:	f000 faa8 	bl	800420c <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8003cbc:	f000 fccc 	bl	8004658 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8003cc0:	f7ff ff56 	bl	8003b70 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8003cc4:	f7fd fa86 	bl	80011d4 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8003cc8:	f006 fd39 	bl	800a73e <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003ccc:	e7fe      	b.n	8003ccc <main+0x3c>
	...

08003cd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b094      	sub	sp, #80	; 0x50
 8003cd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003cd6:	f107 0320 	add.w	r3, r7, #32
 8003cda:	2230      	movs	r2, #48	; 0x30
 8003cdc:	2100      	movs	r1, #0
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f008 fe05 	bl	800c8ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ce4:	f107 030c 	add.w	r3, r7, #12
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	605a      	str	r2, [r3, #4]
 8003cee:	609a      	str	r2, [r3, #8]
 8003cf0:	60da      	str	r2, [r3, #12]
 8003cf2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60bb      	str	r3, [r7, #8]
 8003cf8:	4b29      	ldr	r3, [pc, #164]	; (8003da0 <SystemClock_Config+0xd0>)
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfc:	4a28      	ldr	r2, [pc, #160]	; (8003da0 <SystemClock_Config+0xd0>)
 8003cfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d02:	6413      	str	r3, [r2, #64]	; 0x40
 8003d04:	4b26      	ldr	r3, [pc, #152]	; (8003da0 <SystemClock_Config+0xd0>)
 8003d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d0c:	60bb      	str	r3, [r7, #8]
 8003d0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d10:	2300      	movs	r3, #0
 8003d12:	607b      	str	r3, [r7, #4]
 8003d14:	4b23      	ldr	r3, [pc, #140]	; (8003da4 <SystemClock_Config+0xd4>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a22      	ldr	r2, [pc, #136]	; (8003da4 <SystemClock_Config+0xd4>)
 8003d1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d1e:	6013      	str	r3, [r2, #0]
 8003d20:	4b20      	ldr	r3, [pc, #128]	; (8003da4 <SystemClock_Config+0xd4>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d28:	607b      	str	r3, [r7, #4]
 8003d2a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003d2c:	2309      	movs	r3, #9
 8003d2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003d30:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003d34:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003d36:	2301      	movs	r3, #1
 8003d38:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003d3e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003d42:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003d44:	2304      	movs	r3, #4
 8003d46:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003d48:	23a8      	movs	r3, #168	; 0xa8
 8003d4a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003d50:	2307      	movs	r3, #7
 8003d52:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d54:	f107 0320 	add.w	r3, r7, #32
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f002 fbe7 	bl	800652c <HAL_RCC_OscConfig>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d001      	beq.n	8003d68 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003d64:	f000 f9ac 	bl	80040c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d68:	230f      	movs	r3, #15
 8003d6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d70:	2300      	movs	r3, #0
 8003d72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003d74:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003d78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003d7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d7e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003d80:	f107 030c 	add.w	r3, r7, #12
 8003d84:	2105      	movs	r1, #5
 8003d86:	4618      	mov	r0, r3
 8003d88:	f002 fe42 	bl	8006a10 <HAL_RCC_ClockConfig>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d001      	beq.n	8003d96 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8003d92:	f000 f995 	bl	80040c0 <Error_Handler>
  }
}
 8003d96:	bf00      	nop
 8003d98:	3750      	adds	r7, #80	; 0x50
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	40023800 	.word	0x40023800
 8003da4:	40007000 	.word	0x40007000

08003da8 <LoadWindow>:

/* USER CODE BEGIN 4 */
uint8_t LoadWindow(u8g2_t *u8g2, uint16_t logo_width, uint16_t logo_height, uint8_t *logo_bits){
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b088      	sub	sp, #32
 8003dac:	af02      	add	r7, sp, #8
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	607b      	str	r3, [r7, #4]
 8003db2:	460b      	mov	r3, r1
 8003db4:	817b      	strh	r3, [r7, #10]
 8003db6:	4613      	mov	r3, r2
 8003db8:	813b      	strh	r3, [r7, #8]

	u8g2_DrawXBMP(u8g2, 8, 0, logo_width, logo_height, logo_bits);
 8003dba:	897b      	ldrh	r3, [r7, #10]
 8003dbc:	b2d9      	uxtb	r1, r3
 8003dbe:	893b      	ldrh	r3, [r7, #8]
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	9201      	str	r2, [sp, #4]
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	460b      	mov	r3, r1
 8003dca:	2200      	movs	r2, #0
 8003dcc:	2108      	movs	r1, #8
 8003dce:	68f8      	ldr	r0, [r7, #12]
 8003dd0:	f004 fe0e 	bl	80089f0 <u8g2_DrawXBMP>
	u8g2_SetFont(u8g2, u8g2_font_cu12_t_cyrillic);
 8003dd4:	4919      	ldr	r1, [pc, #100]	; (8003e3c <LoadWindow+0x94>)
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f005 fd14 	bl	8009804 <u8g2_SetFont>
	u8g2_DrawUTF8(u8g2, 3, 62, "");
 8003ddc:	4b18      	ldr	r3, [pc, #96]	; (8003e40 <LoadWindow+0x98>)
 8003dde:	223e      	movs	r2, #62	; 0x3e
 8003de0:	2103      	movs	r1, #3
 8003de2:	68f8      	ldr	r0, [r7, #12]
 8003de4:	f005 fc6c 	bl	80096c0 <u8g2_DrawUTF8>
	u8g2_SendBuffer(u8g2);
 8003de8:	68f8      	ldr	r0, [r7, #12]
 8003dea:	f004 feee 	bl	8008bca <u8g2_SendBuffer>

	for(uint8_t i = 0; i < 19; i++){
 8003dee:	2300      	movs	r3, #0
 8003df0:	75fb      	strb	r3, [r7, #23]
 8003df2:	e01b      	b.n	8003e2c <LoadWindow+0x84>
		osDelay(100);
 8003df4:	2064      	movs	r0, #100	; 0x64
 8003df6:	f006 fcf5 	bl	800a7e4 <osDelay>
		u8g2_DrawUTF8(u8g2, 64 + i*10, 62, ".");
 8003dfa:	7dfb      	ldrb	r3, [r7, #23]
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	0092      	lsls	r2, r2, #2
 8003e00:	4413      	add	r3, r2
 8003e02:	005b      	lsls	r3, r3, #1
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	3340      	adds	r3, #64	; 0x40
 8003e08:	b2d9      	uxtb	r1, r3
 8003e0a:	4b0e      	ldr	r3, [pc, #56]	; (8003e44 <LoadWindow+0x9c>)
 8003e0c:	223e      	movs	r2, #62	; 0x3e
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f005 fc56 	bl	80096c0 <u8g2_DrawUTF8>
		u8g2_SendBuffer(u8g2);
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	f004 fed8 	bl	8008bca <u8g2_SendBuffer>
		if(!display_stat){
 8003e1a:	4b0b      	ldr	r3, [pc, #44]	; (8003e48 <LoadWindow+0xa0>)
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <LoadWindow+0x7e>
			i = 19;
 8003e22:	2313      	movs	r3, #19
 8003e24:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i < 19; i++){
 8003e26:	7dfb      	ldrb	r3, [r7, #23]
 8003e28:	3301      	adds	r3, #1
 8003e2a:	75fb      	strb	r3, [r7, #23]
 8003e2c:	7dfb      	ldrb	r3, [r7, #23]
 8003e2e:	2b12      	cmp	r3, #18
 8003e30:	d9e0      	bls.n	8003df4 <LoadWindow+0x4c>
		}
	}

	return 0;
 8003e32:	2300      	movs	r3, #0
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3718      	adds	r7, #24
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	0800f504 	.word	0x0800f504
 8003e40:	0800ead0 	.word	0x0800ead0
 8003e44:	0800eae4 	.word	0x0800eae4
 8003e48:	20000000 	.word	0x20000000

08003e4c <OFF_Window>:

void OFF_Window(u8g2_t *u8g2){
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
	u8g2_SetFont(u8g2, u8g2_font_cu12_t_cyrillic);
 8003e54:	4916      	ldr	r1, [pc, #88]	; (8003eb0 <OFF_Window+0x64>)
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f005 fcd4 	bl	8009804 <u8g2_SetFont>
	u8g2_DrawUTF8(u8g2, 3, 62, "");
 8003e5c:	4b15      	ldr	r3, [pc, #84]	; (8003eb4 <OFF_Window+0x68>)
 8003e5e:	223e      	movs	r2, #62	; 0x3e
 8003e60:	2103      	movs	r1, #3
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f005 fc2c 	bl	80096c0 <u8g2_DrawUTF8>
	u8g2_SendBuffer(u8g2);
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f004 feae 	bl	8008bca <u8g2_SendBuffer>

	for(uint8_t i = 0; i < 3; i++){
 8003e6e:	2300      	movs	r3, #0
 8003e70:	73fb      	strb	r3, [r7, #15]
 8003e72:	e016      	b.n	8003ea2 <OFF_Window+0x56>
		osDelay(700);
 8003e74:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8003e78:	f006 fcb4 	bl	800a7e4 <osDelay>
		u8g2_DrawUTF8(u8g2, 90 + i*10, 62, ".");
 8003e7c:	7bfb      	ldrb	r3, [r7, #15]
 8003e7e:	461a      	mov	r2, r3
 8003e80:	0092      	lsls	r2, r2, #2
 8003e82:	4413      	add	r3, r2
 8003e84:	005b      	lsls	r3, r3, #1
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	335a      	adds	r3, #90	; 0x5a
 8003e8a:	b2d9      	uxtb	r1, r3
 8003e8c:	4b0a      	ldr	r3, [pc, #40]	; (8003eb8 <OFF_Window+0x6c>)
 8003e8e:	223e      	movs	r2, #62	; 0x3e
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f005 fc15 	bl	80096c0 <u8g2_DrawUTF8>
		u8g2_SendBuffer(u8g2);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f004 fe97 	bl	8008bca <u8g2_SendBuffer>
	for(uint8_t i = 0; i < 3; i++){
 8003e9c:	7bfb      	ldrb	r3, [r7, #15]
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	73fb      	strb	r3, [r7, #15]
 8003ea2:	7bfb      	ldrb	r3, [r7, #15]
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d9e5      	bls.n	8003e74 <OFF_Window+0x28>
	}
}
 8003ea8:	bf00      	nop
 8003eaa:	3710      	adds	r7, #16
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	0800f504 	.word	0x0800f504
 8003eb4:	0800eae8 	.word	0x0800eae8
 8003eb8:	0800eae4 	.word	0x0800eae4

08003ebc <DrawSym>:

void DrawSym(u8g2_t *u8g2, uint8_t x, uint8_t y, uint8_t symcode){
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	4608      	mov	r0, r1
 8003ec6:	4611      	mov	r1, r2
 8003ec8:	461a      	mov	r2, r3
 8003eca:	4603      	mov	r3, r0
 8003ecc:	70fb      	strb	r3, [r7, #3]
 8003ece:	460b      	mov	r3, r1
 8003ed0:	70bb      	strb	r3, [r7, #2]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	707b      	strb	r3, [r7, #1]
	u8g2_SetFont(u8g2,u8g2_font_ncenR12_tf);
 8003ed6:	4909      	ldr	r1, [pc, #36]	; (8003efc <DrawSym+0x40>)
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f005 fc93 	bl	8009804 <u8g2_SetFont>
	u8g2_DrawGlyph(u8g2,x,y,symcode);
 8003ede:	787b      	ldrb	r3, [r7, #1]
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	78ba      	ldrb	r2, [r7, #2]
 8003ee4:	78f9      	ldrb	r1, [r7, #3]
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f005 fb3c 	bl	8009564 <u8g2_DrawGlyph>
	u8g2_SetFont(u8g2, u8g2_font_unifont_t_cyrillic);
 8003eec:	4904      	ldr	r1, [pc, #16]	; (8003f00 <DrawSym+0x44>)
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f005 fc88 	bl	8009804 <u8g2_SetFont>
}
 8003ef4:	bf00      	nop
 8003ef6:	3708      	adds	r7, #8
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	08012c08 	.word	0x08012c08
 8003f00:	080111fc 	.word	0x080111fc

08003f04 <u8x8_stm32_gpio_and_delay>:


uint8_t u8x8_stm32_gpio_and_delay(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int,
    U8X8_UNUSED void *arg_ptr)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	607b      	str	r3, [r7, #4]
 8003f0e:	460b      	mov	r3, r1
 8003f10:	72fb      	strb	r3, [r7, #11]
 8003f12:	4613      	mov	r3, r2
 8003f14:	72bb      	strb	r3, [r7, #10]
  switch (msg)
 8003f16:	7afb      	ldrb	r3, [r7, #11]
 8003f18:	3b28      	subs	r3, #40	; 0x28
 8003f1a:	2b23      	cmp	r3, #35	; 0x23
 8003f1c:	d861      	bhi.n	8003fe2 <u8x8_stm32_gpio_and_delay+0xde>
 8003f1e:	a201      	add	r2, pc, #4	; (adr r2, 8003f24 <u8x8_stm32_gpio_and_delay+0x20>)
 8003f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f24:	08003fb5 	.word	0x08003fb5
 8003f28:	08003fbd 	.word	0x08003fbd
 8003f2c:	08003fe3 	.word	0x08003fe3
 8003f30:	08003fe3 	.word	0x08003fe3
 8003f34:	08003fe3 	.word	0x08003fe3
 8003f38:	08003fe3 	.word	0x08003fe3
 8003f3c:	08003fe3 	.word	0x08003fe3
 8003f40:	08003fe3 	.word	0x08003fe3
 8003f44:	08003fe3 	.word	0x08003fe3
 8003f48:	08003fe3 	.word	0x08003fe3
 8003f4c:	08003fe3 	.word	0x08003fe3
 8003f50:	08003fe3 	.word	0x08003fe3
 8003f54:	08003fe3 	.word	0x08003fe3
 8003f58:	08003fe3 	.word	0x08003fe3
 8003f5c:	08003fe3 	.word	0x08003fe3
 8003f60:	08003fe3 	.word	0x08003fe3
 8003f64:	08003fe3 	.word	0x08003fe3
 8003f68:	08003fe3 	.word	0x08003fe3
 8003f6c:	08003fe3 	.word	0x08003fe3
 8003f70:	08003fe3 	.word	0x08003fe3
 8003f74:	08003fe3 	.word	0x08003fe3
 8003f78:	08003fe3 	.word	0x08003fe3
 8003f7c:	08003fe3 	.word	0x08003fe3
 8003f80:	08003fe3 	.word	0x08003fe3
 8003f84:	08003fe3 	.word	0x08003fe3
 8003f88:	08003fe3 	.word	0x08003fe3
 8003f8c:	08003fe3 	.word	0x08003fe3
 8003f90:	08003fe3 	.word	0x08003fe3
 8003f94:	08003fe3 	.word	0x08003fe3
 8003f98:	08003fe3 	.word	0x08003fe3
 8003f9c:	08003fe3 	.word	0x08003fe3
 8003fa0:	08003fe3 	.word	0x08003fe3
 8003fa4:	08003fe3 	.word	0x08003fe3
 8003fa8:	08003fe3 	.word	0x08003fe3
 8003fac:	08003fc7 	.word	0x08003fc7
 8003fb0:	08003fd5 	.word	0x08003fd5
  {
  case U8X8_MSG_GPIO_AND_DELAY_INIT:
    HAL_Delay(1);
 8003fb4:	2001      	movs	r0, #1
 8003fb6:	f000 fcc9 	bl	800494c <HAL_Delay>
    break;
 8003fba:	e012      	b.n	8003fe2 <u8x8_stm32_gpio_and_delay+0xde>
  case U8X8_MSG_DELAY_MILLI:
    HAL_Delay(arg_int);
 8003fbc:	7abb      	ldrb	r3, [r7, #10]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f000 fcc4 	bl	800494c <HAL_Delay>
    break;
 8003fc4:	e00d      	b.n	8003fe2 <u8x8_stm32_gpio_and_delay+0xde>
  case U8X8_MSG_GPIO_DC:
    HAL_GPIO_WritePin(OLED_D_C_GPIO_Port, OLED_D_C_Pin, arg_int);
 8003fc6:	7abb      	ldrb	r3, [r7, #10]
 8003fc8:	461a      	mov	r2, r3
 8003fca:	2140      	movs	r1, #64	; 0x40
 8003fcc:	4807      	ldr	r0, [pc, #28]	; (8003fec <u8x8_stm32_gpio_and_delay+0xe8>)
 8003fce:	f002 f911 	bl	80061f4 <HAL_GPIO_WritePin>
    break;
 8003fd2:	e006      	b.n	8003fe2 <u8x8_stm32_gpio_and_delay+0xde>
  case U8X8_MSG_GPIO_RESET:
    HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, arg_int);
 8003fd4:	7abb      	ldrb	r3, [r7, #10]
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	2110      	movs	r1, #16
 8003fda:	4804      	ldr	r0, [pc, #16]	; (8003fec <u8x8_stm32_gpio_and_delay+0xe8>)
 8003fdc:	f002 f90a 	bl	80061f4 <HAL_GPIO_WritePin>
    break;
 8003fe0:	bf00      	nop
  }
  return 1;
 8003fe2:	2301      	movs	r3, #1
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	40020000 	.word	0x40020000

08003ff0 <u8x8_byte_4wire_hw_spi>:

uint8_t u8x8_byte_4wire_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
    void *arg_ptr)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	607b      	str	r3, [r7, #4]
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	72fb      	strb	r3, [r7, #11]
 8003ffe:	4613      	mov	r3, r2
 8004000:	72bb      	strb	r3, [r7, #10]
  switch (msg)
 8004002:	7afb      	ldrb	r3, [r7, #11]
 8004004:	3b14      	subs	r3, #20
 8004006:	2b0c      	cmp	r3, #12
 8004008:	d83a      	bhi.n	8004080 <u8x8_byte_4wire_hw_spi+0x90>
 800400a:	a201      	add	r2, pc, #4	; (adr r2, 8004010 <u8x8_byte_4wire_hw_spi+0x20>)
 800400c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004010:	08004085 	.word	0x08004085
 8004014:	08004081 	.word	0x08004081
 8004018:	08004081 	.word	0x08004081
 800401c:	08004045 	.word	0x08004045
 8004020:	08004065 	.word	0x08004065
 8004024:	08004073 	.word	0x08004073
 8004028:	08004081 	.word	0x08004081
 800402c:	08004081 	.word	0x08004081
 8004030:	08004081 	.word	0x08004081
 8004034:	08004081 	.word	0x08004081
 8004038:	08004081 	.word	0x08004081
 800403c:	08004081 	.word	0x08004081
 8004040:	08004057 	.word	0x08004057
  {
  case U8X8_MSG_BYTE_SEND:
    HAL_SPI_Transmit(&hspi1, (uint8_t *) arg_ptr, arg_int,1000);
 8004044:	7abb      	ldrb	r3, [r7, #10]
 8004046:	b29a      	uxth	r2, r3
 8004048:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	4810      	ldr	r0, [pc, #64]	; (8004090 <u8x8_byte_4wire_hw_spi+0xa0>)
 8004050:	f002 ff66 	bl	8006f20 <HAL_SPI_Transmit>
    break;
 8004054:	e017      	b.n	8004086 <u8x8_byte_4wire_hw_spi+0x96>
  case U8X8_MSG_BYTE_INIT:
    break;
  case U8X8_MSG_BYTE_SET_DC:
    HAL_GPIO_WritePin(OLED_D_C_GPIO_Port, OLED_D_C_Pin, arg_int);
 8004056:	7abb      	ldrb	r3, [r7, #10]
 8004058:	461a      	mov	r2, r3
 800405a:	2140      	movs	r1, #64	; 0x40
 800405c:	480d      	ldr	r0, [pc, #52]	; (8004094 <u8x8_byte_4wire_hw_spi+0xa4>)
 800405e:	f002 f8c9 	bl	80061f4 <HAL_GPIO_WritePin>
    break;
 8004062:	e010      	b.n	8004086 <u8x8_byte_4wire_hw_spi+0x96>
  case U8X8_MSG_BYTE_START_TRANSFER:
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET);
 8004064:	2200      	movs	r2, #0
 8004066:	2110      	movs	r1, #16
 8004068:	480b      	ldr	r0, [pc, #44]	; (8004098 <u8x8_byte_4wire_hw_spi+0xa8>)
 800406a:	f002 f8c3 	bl	80061f4 <HAL_GPIO_WritePin>
	__NOP(); // 21 ns
 800406e:	bf00      	nop
    break;
 8004070:	e009      	b.n	8004086 <u8x8_byte_4wire_hw_spi+0x96>
  case U8X8_MSG_BYTE_END_TRANSFER:
	__NOP(); // 21 ns
 8004072:	bf00      	nop
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_SET);
 8004074:	2201      	movs	r2, #1
 8004076:	2110      	movs	r1, #16
 8004078:	4807      	ldr	r0, [pc, #28]	; (8004098 <u8x8_byte_4wire_hw_spi+0xa8>)
 800407a:	f002 f8bb 	bl	80061f4 <HAL_GPIO_WritePin>
    break;
 800407e:	e002      	b.n	8004086 <u8x8_byte_4wire_hw_spi+0x96>
  default:
    return 0;
 8004080:	2300      	movs	r3, #0
 8004082:	e001      	b.n	8004088 <u8x8_byte_4wire_hw_spi+0x98>
    break;
 8004084:	bf00      	nop
  }
  return 1;
 8004086:	2301      	movs	r3, #1
}
 8004088:	4618      	mov	r0, r3
 800408a:	3710      	adds	r7, #16
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	20009598 	.word	0x20009598
 8004094:	40020000 	.word	0x40020000
 8004098:	40020800 	.word	0x40020800

0800409c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a04      	ldr	r2, [pc, #16]	; (80040bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d101      	bne.n	80040b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80040ae:	f000 fc2d 	bl	800490c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80040b2:	bf00      	nop
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	40001000 	.word	0x40001000

080040c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b094      	sub	sp, #80	; 0x50
 80040c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

	if(RCC_CR_HSERDY){

		PutERROR(ctrl_string_1, "HSE_0");
 80040c6:	4931      	ldr	r1, [pc, #196]	; (800418c <Error_Handler+0xcc>)
 80040c8:	2095      	movs	r0, #149	; 0x95
 80040ca:	f7fe fcbf 	bl	8002a4c <PutERROR>

		RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040ce:	1d3b      	adds	r3, r7, #4
 80040d0:	2230      	movs	r2, #48	; 0x30
 80040d2:	2100      	movs	r1, #0
 80040d4:	4618      	mov	r0, r3
 80040d6:	f008 fc0a 	bl	800c8ee <memset>
		RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040da:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80040de:	2200      	movs	r2, #0
 80040e0:	601a      	str	r2, [r3, #0]
 80040e2:	605a      	str	r2, [r3, #4]
 80040e4:	609a      	str	r2, [r3, #8]
 80040e6:	60da      	str	r2, [r3, #12]
 80040e8:	611a      	str	r2, [r3, #16]

		/** Configure the main internal regulator output voltage
		*/
		__HAL_RCC_PWR_CLK_ENABLE();
 80040ea:	2300      	movs	r3, #0
 80040ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80040ee:	4b28      	ldr	r3, [pc, #160]	; (8004190 <Error_Handler+0xd0>)
 80040f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f2:	4a27      	ldr	r2, [pc, #156]	; (8004190 <Error_Handler+0xd0>)
 80040f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040f8:	6413      	str	r3, [r2, #64]	; 0x40
 80040fa:	4b25      	ldr	r3, [pc, #148]	; (8004190 <Error_Handler+0xd0>)
 80040fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004102:	63bb      	str	r3, [r7, #56]	; 0x38
 8004104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
		__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004106:	2300      	movs	r3, #0
 8004108:	637b      	str	r3, [r7, #52]	; 0x34
 800410a:	4b22      	ldr	r3, [pc, #136]	; (8004194 <Error_Handler+0xd4>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a21      	ldr	r2, [pc, #132]	; (8004194 <Error_Handler+0xd4>)
 8004110:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004114:	6013      	str	r3, [r2, #0]
 8004116:	4b1f      	ldr	r3, [pc, #124]	; (8004194 <Error_Handler+0xd4>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800411e:	637b      	str	r3, [r7, #52]	; 0x34
 8004120:	6b7b      	ldr	r3, [r7, #52]	; 0x34
		/** Initializes the CPU, AHB and APB busses clocks
		*/
		RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8004122:	230a      	movs	r3, #10
 8004124:	607b      	str	r3, [r7, #4]
		RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004126:	2301      	movs	r3, #1
 8004128:	613b      	str	r3, [r7, #16]
		RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800412a:	2310      	movs	r3, #16
 800412c:	617b      	str	r3, [r7, #20]
		RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800412e:	2301      	movs	r3, #1
 8004130:	61bb      	str	r3, [r7, #24]
		RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004132:	2302      	movs	r3, #2
 8004134:	61fb      	str	r3, [r7, #28]
		RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004136:	2300      	movs	r3, #0
 8004138:	623b      	str	r3, [r7, #32]
		RCC_OscInitStruct.PLL.PLLM = 8;
 800413a:	2308      	movs	r3, #8
 800413c:	627b      	str	r3, [r7, #36]	; 0x24
		RCC_OscInitStruct.PLL.PLLN = 168;
 800413e:	23a8      	movs	r3, #168	; 0xa8
 8004140:	62bb      	str	r3, [r7, #40]	; 0x28
		RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004142:	2302      	movs	r3, #2
 8004144:	62fb      	str	r3, [r7, #44]	; 0x2c
		RCC_OscInitStruct.PLL.PLLQ = 7;
 8004146:	2307      	movs	r3, #7
 8004148:	633b      	str	r3, [r7, #48]	; 0x30
		if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800414a:	1d3b      	adds	r3, r7, #4
 800414c:	4618      	mov	r0, r3
 800414e:	f002 f9ed 	bl	800652c <HAL_RCC_OscConfig>
		{

		}
		/** Initializes the CPU, AHB and APB busses clocks
		*/
		RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004152:	230f      	movs	r3, #15
 8004154:	63fb      	str	r3, [r7, #60]	; 0x3c
								  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
		RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004156:	2302      	movs	r3, #2
 8004158:	643b      	str	r3, [r7, #64]	; 0x40
		RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800415a:	2300      	movs	r3, #0
 800415c:	647b      	str	r3, [r7, #68]	; 0x44
		RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800415e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004162:	64bb      	str	r3, [r7, #72]	; 0x48
		RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004164:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004168:	64fb      	str	r3, [r7, #76]	; 0x4c

		if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800416a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800416e:	2105      	movs	r1, #5
 8004170:	4618      	mov	r0, r3
 8004172:	f002 fc4d 	bl	8006a10 <HAL_RCC_ClockConfig>
		{

		}
		HAL_GPIO_WritePin(SYM_LED_G_GPIO_Port, SYM_LED_G_Pin, GPIO_PIN_SET);
 8004176:	2201      	movs	r2, #1
 8004178:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800417c:	4806      	ldr	r0, [pc, #24]	; (8004198 <Error_Handler+0xd8>)
 800417e:	f002 f839 	bl	80061f4 <HAL_GPIO_WritePin>
	}
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004182:	bf00      	nop
 8004184:	3750      	adds	r7, #80	; 0x50
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	0800eb00 	.word	0x0800eb00
 8004190:	40023800 	.word	0x40023800
 8004194:	40007000 	.word	0x40007000
 8004198:	40020400 	.word	0x40020400

0800419c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80041a0:	4b18      	ldr	r3, [pc, #96]	; (8004204 <MX_SPI1_Init+0x68>)
 80041a2:	4a19      	ldr	r2, [pc, #100]	; (8004208 <MX_SPI1_Init+0x6c>)
 80041a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80041a6:	4b17      	ldr	r3, [pc, #92]	; (8004204 <MX_SPI1_Init+0x68>)
 80041a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80041ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80041ae:	4b15      	ldr	r3, [pc, #84]	; (8004204 <MX_SPI1_Init+0x68>)
 80041b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80041b4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80041b6:	4b13      	ldr	r3, [pc, #76]	; (8004204 <MX_SPI1_Init+0x68>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80041bc:	4b11      	ldr	r3, [pc, #68]	; (8004204 <MX_SPI1_Init+0x68>)
 80041be:	2200      	movs	r2, #0
 80041c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80041c2:	4b10      	ldr	r3, [pc, #64]	; (8004204 <MX_SPI1_Init+0x68>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80041c8:	4b0e      	ldr	r3, [pc, #56]	; (8004204 <MX_SPI1_Init+0x68>)
 80041ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80041d0:	4b0c      	ldr	r3, [pc, #48]	; (8004204 <MX_SPI1_Init+0x68>)
 80041d2:	2210      	movs	r2, #16
 80041d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80041d6:	4b0b      	ldr	r3, [pc, #44]	; (8004204 <MX_SPI1_Init+0x68>)
 80041d8:	2200      	movs	r2, #0
 80041da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80041dc:	4b09      	ldr	r3, [pc, #36]	; (8004204 <MX_SPI1_Init+0x68>)
 80041de:	2200      	movs	r2, #0
 80041e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041e2:	4b08      	ldr	r3, [pc, #32]	; (8004204 <MX_SPI1_Init+0x68>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80041e8:	4b06      	ldr	r3, [pc, #24]	; (8004204 <MX_SPI1_Init+0x68>)
 80041ea:	220a      	movs	r2, #10
 80041ec:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80041ee:	4805      	ldr	r0, [pc, #20]	; (8004204 <MX_SPI1_Init+0x68>)
 80041f0:	f002 fe32 	bl	8006e58 <HAL_SPI_Init>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80041fa:	f7ff ff61 	bl	80040c0 <Error_Handler>
  }

}
 80041fe:	bf00      	nop
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	20009598 	.word	0x20009598
 8004208:	40013000 	.word	0x40013000

0800420c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8004210:	4b17      	ldr	r3, [pc, #92]	; (8004270 <MX_SPI3_Init+0x64>)
 8004212:	4a18      	ldr	r2, [pc, #96]	; (8004274 <MX_SPI3_Init+0x68>)
 8004214:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004216:	4b16      	ldr	r3, [pc, #88]	; (8004270 <MX_SPI3_Init+0x64>)
 8004218:	f44f 7282 	mov.w	r2, #260	; 0x104
 800421c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800421e:	4b14      	ldr	r3, [pc, #80]	; (8004270 <MX_SPI3_Init+0x64>)
 8004220:	2200      	movs	r2, #0
 8004222:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004224:	4b12      	ldr	r3, [pc, #72]	; (8004270 <MX_SPI3_Init+0x64>)
 8004226:	2200      	movs	r2, #0
 8004228:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800422a:	4b11      	ldr	r3, [pc, #68]	; (8004270 <MX_SPI3_Init+0x64>)
 800422c:	2200      	movs	r2, #0
 800422e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004230:	4b0f      	ldr	r3, [pc, #60]	; (8004270 <MX_SPI3_Init+0x64>)
 8004232:	2200      	movs	r2, #0
 8004234:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004236:	4b0e      	ldr	r3, [pc, #56]	; (8004270 <MX_SPI3_Init+0x64>)
 8004238:	f44f 7200 	mov.w	r2, #512	; 0x200
 800423c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800423e:	4b0c      	ldr	r3, [pc, #48]	; (8004270 <MX_SPI3_Init+0x64>)
 8004240:	2220      	movs	r2, #32
 8004242:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004244:	4b0a      	ldr	r3, [pc, #40]	; (8004270 <MX_SPI3_Init+0x64>)
 8004246:	2200      	movs	r2, #0
 8004248:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800424a:	4b09      	ldr	r3, [pc, #36]	; (8004270 <MX_SPI3_Init+0x64>)
 800424c:	2200      	movs	r2, #0
 800424e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004250:	4b07      	ldr	r3, [pc, #28]	; (8004270 <MX_SPI3_Init+0x64>)
 8004252:	2200      	movs	r2, #0
 8004254:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004256:	4b06      	ldr	r3, [pc, #24]	; (8004270 <MX_SPI3_Init+0x64>)
 8004258:	220a      	movs	r2, #10
 800425a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800425c:	4804      	ldr	r0, [pc, #16]	; (8004270 <MX_SPI3_Init+0x64>)
 800425e:	f002 fdfb 	bl	8006e58 <HAL_SPI_Init>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d001      	beq.n	800426c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004268:	f7ff ff2a 	bl	80040c0 <Error_Handler>
  }

}
 800426c:	bf00      	nop
 800426e:	bd80      	pop	{r7, pc}
 8004270:	200095f0 	.word	0x200095f0
 8004274:	40003c00 	.word	0x40003c00

08004278 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b08c      	sub	sp, #48	; 0x30
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004280:	f107 031c 	add.w	r3, r7, #28
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	605a      	str	r2, [r3, #4]
 800428a:	609a      	str	r2, [r3, #8]
 800428c:	60da      	str	r2, [r3, #12]
 800428e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a42      	ldr	r2, [pc, #264]	; (80043a0 <HAL_SPI_MspInit+0x128>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d12c      	bne.n	80042f4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800429a:	2300      	movs	r3, #0
 800429c:	61bb      	str	r3, [r7, #24]
 800429e:	4b41      	ldr	r3, [pc, #260]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 80042a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a2:	4a40      	ldr	r2, [pc, #256]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 80042a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80042a8:	6453      	str	r3, [r2, #68]	; 0x44
 80042aa:	4b3e      	ldr	r3, [pc, #248]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 80042ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042b2:	61bb      	str	r3, [r7, #24]
 80042b4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042b6:	2300      	movs	r3, #0
 80042b8:	617b      	str	r3, [r7, #20]
 80042ba:	4b3a      	ldr	r3, [pc, #232]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 80042bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042be:	4a39      	ldr	r2, [pc, #228]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 80042c0:	f043 0301 	orr.w	r3, r3, #1
 80042c4:	6313      	str	r3, [r2, #48]	; 0x30
 80042c6:	4b37      	ldr	r3, [pc, #220]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 80042c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	617b      	str	r3, [r7, #20]
 80042d0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = OLED_SCK_Pin|OLED_MOSI_Pin;
 80042d2:	23a0      	movs	r3, #160	; 0xa0
 80042d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042d6:	2302      	movs	r3, #2
 80042d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80042da:	2302      	movs	r3, #2
 80042dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042de:	2303      	movs	r3, #3
 80042e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80042e2:	2305      	movs	r3, #5
 80042e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042e6:	f107 031c 	add.w	r3, r7, #28
 80042ea:	4619      	mov	r1, r3
 80042ec:	482e      	ldr	r0, [pc, #184]	; (80043a8 <HAL_SPI_MspInit+0x130>)
 80042ee:	f001 fdcf 	bl	8005e90 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80042f2:	e050      	b.n	8004396 <HAL_SPI_MspInit+0x11e>
  else if(spiHandle->Instance==SPI3)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a2c      	ldr	r2, [pc, #176]	; (80043ac <HAL_SPI_MspInit+0x134>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d14b      	bne.n	8004396 <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80042fe:	2300      	movs	r3, #0
 8004300:	613b      	str	r3, [r7, #16]
 8004302:	4b28      	ldr	r3, [pc, #160]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 8004304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004306:	4a27      	ldr	r2, [pc, #156]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 8004308:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800430c:	6413      	str	r3, [r2, #64]	; 0x40
 800430e:	4b25      	ldr	r3, [pc, #148]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 8004310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004312:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004316:	613b      	str	r3, [r7, #16]
 8004318:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800431a:	2300      	movs	r3, #0
 800431c:	60fb      	str	r3, [r7, #12]
 800431e:	4b21      	ldr	r3, [pc, #132]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 8004320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004322:	4a20      	ldr	r2, [pc, #128]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 8004324:	f043 0301 	orr.w	r3, r3, #1
 8004328:	6313      	str	r3, [r2, #48]	; 0x30
 800432a:	4b1e      	ldr	r3, [pc, #120]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 800432c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	60fb      	str	r3, [r7, #12]
 8004334:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004336:	2300      	movs	r3, #0
 8004338:	60bb      	str	r3, [r7, #8]
 800433a:	4b1a      	ldr	r3, [pc, #104]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 800433c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800433e:	4a19      	ldr	r2, [pc, #100]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 8004340:	f043 0304 	orr.w	r3, r3, #4
 8004344:	6313      	str	r3, [r2, #48]	; 0x30
 8004346:	4b17      	ldr	r3, [pc, #92]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 8004348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434a:	f003 0304 	and.w	r3, r3, #4
 800434e:	60bb      	str	r3, [r7, #8]
 8004350:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004352:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004358:	2302      	movs	r3, #2
 800435a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800435c:	2300      	movs	r3, #0
 800435e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004360:	2303      	movs	r3, #3
 8004362:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004364:	2306      	movs	r3, #6
 8004366:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004368:	f107 031c 	add.w	r3, r7, #28
 800436c:	4619      	mov	r1, r3
 800436e:	480e      	ldr	r0, [pc, #56]	; (80043a8 <HAL_SPI_MspInit+0x130>)
 8004370:	f001 fd8e 	bl	8005e90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004374:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800437a:	2302      	movs	r3, #2
 800437c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800437e:	2300      	movs	r3, #0
 8004380:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004382:	2303      	movs	r3, #3
 8004384:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004386:	2306      	movs	r3, #6
 8004388:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800438a:	f107 031c 	add.w	r3, r7, #28
 800438e:	4619      	mov	r1, r3
 8004390:	4807      	ldr	r0, [pc, #28]	; (80043b0 <HAL_SPI_MspInit+0x138>)
 8004392:	f001 fd7d 	bl	8005e90 <HAL_GPIO_Init>
}
 8004396:	bf00      	nop
 8004398:	3730      	adds	r7, #48	; 0x30
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	40013000 	.word	0x40013000
 80043a4:	40023800 	.word	0x40023800
 80043a8:	40020000 	.word	0x40020000
 80043ac:	40003c00 	.word	0x40003c00
 80043b0:	40020800 	.word	0x40020800

080043b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b082      	sub	sp, #8
 80043b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043ba:	2300      	movs	r3, #0
 80043bc:	607b      	str	r3, [r7, #4]
 80043be:	4b12      	ldr	r3, [pc, #72]	; (8004408 <HAL_MspInit+0x54>)
 80043c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c2:	4a11      	ldr	r2, [pc, #68]	; (8004408 <HAL_MspInit+0x54>)
 80043c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043c8:	6453      	str	r3, [r2, #68]	; 0x44
 80043ca:	4b0f      	ldr	r3, [pc, #60]	; (8004408 <HAL_MspInit+0x54>)
 80043cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043d2:	607b      	str	r3, [r7, #4]
 80043d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80043d6:	2300      	movs	r3, #0
 80043d8:	603b      	str	r3, [r7, #0]
 80043da:	4b0b      	ldr	r3, [pc, #44]	; (8004408 <HAL_MspInit+0x54>)
 80043dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043de:	4a0a      	ldr	r2, [pc, #40]	; (8004408 <HAL_MspInit+0x54>)
 80043e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043e4:	6413      	str	r3, [r2, #64]	; 0x40
 80043e6:	4b08      	ldr	r3, [pc, #32]	; (8004408 <HAL_MspInit+0x54>)
 80043e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ee:	603b      	str	r3, [r7, #0]
 80043f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80043f2:	2200      	movs	r2, #0
 80043f4:	210f      	movs	r1, #15
 80043f6:	f06f 0001 	mvn.w	r0, #1
 80043fa:	f001 f91f 	bl	800563c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043fe:	bf00      	nop
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	40023800 	.word	0x40023800

0800440c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b08c      	sub	sp, #48	; 0x30
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004414:	2300      	movs	r3, #0
 8004416:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004418:	2300      	movs	r3, #0
 800441a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 800441c:	2200      	movs	r2, #0
 800441e:	6879      	ldr	r1, [r7, #4]
 8004420:	2036      	movs	r0, #54	; 0x36
 8004422:	f001 f90b 	bl	800563c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8004426:	2036      	movs	r0, #54	; 0x36
 8004428:	f001 f924 	bl	8005674 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800442c:	2300      	movs	r3, #0
 800442e:	60fb      	str	r3, [r7, #12]
 8004430:	4b1f      	ldr	r3, [pc, #124]	; (80044b0 <HAL_InitTick+0xa4>)
 8004432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004434:	4a1e      	ldr	r2, [pc, #120]	; (80044b0 <HAL_InitTick+0xa4>)
 8004436:	f043 0310 	orr.w	r3, r3, #16
 800443a:	6413      	str	r3, [r2, #64]	; 0x40
 800443c:	4b1c      	ldr	r3, [pc, #112]	; (80044b0 <HAL_InitTick+0xa4>)
 800443e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004440:	f003 0310 	and.w	r3, r3, #16
 8004444:	60fb      	str	r3, [r7, #12]
 8004446:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004448:	f107 0210 	add.w	r2, r7, #16
 800444c:	f107 0314 	add.w	r3, r7, #20
 8004450:	4611      	mov	r1, r2
 8004452:	4618      	mov	r0, r3
 8004454:	f002 fcce 	bl	8006df4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004458:	f002 fca4 	bl	8006da4 <HAL_RCC_GetPCLK1Freq>
 800445c:	4603      	mov	r3, r0
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8004462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004464:	4a13      	ldr	r2, [pc, #76]	; (80044b4 <HAL_InitTick+0xa8>)
 8004466:	fba2 2303 	umull	r2, r3, r2, r3
 800446a:	0c9b      	lsrs	r3, r3, #18
 800446c:	3b01      	subs	r3, #1
 800446e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004470:	4b11      	ldr	r3, [pc, #68]	; (80044b8 <HAL_InitTick+0xac>)
 8004472:	4a12      	ldr	r2, [pc, #72]	; (80044bc <HAL_InitTick+0xb0>)
 8004474:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8004476:	4b10      	ldr	r3, [pc, #64]	; (80044b8 <HAL_InitTick+0xac>)
 8004478:	f240 32e7 	movw	r2, #999	; 0x3e7
 800447c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800447e:	4a0e      	ldr	r2, [pc, #56]	; (80044b8 <HAL_InitTick+0xac>)
 8004480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004482:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004484:	4b0c      	ldr	r3, [pc, #48]	; (80044b8 <HAL_InitTick+0xac>)
 8004486:	2200      	movs	r2, #0
 8004488:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800448a:	4b0b      	ldr	r3, [pc, #44]	; (80044b8 <HAL_InitTick+0xac>)
 800448c:	2200      	movs	r2, #0
 800448e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004490:	4809      	ldr	r0, [pc, #36]	; (80044b8 <HAL_InitTick+0xac>)
 8004492:	f002 ff25 	bl	80072e0 <HAL_TIM_Base_Init>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d104      	bne.n	80044a6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800449c:	4806      	ldr	r0, [pc, #24]	; (80044b8 <HAL_InitTick+0xac>)
 800449e:	f002 ff4a 	bl	8007336 <HAL_TIM_Base_Start_IT>
 80044a2:	4603      	mov	r3, r0
 80044a4:	e000      	b.n	80044a8 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3730      	adds	r7, #48	; 0x30
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	40023800 	.word	0x40023800
 80044b4:	431bde83 	.word	0x431bde83
 80044b8:	20009648 	.word	0x20009648
 80044bc:	40001000 	.word	0x40001000

080044c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80044c0:	b480      	push	{r7}
 80044c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80044c4:	bf00      	nop
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044ce:	b480      	push	{r7}
 80044d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044d2:	e7fe      	b.n	80044d2 <HardFault_Handler+0x4>

080044d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044d8:	e7fe      	b.n	80044d8 <MemManage_Handler+0x4>

080044da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80044da:	b480      	push	{r7}
 80044dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044de:	e7fe      	b.n	80044de <BusFault_Handler+0x4>

080044e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80044e0:	b480      	push	{r7}
 80044e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044e4:	e7fe      	b.n	80044e4 <UsageFault_Handler+0x4>

080044e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044e6:	b480      	push	{r7}
 80044e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044ea:	bf00      	nop
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80044f8:	4802      	ldr	r0, [pc, #8]	; (8004504 <DMA1_Stream1_IRQHandler+0x10>)
 80044fa:	f001 fa61 	bl	80059c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80044fe:	bf00      	nop
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	200096c8 	.word	0x200096c8

08004508 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800450c:	4802      	ldr	r0, [pc, #8]	; (8004518 <ADC_IRQHandler+0x10>)
 800450e:	f000 fa82 	bl	8004a16 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004512:	bf00      	nop
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	20006a6c 	.word	0x20006a6c

0800451c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004520:	4802      	ldr	r0, [pc, #8]	; (800452c <USART3_IRQHandler+0x10>)
 8004522:	f003 fb4f 	bl	8007bc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004526:	bf00      	nop
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	20009768 	.word	0x20009768

08004530 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004534:	4802      	ldr	r0, [pc, #8]	; (8004540 <TIM6_DAC_IRQHandler+0x10>)
 8004536:	f002 ff22 	bl	800737e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800453a:	bf00      	nop
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	20009648 	.word	0x20009648

08004544 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

	UPTIME_IRQHandler();
 8004548:	f7fe f84a 	bl	80025e0 <UPTIME_IRQHandler>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800454c:	4802      	ldr	r0, [pc, #8]	; (8004558 <TIM7_IRQHandler+0x14>)
 800454e:	f002 ff16 	bl	800737e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004552:	bf00      	nop
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	20009688 	.word	0x20009688

0800455c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004560:	4802      	ldr	r0, [pc, #8]	; (800456c <DMA2_Stream0_IRQHandler+0x10>)
 8004562:	f001 fa2d 	bl	80059c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004566:	bf00      	nop
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	20006a0c 	.word	0x20006a0c

08004570 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004570:	b480      	push	{r7}
 8004572:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004574:	4b08      	ldr	r3, [pc, #32]	; (8004598 <SystemInit+0x28>)
 8004576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800457a:	4a07      	ldr	r2, [pc, #28]	; (8004598 <SystemInit+0x28>)
 800457c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004580:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004584:	4b04      	ldr	r3, [pc, #16]	; (8004598 <SystemInit+0x28>)
 8004586:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800458a:	609a      	str	r2, [r3, #8]
#endif
}
 800458c:	bf00      	nop
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	e000ed00 	.word	0xe000ed00

0800459c <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045a2:	463b      	mov	r3, r7
 80045a4:	2200      	movs	r2, #0
 80045a6:	601a      	str	r2, [r3, #0]
 80045a8:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 80045aa:	4b15      	ldr	r3, [pc, #84]	; (8004600 <MX_TIM7_Init+0x64>)
 80045ac:	4a15      	ldr	r2, [pc, #84]	; (8004604 <MX_TIM7_Init+0x68>)
 80045ae:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8400-1;
 80045b0:	4b13      	ldr	r3, [pc, #76]	; (8004600 <MX_TIM7_Init+0x64>)
 80045b2:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80045b6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045b8:	4b11      	ldr	r3, [pc, #68]	; (8004600 <MX_TIM7_Init+0x64>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000-1;
 80045be:	4b10      	ldr	r3, [pc, #64]	; (8004600 <MX_TIM7_Init+0x64>)
 80045c0:	f241 3287 	movw	r2, #4999	; 0x1387
 80045c4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045c6:	4b0e      	ldr	r3, [pc, #56]	; (8004600 <MX_TIM7_Init+0x64>)
 80045c8:	2200      	movs	r2, #0
 80045ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80045cc:	480c      	ldr	r0, [pc, #48]	; (8004600 <MX_TIM7_Init+0x64>)
 80045ce:	f002 fe87 	bl	80072e0 <HAL_TIM_Base_Init>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d001      	beq.n	80045dc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80045d8:	f7ff fd72 	bl	80040c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045dc:	2300      	movs	r3, #0
 80045de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045e0:	2300      	movs	r3, #0
 80045e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80045e4:	463b      	mov	r3, r7
 80045e6:	4619      	mov	r1, r3
 80045e8:	4805      	ldr	r0, [pc, #20]	; (8004600 <MX_TIM7_Init+0x64>)
 80045ea:	f003 f899 	bl	8007720 <HAL_TIMEx_MasterConfigSynchronization>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d001      	beq.n	80045f8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80045f4:	f7ff fd64 	bl	80040c0 <Error_Handler>
  }

}
 80045f8:	bf00      	nop
 80045fa:	3708      	adds	r7, #8
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	20009688 	.word	0x20009688
 8004604:	40001400 	.word	0x40001400

08004608 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a0e      	ldr	r2, [pc, #56]	; (8004650 <HAL_TIM_Base_MspInit+0x48>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d115      	bne.n	8004646 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800461a:	2300      	movs	r3, #0
 800461c:	60fb      	str	r3, [r7, #12]
 800461e:	4b0d      	ldr	r3, [pc, #52]	; (8004654 <HAL_TIM_Base_MspInit+0x4c>)
 8004620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004622:	4a0c      	ldr	r2, [pc, #48]	; (8004654 <HAL_TIM_Base_MspInit+0x4c>)
 8004624:	f043 0320 	orr.w	r3, r3, #32
 8004628:	6413      	str	r3, [r2, #64]	; 0x40
 800462a:	4b0a      	ldr	r3, [pc, #40]	; (8004654 <HAL_TIM_Base_MspInit+0x4c>)
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	f003 0320 	and.w	r3, r3, #32
 8004632:	60fb      	str	r3, [r7, #12]
 8004634:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8004636:	2200      	movs	r2, #0
 8004638:	2105      	movs	r1, #5
 800463a:	2037      	movs	r0, #55	; 0x37
 800463c:	f000 fffe 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004640:	2037      	movs	r0, #55	; 0x37
 8004642:	f001 f817 	bl	8005674 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8004646:	bf00      	nop
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	40001400 	.word	0x40001400
 8004654:	40023800 	.word	0x40023800

08004658 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800465c:	4b11      	ldr	r3, [pc, #68]	; (80046a4 <MX_USART1_UART_Init+0x4c>)
 800465e:	4a12      	ldr	r2, [pc, #72]	; (80046a8 <MX_USART1_UART_Init+0x50>)
 8004660:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004662:	4b10      	ldr	r3, [pc, #64]	; (80046a4 <MX_USART1_UART_Init+0x4c>)
 8004664:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004668:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800466a:	4b0e      	ldr	r3, [pc, #56]	; (80046a4 <MX_USART1_UART_Init+0x4c>)
 800466c:	2200      	movs	r2, #0
 800466e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004670:	4b0c      	ldr	r3, [pc, #48]	; (80046a4 <MX_USART1_UART_Init+0x4c>)
 8004672:	2200      	movs	r2, #0
 8004674:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004676:	4b0b      	ldr	r3, [pc, #44]	; (80046a4 <MX_USART1_UART_Init+0x4c>)
 8004678:	2200      	movs	r2, #0
 800467a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800467c:	4b09      	ldr	r3, [pc, #36]	; (80046a4 <MX_USART1_UART_Init+0x4c>)
 800467e:	220c      	movs	r2, #12
 8004680:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004682:	4b08      	ldr	r3, [pc, #32]	; (80046a4 <MX_USART1_UART_Init+0x4c>)
 8004684:	2200      	movs	r2, #0
 8004686:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004688:	4b06      	ldr	r3, [pc, #24]	; (80046a4 <MX_USART1_UART_Init+0x4c>)
 800468a:	2200      	movs	r2, #0
 800468c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800468e:	4805      	ldr	r0, [pc, #20]	; (80046a4 <MX_USART1_UART_Init+0x4c>)
 8004690:	f003 f8d6 	bl	8007840 <HAL_UART_Init>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d001      	beq.n	800469e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800469a:	f7ff fd11 	bl	80040c0 <Error_Handler>
  }

}
 800469e:	bf00      	nop
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	20009728 	.word	0x20009728
 80046a8:	40011000 	.word	0x40011000

080046ac <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80046b0:	4b11      	ldr	r3, [pc, #68]	; (80046f8 <MX_USART3_UART_Init+0x4c>)
 80046b2:	4a12      	ldr	r2, [pc, #72]	; (80046fc <MX_USART3_UART_Init+0x50>)
 80046b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80046b6:	4b10      	ldr	r3, [pc, #64]	; (80046f8 <MX_USART3_UART_Init+0x4c>)
 80046b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80046bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80046be:	4b0e      	ldr	r3, [pc, #56]	; (80046f8 <MX_USART3_UART_Init+0x4c>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80046c4:	4b0c      	ldr	r3, [pc, #48]	; (80046f8 <MX_USART3_UART_Init+0x4c>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80046ca:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <MX_USART3_UART_Init+0x4c>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80046d0:	4b09      	ldr	r3, [pc, #36]	; (80046f8 <MX_USART3_UART_Init+0x4c>)
 80046d2:	220c      	movs	r2, #12
 80046d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046d6:	4b08      	ldr	r3, [pc, #32]	; (80046f8 <MX_USART3_UART_Init+0x4c>)
 80046d8:	2200      	movs	r2, #0
 80046da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80046dc:	4b06      	ldr	r3, [pc, #24]	; (80046f8 <MX_USART3_UART_Init+0x4c>)
 80046de:	2200      	movs	r2, #0
 80046e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80046e2:	4805      	ldr	r0, [pc, #20]	; (80046f8 <MX_USART3_UART_Init+0x4c>)
 80046e4:	f003 f8ac 	bl	8007840 <HAL_UART_Init>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d001      	beq.n	80046f2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80046ee:	f7ff fce7 	bl	80040c0 <Error_Handler>
  }

}
 80046f2:	bf00      	nop
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	20009768 	.word	0x20009768
 80046fc:	40004800 	.word	0x40004800

08004700 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b08c      	sub	sp, #48	; 0x30
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004708:	f107 031c 	add.w	r3, r7, #28
 800470c:	2200      	movs	r2, #0
 800470e:	601a      	str	r2, [r3, #0]
 8004710:	605a      	str	r2, [r3, #4]
 8004712:	609a      	str	r2, [r3, #8]
 8004714:	60da      	str	r2, [r3, #12]
 8004716:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a4e      	ldr	r2, [pc, #312]	; (8004858 <HAL_UART_MspInit+0x158>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d12d      	bne.n	800477e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004722:	2300      	movs	r3, #0
 8004724:	61bb      	str	r3, [r7, #24]
 8004726:	4b4d      	ldr	r3, [pc, #308]	; (800485c <HAL_UART_MspInit+0x15c>)
 8004728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800472a:	4a4c      	ldr	r2, [pc, #304]	; (800485c <HAL_UART_MspInit+0x15c>)
 800472c:	f043 0310 	orr.w	r3, r3, #16
 8004730:	6453      	str	r3, [r2, #68]	; 0x44
 8004732:	4b4a      	ldr	r3, [pc, #296]	; (800485c <HAL_UART_MspInit+0x15c>)
 8004734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004736:	f003 0310 	and.w	r3, r3, #16
 800473a:	61bb      	str	r3, [r7, #24]
 800473c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800473e:	2300      	movs	r3, #0
 8004740:	617b      	str	r3, [r7, #20]
 8004742:	4b46      	ldr	r3, [pc, #280]	; (800485c <HAL_UART_MspInit+0x15c>)
 8004744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004746:	4a45      	ldr	r2, [pc, #276]	; (800485c <HAL_UART_MspInit+0x15c>)
 8004748:	f043 0301 	orr.w	r3, r3, #1
 800474c:	6313      	str	r3, [r2, #48]	; 0x30
 800474e:	4b43      	ldr	r3, [pc, #268]	; (800485c <HAL_UART_MspInit+0x15c>)
 8004750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	617b      	str	r3, [r7, #20]
 8004758:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800475a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800475e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004760:	2302      	movs	r3, #2
 8004762:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004764:	2300      	movs	r3, #0
 8004766:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004768:	2303      	movs	r3, #3
 800476a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800476c:	2307      	movs	r3, #7
 800476e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004770:	f107 031c 	add.w	r3, r7, #28
 8004774:	4619      	mov	r1, r3
 8004776:	483a      	ldr	r0, [pc, #232]	; (8004860 <HAL_UART_MspInit+0x160>)
 8004778:	f001 fb8a 	bl	8005e90 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800477c:	e068      	b.n	8004850 <HAL_UART_MspInit+0x150>
  else if(uartHandle->Instance==USART3)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a38      	ldr	r2, [pc, #224]	; (8004864 <HAL_UART_MspInit+0x164>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d163      	bne.n	8004850 <HAL_UART_MspInit+0x150>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004788:	2300      	movs	r3, #0
 800478a:	613b      	str	r3, [r7, #16]
 800478c:	4b33      	ldr	r3, [pc, #204]	; (800485c <HAL_UART_MspInit+0x15c>)
 800478e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004790:	4a32      	ldr	r2, [pc, #200]	; (800485c <HAL_UART_MspInit+0x15c>)
 8004792:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004796:	6413      	str	r3, [r2, #64]	; 0x40
 8004798:	4b30      	ldr	r3, [pc, #192]	; (800485c <HAL_UART_MspInit+0x15c>)
 800479a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047a0:	613b      	str	r3, [r7, #16]
 80047a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047a4:	2300      	movs	r3, #0
 80047a6:	60fb      	str	r3, [r7, #12]
 80047a8:	4b2c      	ldr	r3, [pc, #176]	; (800485c <HAL_UART_MspInit+0x15c>)
 80047aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ac:	4a2b      	ldr	r2, [pc, #172]	; (800485c <HAL_UART_MspInit+0x15c>)
 80047ae:	f043 0302 	orr.w	r3, r3, #2
 80047b2:	6313      	str	r3, [r2, #48]	; 0x30
 80047b4:	4b29      	ldr	r3, [pc, #164]	; (800485c <HAL_UART_MspInit+0x15c>)
 80047b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	60fb      	str	r3, [r7, #12]
 80047be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80047c0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80047c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047c6:	2302      	movs	r3, #2
 80047c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ca:	2300      	movs	r3, #0
 80047cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047ce:	2303      	movs	r3, #3
 80047d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80047d2:	2307      	movs	r3, #7
 80047d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047d6:	f107 031c 	add.w	r3, r7, #28
 80047da:	4619      	mov	r1, r3
 80047dc:	4822      	ldr	r0, [pc, #136]	; (8004868 <HAL_UART_MspInit+0x168>)
 80047de:	f001 fb57 	bl	8005e90 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80047e2:	4b22      	ldr	r3, [pc, #136]	; (800486c <HAL_UART_MspInit+0x16c>)
 80047e4:	4a22      	ldr	r2, [pc, #136]	; (8004870 <HAL_UART_MspInit+0x170>)
 80047e6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80047e8:	4b20      	ldr	r3, [pc, #128]	; (800486c <HAL_UART_MspInit+0x16c>)
 80047ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80047ee:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047f0:	4b1e      	ldr	r3, [pc, #120]	; (800486c <HAL_UART_MspInit+0x16c>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80047f6:	4b1d      	ldr	r3, [pc, #116]	; (800486c <HAL_UART_MspInit+0x16c>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80047fc:	4b1b      	ldr	r3, [pc, #108]	; (800486c <HAL_UART_MspInit+0x16c>)
 80047fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004802:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004804:	4b19      	ldr	r3, [pc, #100]	; (800486c <HAL_UART_MspInit+0x16c>)
 8004806:	2200      	movs	r2, #0
 8004808:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800480a:	4b18      	ldr	r3, [pc, #96]	; (800486c <HAL_UART_MspInit+0x16c>)
 800480c:	2200      	movs	r2, #0
 800480e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004810:	4b16      	ldr	r3, [pc, #88]	; (800486c <HAL_UART_MspInit+0x16c>)
 8004812:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004816:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004818:	4b14      	ldr	r3, [pc, #80]	; (800486c <HAL_UART_MspInit+0x16c>)
 800481a:	2200      	movs	r2, #0
 800481c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800481e:	4b13      	ldr	r3, [pc, #76]	; (800486c <HAL_UART_MspInit+0x16c>)
 8004820:	2200      	movs	r2, #0
 8004822:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004824:	4811      	ldr	r0, [pc, #68]	; (800486c <HAL_UART_MspInit+0x16c>)
 8004826:	f000 ff33 	bl	8005690 <HAL_DMA_Init>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d001      	beq.n	8004834 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8004830:	f7ff fc46 	bl	80040c0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a0d      	ldr	r2, [pc, #52]	; (800486c <HAL_UART_MspInit+0x16c>)
 8004838:	635a      	str	r2, [r3, #52]	; 0x34
 800483a:	4a0c      	ldr	r2, [pc, #48]	; (800486c <HAL_UART_MspInit+0x16c>)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8004840:	2200      	movs	r2, #0
 8004842:	2105      	movs	r1, #5
 8004844:	2027      	movs	r0, #39	; 0x27
 8004846:	f000 fef9 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800484a:	2027      	movs	r0, #39	; 0x27
 800484c:	f000 ff12 	bl	8005674 <HAL_NVIC_EnableIRQ>
}
 8004850:	bf00      	nop
 8004852:	3730      	adds	r7, #48	; 0x30
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	40011000 	.word	0x40011000
 800485c:	40023800 	.word	0x40023800
 8004860:	40020000 	.word	0x40020000
 8004864:	40004800 	.word	0x40004800
 8004868:	40020400 	.word	0x40020400
 800486c:	200096c8 	.word	0x200096c8
 8004870:	40026028 	.word	0x40026028

08004874 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004874:	f8df d034 	ldr.w	sp, [pc, #52]	; 80048ac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004878:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800487a:	e003      	b.n	8004884 <LoopCopyDataInit>

0800487c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800487c:	4b0c      	ldr	r3, [pc, #48]	; (80048b0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800487e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004880:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004882:	3104      	adds	r1, #4

08004884 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004884:	480b      	ldr	r0, [pc, #44]	; (80048b4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004886:	4b0c      	ldr	r3, [pc, #48]	; (80048b8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004888:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800488a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800488c:	d3f6      	bcc.n	800487c <CopyDataInit>
  ldr  r2, =_sbss
 800488e:	4a0b      	ldr	r2, [pc, #44]	; (80048bc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004890:	e002      	b.n	8004898 <LoopFillZerobss>

08004892 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004892:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004894:	f842 3b04 	str.w	r3, [r2], #4

08004898 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004898:	4b09      	ldr	r3, [pc, #36]	; (80048c0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800489a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800489c:	d3f9      	bcc.n	8004892 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800489e:	f7ff fe67 	bl	8004570 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80048a2:	f007 ffdb 	bl	800c85c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048a6:	f7ff f9f3 	bl	8003c90 <main>
  bx  lr    
 80048aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80048ac:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80048b0:	08013e08 	.word	0x08013e08
  ldr  r0, =_sdata
 80048b4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80048b8:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 80048bc:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 80048c0:	200097ac 	.word	0x200097ac

080048c4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80048c4:	e7fe      	b.n	80048c4 <CAN1_RX0_IRQHandler>
	...

080048c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80048cc:	4b0e      	ldr	r3, [pc, #56]	; (8004908 <HAL_Init+0x40>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a0d      	ldr	r2, [pc, #52]	; (8004908 <HAL_Init+0x40>)
 80048d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80048d8:	4b0b      	ldr	r3, [pc, #44]	; (8004908 <HAL_Init+0x40>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a0a      	ldr	r2, [pc, #40]	; (8004908 <HAL_Init+0x40>)
 80048de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048e4:	4b08      	ldr	r3, [pc, #32]	; (8004908 <HAL_Init+0x40>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a07      	ldr	r2, [pc, #28]	; (8004908 <HAL_Init+0x40>)
 80048ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048f0:	2003      	movs	r0, #3
 80048f2:	f000 fe98 	bl	8005626 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80048f6:	2000      	movs	r0, #0
 80048f8:	f7ff fd88 	bl	800440c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80048fc:	f7ff fd5a 	bl	80043b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	40023c00 	.word	0x40023c00

0800490c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004910:	4b06      	ldr	r3, [pc, #24]	; (800492c <HAL_IncTick+0x20>)
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	461a      	mov	r2, r3
 8004916:	4b06      	ldr	r3, [pc, #24]	; (8004930 <HAL_IncTick+0x24>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4413      	add	r3, r2
 800491c:	4a04      	ldr	r2, [pc, #16]	; (8004930 <HAL_IncTick+0x24>)
 800491e:	6013      	str	r3, [r2, #0]
}
 8004920:	bf00      	nop
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	2000000c 	.word	0x2000000c
 8004930:	200097a8 	.word	0x200097a8

08004934 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004934:	b480      	push	{r7}
 8004936:	af00      	add	r7, sp, #0
  return uwTick;
 8004938:	4b03      	ldr	r3, [pc, #12]	; (8004948 <HAL_GetTick+0x14>)
 800493a:	681b      	ldr	r3, [r3, #0]
}
 800493c:	4618      	mov	r0, r3
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	200097a8 	.word	0x200097a8

0800494c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004954:	f7ff ffee 	bl	8004934 <HAL_GetTick>
 8004958:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004964:	d005      	beq.n	8004972 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004966:	4b09      	ldr	r3, [pc, #36]	; (800498c <HAL_Delay+0x40>)
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	461a      	mov	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	4413      	add	r3, r2
 8004970:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004972:	bf00      	nop
 8004974:	f7ff ffde 	bl	8004934 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	68fa      	ldr	r2, [r7, #12]
 8004980:	429a      	cmp	r2, r3
 8004982:	d8f7      	bhi.n	8004974 <HAL_Delay+0x28>
  {
  }
}
 8004984:	bf00      	nop
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	2000000c 	.word	0x2000000c

08004990 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004998:	2300      	movs	r3, #0
 800499a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e033      	b.n	8004a0e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d109      	bne.n	80049c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f7fc fb40 	bl	8001034 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c6:	f003 0310 	and.w	r3, r3, #16
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d118      	bne.n	8004a00 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80049d6:	f023 0302 	bic.w	r3, r3, #2
 80049da:	f043 0202 	orr.w	r2, r3, #2
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 fbea 	bl	80051bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	f023 0303 	bic.w	r3, r3, #3
 80049f6:	f043 0201 	orr.w	r2, r3, #1
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	641a      	str	r2, [r3, #64]	; 0x40
 80049fe:	e001      	b.n	8004a04 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}

08004a16 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b084      	sub	sp, #16
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	60fb      	str	r3, [r7, #12]
 8004a22:	2300      	movs	r3, #0
 8004a24:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0302 	and.w	r3, r3, #2
 8004a30:	2b02      	cmp	r3, #2
 8004a32:	bf0c      	ite	eq
 8004a34:	2301      	moveq	r3, #1
 8004a36:	2300      	movne	r3, #0
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f003 0320 	and.w	r3, r3, #32
 8004a46:	2b20      	cmp	r3, #32
 8004a48:	bf0c      	ite	eq
 8004a4a:	2301      	moveq	r3, #1
 8004a4c:	2300      	movne	r3, #0
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d049      	beq.n	8004aec <HAL_ADC_IRQHandler+0xd6>
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d046      	beq.n	8004aec <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a62:	f003 0310 	and.w	r3, r3, #16
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d105      	bne.n	8004a76 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d12b      	bne.n	8004adc <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d127      	bne.n	8004adc <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a92:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d006      	beq.n	8004aa8 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d119      	bne.n	8004adc <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f022 0220 	bic.w	r2, r2, #32
 8004ab6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d105      	bne.n	8004adc <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad4:	f043 0201 	orr.w	r2, r3, #1
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f000 f9cd 	bl	8004e7c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f06f 0212 	mvn.w	r2, #18
 8004aea:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 0304 	and.w	r3, r3, #4
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	bf0c      	ite	eq
 8004afa:	2301      	moveq	r3, #1
 8004afc:	2300      	movne	r3, #0
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b0c:	2b80      	cmp	r3, #128	; 0x80
 8004b0e:	bf0c      	ite	eq
 8004b10:	2301      	moveq	r3, #1
 8004b12:	2300      	movne	r3, #0
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d057      	beq.n	8004bce <HAL_ADC_IRQHandler+0x1b8>
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d054      	beq.n	8004bce <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b28:	f003 0310 	and.w	r3, r3, #16
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d105      	bne.n	8004b3c <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b34:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d139      	bne.n	8004bbe <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b50:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d006      	beq.n	8004b66 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d12b      	bne.n	8004bbe <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d124      	bne.n	8004bbe <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d11d      	bne.n	8004bbe <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d119      	bne.n	8004bbe <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	685a      	ldr	r2, [r3, #4]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b98:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d105      	bne.n	8004bbe <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	f043 0201 	orr.w	r2, r3, #1
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 fc7a 	bl	80054b8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f06f 020c 	mvn.w	r2, #12
 8004bcc:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0301 	and.w	r3, r3, #1
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	bf0c      	ite	eq
 8004bdc:	2301      	moveq	r3, #1
 8004bde:	2300      	movne	r3, #0
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bee:	2b40      	cmp	r3, #64	; 0x40
 8004bf0:	bf0c      	ite	eq
 8004bf2:	2301      	moveq	r3, #1
 8004bf4:	2300      	movne	r3, #0
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d017      	beq.n	8004c30 <HAL_ADC_IRQHandler+0x21a>
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d014      	beq.n	8004c30 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0301 	and.w	r3, r3, #1
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d10d      	bne.n	8004c30 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c18:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f7fd fceb 	bl	80025fc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f06f 0201 	mvn.w	r2, #1
 8004c2e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0320 	and.w	r3, r3, #32
 8004c3a:	2b20      	cmp	r3, #32
 8004c3c:	bf0c      	ite	eq
 8004c3e:	2301      	moveq	r3, #1
 8004c40:	2300      	movne	r3, #0
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c54:	bf0c      	ite	eq
 8004c56:	2301      	moveq	r3, #1
 8004c58:	2300      	movne	r3, #0
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d015      	beq.n	8004c90 <HAL_ADC_IRQHandler+0x27a>
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d012      	beq.n	8004c90 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c6e:	f043 0202 	orr.w	r2, r3, #2
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f06f 0220 	mvn.w	r2, #32
 8004c7e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 f90f 	bl	8004ea4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f06f 0220 	mvn.w	r2, #32
 8004c8e:	601a      	str	r2, [r3, #0]
  }
}
 8004c90:	bf00      	nop
 8004c92:	3710      	adds	r7, #16
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b086      	sub	sp, #24
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	60b9      	str	r1, [r7, #8]
 8004ca2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d101      	bne.n	8004cb6 <HAL_ADC_Start_DMA+0x1e>
 8004cb2:	2302      	movs	r3, #2
 8004cb4:	e0cc      	b.n	8004e50 <HAL_ADC_Start_DMA+0x1b8>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f003 0301 	and.w	r3, r3, #1
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d018      	beq.n	8004cfe <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689a      	ldr	r2, [r3, #8]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f042 0201 	orr.w	r2, r2, #1
 8004cda:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004cdc:	4b5e      	ldr	r3, [pc, #376]	; (8004e58 <HAL_ADC_Start_DMA+0x1c0>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a5e      	ldr	r2, [pc, #376]	; (8004e5c <HAL_ADC_Start_DMA+0x1c4>)
 8004ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce6:	0c9a      	lsrs	r2, r3, #18
 8004ce8:	4613      	mov	r3, r2
 8004cea:	005b      	lsls	r3, r3, #1
 8004cec:	4413      	add	r3, r2
 8004cee:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004cf0:	e002      	b.n	8004cf8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1f9      	bne.n	8004cf2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	f003 0301 	and.w	r3, r3, #1
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	f040 80a0 	bne.w	8004e4e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d12:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004d16:	f023 0301 	bic.w	r3, r3, #1
 8004d1a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d007      	beq.n	8004d40 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d34:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004d38:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d4c:	d106      	bne.n	8004d5c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d52:	f023 0206 	bic.w	r2, r3, #6
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	645a      	str	r2, [r3, #68]	; 0x44
 8004d5a:	e002      	b.n	8004d62 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d6a:	4b3d      	ldr	r3, [pc, #244]	; (8004e60 <HAL_ADC_Start_DMA+0x1c8>)
 8004d6c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d72:	4a3c      	ldr	r2, [pc, #240]	; (8004e64 <HAL_ADC_Start_DMA+0x1cc>)
 8004d74:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d7a:	4a3b      	ldr	r2, [pc, #236]	; (8004e68 <HAL_ADC_Start_DMA+0x1d0>)
 8004d7c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d82:	4a3a      	ldr	r2, [pc, #232]	; (8004e6c <HAL_ADC_Start_DMA+0x1d4>)
 8004d84:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004d8e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004d9e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	689a      	ldr	r2, [r3, #8]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dae:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	334c      	adds	r3, #76	; 0x4c
 8004dba:	4619      	mov	r1, r3
 8004dbc:	68ba      	ldr	r2, [r7, #8]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f000 fd14 	bl	80057ec <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f003 031f 	and.w	r3, r3, #31
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d12a      	bne.n	8004e26 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a26      	ldr	r2, [pc, #152]	; (8004e70 <HAL_ADC_Start_DMA+0x1d8>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d015      	beq.n	8004e06 <HAL_ADC_Start_DMA+0x16e>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a25      	ldr	r2, [pc, #148]	; (8004e74 <HAL_ADC_Start_DMA+0x1dc>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d105      	bne.n	8004df0 <HAL_ADC_Start_DMA+0x158>
 8004de4:	4b1e      	ldr	r3, [pc, #120]	; (8004e60 <HAL_ADC_Start_DMA+0x1c8>)
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f003 031f 	and.w	r3, r3, #31
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00a      	beq.n	8004e06 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a20      	ldr	r2, [pc, #128]	; (8004e78 <HAL_ADC_Start_DMA+0x1e0>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d129      	bne.n	8004e4e <HAL_ADC_Start_DMA+0x1b6>
 8004dfa:	4b19      	ldr	r3, [pc, #100]	; (8004e60 <HAL_ADC_Start_DMA+0x1c8>)
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	f003 031f 	and.w	r3, r3, #31
 8004e02:	2b0f      	cmp	r3, #15
 8004e04:	d823      	bhi.n	8004e4e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d11c      	bne.n	8004e4e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	689a      	ldr	r2, [r3, #8]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004e22:	609a      	str	r2, [r3, #8]
 8004e24:	e013      	b.n	8004e4e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a11      	ldr	r2, [pc, #68]	; (8004e70 <HAL_ADC_Start_DMA+0x1d8>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d10e      	bne.n	8004e4e <HAL_ADC_Start_DMA+0x1b6>
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d107      	bne.n	8004e4e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	689a      	ldr	r2, [r3, #8]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004e4c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3718      	adds	r7, #24
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	20000004 	.word	0x20000004
 8004e5c:	431bde83 	.word	0x431bde83
 8004e60:	40012300 	.word	0x40012300
 8004e64:	080053b5 	.word	0x080053b5
 8004e68:	0800546f 	.word	0x0800546f
 8004e6c:	0800548b 	.word	0x0800548b
 8004e70:	40012000 	.word	0x40012000
 8004e74:	40012100 	.word	0x40012100
 8004e78:	40012200 	.word	0x40012200

08004e7c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d101      	bne.n	8004ed4 <HAL_ADC_ConfigChannel+0x1c>
 8004ed0:	2302      	movs	r3, #2
 8004ed2:	e105      	b.n	80050e0 <HAL_ADC_ConfigChannel+0x228>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b09      	cmp	r3, #9
 8004ee2:	d925      	bls.n	8004f30 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68d9      	ldr	r1, [r3, #12]
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	005b      	lsls	r3, r3, #1
 8004ef6:	4413      	add	r3, r2
 8004ef8:	3b1e      	subs	r3, #30
 8004efa:	2207      	movs	r2, #7
 8004efc:	fa02 f303 	lsl.w	r3, r2, r3
 8004f00:	43da      	mvns	r2, r3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	400a      	ands	r2, r1
 8004f08:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68d9      	ldr	r1, [r3, #12]
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	689a      	ldr	r2, [r3, #8]
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	4403      	add	r3, r0
 8004f22:	3b1e      	subs	r3, #30
 8004f24:	409a      	lsls	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	60da      	str	r2, [r3, #12]
 8004f2e:	e022      	b.n	8004f76 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	6919      	ldr	r1, [r3, #16]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	4613      	mov	r3, r2
 8004f40:	005b      	lsls	r3, r3, #1
 8004f42:	4413      	add	r3, r2
 8004f44:	2207      	movs	r2, #7
 8004f46:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4a:	43da      	mvns	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	400a      	ands	r2, r1
 8004f52:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	6919      	ldr	r1, [r3, #16]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	689a      	ldr	r2, [r3, #8]
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	4618      	mov	r0, r3
 8004f66:	4603      	mov	r3, r0
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	4403      	add	r3, r0
 8004f6c:	409a      	lsls	r2, r3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	430a      	orrs	r2, r1
 8004f74:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2b06      	cmp	r3, #6
 8004f7c:	d824      	bhi.n	8004fc8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	685a      	ldr	r2, [r3, #4]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	4413      	add	r3, r2
 8004f8e:	3b05      	subs	r3, #5
 8004f90:	221f      	movs	r2, #31
 8004f92:	fa02 f303 	lsl.w	r3, r2, r3
 8004f96:	43da      	mvns	r2, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	400a      	ands	r2, r1
 8004f9e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	4618      	mov	r0, r3
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685a      	ldr	r2, [r3, #4]
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	4413      	add	r3, r2
 8004fb8:	3b05      	subs	r3, #5
 8004fba:	fa00 f203 	lsl.w	r2, r0, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	635a      	str	r2, [r3, #52]	; 0x34
 8004fc6:	e04c      	b.n	8005062 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	2b0c      	cmp	r3, #12
 8004fce:	d824      	bhi.n	800501a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	685a      	ldr	r2, [r3, #4]
 8004fda:	4613      	mov	r3, r2
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	4413      	add	r3, r2
 8004fe0:	3b23      	subs	r3, #35	; 0x23
 8004fe2:	221f      	movs	r2, #31
 8004fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe8:	43da      	mvns	r2, r3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	400a      	ands	r2, r1
 8004ff0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	4618      	mov	r0, r3
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	685a      	ldr	r2, [r3, #4]
 8005004:	4613      	mov	r3, r2
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	4413      	add	r3, r2
 800500a:	3b23      	subs	r3, #35	; 0x23
 800500c:	fa00 f203 	lsl.w	r2, r0, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	430a      	orrs	r2, r1
 8005016:	631a      	str	r2, [r3, #48]	; 0x30
 8005018:	e023      	b.n	8005062 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	4613      	mov	r3, r2
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	4413      	add	r3, r2
 800502a:	3b41      	subs	r3, #65	; 0x41
 800502c:	221f      	movs	r2, #31
 800502e:	fa02 f303 	lsl.w	r3, r2, r3
 8005032:	43da      	mvns	r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	400a      	ands	r2, r1
 800503a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	b29b      	uxth	r3, r3
 8005048:	4618      	mov	r0, r3
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	685a      	ldr	r2, [r3, #4]
 800504e:	4613      	mov	r3, r2
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	4413      	add	r3, r2
 8005054:	3b41      	subs	r3, #65	; 0x41
 8005056:	fa00 f203 	lsl.w	r2, r0, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	430a      	orrs	r2, r1
 8005060:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005062:	4b22      	ldr	r3, [pc, #136]	; (80050ec <HAL_ADC_ConfigChannel+0x234>)
 8005064:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a21      	ldr	r2, [pc, #132]	; (80050f0 <HAL_ADC_ConfigChannel+0x238>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d109      	bne.n	8005084 <HAL_ADC_ConfigChannel+0x1cc>
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2b12      	cmp	r3, #18
 8005076:	d105      	bne.n	8005084 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a19      	ldr	r2, [pc, #100]	; (80050f0 <HAL_ADC_ConfigChannel+0x238>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d123      	bne.n	80050d6 <HAL_ADC_ConfigChannel+0x21e>
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2b10      	cmp	r3, #16
 8005094:	d003      	beq.n	800509e <HAL_ADC_ConfigChannel+0x1e6>
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2b11      	cmp	r3, #17
 800509c:	d11b      	bne.n	80050d6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2b10      	cmp	r3, #16
 80050b0:	d111      	bne.n	80050d6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80050b2:	4b10      	ldr	r3, [pc, #64]	; (80050f4 <HAL_ADC_ConfigChannel+0x23c>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a10      	ldr	r2, [pc, #64]	; (80050f8 <HAL_ADC_ConfigChannel+0x240>)
 80050b8:	fba2 2303 	umull	r2, r3, r2, r3
 80050bc:	0c9a      	lsrs	r2, r3, #18
 80050be:	4613      	mov	r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	4413      	add	r3, r2
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80050c8:	e002      	b.n	80050d0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	3b01      	subs	r3, #1
 80050ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d1f9      	bne.n	80050ca <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3714      	adds	r7, #20
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr
 80050ec:	40012300 	.word	0x40012300
 80050f0:	40012000 	.word	0x40012000
 80050f4:	20000004 	.word	0x20000004
 80050f8:	431bde83 	.word	0x431bde83

080050fc <HAL_ADC_AnalogWDGConfig>:
  * @param  AnalogWDGConfig  pointer to an ADC_AnalogWDGConfTypeDef structure 
  *         that contains the configuration information of ADC analog watchdog.
  * @retval HAL status	  
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b083      	sub	sp, #12
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->LowThreshold));
#endif /* USE_FULL_ASSERT  */
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800510c:	2b01      	cmp	r3, #1
 800510e:	d101      	bne.n	8005114 <HAL_ADC_AnalogWDGConfig+0x18>
 8005110:	2302      	movs	r3, #2
 8005112:	e04d      	b.n	80051b0 <HAL_ADC_AnalogWDGConfig+0xb4>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  if(AnalogWDGConfig->ITMode == ENABLE)
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	7c1b      	ldrb	r3, [r3, #16]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d108      	bne.n	8005136 <HAL_ADC_AnalogWDGConfig+0x3a>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685a      	ldr	r2, [r3, #4]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005132:	605a      	str	r2, [r3, #4]
 8005134:	e007      	b.n	8005146 <HAL_ADC_AnalogWDGConfig+0x4a>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005144:	605a      	str	r2, [r3, #4]
  }
  
  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	6812      	ldr	r2, [r2, #0]
 8005150:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005154:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005158:	6053      	str	r3, [r2, #4]
  
  /* Set the analog watchdog enable mode */
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	6859      	ldr	r1, [r3, #4]
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	430a      	orrs	r2, r1
 800516a:	605a      	str	r2, [r3, #4]
  
  /* Set the high threshold */
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	683a      	ldr	r2, [r7, #0]
 8005172:	6852      	ldr	r2, [r2, #4]
 8005174:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	683a      	ldr	r2, [r7, #0]
 800517c:	6892      	ldr	r2, [r2, #8]
 800517e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Clear the Analog watchdog channel select bits */
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	685a      	ldr	r2, [r3, #4]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f022 021f 	bic.w	r2, r2, #31
 800518e:	605a      	str	r2, [r3, #4]
  
  /* Set the Analog watchdog channel */
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	b29b      	uxth	r3, r3
 800519c:	4619      	mov	r1, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	430a      	orrs	r2, r1
 80051a4:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80051bc:	b480      	push	{r7}
 80051be:	b085      	sub	sp, #20
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051c4:	4b79      	ldr	r3, [pc, #484]	; (80053ac <ADC_Init+0x1f0>)
 80051c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	685a      	ldr	r2, [r3, #4]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	431a      	orrs	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	685a      	ldr	r2, [r3, #4]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80051f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	6859      	ldr	r1, [r3, #4]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	021a      	lsls	r2, r3, #8
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	430a      	orrs	r2, r1
 8005204:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	685a      	ldr	r2, [r3, #4]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005214:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	6859      	ldr	r1, [r3, #4]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	689a      	ldr	r2, [r3, #8]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	430a      	orrs	r2, r1
 8005226:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689a      	ldr	r2, [r3, #8]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005236:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	6899      	ldr	r1, [r3, #8]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	68da      	ldr	r2, [r3, #12]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	430a      	orrs	r2, r1
 8005248:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800524e:	4a58      	ldr	r2, [pc, #352]	; (80053b0 <ADC_Init+0x1f4>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d022      	beq.n	800529a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689a      	ldr	r2, [r3, #8]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005262:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6899      	ldr	r1, [r3, #8]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	689a      	ldr	r2, [r3, #8]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005284:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	6899      	ldr	r1, [r3, #8]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	430a      	orrs	r2, r1
 8005296:	609a      	str	r2, [r3, #8]
 8005298:	e00f      	b.n	80052ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689a      	ldr	r2, [r3, #8]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80052a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	689a      	ldr	r2, [r3, #8]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80052b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f022 0202 	bic.w	r2, r2, #2
 80052c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	6899      	ldr	r1, [r3, #8]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	7e1b      	ldrb	r3, [r3, #24]
 80052d4:	005a      	lsls	r2, r3, #1
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	430a      	orrs	r2, r1
 80052dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d01b      	beq.n	8005320 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685a      	ldr	r2, [r3, #4]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005306:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	6859      	ldr	r1, [r3, #4]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005312:	3b01      	subs	r3, #1
 8005314:	035a      	lsls	r2, r3, #13
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	605a      	str	r2, [r3, #4]
 800531e:	e007      	b.n	8005330 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800532e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800533e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	3b01      	subs	r3, #1
 800534c:	051a      	lsls	r2, r3, #20
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	430a      	orrs	r2, r1
 8005354:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	689a      	ldr	r2, [r3, #8]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005364:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	6899      	ldr	r1, [r3, #8]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005372:	025a      	lsls	r2, r3, #9
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	430a      	orrs	r2, r1
 800537a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	689a      	ldr	r2, [r3, #8]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800538a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	6899      	ldr	r1, [r3, #8]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	029a      	lsls	r2, r3, #10
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	609a      	str	r2, [r3, #8]
}
 80053a0:	bf00      	nop
 80053a2:	3714      	adds	r7, #20
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr
 80053ac:	40012300 	.word	0x40012300
 80053b0:	0f000001 	.word	0x0f000001

080053b4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d13c      	bne.n	8005448 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d12b      	bne.n	8005440 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d127      	bne.n	8005440 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d006      	beq.n	800540c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005408:	2b00      	cmp	r3, #0
 800540a:	d119      	bne.n	8005440 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f022 0220 	bic.w	r2, r2, #32
 800541a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005420:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005430:	2b00      	cmp	r3, #0
 8005432:	d105      	bne.n	8005440 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005438:	f043 0201 	orr.w	r2, r3, #1
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005440:	68f8      	ldr	r0, [r7, #12]
 8005442:	f7ff fd1b 	bl	8004e7c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005446:	e00e      	b.n	8005466 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544c:	f003 0310 	and.w	r3, r3, #16
 8005450:	2b00      	cmp	r3, #0
 8005452:	d003      	beq.n	800545c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f7ff fd25 	bl	8004ea4 <HAL_ADC_ErrorCallback>
}
 800545a:	e004      	b.n	8005466 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	4798      	blx	r3
}
 8005466:	bf00      	nop
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800546e:	b580      	push	{r7, lr}
 8005470:	b084      	sub	sp, #16
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800547a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f7ff fd07 	bl	8004e90 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005482:	bf00      	nop
 8005484:	3710      	adds	r7, #16
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}

0800548a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800548a:	b580      	push	{r7, lr}
 800548c:	b084      	sub	sp, #16
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005496:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2240      	movs	r2, #64	; 0x40
 800549c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a2:	f043 0204 	orr.w	r2, r3, #4
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80054aa:	68f8      	ldr	r0, [r7, #12]
 80054ac:	f7ff fcfa 	bl	8004ea4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80054b0:	bf00      	nop
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80054c0:	bf00      	nop
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b085      	sub	sp, #20
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f003 0307 	and.w	r3, r3, #7
 80054da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054dc:	4b0c      	ldr	r3, [pc, #48]	; (8005510 <__NVIC_SetPriorityGrouping+0x44>)
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054e2:	68ba      	ldr	r2, [r7, #8]
 80054e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80054e8:	4013      	ands	r3, r2
 80054ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80054f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054fe:	4a04      	ldr	r2, [pc, #16]	; (8005510 <__NVIC_SetPriorityGrouping+0x44>)
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	60d3      	str	r3, [r2, #12]
}
 8005504:	bf00      	nop
 8005506:	3714      	adds	r7, #20
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr
 8005510:	e000ed00 	.word	0xe000ed00

08005514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005514:	b480      	push	{r7}
 8005516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005518:	4b04      	ldr	r3, [pc, #16]	; (800552c <__NVIC_GetPriorityGrouping+0x18>)
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	0a1b      	lsrs	r3, r3, #8
 800551e:	f003 0307 	and.w	r3, r3, #7
}
 8005522:	4618      	mov	r0, r3
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr
 800552c:	e000ed00 	.word	0xe000ed00

08005530 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005530:	b480      	push	{r7}
 8005532:	b083      	sub	sp, #12
 8005534:	af00      	add	r7, sp, #0
 8005536:	4603      	mov	r3, r0
 8005538:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800553a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800553e:	2b00      	cmp	r3, #0
 8005540:	db0b      	blt.n	800555a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005542:	79fb      	ldrb	r3, [r7, #7]
 8005544:	f003 021f 	and.w	r2, r3, #31
 8005548:	4907      	ldr	r1, [pc, #28]	; (8005568 <__NVIC_EnableIRQ+0x38>)
 800554a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800554e:	095b      	lsrs	r3, r3, #5
 8005550:	2001      	movs	r0, #1
 8005552:	fa00 f202 	lsl.w	r2, r0, r2
 8005556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800555a:	bf00      	nop
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	e000e100 	.word	0xe000e100

0800556c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	4603      	mov	r3, r0
 8005574:	6039      	str	r1, [r7, #0]
 8005576:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800557c:	2b00      	cmp	r3, #0
 800557e:	db0a      	blt.n	8005596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	b2da      	uxtb	r2, r3
 8005584:	490c      	ldr	r1, [pc, #48]	; (80055b8 <__NVIC_SetPriority+0x4c>)
 8005586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800558a:	0112      	lsls	r2, r2, #4
 800558c:	b2d2      	uxtb	r2, r2
 800558e:	440b      	add	r3, r1
 8005590:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005594:	e00a      	b.n	80055ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	b2da      	uxtb	r2, r3
 800559a:	4908      	ldr	r1, [pc, #32]	; (80055bc <__NVIC_SetPriority+0x50>)
 800559c:	79fb      	ldrb	r3, [r7, #7]
 800559e:	f003 030f 	and.w	r3, r3, #15
 80055a2:	3b04      	subs	r3, #4
 80055a4:	0112      	lsls	r2, r2, #4
 80055a6:	b2d2      	uxtb	r2, r2
 80055a8:	440b      	add	r3, r1
 80055aa:	761a      	strb	r2, [r3, #24]
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr
 80055b8:	e000e100 	.word	0xe000e100
 80055bc:	e000ed00 	.word	0xe000ed00

080055c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b089      	sub	sp, #36	; 0x24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f003 0307 	and.w	r3, r3, #7
 80055d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	f1c3 0307 	rsb	r3, r3, #7
 80055da:	2b04      	cmp	r3, #4
 80055dc:	bf28      	it	cs
 80055de:	2304      	movcs	r3, #4
 80055e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	3304      	adds	r3, #4
 80055e6:	2b06      	cmp	r3, #6
 80055e8:	d902      	bls.n	80055f0 <NVIC_EncodePriority+0x30>
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	3b03      	subs	r3, #3
 80055ee:	e000      	b.n	80055f2 <NVIC_EncodePriority+0x32>
 80055f0:	2300      	movs	r3, #0
 80055f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055f4:	f04f 32ff 	mov.w	r2, #4294967295
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	fa02 f303 	lsl.w	r3, r2, r3
 80055fe:	43da      	mvns	r2, r3
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	401a      	ands	r2, r3
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005608:	f04f 31ff 	mov.w	r1, #4294967295
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	fa01 f303 	lsl.w	r3, r1, r3
 8005612:	43d9      	mvns	r1, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005618:	4313      	orrs	r3, r2
         );
}
 800561a:	4618      	mov	r0, r3
 800561c:	3724      	adds	r7, #36	; 0x24
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b082      	sub	sp, #8
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f7ff ff4c 	bl	80054cc <__NVIC_SetPriorityGrouping>
}
 8005634:	bf00      	nop
 8005636:	3708      	adds	r7, #8
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800563c:	b580      	push	{r7, lr}
 800563e:	b086      	sub	sp, #24
 8005640:	af00      	add	r7, sp, #0
 8005642:	4603      	mov	r3, r0
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
 8005648:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800564a:	2300      	movs	r3, #0
 800564c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800564e:	f7ff ff61 	bl	8005514 <__NVIC_GetPriorityGrouping>
 8005652:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	68b9      	ldr	r1, [r7, #8]
 8005658:	6978      	ldr	r0, [r7, #20]
 800565a:	f7ff ffb1 	bl	80055c0 <NVIC_EncodePriority>
 800565e:	4602      	mov	r2, r0
 8005660:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005664:	4611      	mov	r1, r2
 8005666:	4618      	mov	r0, r3
 8005668:	f7ff ff80 	bl	800556c <__NVIC_SetPriority>
}
 800566c:	bf00      	nop
 800566e:	3718      	adds	r7, #24
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
 800567a:	4603      	mov	r3, r0
 800567c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800567e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005682:	4618      	mov	r0, r3
 8005684:	f7ff ff54 	bl	8005530 <__NVIC_EnableIRQ>
}
 8005688:	bf00      	nop
 800568a:	3708      	adds	r7, #8
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b086      	sub	sp, #24
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005698:	2300      	movs	r3, #0
 800569a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800569c:	f7ff f94a 	bl	8004934 <HAL_GetTick>
 80056a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e099      	b.n	80057e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2202      	movs	r2, #2
 80056b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0201 	bic.w	r2, r2, #1
 80056ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056cc:	e00f      	b.n	80056ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80056ce:	f7ff f931 	bl	8004934 <HAL_GetTick>
 80056d2:	4602      	mov	r2, r0
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	2b05      	cmp	r3, #5
 80056da:	d908      	bls.n	80056ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2220      	movs	r2, #32
 80056e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2203      	movs	r2, #3
 80056e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e078      	b.n	80057e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0301 	and.w	r3, r3, #1
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d1e8      	bne.n	80056ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	4b38      	ldr	r3, [pc, #224]	; (80057e8 <HAL_DMA_Init+0x158>)
 8005708:	4013      	ands	r3, r2
 800570a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685a      	ldr	r2, [r3, #4]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800571a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	691b      	ldr	r3, [r3, #16]
 8005720:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005726:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	699b      	ldr	r3, [r3, #24]
 800572c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005732:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a1b      	ldr	r3, [r3, #32]
 8005738:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	4313      	orrs	r3, r2
 800573e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005744:	2b04      	cmp	r3, #4
 8005746:	d107      	bne.n	8005758 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005750:	4313      	orrs	r3, r2
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	4313      	orrs	r3, r2
 8005756:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	697a      	ldr	r2, [r7, #20]
 800575e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f023 0307 	bic.w	r3, r3, #7
 800576e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577e:	2b04      	cmp	r3, #4
 8005780:	d117      	bne.n	80057b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	4313      	orrs	r3, r2
 800578a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00e      	beq.n	80057b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f000 fb01 	bl	8005d9c <DMA_CheckFifoParam>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d008      	beq.n	80057b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2240      	movs	r2, #64	; 0x40
 80057a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80057ae:	2301      	movs	r3, #1
 80057b0:	e016      	b.n	80057e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	697a      	ldr	r2, [r7, #20]
 80057b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fab8 	bl	8005d30 <DMA_CalcBaseAndBitshift>
 80057c0:	4603      	mov	r3, r0
 80057c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057c8:	223f      	movs	r2, #63	; 0x3f
 80057ca:	409a      	lsls	r2, r3
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3718      	adds	r7, #24
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	f010803f 	.word	0xf010803f

080057ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b086      	sub	sp, #24
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
 80057f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057fa:	2300      	movs	r3, #0
 80057fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005802:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800580a:	2b01      	cmp	r3, #1
 800580c:	d101      	bne.n	8005812 <HAL_DMA_Start_IT+0x26>
 800580e:	2302      	movs	r3, #2
 8005810:	e040      	b.n	8005894 <HAL_DMA_Start_IT+0xa8>
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2201      	movs	r2, #1
 8005816:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2b01      	cmp	r3, #1
 8005824:	d12f      	bne.n	8005886 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2202      	movs	r2, #2
 800582a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	68b9      	ldr	r1, [r7, #8]
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	f000 fa4a 	bl	8005cd4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005844:	223f      	movs	r2, #63	; 0x3f
 8005846:	409a      	lsls	r2, r3
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f042 0216 	orr.w	r2, r2, #22
 800585a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005860:	2b00      	cmp	r3, #0
 8005862:	d007      	beq.n	8005874 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f042 0208 	orr.w	r2, r2, #8
 8005872:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f042 0201 	orr.w	r2, r2, #1
 8005882:	601a      	str	r2, [r3, #0]
 8005884:	e005      	b.n	8005892 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800588e:	2302      	movs	r3, #2
 8005890:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005892:	7dfb      	ldrb	r3, [r7, #23]
}
 8005894:	4618      	mov	r0, r3
 8005896:	3718      	adds	r7, #24
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}

0800589c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058a8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80058aa:	f7ff f843 	bl	8004934 <HAL_GetTick>
 80058ae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d008      	beq.n	80058ce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2280      	movs	r2, #128	; 0x80
 80058c0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e052      	b.n	8005974 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f022 0216 	bic.w	r2, r2, #22
 80058dc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	695a      	ldr	r2, [r3, #20]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058ec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d103      	bne.n	80058fe <HAL_DMA_Abort+0x62>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d007      	beq.n	800590e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f022 0208 	bic.w	r2, r2, #8
 800590c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f022 0201 	bic.w	r2, r2, #1
 800591c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800591e:	e013      	b.n	8005948 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005920:	f7ff f808 	bl	8004934 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b05      	cmp	r3, #5
 800592c:	d90c      	bls.n	8005948 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2220      	movs	r2, #32
 8005932:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2203      	movs	r2, #3
 8005940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8005944:	2303      	movs	r3, #3
 8005946:	e015      	b.n	8005974 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1e4      	bne.n	8005920 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800595a:	223f      	movs	r2, #63	; 0x3f
 800595c:	409a      	lsls	r2, r3
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8005972:	2300      	movs	r3, #0
}
 8005974:	4618      	mov	r0, r3
 8005976:	3710      	adds	r7, #16
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}

0800597c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b02      	cmp	r3, #2
 800598e:	d004      	beq.n	800599a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2280      	movs	r2, #128	; 0x80
 8005994:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e00c      	b.n	80059b4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2205      	movs	r2, #5
 800599e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f022 0201 	bic.w	r2, r2, #1
 80059b0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b086      	sub	sp, #24
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80059c8:	2300      	movs	r3, #0
 80059ca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80059cc:	4b92      	ldr	r3, [pc, #584]	; (8005c18 <HAL_DMA_IRQHandler+0x258>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a92      	ldr	r2, [pc, #584]	; (8005c1c <HAL_DMA_IRQHandler+0x25c>)
 80059d2:	fba2 2303 	umull	r2, r3, r2, r3
 80059d6:	0a9b      	lsrs	r3, r3, #10
 80059d8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059de:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059ea:	2208      	movs	r2, #8
 80059ec:	409a      	lsls	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	4013      	ands	r3, r2
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d01a      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0304 	and.w	r3, r3, #4
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d013      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f022 0204 	bic.w	r2, r2, #4
 8005a12:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a18:	2208      	movs	r2, #8
 8005a1a:	409a      	lsls	r2, r3
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a24:	f043 0201 	orr.w	r2, r3, #1
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a30:	2201      	movs	r2, #1
 8005a32:	409a      	lsls	r2, r3
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	4013      	ands	r3, r2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d012      	beq.n	8005a62 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d00b      	beq.n	8005a62 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a4e:	2201      	movs	r2, #1
 8005a50:	409a      	lsls	r2, r3
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a5a:	f043 0202 	orr.w	r2, r3, #2
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a66:	2204      	movs	r2, #4
 8005a68:	409a      	lsls	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d012      	beq.n	8005a98 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d00b      	beq.n	8005a98 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a84:	2204      	movs	r2, #4
 8005a86:	409a      	lsls	r2, r3
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a90:	f043 0204 	orr.w	r2, r3, #4
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a9c:	2210      	movs	r2, #16
 8005a9e:	409a      	lsls	r2, r3
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d043      	beq.n	8005b30 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 0308 	and.w	r3, r3, #8
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d03c      	beq.n	8005b30 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aba:	2210      	movs	r2, #16
 8005abc:	409a      	lsls	r2, r3
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d018      	beq.n	8005b02 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d108      	bne.n	8005af0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d024      	beq.n	8005b30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	4798      	blx	r3
 8005aee:	e01f      	b.n	8005b30 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d01b      	beq.n	8005b30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	4798      	blx	r3
 8005b00:	e016      	b.n	8005b30 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d107      	bne.n	8005b20 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f022 0208 	bic.w	r2, r2, #8
 8005b1e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d003      	beq.n	8005b30 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b34:	2220      	movs	r2, #32
 8005b36:	409a      	lsls	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f000 808e 	beq.w	8005c5e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0310 	and.w	r3, r3, #16
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	f000 8086 	beq.w	8005c5e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b56:	2220      	movs	r2, #32
 8005b58:	409a      	lsls	r2, r3
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b05      	cmp	r3, #5
 8005b68:	d136      	bne.n	8005bd8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f022 0216 	bic.w	r2, r2, #22
 8005b78:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	695a      	ldr	r2, [r3, #20]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b88:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d103      	bne.n	8005b9a <HAL_DMA_IRQHandler+0x1da>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d007      	beq.n	8005baa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f022 0208 	bic.w	r2, r2, #8
 8005ba8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bae:	223f      	movs	r2, #63	; 0x3f
 8005bb0:	409a      	lsls	r2, r3
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d07d      	beq.n	8005cca <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	4798      	blx	r3
        }
        return;
 8005bd6:	e078      	b.n	8005cca <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d01c      	beq.n	8005c20 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d108      	bne.n	8005c06 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d030      	beq.n	8005c5e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	4798      	blx	r3
 8005c04:	e02b      	b.n	8005c5e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d027      	beq.n	8005c5e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	4798      	blx	r3
 8005c16:	e022      	b.n	8005c5e <HAL_DMA_IRQHandler+0x29e>
 8005c18:	20000004 	.word	0x20000004
 8005c1c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d10f      	bne.n	8005c4e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f022 0210 	bic.w	r2, r2, #16
 8005c3c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d003      	beq.n	8005c5e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d032      	beq.n	8005ccc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c6a:	f003 0301 	and.w	r3, r3, #1
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d022      	beq.n	8005cb8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2205      	movs	r2, #5
 8005c76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f022 0201 	bic.w	r2, r2, #1
 8005c88:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	60bb      	str	r3, [r7, #8]
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d307      	bcc.n	8005ca6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1f2      	bne.n	8005c8a <HAL_DMA_IRQHandler+0x2ca>
 8005ca4:	e000      	b.n	8005ca8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005ca6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d005      	beq.n	8005ccc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	4798      	blx	r3
 8005cc8:	e000      	b.n	8005ccc <HAL_DMA_IRQHandler+0x30c>
        return;
 8005cca:	bf00      	nop
    }
  }
}
 8005ccc:	3718      	adds	r7, #24
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop

08005cd4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	607a      	str	r2, [r7, #4]
 8005ce0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005cf0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	683a      	ldr	r2, [r7, #0]
 8005cf8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	2b40      	cmp	r3, #64	; 0x40
 8005d00:	d108      	bne.n	8005d14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68ba      	ldr	r2, [r7, #8]
 8005d10:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005d12:	e007      	b.n	8005d24 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	60da      	str	r2, [r3, #12]
}
 8005d24:	bf00      	nop
 8005d26:	3714      	adds	r7, #20
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr

08005d30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b085      	sub	sp, #20
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	3b10      	subs	r3, #16
 8005d40:	4a14      	ldr	r2, [pc, #80]	; (8005d94 <DMA_CalcBaseAndBitshift+0x64>)
 8005d42:	fba2 2303 	umull	r2, r3, r2, r3
 8005d46:	091b      	lsrs	r3, r3, #4
 8005d48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005d4a:	4a13      	ldr	r2, [pc, #76]	; (8005d98 <DMA_CalcBaseAndBitshift+0x68>)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	4413      	add	r3, r2
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	461a      	mov	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2b03      	cmp	r3, #3
 8005d5c:	d909      	bls.n	8005d72 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005d66:	f023 0303 	bic.w	r3, r3, #3
 8005d6a:	1d1a      	adds	r2, r3, #4
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	659a      	str	r2, [r3, #88]	; 0x58
 8005d70:	e007      	b.n	8005d82 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005d7a:	f023 0303 	bic.w	r3, r3, #3
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3714      	adds	r7, #20
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	aaaaaaab 	.word	0xaaaaaaab
 8005d98:	0800f4fc 	.word	0x0800f4fc

08005d9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b085      	sub	sp, #20
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005da4:	2300      	movs	r3, #0
 8005da6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	699b      	ldr	r3, [r3, #24]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d11f      	bne.n	8005df6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	2b03      	cmp	r3, #3
 8005dba:	d855      	bhi.n	8005e68 <DMA_CheckFifoParam+0xcc>
 8005dbc:	a201      	add	r2, pc, #4	; (adr r2, 8005dc4 <DMA_CheckFifoParam+0x28>)
 8005dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dc2:	bf00      	nop
 8005dc4:	08005dd5 	.word	0x08005dd5
 8005dc8:	08005de7 	.word	0x08005de7
 8005dcc:	08005dd5 	.word	0x08005dd5
 8005dd0:	08005e69 	.word	0x08005e69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d045      	beq.n	8005e6c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005de4:	e042      	b.n	8005e6c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005dee:	d13f      	bne.n	8005e70 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005df4:	e03c      	b.n	8005e70 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dfe:	d121      	bne.n	8005e44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	2b03      	cmp	r3, #3
 8005e04:	d836      	bhi.n	8005e74 <DMA_CheckFifoParam+0xd8>
 8005e06:	a201      	add	r2, pc, #4	; (adr r2, 8005e0c <DMA_CheckFifoParam+0x70>)
 8005e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e0c:	08005e1d 	.word	0x08005e1d
 8005e10:	08005e23 	.word	0x08005e23
 8005e14:	08005e1d 	.word	0x08005e1d
 8005e18:	08005e35 	.word	0x08005e35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e20:	e02f      	b.n	8005e82 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d024      	beq.n	8005e78 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e32:	e021      	b.n	8005e78 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e3c:	d11e      	bne.n	8005e7c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005e42:	e01b      	b.n	8005e7c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	d902      	bls.n	8005e50 <DMA_CheckFifoParam+0xb4>
 8005e4a:	2b03      	cmp	r3, #3
 8005e4c:	d003      	beq.n	8005e56 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005e4e:	e018      	b.n	8005e82 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	73fb      	strb	r3, [r7, #15]
      break;
 8005e54:	e015      	b.n	8005e82 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00e      	beq.n	8005e80 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	73fb      	strb	r3, [r7, #15]
      break;
 8005e66:	e00b      	b.n	8005e80 <DMA_CheckFifoParam+0xe4>
      break;
 8005e68:	bf00      	nop
 8005e6a:	e00a      	b.n	8005e82 <DMA_CheckFifoParam+0xe6>
      break;
 8005e6c:	bf00      	nop
 8005e6e:	e008      	b.n	8005e82 <DMA_CheckFifoParam+0xe6>
      break;
 8005e70:	bf00      	nop
 8005e72:	e006      	b.n	8005e82 <DMA_CheckFifoParam+0xe6>
      break;
 8005e74:	bf00      	nop
 8005e76:	e004      	b.n	8005e82 <DMA_CheckFifoParam+0xe6>
      break;
 8005e78:	bf00      	nop
 8005e7a:	e002      	b.n	8005e82 <DMA_CheckFifoParam+0xe6>
      break;   
 8005e7c:	bf00      	nop
 8005e7e:	e000      	b.n	8005e82 <DMA_CheckFifoParam+0xe6>
      break;
 8005e80:	bf00      	nop
    }
  } 
  
  return status; 
 8005e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3714      	adds	r7, #20
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b089      	sub	sp, #36	; 0x24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	61fb      	str	r3, [r7, #28]
 8005eaa:	e16b      	b.n	8006184 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005eac:	2201      	movs	r2, #1
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ec0:	693a      	ldr	r2, [r7, #16]
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	f040 815a 	bne.w	800617e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d00b      	beq.n	8005eea <HAL_GPIO_Init+0x5a>
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d007      	beq.n	8005eea <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ede:	2b11      	cmp	r3, #17
 8005ee0:	d003      	beq.n	8005eea <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	2b12      	cmp	r3, #18
 8005ee8:	d130      	bne.n	8005f4c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	2203      	movs	r2, #3
 8005ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8005efa:	43db      	mvns	r3, r3
 8005efc:	69ba      	ldr	r2, [r7, #24]
 8005efe:	4013      	ands	r3, r2
 8005f00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	68da      	ldr	r2, [r3, #12]
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	005b      	lsls	r3, r3, #1
 8005f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f0e:	69ba      	ldr	r2, [r7, #24]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	69ba      	ldr	r2, [r7, #24]
 8005f18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005f20:	2201      	movs	r2, #1
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	fa02 f303 	lsl.w	r3, r2, r3
 8005f28:	43db      	mvns	r3, r3
 8005f2a:	69ba      	ldr	r2, [r7, #24]
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	091b      	lsrs	r3, r3, #4
 8005f36:	f003 0201 	and.w	r2, r3, #1
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f40:	69ba      	ldr	r2, [r7, #24]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	69ba      	ldr	r2, [r7, #24]
 8005f4a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005f52:	69fb      	ldr	r3, [r7, #28]
 8005f54:	005b      	lsls	r3, r3, #1
 8005f56:	2203      	movs	r2, #3
 8005f58:	fa02 f303 	lsl.w	r3, r2, r3
 8005f5c:	43db      	mvns	r3, r3
 8005f5e:	69ba      	ldr	r2, [r7, #24]
 8005f60:	4013      	ands	r3, r2
 8005f62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	689a      	ldr	r2, [r3, #8]
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	005b      	lsls	r3, r3, #1
 8005f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f70:	69ba      	ldr	r2, [r7, #24]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	69ba      	ldr	r2, [r7, #24]
 8005f7a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d003      	beq.n	8005f8c <HAL_GPIO_Init+0xfc>
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	2b12      	cmp	r3, #18
 8005f8a:	d123      	bne.n	8005fd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	08da      	lsrs	r2, r3, #3
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	3208      	adds	r2, #8
 8005f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	f003 0307 	and.w	r3, r3, #7
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	220f      	movs	r2, #15
 8005fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa8:	43db      	mvns	r3, r3
 8005faa:	69ba      	ldr	r2, [r7, #24]
 8005fac:	4013      	ands	r3, r2
 8005fae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	691a      	ldr	r2, [r3, #16]
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	f003 0307 	and.w	r3, r3, #7
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc0:	69ba      	ldr	r2, [r7, #24]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	08da      	lsrs	r2, r3, #3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	3208      	adds	r2, #8
 8005fce:	69b9      	ldr	r1, [r7, #24]
 8005fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	005b      	lsls	r3, r3, #1
 8005fde:	2203      	movs	r2, #3
 8005fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe4:	43db      	mvns	r3, r3
 8005fe6:	69ba      	ldr	r2, [r7, #24]
 8005fe8:	4013      	ands	r3, r2
 8005fea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f003 0203 	and.w	r2, r3, #3
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	005b      	lsls	r3, r3, #1
 8005ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffc:	69ba      	ldr	r2, [r7, #24]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	69ba      	ldr	r2, [r7, #24]
 8006006:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 80b4 	beq.w	800617e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006016:	2300      	movs	r3, #0
 8006018:	60fb      	str	r3, [r7, #12]
 800601a:	4b5f      	ldr	r3, [pc, #380]	; (8006198 <HAL_GPIO_Init+0x308>)
 800601c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800601e:	4a5e      	ldr	r2, [pc, #376]	; (8006198 <HAL_GPIO_Init+0x308>)
 8006020:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006024:	6453      	str	r3, [r2, #68]	; 0x44
 8006026:	4b5c      	ldr	r3, [pc, #368]	; (8006198 <HAL_GPIO_Init+0x308>)
 8006028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800602a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800602e:	60fb      	str	r3, [r7, #12]
 8006030:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006032:	4a5a      	ldr	r2, [pc, #360]	; (800619c <HAL_GPIO_Init+0x30c>)
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	089b      	lsrs	r3, r3, #2
 8006038:	3302      	adds	r3, #2
 800603a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800603e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	f003 0303 	and.w	r3, r3, #3
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	220f      	movs	r2, #15
 800604a:	fa02 f303 	lsl.w	r3, r2, r3
 800604e:	43db      	mvns	r3, r3
 8006050:	69ba      	ldr	r2, [r7, #24]
 8006052:	4013      	ands	r3, r2
 8006054:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a51      	ldr	r2, [pc, #324]	; (80061a0 <HAL_GPIO_Init+0x310>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d02b      	beq.n	80060b6 <HAL_GPIO_Init+0x226>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a50      	ldr	r2, [pc, #320]	; (80061a4 <HAL_GPIO_Init+0x314>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d025      	beq.n	80060b2 <HAL_GPIO_Init+0x222>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a4f      	ldr	r2, [pc, #316]	; (80061a8 <HAL_GPIO_Init+0x318>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d01f      	beq.n	80060ae <HAL_GPIO_Init+0x21e>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a4e      	ldr	r2, [pc, #312]	; (80061ac <HAL_GPIO_Init+0x31c>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d019      	beq.n	80060aa <HAL_GPIO_Init+0x21a>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a4d      	ldr	r2, [pc, #308]	; (80061b0 <HAL_GPIO_Init+0x320>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d013      	beq.n	80060a6 <HAL_GPIO_Init+0x216>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a4c      	ldr	r2, [pc, #304]	; (80061b4 <HAL_GPIO_Init+0x324>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d00d      	beq.n	80060a2 <HAL_GPIO_Init+0x212>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a4b      	ldr	r2, [pc, #300]	; (80061b8 <HAL_GPIO_Init+0x328>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d007      	beq.n	800609e <HAL_GPIO_Init+0x20e>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a4a      	ldr	r2, [pc, #296]	; (80061bc <HAL_GPIO_Init+0x32c>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d101      	bne.n	800609a <HAL_GPIO_Init+0x20a>
 8006096:	2307      	movs	r3, #7
 8006098:	e00e      	b.n	80060b8 <HAL_GPIO_Init+0x228>
 800609a:	2308      	movs	r3, #8
 800609c:	e00c      	b.n	80060b8 <HAL_GPIO_Init+0x228>
 800609e:	2306      	movs	r3, #6
 80060a0:	e00a      	b.n	80060b8 <HAL_GPIO_Init+0x228>
 80060a2:	2305      	movs	r3, #5
 80060a4:	e008      	b.n	80060b8 <HAL_GPIO_Init+0x228>
 80060a6:	2304      	movs	r3, #4
 80060a8:	e006      	b.n	80060b8 <HAL_GPIO_Init+0x228>
 80060aa:	2303      	movs	r3, #3
 80060ac:	e004      	b.n	80060b8 <HAL_GPIO_Init+0x228>
 80060ae:	2302      	movs	r3, #2
 80060b0:	e002      	b.n	80060b8 <HAL_GPIO_Init+0x228>
 80060b2:	2301      	movs	r3, #1
 80060b4:	e000      	b.n	80060b8 <HAL_GPIO_Init+0x228>
 80060b6:	2300      	movs	r3, #0
 80060b8:	69fa      	ldr	r2, [r7, #28]
 80060ba:	f002 0203 	and.w	r2, r2, #3
 80060be:	0092      	lsls	r2, r2, #2
 80060c0:	4093      	lsls	r3, r2
 80060c2:	69ba      	ldr	r2, [r7, #24]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80060c8:	4934      	ldr	r1, [pc, #208]	; (800619c <HAL_GPIO_Init+0x30c>)
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	089b      	lsrs	r3, r3, #2
 80060ce:	3302      	adds	r3, #2
 80060d0:	69ba      	ldr	r2, [r7, #24]
 80060d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80060d6:	4b3a      	ldr	r3, [pc, #232]	; (80061c0 <HAL_GPIO_Init+0x330>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	43db      	mvns	r3, r3
 80060e0:	69ba      	ldr	r2, [r7, #24]
 80060e2:	4013      	ands	r3, r2
 80060e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d003      	beq.n	80060fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80060f2:	69ba      	ldr	r2, [r7, #24]
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80060fa:	4a31      	ldr	r2, [pc, #196]	; (80061c0 <HAL_GPIO_Init+0x330>)
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006100:	4b2f      	ldr	r3, [pc, #188]	; (80061c0 <HAL_GPIO_Init+0x330>)
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	43db      	mvns	r3, r3
 800610a:	69ba      	ldr	r2, [r7, #24]
 800610c:	4013      	ands	r3, r2
 800610e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d003      	beq.n	8006124 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800611c:	69ba      	ldr	r2, [r7, #24]
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	4313      	orrs	r3, r2
 8006122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006124:	4a26      	ldr	r2, [pc, #152]	; (80061c0 <HAL_GPIO_Init+0x330>)
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800612a:	4b25      	ldr	r3, [pc, #148]	; (80061c0 <HAL_GPIO_Init+0x330>)
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	43db      	mvns	r3, r3
 8006134:	69ba      	ldr	r2, [r7, #24]
 8006136:	4013      	ands	r3, r2
 8006138:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d003      	beq.n	800614e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	4313      	orrs	r3, r2
 800614c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800614e:	4a1c      	ldr	r2, [pc, #112]	; (80061c0 <HAL_GPIO_Init+0x330>)
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006154:	4b1a      	ldr	r3, [pc, #104]	; (80061c0 <HAL_GPIO_Init+0x330>)
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	43db      	mvns	r3, r3
 800615e:	69ba      	ldr	r2, [r7, #24]
 8006160:	4013      	ands	r3, r2
 8006162:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800616c:	2b00      	cmp	r3, #0
 800616e:	d003      	beq.n	8006178 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006170:	69ba      	ldr	r2, [r7, #24]
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	4313      	orrs	r3, r2
 8006176:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006178:	4a11      	ldr	r2, [pc, #68]	; (80061c0 <HAL_GPIO_Init+0x330>)
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	3301      	adds	r3, #1
 8006182:	61fb      	str	r3, [r7, #28]
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	2b0f      	cmp	r3, #15
 8006188:	f67f ae90 	bls.w	8005eac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800618c:	bf00      	nop
 800618e:	3724      	adds	r7, #36	; 0x24
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr
 8006198:	40023800 	.word	0x40023800
 800619c:	40013800 	.word	0x40013800
 80061a0:	40020000 	.word	0x40020000
 80061a4:	40020400 	.word	0x40020400
 80061a8:	40020800 	.word	0x40020800
 80061ac:	40020c00 	.word	0x40020c00
 80061b0:	40021000 	.word	0x40021000
 80061b4:	40021400 	.word	0x40021400
 80061b8:	40021800 	.word	0x40021800
 80061bc:	40021c00 	.word	0x40021c00
 80061c0:	40013c00 	.word	0x40013c00

080061c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b085      	sub	sp, #20
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	460b      	mov	r3, r1
 80061ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	691a      	ldr	r2, [r3, #16]
 80061d4:	887b      	ldrh	r3, [r7, #2]
 80061d6:	4013      	ands	r3, r2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d002      	beq.n	80061e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80061dc:	2301      	movs	r3, #1
 80061de:	73fb      	strb	r3, [r7, #15]
 80061e0:	e001      	b.n	80061e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80061e2:	2300      	movs	r3, #0
 80061e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80061e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3714      	adds	r7, #20
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	460b      	mov	r3, r1
 80061fe:	807b      	strh	r3, [r7, #2]
 8006200:	4613      	mov	r3, r2
 8006202:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006204:	787b      	ldrb	r3, [r7, #1]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d003      	beq.n	8006212 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800620a:	887a      	ldrh	r2, [r7, #2]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006210:	e003      	b.n	800621a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006212:	887b      	ldrh	r3, [r7, #2]
 8006214:	041a      	lsls	r2, r3, #16
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	619a      	str	r2, [r3, #24]
}
 800621a:	bf00      	nop
 800621c:	370c      	adds	r7, #12
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
	...

08006228 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d101      	bne.n	800623a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e11f      	b.n	800647a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006240:	b2db      	uxtb	r3, r3
 8006242:	2b00      	cmp	r3, #0
 8006244:	d106      	bne.n	8006254 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f7fd fcbc 	bl	8003bcc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2224      	movs	r2, #36	; 0x24
 8006258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f022 0201 	bic.w	r2, r2, #1
 800626a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800627a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800628a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800628c:	f000 fd8a 	bl	8006da4 <HAL_RCC_GetPCLK1Freq>
 8006290:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	4a7b      	ldr	r2, [pc, #492]	; (8006484 <HAL_I2C_Init+0x25c>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d807      	bhi.n	80062ac <HAL_I2C_Init+0x84>
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	4a7a      	ldr	r2, [pc, #488]	; (8006488 <HAL_I2C_Init+0x260>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	bf94      	ite	ls
 80062a4:	2301      	movls	r3, #1
 80062a6:	2300      	movhi	r3, #0
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	e006      	b.n	80062ba <HAL_I2C_Init+0x92>
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	4a77      	ldr	r2, [pc, #476]	; (800648c <HAL_I2C_Init+0x264>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	bf94      	ite	ls
 80062b4:	2301      	movls	r3, #1
 80062b6:	2300      	movhi	r3, #0
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d001      	beq.n	80062c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e0db      	b.n	800647a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	4a72      	ldr	r2, [pc, #456]	; (8006490 <HAL_I2C_Init+0x268>)
 80062c6:	fba2 2303 	umull	r2, r3, r2, r3
 80062ca:	0c9b      	lsrs	r3, r3, #18
 80062cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68ba      	ldr	r2, [r7, #8]
 80062de:	430a      	orrs	r2, r1
 80062e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	6a1b      	ldr	r3, [r3, #32]
 80062e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	4a64      	ldr	r2, [pc, #400]	; (8006484 <HAL_I2C_Init+0x25c>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d802      	bhi.n	80062fc <HAL_I2C_Init+0xd4>
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	3301      	adds	r3, #1
 80062fa:	e009      	b.n	8006310 <HAL_I2C_Init+0xe8>
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006302:	fb02 f303 	mul.w	r3, r2, r3
 8006306:	4a63      	ldr	r2, [pc, #396]	; (8006494 <HAL_I2C_Init+0x26c>)
 8006308:	fba2 2303 	umull	r2, r3, r2, r3
 800630c:	099b      	lsrs	r3, r3, #6
 800630e:	3301      	adds	r3, #1
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	6812      	ldr	r2, [r2, #0]
 8006314:	430b      	orrs	r3, r1
 8006316:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	69db      	ldr	r3, [r3, #28]
 800631e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006322:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	4956      	ldr	r1, [pc, #344]	; (8006484 <HAL_I2C_Init+0x25c>)
 800632c:	428b      	cmp	r3, r1
 800632e:	d80d      	bhi.n	800634c <HAL_I2C_Init+0x124>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	1e59      	subs	r1, r3, #1
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	005b      	lsls	r3, r3, #1
 800633a:	fbb1 f3f3 	udiv	r3, r1, r3
 800633e:	3301      	adds	r3, #1
 8006340:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006344:	2b04      	cmp	r3, #4
 8006346:	bf38      	it	cc
 8006348:	2304      	movcc	r3, #4
 800634a:	e04f      	b.n	80063ec <HAL_I2C_Init+0x1c4>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d111      	bne.n	8006378 <HAL_I2C_Init+0x150>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	1e58      	subs	r0, r3, #1
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6859      	ldr	r1, [r3, #4]
 800635c:	460b      	mov	r3, r1
 800635e:	005b      	lsls	r3, r3, #1
 8006360:	440b      	add	r3, r1
 8006362:	fbb0 f3f3 	udiv	r3, r0, r3
 8006366:	3301      	adds	r3, #1
 8006368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800636c:	2b00      	cmp	r3, #0
 800636e:	bf0c      	ite	eq
 8006370:	2301      	moveq	r3, #1
 8006372:	2300      	movne	r3, #0
 8006374:	b2db      	uxtb	r3, r3
 8006376:	e012      	b.n	800639e <HAL_I2C_Init+0x176>
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	1e58      	subs	r0, r3, #1
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6859      	ldr	r1, [r3, #4]
 8006380:	460b      	mov	r3, r1
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	440b      	add	r3, r1
 8006386:	0099      	lsls	r1, r3, #2
 8006388:	440b      	add	r3, r1
 800638a:	fbb0 f3f3 	udiv	r3, r0, r3
 800638e:	3301      	adds	r3, #1
 8006390:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006394:	2b00      	cmp	r3, #0
 8006396:	bf0c      	ite	eq
 8006398:	2301      	moveq	r3, #1
 800639a:	2300      	movne	r3, #0
 800639c:	b2db      	uxtb	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d001      	beq.n	80063a6 <HAL_I2C_Init+0x17e>
 80063a2:	2301      	movs	r3, #1
 80063a4:	e022      	b.n	80063ec <HAL_I2C_Init+0x1c4>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d10e      	bne.n	80063cc <HAL_I2C_Init+0x1a4>
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	1e58      	subs	r0, r3, #1
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6859      	ldr	r1, [r3, #4]
 80063b6:	460b      	mov	r3, r1
 80063b8:	005b      	lsls	r3, r3, #1
 80063ba:	440b      	add	r3, r1
 80063bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80063c0:	3301      	adds	r3, #1
 80063c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063ca:	e00f      	b.n	80063ec <HAL_I2C_Init+0x1c4>
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	1e58      	subs	r0, r3, #1
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6859      	ldr	r1, [r3, #4]
 80063d4:	460b      	mov	r3, r1
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	440b      	add	r3, r1
 80063da:	0099      	lsls	r1, r3, #2
 80063dc:	440b      	add	r3, r1
 80063de:	fbb0 f3f3 	udiv	r3, r0, r3
 80063e2:	3301      	adds	r3, #1
 80063e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80063ec:	6879      	ldr	r1, [r7, #4]
 80063ee:	6809      	ldr	r1, [r1, #0]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	69da      	ldr	r2, [r3, #28]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6a1b      	ldr	r3, [r3, #32]
 8006406:	431a      	orrs	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	430a      	orrs	r2, r1
 800640e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800641a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	6911      	ldr	r1, [r2, #16]
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	68d2      	ldr	r2, [r2, #12]
 8006426:	4311      	orrs	r1, r2
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	6812      	ldr	r2, [r2, #0]
 800642c:	430b      	orrs	r3, r1
 800642e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	695a      	ldr	r2, [r3, #20]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	699b      	ldr	r3, [r3, #24]
 8006442:	431a      	orrs	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f042 0201 	orr.w	r2, r2, #1
 800645a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2220      	movs	r2, #32
 8006466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3710      	adds	r7, #16
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	000186a0 	.word	0x000186a0
 8006488:	001e847f 	.word	0x001e847f
 800648c:	003d08ff 	.word	0x003d08ff
 8006490:	431bde83 	.word	0x431bde83
 8006494:	10624dd3 	.word	0x10624dd3

08006498 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b084      	sub	sp, #16
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d101      	bne.n	80064aa <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e02b      	b.n	8006502 <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80064b2:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f245 5255 	movw	r2, #21845	; 0x5555
 80064bc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	6852      	ldr	r2, [r2, #4]
 80064c6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	6892      	ldr	r2, [r2, #8]
 80064d0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80064d2:	f7fe fa2f 	bl	8004934 <HAL_GetTick>
 80064d6:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 80064d8:	e008      	b.n	80064ec <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80064da:	f7fe fa2b 	bl	8004934 <HAL_GetTick>
 80064de:	4602      	mov	r2, r0
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	1ad3      	subs	r3, r2, r3
 80064e4:	2b30      	cmp	r3, #48	; 0x30
 80064e6:	d901      	bls.n	80064ec <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e00a      	b.n	8006502 <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1f1      	bne.n	80064da <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80064fe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800650a:	b480      	push	{r7}
 800650c:	b083      	sub	sp, #12
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800651a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	370c      	adds	r7, #12
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
	...

0800652c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b086      	sub	sp, #24
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d101      	bne.n	800653e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e25d      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 0301 	and.w	r3, r3, #1
 8006546:	2b00      	cmp	r3, #0
 8006548:	d077      	beq.n	800663a <HAL_RCC_OscConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800654a:	4ba4      	ldr	r3, [pc, #656]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	f003 030c 	and.w	r3, r3, #12
 8006552:	2b04      	cmp	r3, #4
 8006554:	d00c      	beq.n	8006570 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006556:	4ba1      	ldr	r3, [pc, #644]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800655e:	2b08      	cmp	r3, #8
 8006560:	d112      	bne.n	8006588 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006562:	4b9e      	ldr	r3, [pc, #632]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800656a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800656e:	d10b      	bne.n	8006588 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006570:	4b9a      	ldr	r3, [pc, #616]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006578:	2b00      	cmp	r3, #0
 800657a:	d05d      	beq.n	8006638 <HAL_RCC_OscConfig+0x10c>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d159      	bne.n	8006638 <HAL_RCC_OscConfig+0x10c>
      {
        return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e238      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006590:	d106      	bne.n	80065a0 <HAL_RCC_OscConfig+0x74>
 8006592:	4b92      	ldr	r3, [pc, #584]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a91      	ldr	r2, [pc, #580]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006598:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800659c:	6013      	str	r3, [r2, #0]
 800659e:	e01d      	b.n	80065dc <HAL_RCC_OscConfig+0xb0>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065a8:	d10c      	bne.n	80065c4 <HAL_RCC_OscConfig+0x98>
 80065aa:	4b8c      	ldr	r3, [pc, #560]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a8b      	ldr	r2, [pc, #556]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80065b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065b4:	6013      	str	r3, [r2, #0]
 80065b6:	4b89      	ldr	r3, [pc, #548]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a88      	ldr	r2, [pc, #544]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80065bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065c0:	6013      	str	r3, [r2, #0]
 80065c2:	e00b      	b.n	80065dc <HAL_RCC_OscConfig+0xb0>
 80065c4:	4b85      	ldr	r3, [pc, #532]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a84      	ldr	r2, [pc, #528]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80065ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065ce:	6013      	str	r3, [r2, #0]
 80065d0:	4b82      	ldr	r3, [pc, #520]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a81      	ldr	r2, [pc, #516]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80065d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d014      	beq.n	800660e <HAL_RCC_OscConfig+0xe2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065e4:	f7fe f9a6 	bl	8004934 <HAL_GetTick>
 80065e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065ea:	e009      	b.n	8006600 <HAL_RCC_OscConfig+0xd4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80065ec:	f7fe f9a2 	bl	8004934 <HAL_GetTick>
 80065f0:	4602      	mov	r2, r0
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80065fa:	d901      	bls.n	8006600 <HAL_RCC_OscConfig+0xd4>
          {
            return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e1fc      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006600:	4b76      	ldr	r3, [pc, #472]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006608:	2b00      	cmp	r3, #0
 800660a:	d0ef      	beq.n	80065ec <HAL_RCC_OscConfig+0xc0>
 800660c:	e015      	b.n	800663a <HAL_RCC_OscConfig+0x10e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800660e:	f7fe f991 	bl	8004934 <HAL_GetTick>
 8006612:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006614:	e009      	b.n	800662a <HAL_RCC_OscConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006616:	f7fe f98d 	bl	8004934 <HAL_GetTick>
 800661a:	4602      	mov	r2, r0
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	1ad3      	subs	r3, r2, r3
 8006620:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006624:	d901      	bls.n	800662a <HAL_RCC_OscConfig+0xfe>
          {
            return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e1e7      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800662a:	4b6c      	ldr	r3, [pc, #432]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006632:	2b00      	cmp	r3, #0
 8006634:	d1ef      	bne.n	8006616 <HAL_RCC_OscConfig+0xea>
 8006636:	e000      	b.n	800663a <HAL_RCC_OscConfig+0x10e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006638:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f003 0302 	and.w	r3, r3, #2
 8006642:	2b00      	cmp	r3, #0
 8006644:	d063      	beq.n	800670e <HAL_RCC_OscConfig+0x1e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006646:	4b65      	ldr	r3, [pc, #404]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	f003 030c 	and.w	r3, r3, #12
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00b      	beq.n	800666a <HAL_RCC_OscConfig+0x13e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006652:	4b62      	ldr	r3, [pc, #392]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800665a:	2b08      	cmp	r3, #8
 800665c:	d11c      	bne.n	8006698 <HAL_RCC_OscConfig+0x16c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800665e:	4b5f      	ldr	r3, [pc, #380]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006666:	2b00      	cmp	r3, #0
 8006668:	d116      	bne.n	8006698 <HAL_RCC_OscConfig+0x16c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800666a:	4b5c      	ldr	r3, [pc, #368]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0302 	and.w	r3, r3, #2
 8006672:	2b00      	cmp	r3, #0
 8006674:	d005      	beq.n	8006682 <HAL_RCC_OscConfig+0x156>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	2b01      	cmp	r3, #1
 800667c:	d001      	beq.n	8006682 <HAL_RCC_OscConfig+0x156>
      {
        return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e1bb      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006682:	4b56      	ldr	r3, [pc, #344]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	00db      	lsls	r3, r3, #3
 8006690:	4952      	ldr	r1, [pc, #328]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006692:	4313      	orrs	r3, r2
 8006694:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006696:	e03a      	b.n	800670e <HAL_RCC_OscConfig+0x1e2>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d020      	beq.n	80066e2 <HAL_RCC_OscConfig+0x1b6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066a0:	4b4f      	ldr	r3, [pc, #316]	; (80067e0 <HAL_RCC_OscConfig+0x2b4>)
 80066a2:	2201      	movs	r2, #1
 80066a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066a6:	f7fe f945 	bl	8004934 <HAL_GetTick>
 80066aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066ac:	e008      	b.n	80066c0 <HAL_RCC_OscConfig+0x194>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80066ae:	f7fe f941 	bl	8004934 <HAL_GetTick>
 80066b2:	4602      	mov	r2, r0
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	d901      	bls.n	80066c0 <HAL_RCC_OscConfig+0x194>
          {
            return HAL_TIMEOUT;
 80066bc:	2303      	movs	r3, #3
 80066be:	e19c      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066c0:	4b46      	ldr	r3, [pc, #280]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0302 	and.w	r3, r3, #2
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d0f0      	beq.n	80066ae <HAL_RCC_OscConfig+0x182>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066cc:	4b43      	ldr	r3, [pc, #268]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	00db      	lsls	r3, r3, #3
 80066da:	4940      	ldr	r1, [pc, #256]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80066dc:	4313      	orrs	r3, r2
 80066de:	600b      	str	r3, [r1, #0]
 80066e0:	e015      	b.n	800670e <HAL_RCC_OscConfig+0x1e2>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80066e2:	4b3f      	ldr	r3, [pc, #252]	; (80067e0 <HAL_RCC_OscConfig+0x2b4>)
 80066e4:	2200      	movs	r2, #0
 80066e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066e8:	f7fe f924 	bl	8004934 <HAL_GetTick>
 80066ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066ee:	e008      	b.n	8006702 <HAL_RCC_OscConfig+0x1d6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80066f0:	f7fe f920 	bl	8004934 <HAL_GetTick>
 80066f4:	4602      	mov	r2, r0
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	1ad3      	subs	r3, r2, r3
 80066fa:	2b02      	cmp	r3, #2
 80066fc:	d901      	bls.n	8006702 <HAL_RCC_OscConfig+0x1d6>
          {
            return HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	e17b      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006702:	4b36      	ldr	r3, [pc, #216]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0302 	and.w	r3, r3, #2
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1f0      	bne.n	80066f0 <HAL_RCC_OscConfig+0x1c4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 0308 	and.w	r3, r3, #8
 8006716:	2b00      	cmp	r3, #0
 8006718:	d030      	beq.n	800677c <HAL_RCC_OscConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	695b      	ldr	r3, [r3, #20]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d016      	beq.n	8006750 <HAL_RCC_OscConfig+0x224>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006722:	4b30      	ldr	r3, [pc, #192]	; (80067e4 <HAL_RCC_OscConfig+0x2b8>)
 8006724:	2201      	movs	r2, #1
 8006726:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006728:	f7fe f904 	bl	8004934 <HAL_GetTick>
 800672c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800672e:	e008      	b.n	8006742 <HAL_RCC_OscConfig+0x216>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006730:	f7fe f900 	bl	8004934 <HAL_GetTick>
 8006734:	4602      	mov	r2, r0
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	1ad3      	subs	r3, r2, r3
 800673a:	2b02      	cmp	r3, #2
 800673c:	d901      	bls.n	8006742 <HAL_RCC_OscConfig+0x216>
        {
          return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	e15b      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006742:	4b26      	ldr	r3, [pc, #152]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006744:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006746:	f003 0302 	and.w	r3, r3, #2
 800674a:	2b00      	cmp	r3, #0
 800674c:	d0f0      	beq.n	8006730 <HAL_RCC_OscConfig+0x204>
 800674e:	e015      	b.n	800677c <HAL_RCC_OscConfig+0x250>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006750:	4b24      	ldr	r3, [pc, #144]	; (80067e4 <HAL_RCC_OscConfig+0x2b8>)
 8006752:	2200      	movs	r2, #0
 8006754:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006756:	f7fe f8ed 	bl	8004934 <HAL_GetTick>
 800675a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800675c:	e008      	b.n	8006770 <HAL_RCC_OscConfig+0x244>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800675e:	f7fe f8e9 	bl	8004934 <HAL_GetTick>
 8006762:	4602      	mov	r2, r0
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	2b02      	cmp	r3, #2
 800676a:	d901      	bls.n	8006770 <HAL_RCC_OscConfig+0x244>
        {
          return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e144      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006770:	4b1a      	ldr	r3, [pc, #104]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006772:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006774:	f003 0302 	and.w	r3, r3, #2
 8006778:	2b00      	cmp	r3, #0
 800677a:	d1f0      	bne.n	800675e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 0304 	and.w	r3, r3, #4
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 80a0 	beq.w	80068ca <HAL_RCC_OscConfig+0x39e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800678a:	2300      	movs	r3, #0
 800678c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800678e:	4b13      	ldr	r3, [pc, #76]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 8006790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006796:	2b00      	cmp	r3, #0
 8006798:	d10f      	bne.n	80067ba <HAL_RCC_OscConfig+0x28e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800679a:	2300      	movs	r3, #0
 800679c:	60bb      	str	r3, [r7, #8]
 800679e:	4b0f      	ldr	r3, [pc, #60]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80067a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067a2:	4a0e      	ldr	r2, [pc, #56]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80067a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067a8:	6413      	str	r3, [r2, #64]	; 0x40
 80067aa:	4b0c      	ldr	r3, [pc, #48]	; (80067dc <HAL_RCC_OscConfig+0x2b0>)
 80067ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067b2:	60bb      	str	r3, [r7, #8]
 80067b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067b6:	2301      	movs	r3, #1
 80067b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067ba:	4b0b      	ldr	r3, [pc, #44]	; (80067e8 <HAL_RCC_OscConfig+0x2bc>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d121      	bne.n	800680a <HAL_RCC_OscConfig+0x2de>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067c6:	4b08      	ldr	r3, [pc, #32]	; (80067e8 <HAL_RCC_OscConfig+0x2bc>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a07      	ldr	r2, [pc, #28]	; (80067e8 <HAL_RCC_OscConfig+0x2bc>)
 80067cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067d2:	f7fe f8af 	bl	8004934 <HAL_GetTick>
 80067d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067d8:	e011      	b.n	80067fe <HAL_RCC_OscConfig+0x2d2>
 80067da:	bf00      	nop
 80067dc:	40023800 	.word	0x40023800
 80067e0:	42470000 	.word	0x42470000
 80067e4:	42470e80 	.word	0x42470e80
 80067e8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067ec:	f7fe f8a2 	bl	8004934 <HAL_GetTick>
 80067f0:	4602      	mov	r2, r0
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	1ad3      	subs	r3, r2, r3
 80067f6:	2b02      	cmp	r3, #2
 80067f8:	d901      	bls.n	80067fe <HAL_RCC_OscConfig+0x2d2>
        {
          return HAL_TIMEOUT;
 80067fa:	2303      	movs	r3, #3
 80067fc:	e0fd      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067fe:	4b81      	ldr	r3, [pc, #516]	; (8006a04 <HAL_RCC_OscConfig+0x4d8>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006806:	2b00      	cmp	r3, #0
 8006808:	d0f0      	beq.n	80067ec <HAL_RCC_OscConfig+0x2c0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	689b      	ldr	r3, [r3, #8]
 800680e:	2b01      	cmp	r3, #1
 8006810:	d106      	bne.n	8006820 <HAL_RCC_OscConfig+0x2f4>
 8006812:	4b7d      	ldr	r3, [pc, #500]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 8006814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006816:	4a7c      	ldr	r2, [pc, #496]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 8006818:	f043 0301 	orr.w	r3, r3, #1
 800681c:	6713      	str	r3, [r2, #112]	; 0x70
 800681e:	e01c      	b.n	800685a <HAL_RCC_OscConfig+0x32e>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	2b05      	cmp	r3, #5
 8006826:	d10c      	bne.n	8006842 <HAL_RCC_OscConfig+0x316>
 8006828:	4b77      	ldr	r3, [pc, #476]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 800682a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800682c:	4a76      	ldr	r2, [pc, #472]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 800682e:	f043 0304 	orr.w	r3, r3, #4
 8006832:	6713      	str	r3, [r2, #112]	; 0x70
 8006834:	4b74      	ldr	r3, [pc, #464]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 8006836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006838:	4a73      	ldr	r2, [pc, #460]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 800683a:	f043 0301 	orr.w	r3, r3, #1
 800683e:	6713      	str	r3, [r2, #112]	; 0x70
 8006840:	e00b      	b.n	800685a <HAL_RCC_OscConfig+0x32e>
 8006842:	4b71      	ldr	r3, [pc, #452]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 8006844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006846:	4a70      	ldr	r2, [pc, #448]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 8006848:	f023 0301 	bic.w	r3, r3, #1
 800684c:	6713      	str	r3, [r2, #112]	; 0x70
 800684e:	4b6e      	ldr	r3, [pc, #440]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 8006850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006852:	4a6d      	ldr	r2, [pc, #436]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 8006854:	f023 0304 	bic.w	r3, r3, #4
 8006858:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d015      	beq.n	800688e <HAL_RCC_OscConfig+0x362>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006862:	f7fe f867 	bl	8004934 <HAL_GetTick>
 8006866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006868:	e00a      	b.n	8006880 <HAL_RCC_OscConfig+0x354>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800686a:	f7fe f863 	bl	8004934 <HAL_GetTick>
 800686e:	4602      	mov	r2, r0
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	1ad3      	subs	r3, r2, r3
 8006874:	f241 3288 	movw	r2, #5000	; 0x1388
 8006878:	4293      	cmp	r3, r2
 800687a:	d901      	bls.n	8006880 <HAL_RCC_OscConfig+0x354>
        {
          return HAL_TIMEOUT;
 800687c:	2303      	movs	r3, #3
 800687e:	e0bc      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006880:	4b61      	ldr	r3, [pc, #388]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 8006882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006884:	f003 0302 	and.w	r3, r3, #2
 8006888:	2b00      	cmp	r3, #0
 800688a:	d0ee      	beq.n	800686a <HAL_RCC_OscConfig+0x33e>
 800688c:	e014      	b.n	80068b8 <HAL_RCC_OscConfig+0x38c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800688e:	f7fe f851 	bl	8004934 <HAL_GetTick>
 8006892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006894:	e00a      	b.n	80068ac <HAL_RCC_OscConfig+0x380>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006896:	f7fe f84d 	bl	8004934 <HAL_GetTick>
 800689a:	4602      	mov	r2, r0
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	1ad3      	subs	r3, r2, r3
 80068a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d901      	bls.n	80068ac <HAL_RCC_OscConfig+0x380>
        {
          return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e0a6      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068ac:	4b56      	ldr	r3, [pc, #344]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 80068ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1ee      	bne.n	8006896 <HAL_RCC_OscConfig+0x36a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068b8:	7dfb      	ldrb	r3, [r7, #23]
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d105      	bne.n	80068ca <HAL_RCC_OscConfig+0x39e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068be:	4b52      	ldr	r3, [pc, #328]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 80068c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c2:	4a51      	ldr	r2, [pc, #324]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 80068c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068c8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	f000 8092 	beq.w	80069f8 <HAL_RCC_OscConfig+0x4cc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80068d4:	4b4c      	ldr	r3, [pc, #304]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	f003 030c 	and.w	r3, r3, #12
 80068dc:	2b08      	cmp	r3, #8
 80068de:	d05c      	beq.n	800699a <HAL_RCC_OscConfig+0x46e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	699b      	ldr	r3, [r3, #24]
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d141      	bne.n	800696c <HAL_RCC_OscConfig+0x440>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068e8:	4b48      	ldr	r3, [pc, #288]	; (8006a0c <HAL_RCC_OscConfig+0x4e0>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068ee:	f7fe f821 	bl	8004934 <HAL_GetTick>
 80068f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068f4:	e008      	b.n	8006908 <HAL_RCC_OscConfig+0x3dc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068f6:	f7fe f81d 	bl	8004934 <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	2b02      	cmp	r3, #2
 8006902:	d901      	bls.n	8006908 <HAL_RCC_OscConfig+0x3dc>
          {
            return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e078      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006908:	4b3f      	ldr	r3, [pc, #252]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1f0      	bne.n	80068f6 <HAL_RCC_OscConfig+0x3ca>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	69da      	ldr	r2, [r3, #28]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a1b      	ldr	r3, [r3, #32]
 800691c:	431a      	orrs	r2, r3
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006922:	019b      	lsls	r3, r3, #6
 8006924:	431a      	orrs	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800692a:	085b      	lsrs	r3, r3, #1
 800692c:	3b01      	subs	r3, #1
 800692e:	041b      	lsls	r3, r3, #16
 8006930:	431a      	orrs	r2, r3
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006936:	061b      	lsls	r3, r3, #24
 8006938:	4933      	ldr	r1, [pc, #204]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 800693a:	4313      	orrs	r3, r2
 800693c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800693e:	4b33      	ldr	r3, [pc, #204]	; (8006a0c <HAL_RCC_OscConfig+0x4e0>)
 8006940:	2201      	movs	r2, #1
 8006942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006944:	f7fd fff6 	bl	8004934 <HAL_GetTick>
 8006948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800694a:	e008      	b.n	800695e <HAL_RCC_OscConfig+0x432>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800694c:	f7fd fff2 	bl	8004934 <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	2b02      	cmp	r3, #2
 8006958:	d901      	bls.n	800695e <HAL_RCC_OscConfig+0x432>
          {
            return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e04d      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800695e:	4b2a      	ldr	r3, [pc, #168]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d0f0      	beq.n	800694c <HAL_RCC_OscConfig+0x420>
 800696a:	e045      	b.n	80069f8 <HAL_RCC_OscConfig+0x4cc>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800696c:	4b27      	ldr	r3, [pc, #156]	; (8006a0c <HAL_RCC_OscConfig+0x4e0>)
 800696e:	2200      	movs	r2, #0
 8006970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006972:	f7fd ffdf 	bl	8004934 <HAL_GetTick>
 8006976:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006978:	e008      	b.n	800698c <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800697a:	f7fd ffdb 	bl	8004934 <HAL_GetTick>
 800697e:	4602      	mov	r2, r0
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	2b02      	cmp	r3, #2
 8006986:	d901      	bls.n	800698c <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8006988:	2303      	movs	r3, #3
 800698a:	e036      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800698c:	4b1e      	ldr	r3, [pc, #120]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006994:	2b00      	cmp	r3, #0
 8006996:	d1f0      	bne.n	800697a <HAL_RCC_OscConfig+0x44e>
 8006998:	e02e      	b.n	80069f8 <HAL_RCC_OscConfig+0x4cc>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	699b      	ldr	r3, [r3, #24]
 800699e:	2b01      	cmp	r3, #1
 80069a0:	d101      	bne.n	80069a6 <HAL_RCC_OscConfig+0x47a>
      {
        return HAL_ERROR;
 80069a2:	2301      	movs	r3, #1
 80069a4:	e029      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80069a6:	4b18      	ldr	r3, [pc, #96]	; (8006a08 <HAL_RCC_OscConfig+0x4dc>)
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d11c      	bne.n	80069f4 <HAL_RCC_OscConfig+0x4c8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d115      	bne.n	80069f4 <HAL_RCC_OscConfig+0x4c8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80069ce:	4013      	ands	r3, r2
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d10d      	bne.n	80069f4 <HAL_RCC_OscConfig+0x4c8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d106      	bne.n	80069f4 <HAL_RCC_OscConfig+0x4c8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d001      	beq.n	80069f8 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	e000      	b.n	80069fa <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  return HAL_OK;
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3718      	adds	r7, #24
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	40007000 	.word	0x40007000
 8006a08:	40023800 	.word	0x40023800
 8006a0c:	42470060 	.word	0x42470060

08006a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b084      	sub	sp, #16
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d101      	bne.n	8006a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	e0cc      	b.n	8006bbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a24:	4b68      	ldr	r3, [pc, #416]	; (8006bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 030f 	and.w	r3, r3, #15
 8006a2c:	683a      	ldr	r2, [r7, #0]
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d90c      	bls.n	8006a4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a32:	4b65      	ldr	r3, [pc, #404]	; (8006bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006a34:	683a      	ldr	r2, [r7, #0]
 8006a36:	b2d2      	uxtb	r2, r2
 8006a38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a3a:	4b63      	ldr	r3, [pc, #396]	; (8006bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 030f 	and.w	r3, r3, #15
 8006a42:	683a      	ldr	r2, [r7, #0]
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d001      	beq.n	8006a4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e0b8      	b.n	8006bbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 0302 	and.w	r3, r3, #2
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d020      	beq.n	8006a9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f003 0304 	and.w	r3, r3, #4
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d005      	beq.n	8006a70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a64:	4b59      	ldr	r3, [pc, #356]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	4a58      	ldr	r2, [pc, #352]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006a6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0308 	and.w	r3, r3, #8
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d005      	beq.n	8006a88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a7c:	4b53      	ldr	r3, [pc, #332]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	4a52      	ldr	r2, [pc, #328]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006a82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a88:	4b50      	ldr	r3, [pc, #320]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	494d      	ldr	r1, [pc, #308]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006a96:	4313      	orrs	r3, r2
 8006a98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d044      	beq.n	8006b30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d107      	bne.n	8006abe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006aae:	4b47      	ldr	r3, [pc, #284]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d119      	bne.n	8006aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e07f      	b.n	8006bbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d003      	beq.n	8006ace <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006aca:	2b03      	cmp	r3, #3
 8006acc:	d107      	bne.n	8006ade <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ace:	4b3f      	ldr	r3, [pc, #252]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d109      	bne.n	8006aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e06f      	b.n	8006bbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ade:	4b3b      	ldr	r3, [pc, #236]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 0302 	and.w	r3, r3, #2
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d101      	bne.n	8006aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e067      	b.n	8006bbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006aee:	4b37      	ldr	r3, [pc, #220]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	f023 0203 	bic.w	r2, r3, #3
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	4934      	ldr	r1, [pc, #208]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006afc:	4313      	orrs	r3, r2
 8006afe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b00:	f7fd ff18 	bl	8004934 <HAL_GetTick>
 8006b04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b06:	e00a      	b.n	8006b1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b08:	f7fd ff14 	bl	8004934 <HAL_GetTick>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	1ad3      	subs	r3, r2, r3
 8006b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d901      	bls.n	8006b1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e04f      	b.n	8006bbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b1e:	4b2b      	ldr	r3, [pc, #172]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	f003 020c 	and.w	r2, r3, #12
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d1eb      	bne.n	8006b08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b30:	4b25      	ldr	r3, [pc, #148]	; (8006bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f003 030f 	and.w	r3, r3, #15
 8006b38:	683a      	ldr	r2, [r7, #0]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d20c      	bcs.n	8006b58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b3e:	4b22      	ldr	r3, [pc, #136]	; (8006bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b40:	683a      	ldr	r2, [r7, #0]
 8006b42:	b2d2      	uxtb	r2, r2
 8006b44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b46:	4b20      	ldr	r3, [pc, #128]	; (8006bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 030f 	and.w	r3, r3, #15
 8006b4e:	683a      	ldr	r2, [r7, #0]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d001      	beq.n	8006b58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e032      	b.n	8006bbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 0304 	and.w	r3, r3, #4
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d008      	beq.n	8006b76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b64:	4b19      	ldr	r3, [pc, #100]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	4916      	ldr	r1, [pc, #88]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006b72:	4313      	orrs	r3, r2
 8006b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0308 	and.w	r3, r3, #8
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d009      	beq.n	8006b96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b82:	4b12      	ldr	r3, [pc, #72]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	00db      	lsls	r3, r3, #3
 8006b90:	490e      	ldr	r1, [pc, #56]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006b92:	4313      	orrs	r3, r2
 8006b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b96:	f000 f821 	bl	8006bdc <HAL_RCC_GetSysClockFreq>
 8006b9a:	4601      	mov	r1, r0
 8006b9c:	4b0b      	ldr	r3, [pc, #44]	; (8006bcc <HAL_RCC_ClockConfig+0x1bc>)
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	091b      	lsrs	r3, r3, #4
 8006ba2:	f003 030f 	and.w	r3, r3, #15
 8006ba6:	4a0a      	ldr	r2, [pc, #40]	; (8006bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8006ba8:	5cd3      	ldrb	r3, [r2, r3]
 8006baa:	fa21 f303 	lsr.w	r3, r1, r3
 8006bae:	4a09      	ldr	r2, [pc, #36]	; (8006bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006bb2:	4b09      	ldr	r3, [pc, #36]	; (8006bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f7fd fc28 	bl	800440c <HAL_InitTick>

  return HAL_OK;
 8006bbc:	2300      	movs	r3, #0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	40023c00 	.word	0x40023c00
 8006bcc:	40023800 	.word	0x40023800
 8006bd0:	0800f4e4 	.word	0x0800f4e4
 8006bd4:	20000004 	.word	0x20000004
 8006bd8:	20000008 	.word	0x20000008

08006bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bde:	b085      	sub	sp, #20
 8006be0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006be2:	2300      	movs	r3, #0
 8006be4:	607b      	str	r3, [r7, #4]
 8006be6:	2300      	movs	r3, #0
 8006be8:	60fb      	str	r3, [r7, #12]
 8006bea:	2300      	movs	r3, #0
 8006bec:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006bf2:	4b63      	ldr	r3, [pc, #396]	; (8006d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	f003 030c 	and.w	r3, r3, #12
 8006bfa:	2b04      	cmp	r3, #4
 8006bfc:	d007      	beq.n	8006c0e <HAL_RCC_GetSysClockFreq+0x32>
 8006bfe:	2b08      	cmp	r3, #8
 8006c00:	d008      	beq.n	8006c14 <HAL_RCC_GetSysClockFreq+0x38>
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	f040 80b4 	bne.w	8006d70 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c08:	4b5e      	ldr	r3, [pc, #376]	; (8006d84 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006c0a:	60bb      	str	r3, [r7, #8]
       break;
 8006c0c:	e0b3      	b.n	8006d76 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c0e:	4b5e      	ldr	r3, [pc, #376]	; (8006d88 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006c10:	60bb      	str	r3, [r7, #8]
      break;
 8006c12:	e0b0      	b.n	8006d76 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c14:	4b5a      	ldr	r3, [pc, #360]	; (8006d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c1c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c1e:	4b58      	ldr	r3, [pc, #352]	; (8006d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d04a      	beq.n	8006cc0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c2a:	4b55      	ldr	r3, [pc, #340]	; (8006d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	099b      	lsrs	r3, r3, #6
 8006c30:	f04f 0400 	mov.w	r4, #0
 8006c34:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c38:	f04f 0200 	mov.w	r2, #0
 8006c3c:	ea03 0501 	and.w	r5, r3, r1
 8006c40:	ea04 0602 	and.w	r6, r4, r2
 8006c44:	4629      	mov	r1, r5
 8006c46:	4632      	mov	r2, r6
 8006c48:	f04f 0300 	mov.w	r3, #0
 8006c4c:	f04f 0400 	mov.w	r4, #0
 8006c50:	0154      	lsls	r4, r2, #5
 8006c52:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006c56:	014b      	lsls	r3, r1, #5
 8006c58:	4619      	mov	r1, r3
 8006c5a:	4622      	mov	r2, r4
 8006c5c:	1b49      	subs	r1, r1, r5
 8006c5e:	eb62 0206 	sbc.w	r2, r2, r6
 8006c62:	f04f 0300 	mov.w	r3, #0
 8006c66:	f04f 0400 	mov.w	r4, #0
 8006c6a:	0194      	lsls	r4, r2, #6
 8006c6c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006c70:	018b      	lsls	r3, r1, #6
 8006c72:	1a5b      	subs	r3, r3, r1
 8006c74:	eb64 0402 	sbc.w	r4, r4, r2
 8006c78:	f04f 0100 	mov.w	r1, #0
 8006c7c:	f04f 0200 	mov.w	r2, #0
 8006c80:	00e2      	lsls	r2, r4, #3
 8006c82:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006c86:	00d9      	lsls	r1, r3, #3
 8006c88:	460b      	mov	r3, r1
 8006c8a:	4614      	mov	r4, r2
 8006c8c:	195b      	adds	r3, r3, r5
 8006c8e:	eb44 0406 	adc.w	r4, r4, r6
 8006c92:	f04f 0100 	mov.w	r1, #0
 8006c96:	f04f 0200 	mov.w	r2, #0
 8006c9a:	0262      	lsls	r2, r4, #9
 8006c9c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006ca0:	0259      	lsls	r1, r3, #9
 8006ca2:	460b      	mov	r3, r1
 8006ca4:	4614      	mov	r4, r2
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	4621      	mov	r1, r4
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f04f 0400 	mov.w	r4, #0
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	4623      	mov	r3, r4
 8006cb4:	f7f9 ff48 	bl	8000b48 <__aeabi_uldivmod>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	460c      	mov	r4, r1
 8006cbc:	60fb      	str	r3, [r7, #12]
 8006cbe:	e049      	b.n	8006d54 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cc0:	4b2f      	ldr	r3, [pc, #188]	; (8006d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	099b      	lsrs	r3, r3, #6
 8006cc6:	f04f 0400 	mov.w	r4, #0
 8006cca:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006cce:	f04f 0200 	mov.w	r2, #0
 8006cd2:	ea03 0501 	and.w	r5, r3, r1
 8006cd6:	ea04 0602 	and.w	r6, r4, r2
 8006cda:	4629      	mov	r1, r5
 8006cdc:	4632      	mov	r2, r6
 8006cde:	f04f 0300 	mov.w	r3, #0
 8006ce2:	f04f 0400 	mov.w	r4, #0
 8006ce6:	0154      	lsls	r4, r2, #5
 8006ce8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006cec:	014b      	lsls	r3, r1, #5
 8006cee:	4619      	mov	r1, r3
 8006cf0:	4622      	mov	r2, r4
 8006cf2:	1b49      	subs	r1, r1, r5
 8006cf4:	eb62 0206 	sbc.w	r2, r2, r6
 8006cf8:	f04f 0300 	mov.w	r3, #0
 8006cfc:	f04f 0400 	mov.w	r4, #0
 8006d00:	0194      	lsls	r4, r2, #6
 8006d02:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006d06:	018b      	lsls	r3, r1, #6
 8006d08:	1a5b      	subs	r3, r3, r1
 8006d0a:	eb64 0402 	sbc.w	r4, r4, r2
 8006d0e:	f04f 0100 	mov.w	r1, #0
 8006d12:	f04f 0200 	mov.w	r2, #0
 8006d16:	00e2      	lsls	r2, r4, #3
 8006d18:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006d1c:	00d9      	lsls	r1, r3, #3
 8006d1e:	460b      	mov	r3, r1
 8006d20:	4614      	mov	r4, r2
 8006d22:	195b      	adds	r3, r3, r5
 8006d24:	eb44 0406 	adc.w	r4, r4, r6
 8006d28:	f04f 0100 	mov.w	r1, #0
 8006d2c:	f04f 0200 	mov.w	r2, #0
 8006d30:	02a2      	lsls	r2, r4, #10
 8006d32:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006d36:	0299      	lsls	r1, r3, #10
 8006d38:	460b      	mov	r3, r1
 8006d3a:	4614      	mov	r4, r2
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	4621      	mov	r1, r4
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f04f 0400 	mov.w	r4, #0
 8006d46:	461a      	mov	r2, r3
 8006d48:	4623      	mov	r3, r4
 8006d4a:	f7f9 fefd 	bl	8000b48 <__aeabi_uldivmod>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	460c      	mov	r4, r1
 8006d52:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006d54:	4b0a      	ldr	r3, [pc, #40]	; (8006d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	0c1b      	lsrs	r3, r3, #16
 8006d5a:	f003 0303 	and.w	r3, r3, #3
 8006d5e:	3301      	adds	r3, #1
 8006d60:	005b      	lsls	r3, r3, #1
 8006d62:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d6c:	60bb      	str	r3, [r7, #8]
      break;
 8006d6e:	e002      	b.n	8006d76 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d70:	4b04      	ldr	r3, [pc, #16]	; (8006d84 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006d72:	60bb      	str	r3, [r7, #8]
      break;
 8006d74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d76:	68bb      	ldr	r3, [r7, #8]
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3714      	adds	r7, #20
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d80:	40023800 	.word	0x40023800
 8006d84:	00f42400 	.word	0x00f42400
 8006d88:	007a1200 	.word	0x007a1200

08006d8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d90:	4b03      	ldr	r3, [pc, #12]	; (8006da0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d92:	681b      	ldr	r3, [r3, #0]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop
 8006da0:	20000004 	.word	0x20000004

08006da4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006da8:	f7ff fff0 	bl	8006d8c <HAL_RCC_GetHCLKFreq>
 8006dac:	4601      	mov	r1, r0
 8006dae:	4b05      	ldr	r3, [pc, #20]	; (8006dc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	0a9b      	lsrs	r3, r3, #10
 8006db4:	f003 0307 	and.w	r3, r3, #7
 8006db8:	4a03      	ldr	r2, [pc, #12]	; (8006dc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006dba:	5cd3      	ldrb	r3, [r2, r3]
 8006dbc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	40023800 	.word	0x40023800
 8006dc8:	0800f4f4 	.word	0x0800f4f4

08006dcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006dd0:	f7ff ffdc 	bl	8006d8c <HAL_RCC_GetHCLKFreq>
 8006dd4:	4601      	mov	r1, r0
 8006dd6:	4b05      	ldr	r3, [pc, #20]	; (8006dec <HAL_RCC_GetPCLK2Freq+0x20>)
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	0b5b      	lsrs	r3, r3, #13
 8006ddc:	f003 0307 	and.w	r3, r3, #7
 8006de0:	4a03      	ldr	r2, [pc, #12]	; (8006df0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006de2:	5cd3      	ldrb	r3, [r2, r3]
 8006de4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	bd80      	pop	{r7, pc}
 8006dec:	40023800 	.word	0x40023800
 8006df0:	0800f4f4 	.word	0x0800f4f4

08006df4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	220f      	movs	r2, #15
 8006e02:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006e04:	4b12      	ldr	r3, [pc, #72]	; (8006e50 <HAL_RCC_GetClockConfig+0x5c>)
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f003 0203 	and.w	r2, r3, #3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006e10:	4b0f      	ldr	r3, [pc, #60]	; (8006e50 <HAL_RCC_GetClockConfig+0x5c>)
 8006e12:	689b      	ldr	r3, [r3, #8]
 8006e14:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006e1c:	4b0c      	ldr	r3, [pc, #48]	; (8006e50 <HAL_RCC_GetClockConfig+0x5c>)
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006e28:	4b09      	ldr	r3, [pc, #36]	; (8006e50 <HAL_RCC_GetClockConfig+0x5c>)
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	08db      	lsrs	r3, r3, #3
 8006e2e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006e36:	4b07      	ldr	r3, [pc, #28]	; (8006e54 <HAL_RCC_GetClockConfig+0x60>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 020f 	and.w	r2, r3, #15
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	601a      	str	r2, [r3, #0]
}
 8006e42:	bf00      	nop
 8006e44:	370c      	adds	r7, #12
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr
 8006e4e:	bf00      	nop
 8006e50:	40023800 	.word	0x40023800
 8006e54:	40023c00 	.word	0x40023c00

08006e58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b082      	sub	sp, #8
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d101      	bne.n	8006e6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e056      	b.n	8006f18 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d106      	bne.n	8006e8a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f7fd f9f7 	bl	8004278 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2202      	movs	r2, #2
 8006e8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ea0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	685a      	ldr	r2, [r3, #4]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	431a      	orrs	r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	431a      	orrs	r2, r3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	691b      	ldr	r3, [r3, #16]
 8006eb6:	431a      	orrs	r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	695b      	ldr	r3, [r3, #20]
 8006ebc:	431a      	orrs	r2, r3
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	699b      	ldr	r3, [r3, #24]
 8006ec2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ec6:	431a      	orrs	r2, r3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	69db      	ldr	r3, [r3, #28]
 8006ecc:	431a      	orrs	r2, r3
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	ea42 0103 	orr.w	r1, r2, r3
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	430a      	orrs	r2, r1
 8006ee0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	0c1b      	lsrs	r3, r3, #16
 8006ee8:	f003 0104 	and.w	r1, r3, #4
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	430a      	orrs	r2, r1
 8006ef6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	69da      	ldr	r2, [r3, #28]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006f06:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2201      	movs	r2, #1
 8006f12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006f16:	2300      	movs	r3, #0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3708      	adds	r7, #8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b088      	sub	sp, #32
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	603b      	str	r3, [r7, #0]
 8006f2c:	4613      	mov	r3, r2
 8006f2e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006f30:	2300      	movs	r3, #0
 8006f32:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d101      	bne.n	8006f42 <HAL_SPI_Transmit+0x22>
 8006f3e:	2302      	movs	r3, #2
 8006f40:	e11e      	b.n	8007180 <HAL_SPI_Transmit+0x260>
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2201      	movs	r2, #1
 8006f46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f4a:	f7fd fcf3 	bl	8004934 <HAL_GetTick>
 8006f4e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006f50:	88fb      	ldrh	r3, [r7, #6]
 8006f52:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f5a:	b2db      	uxtb	r3, r3
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d002      	beq.n	8006f66 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006f60:	2302      	movs	r3, #2
 8006f62:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006f64:	e103      	b.n	800716e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d002      	beq.n	8006f72 <HAL_SPI_Transmit+0x52>
 8006f6c:	88fb      	ldrh	r3, [r7, #6]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d102      	bne.n	8006f78 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006f76:	e0fa      	b.n	800716e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2203      	movs	r2, #3
 8006f7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	68ba      	ldr	r2, [r7, #8]
 8006f8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	88fa      	ldrh	r2, [r7, #6]
 8006f90:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	88fa      	ldrh	r2, [r7, #6]
 8006f96:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fbe:	d107      	bne.n	8006fd0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006fce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fda:	2b40      	cmp	r3, #64	; 0x40
 8006fdc:	d007      	beq.n	8006fee <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	68db      	ldr	r3, [r3, #12]
 8006ff2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ff6:	d14b      	bne.n	8007090 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <HAL_SPI_Transmit+0xe6>
 8007000:	8afb      	ldrh	r3, [r7, #22]
 8007002:	2b01      	cmp	r3, #1
 8007004:	d13e      	bne.n	8007084 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800700a:	881a      	ldrh	r2, [r3, #0]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007016:	1c9a      	adds	r2, r3, #2
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007020:	b29b      	uxth	r3, r3
 8007022:	3b01      	subs	r3, #1
 8007024:	b29a      	uxth	r2, r3
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800702a:	e02b      	b.n	8007084 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	f003 0302 	and.w	r3, r3, #2
 8007036:	2b02      	cmp	r3, #2
 8007038:	d112      	bne.n	8007060 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800703e:	881a      	ldrh	r2, [r3, #0]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800704a:	1c9a      	adds	r2, r3, #2
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007054:	b29b      	uxth	r3, r3
 8007056:	3b01      	subs	r3, #1
 8007058:	b29a      	uxth	r2, r3
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	86da      	strh	r2, [r3, #54]	; 0x36
 800705e:	e011      	b.n	8007084 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007060:	f7fd fc68 	bl	8004934 <HAL_GetTick>
 8007064:	4602      	mov	r2, r0
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	683a      	ldr	r2, [r7, #0]
 800706c:	429a      	cmp	r2, r3
 800706e:	d803      	bhi.n	8007078 <HAL_SPI_Transmit+0x158>
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007076:	d102      	bne.n	800707e <HAL_SPI_Transmit+0x15e>
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d102      	bne.n	8007084 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800707e:	2303      	movs	r3, #3
 8007080:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007082:	e074      	b.n	800716e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007088:	b29b      	uxth	r3, r3
 800708a:	2b00      	cmp	r3, #0
 800708c:	d1ce      	bne.n	800702c <HAL_SPI_Transmit+0x10c>
 800708e:	e04c      	b.n	800712a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d002      	beq.n	800709e <HAL_SPI_Transmit+0x17e>
 8007098:	8afb      	ldrh	r3, [r7, #22]
 800709a:	2b01      	cmp	r3, #1
 800709c:	d140      	bne.n	8007120 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	330c      	adds	r3, #12
 80070a8:	7812      	ldrb	r2, [r2, #0]
 80070aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070b0:	1c5a      	adds	r2, r3, #1
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	3b01      	subs	r3, #1
 80070be:	b29a      	uxth	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80070c4:	e02c      	b.n	8007120 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	f003 0302 	and.w	r3, r3, #2
 80070d0:	2b02      	cmp	r3, #2
 80070d2:	d113      	bne.n	80070fc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	330c      	adds	r3, #12
 80070de:	7812      	ldrb	r2, [r2, #0]
 80070e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e6:	1c5a      	adds	r2, r3, #1
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	3b01      	subs	r3, #1
 80070f4:	b29a      	uxth	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	86da      	strh	r2, [r3, #54]	; 0x36
 80070fa:	e011      	b.n	8007120 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070fc:	f7fd fc1a 	bl	8004934 <HAL_GetTick>
 8007100:	4602      	mov	r2, r0
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	683a      	ldr	r2, [r7, #0]
 8007108:	429a      	cmp	r2, r3
 800710a:	d803      	bhi.n	8007114 <HAL_SPI_Transmit+0x1f4>
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007112:	d102      	bne.n	800711a <HAL_SPI_Transmit+0x1fa>
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d102      	bne.n	8007120 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800711e:	e026      	b.n	800716e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007124:	b29b      	uxth	r3, r3
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1cd      	bne.n	80070c6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800712a:	69ba      	ldr	r2, [r7, #24]
 800712c:	6839      	ldr	r1, [r7, #0]
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f000 f894 	bl	800725c <SPI_EndRxTxTransaction>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d002      	beq.n	8007140 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2220      	movs	r2, #32
 800713e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d10a      	bne.n	800715e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007148:	2300      	movs	r3, #0
 800714a:	613b      	str	r3, [r7, #16]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	68db      	ldr	r3, [r3, #12]
 8007152:	613b      	str	r3, [r7, #16]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	613b      	str	r3, [r7, #16]
 800715c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007162:	2b00      	cmp	r3, #0
 8007164:	d002      	beq.n	800716c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	77fb      	strb	r3, [r7, #31]
 800716a:	e000      	b.n	800716e <HAL_SPI_Transmit+0x24e>
  }

error:
 800716c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2201      	movs	r2, #1
 8007172:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2200      	movs	r2, #0
 800717a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800717e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007180:	4618      	mov	r0, r3
 8007182:	3720      	adds	r7, #32
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	60b9      	str	r1, [r7, #8]
 8007192:	603b      	str	r3, [r7, #0]
 8007194:	4613      	mov	r3, r2
 8007196:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007198:	e04c      	b.n	8007234 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a0:	d048      	beq.n	8007234 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80071a2:	f7fd fbc7 	bl	8004934 <HAL_GetTick>
 80071a6:	4602      	mov	r2, r0
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	1ad3      	subs	r3, r2, r3
 80071ac:	683a      	ldr	r2, [r7, #0]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d902      	bls.n	80071b8 <SPI_WaitFlagStateUntilTimeout+0x30>
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d13d      	bne.n	8007234 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685a      	ldr	r2, [r3, #4]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80071c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071d0:	d111      	bne.n	80071f6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071da:	d004      	beq.n	80071e6 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071e4:	d107      	bne.n	80071f6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071f4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071fe:	d10f      	bne.n	8007220 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800720e:	601a      	str	r2, [r3, #0]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800721e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007230:	2303      	movs	r3, #3
 8007232:	e00f      	b.n	8007254 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689a      	ldr	r2, [r3, #8]
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	4013      	ands	r3, r2
 800723e:	68ba      	ldr	r2, [r7, #8]
 8007240:	429a      	cmp	r2, r3
 8007242:	bf0c      	ite	eq
 8007244:	2301      	moveq	r3, #1
 8007246:	2300      	movne	r3, #0
 8007248:	b2db      	uxtb	r3, r3
 800724a:	461a      	mov	r2, r3
 800724c:	79fb      	ldrb	r3, [r7, #7]
 800724e:	429a      	cmp	r2, r3
 8007250:	d1a3      	bne.n	800719a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007252:	2300      	movs	r3, #0
}
 8007254:	4618      	mov	r0, r3
 8007256:	3710      	adds	r7, #16
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b088      	sub	sp, #32
 8007260:	af02      	add	r7, sp, #8
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007268:	4b1b      	ldr	r3, [pc, #108]	; (80072d8 <SPI_EndRxTxTransaction+0x7c>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a1b      	ldr	r2, [pc, #108]	; (80072dc <SPI_EndRxTxTransaction+0x80>)
 800726e:	fba2 2303 	umull	r2, r3, r2, r3
 8007272:	0d5b      	lsrs	r3, r3, #21
 8007274:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007278:	fb02 f303 	mul.w	r3, r2, r3
 800727c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007286:	d112      	bne.n	80072ae <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	9300      	str	r3, [sp, #0]
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	2200      	movs	r2, #0
 8007290:	2180      	movs	r1, #128	; 0x80
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f7ff ff78 	bl	8007188 <SPI_WaitFlagStateUntilTimeout>
 8007298:	4603      	mov	r3, r0
 800729a:	2b00      	cmp	r3, #0
 800729c:	d016      	beq.n	80072cc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072a2:	f043 0220 	orr.w	r2, r3, #32
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80072aa:	2303      	movs	r3, #3
 80072ac:	e00f      	b.n	80072ce <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d00a      	beq.n	80072ca <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	3b01      	subs	r3, #1
 80072b8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072c4:	2b80      	cmp	r3, #128	; 0x80
 80072c6:	d0f2      	beq.n	80072ae <SPI_EndRxTxTransaction+0x52>
 80072c8:	e000      	b.n	80072cc <SPI_EndRxTxTransaction+0x70>
        break;
 80072ca:	bf00      	nop
  }

  return HAL_OK;
 80072cc:	2300      	movs	r3, #0
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3718      	adds	r7, #24
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	20000004 	.word	0x20000004
 80072dc:	165e9f81 	.word	0x165e9f81

080072e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d101      	bne.n	80072f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	e01d      	b.n	800732e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d106      	bne.n	800730c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7fd f97e 	bl	8004608 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2202      	movs	r2, #2
 8007310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	3304      	adds	r3, #4
 800731c:	4619      	mov	r1, r3
 800731e:	4610      	mov	r0, r2
 8007320:	f000 f95e 	bl	80075e0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800732c:	2300      	movs	r3, #0
}
 800732e:	4618      	mov	r0, r3
 8007330:	3708      	adds	r7, #8
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}

08007336 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007336:	b480      	push	{r7}
 8007338:	b085      	sub	sp, #20
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68da      	ldr	r2, [r3, #12]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f042 0201 	orr.w	r2, r2, #1
 800734c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	689b      	ldr	r3, [r3, #8]
 8007354:	f003 0307 	and.w	r3, r3, #7
 8007358:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2b06      	cmp	r3, #6
 800735e:	d007      	beq.n	8007370 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f042 0201 	orr.w	r2, r2, #1
 800736e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007370:	2300      	movs	r3, #0
}
 8007372:	4618      	mov	r0, r3
 8007374:	3714      	adds	r7, #20
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr

0800737e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b082      	sub	sp, #8
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	f003 0302 	and.w	r3, r3, #2
 8007390:	2b02      	cmp	r3, #2
 8007392:	d122      	bne.n	80073da <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	f003 0302 	and.w	r3, r3, #2
 800739e:	2b02      	cmp	r3, #2
 80073a0:	d11b      	bne.n	80073da <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f06f 0202 	mvn.w	r2, #2
 80073aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	699b      	ldr	r3, [r3, #24]
 80073b8:	f003 0303 	and.w	r3, r3, #3
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d003      	beq.n	80073c8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f000 f8ee 	bl	80075a2 <HAL_TIM_IC_CaptureCallback>
 80073c6:	e005      	b.n	80073d4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 f8e0 	bl	800758e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 f8f1 	bl	80075b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	691b      	ldr	r3, [r3, #16]
 80073e0:	f003 0304 	and.w	r3, r3, #4
 80073e4:	2b04      	cmp	r3, #4
 80073e6:	d122      	bne.n	800742e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	f003 0304 	and.w	r3, r3, #4
 80073f2:	2b04      	cmp	r3, #4
 80073f4:	d11b      	bne.n	800742e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f06f 0204 	mvn.w	r2, #4
 80073fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2202      	movs	r2, #2
 8007404:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	699b      	ldr	r3, [r3, #24]
 800740c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007410:	2b00      	cmp	r3, #0
 8007412:	d003      	beq.n	800741c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 f8c4 	bl	80075a2 <HAL_TIM_IC_CaptureCallback>
 800741a:	e005      	b.n	8007428 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f000 f8b6 	bl	800758e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f000 f8c7 	bl	80075b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	691b      	ldr	r3, [r3, #16]
 8007434:	f003 0308 	and.w	r3, r3, #8
 8007438:	2b08      	cmp	r3, #8
 800743a:	d122      	bne.n	8007482 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	f003 0308 	and.w	r3, r3, #8
 8007446:	2b08      	cmp	r3, #8
 8007448:	d11b      	bne.n	8007482 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f06f 0208 	mvn.w	r2, #8
 8007452:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2204      	movs	r2, #4
 8007458:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	69db      	ldr	r3, [r3, #28]
 8007460:	f003 0303 	and.w	r3, r3, #3
 8007464:	2b00      	cmp	r3, #0
 8007466:	d003      	beq.n	8007470 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f000 f89a 	bl	80075a2 <HAL_TIM_IC_CaptureCallback>
 800746e:	e005      	b.n	800747c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f000 f88c 	bl	800758e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 f89d 	bl	80075b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	691b      	ldr	r3, [r3, #16]
 8007488:	f003 0310 	and.w	r3, r3, #16
 800748c:	2b10      	cmp	r3, #16
 800748e:	d122      	bne.n	80074d6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	68db      	ldr	r3, [r3, #12]
 8007496:	f003 0310 	and.w	r3, r3, #16
 800749a:	2b10      	cmp	r3, #16
 800749c:	d11b      	bne.n	80074d6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f06f 0210 	mvn.w	r2, #16
 80074a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2208      	movs	r2, #8
 80074ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	69db      	ldr	r3, [r3, #28]
 80074b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d003      	beq.n	80074c4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f000 f870 	bl	80075a2 <HAL_TIM_IC_CaptureCallback>
 80074c2:	e005      	b.n	80074d0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 f862 	bl	800758e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 f873 	bl	80075b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	691b      	ldr	r3, [r3, #16]
 80074dc:	f003 0301 	and.w	r3, r3, #1
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d10e      	bne.n	8007502 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68db      	ldr	r3, [r3, #12]
 80074ea:	f003 0301 	and.w	r3, r3, #1
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d107      	bne.n	8007502 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f06f 0201 	mvn.w	r2, #1
 80074fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f7fc fdcd 	bl	800409c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	691b      	ldr	r3, [r3, #16]
 8007508:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800750c:	2b80      	cmp	r3, #128	; 0x80
 800750e:	d10e      	bne.n	800752e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800751a:	2b80      	cmp	r3, #128	; 0x80
 800751c:	d107      	bne.n	800752e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 f97f 	bl	800782c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007538:	2b40      	cmp	r3, #64	; 0x40
 800753a:	d10e      	bne.n	800755a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	68db      	ldr	r3, [r3, #12]
 8007542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007546:	2b40      	cmp	r3, #64	; 0x40
 8007548:	d107      	bne.n	800755a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007552:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f000 f838 	bl	80075ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	f003 0320 	and.w	r3, r3, #32
 8007564:	2b20      	cmp	r3, #32
 8007566:	d10e      	bne.n	8007586 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	f003 0320 	and.w	r3, r3, #32
 8007572:	2b20      	cmp	r3, #32
 8007574:	d107      	bne.n	8007586 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f06f 0220 	mvn.w	r2, #32
 800757e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 f949 	bl	8007818 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007586:	bf00      	nop
 8007588:	3708      	adds	r7, #8
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}

0800758e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800758e:	b480      	push	{r7}
 8007590:	b083      	sub	sp, #12
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007596:	bf00      	nop
 8007598:	370c      	adds	r7, #12
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr

080075a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80075a2:	b480      	push	{r7}
 80075a4:	b083      	sub	sp, #12
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80075aa:	bf00      	nop
 80075ac:	370c      	adds	r7, #12
 80075ae:	46bd      	mov	sp, r7
 80075b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b4:	4770      	bx	lr

080075b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80075b6:	b480      	push	{r7}
 80075b8:	b083      	sub	sp, #12
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80075be:	bf00      	nop
 80075c0:	370c      	adds	r7, #12
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr

080075ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80075ca:	b480      	push	{r7}
 80075cc:	b083      	sub	sp, #12
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80075d2:	bf00      	nop
 80075d4:	370c      	adds	r7, #12
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr
	...

080075e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b085      	sub	sp, #20
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4a40      	ldr	r2, [pc, #256]	; (80076f4 <TIM_Base_SetConfig+0x114>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d013      	beq.n	8007620 <TIM_Base_SetConfig+0x40>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075fe:	d00f      	beq.n	8007620 <TIM_Base_SetConfig+0x40>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	4a3d      	ldr	r2, [pc, #244]	; (80076f8 <TIM_Base_SetConfig+0x118>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d00b      	beq.n	8007620 <TIM_Base_SetConfig+0x40>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4a3c      	ldr	r2, [pc, #240]	; (80076fc <TIM_Base_SetConfig+0x11c>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d007      	beq.n	8007620 <TIM_Base_SetConfig+0x40>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4a3b      	ldr	r2, [pc, #236]	; (8007700 <TIM_Base_SetConfig+0x120>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d003      	beq.n	8007620 <TIM_Base_SetConfig+0x40>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a3a      	ldr	r2, [pc, #232]	; (8007704 <TIM_Base_SetConfig+0x124>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d108      	bne.n	8007632 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	68fa      	ldr	r2, [r7, #12]
 800762e:	4313      	orrs	r3, r2
 8007630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	4a2f      	ldr	r2, [pc, #188]	; (80076f4 <TIM_Base_SetConfig+0x114>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d02b      	beq.n	8007692 <TIM_Base_SetConfig+0xb2>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007640:	d027      	beq.n	8007692 <TIM_Base_SetConfig+0xb2>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	4a2c      	ldr	r2, [pc, #176]	; (80076f8 <TIM_Base_SetConfig+0x118>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d023      	beq.n	8007692 <TIM_Base_SetConfig+0xb2>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	4a2b      	ldr	r2, [pc, #172]	; (80076fc <TIM_Base_SetConfig+0x11c>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d01f      	beq.n	8007692 <TIM_Base_SetConfig+0xb2>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	4a2a      	ldr	r2, [pc, #168]	; (8007700 <TIM_Base_SetConfig+0x120>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d01b      	beq.n	8007692 <TIM_Base_SetConfig+0xb2>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	4a29      	ldr	r2, [pc, #164]	; (8007704 <TIM_Base_SetConfig+0x124>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d017      	beq.n	8007692 <TIM_Base_SetConfig+0xb2>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	4a28      	ldr	r2, [pc, #160]	; (8007708 <TIM_Base_SetConfig+0x128>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d013      	beq.n	8007692 <TIM_Base_SetConfig+0xb2>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	4a27      	ldr	r2, [pc, #156]	; (800770c <TIM_Base_SetConfig+0x12c>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d00f      	beq.n	8007692 <TIM_Base_SetConfig+0xb2>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	4a26      	ldr	r2, [pc, #152]	; (8007710 <TIM_Base_SetConfig+0x130>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d00b      	beq.n	8007692 <TIM_Base_SetConfig+0xb2>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	4a25      	ldr	r2, [pc, #148]	; (8007714 <TIM_Base_SetConfig+0x134>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d007      	beq.n	8007692 <TIM_Base_SetConfig+0xb2>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	4a24      	ldr	r2, [pc, #144]	; (8007718 <TIM_Base_SetConfig+0x138>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d003      	beq.n	8007692 <TIM_Base_SetConfig+0xb2>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	4a23      	ldr	r2, [pc, #140]	; (800771c <TIM_Base_SetConfig+0x13c>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d108      	bne.n	80076a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007698:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	68db      	ldr	r3, [r3, #12]
 800769e:	68fa      	ldr	r2, [r7, #12]
 80076a0:	4313      	orrs	r3, r2
 80076a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	695b      	ldr	r3, [r3, #20]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	68fa      	ldr	r2, [r7, #12]
 80076b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	689a      	ldr	r2, [r3, #8]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a0a      	ldr	r2, [pc, #40]	; (80076f4 <TIM_Base_SetConfig+0x114>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d003      	beq.n	80076d8 <TIM_Base_SetConfig+0xf8>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4a0c      	ldr	r2, [pc, #48]	; (8007704 <TIM_Base_SetConfig+0x124>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d103      	bne.n	80076e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	691a      	ldr	r2, [r3, #16]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	615a      	str	r2, [r3, #20]
}
 80076e6:	bf00      	nop
 80076e8:	3714      	adds	r7, #20
 80076ea:	46bd      	mov	sp, r7
 80076ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f0:	4770      	bx	lr
 80076f2:	bf00      	nop
 80076f4:	40010000 	.word	0x40010000
 80076f8:	40000400 	.word	0x40000400
 80076fc:	40000800 	.word	0x40000800
 8007700:	40000c00 	.word	0x40000c00
 8007704:	40010400 	.word	0x40010400
 8007708:	40014000 	.word	0x40014000
 800770c:	40014400 	.word	0x40014400
 8007710:	40014800 	.word	0x40014800
 8007714:	40001800 	.word	0x40001800
 8007718:	40001c00 	.word	0x40001c00
 800771c:	40002000 	.word	0x40002000

08007720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007730:	2b01      	cmp	r3, #1
 8007732:	d101      	bne.n	8007738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007734:	2302      	movs	r3, #2
 8007736:	e05a      	b.n	80077ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2202      	movs	r2, #2
 8007744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800775e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68fa      	ldr	r2, [r7, #12]
 8007766:	4313      	orrs	r3, r2
 8007768:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a21      	ldr	r2, [pc, #132]	; (80077fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d022      	beq.n	80077c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007784:	d01d      	beq.n	80077c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a1d      	ldr	r2, [pc, #116]	; (8007800 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d018      	beq.n	80077c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a1b      	ldr	r2, [pc, #108]	; (8007804 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d013      	beq.n	80077c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a1a      	ldr	r2, [pc, #104]	; (8007808 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d00e      	beq.n	80077c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a18      	ldr	r2, [pc, #96]	; (800780c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d009      	beq.n	80077c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a17      	ldr	r2, [pc, #92]	; (8007810 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d004      	beq.n	80077c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a15      	ldr	r2, [pc, #84]	; (8007814 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d10c      	bne.n	80077dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	68ba      	ldr	r2, [r7, #8]
 80077d0:	4313      	orrs	r3, r2
 80077d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	68ba      	ldr	r2, [r7, #8]
 80077da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077ec:	2300      	movs	r3, #0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3714      	adds	r7, #20
 80077f2:	46bd      	mov	sp, r7
 80077f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f8:	4770      	bx	lr
 80077fa:	bf00      	nop
 80077fc:	40010000 	.word	0x40010000
 8007800:	40000400 	.word	0x40000400
 8007804:	40000800 	.word	0x40000800
 8007808:	40000c00 	.word	0x40000c00
 800780c:	40010400 	.word	0x40010400
 8007810:	40014000 	.word	0x40014000
 8007814:	40001800 	.word	0x40001800

08007818 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007818:	b480      	push	{r7}
 800781a:	b083      	sub	sp, #12
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007820:	bf00      	nop
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007834:	bf00      	nop
 8007836:	370c      	adds	r7, #12
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr

08007840 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b082      	sub	sp, #8
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d101      	bne.n	8007852 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e03f      	b.n	80078d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007858:	b2db      	uxtb	r3, r3
 800785a:	2b00      	cmp	r3, #0
 800785c:	d106      	bne.n	800786c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2200      	movs	r2, #0
 8007862:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f7fc ff4a 	bl	8004700 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2224      	movs	r2, #36	; 0x24
 8007870:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	68da      	ldr	r2, [r3, #12]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007882:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 fcc9 	bl	800821c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	691a      	ldr	r2, [r3, #16]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007898:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	695a      	ldr	r2, [r3, #20]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80078a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68da      	ldr	r2, [r3, #12]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80078b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2220      	movs	r2, #32
 80078c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2220      	movs	r2, #32
 80078cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80078d0:	2300      	movs	r3, #0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3708      	adds	r7, #8
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b088      	sub	sp, #32
 80078de:	af02      	add	r7, sp, #8
 80078e0:	60f8      	str	r0, [r7, #12]
 80078e2:	60b9      	str	r1, [r7, #8]
 80078e4:	603b      	str	r3, [r7, #0]
 80078e6:	4613      	mov	r3, r2
 80078e8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80078ea:	2300      	movs	r3, #0
 80078ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b20      	cmp	r3, #32
 80078f8:	f040 8083 	bne.w	8007a02 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d002      	beq.n	8007908 <HAL_UART_Transmit+0x2e>
 8007902:	88fb      	ldrh	r3, [r7, #6]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d101      	bne.n	800790c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007908:	2301      	movs	r3, #1
 800790a:	e07b      	b.n	8007a04 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007912:	2b01      	cmp	r3, #1
 8007914:	d101      	bne.n	800791a <HAL_UART_Transmit+0x40>
 8007916:	2302      	movs	r3, #2
 8007918:	e074      	b.n	8007a04 <HAL_UART_Transmit+0x12a>
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2221      	movs	r2, #33	; 0x21
 800792c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007930:	f7fd f800 	bl	8004934 <HAL_GetTick>
 8007934:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	88fa      	ldrh	r2, [r7, #6]
 800793a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	88fa      	ldrh	r2, [r7, #6]
 8007940:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800794a:	e042      	b.n	80079d2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007950:	b29b      	uxth	r3, r3
 8007952:	3b01      	subs	r3, #1
 8007954:	b29a      	uxth	r2, r3
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007962:	d122      	bne.n	80079aa <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	2200      	movs	r2, #0
 800796c:	2180      	movs	r1, #128	; 0x80
 800796e:	68f8      	ldr	r0, [r7, #12]
 8007970:	f000 fad2 	bl	8007f18 <UART_WaitOnFlagUntilTimeout>
 8007974:	4603      	mov	r3, r0
 8007976:	2b00      	cmp	r3, #0
 8007978:	d001      	beq.n	800797e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800797a:	2303      	movs	r3, #3
 800797c:	e042      	b.n	8007a04 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	881b      	ldrh	r3, [r3, #0]
 8007986:	461a      	mov	r2, r3
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007990:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d103      	bne.n	80079a2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	3302      	adds	r3, #2
 800799e:	60bb      	str	r3, [r7, #8]
 80079a0:	e017      	b.n	80079d2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	3301      	adds	r3, #1
 80079a6:	60bb      	str	r3, [r7, #8]
 80079a8:	e013      	b.n	80079d2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	9300      	str	r3, [sp, #0]
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	2200      	movs	r2, #0
 80079b2:	2180      	movs	r1, #128	; 0x80
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f000 faaf 	bl	8007f18 <UART_WaitOnFlagUntilTimeout>
 80079ba:	4603      	mov	r3, r0
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d001      	beq.n	80079c4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80079c0:	2303      	movs	r3, #3
 80079c2:	e01f      	b.n	8007a04 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	1c5a      	adds	r2, r3, #1
 80079c8:	60ba      	str	r2, [r7, #8]
 80079ca:	781a      	ldrb	r2, [r3, #0]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d1b7      	bne.n	800794c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	9300      	str	r3, [sp, #0]
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	2200      	movs	r2, #0
 80079e4:	2140      	movs	r1, #64	; 0x40
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	f000 fa96 	bl	8007f18 <UART_WaitOnFlagUntilTimeout>
 80079ec:	4603      	mov	r3, r0
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d001      	beq.n	80079f6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e006      	b.n	8007a04 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2220      	movs	r2, #32
 80079fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80079fe:	2300      	movs	r3, #0
 8007a00:	e000      	b.n	8007a04 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007a02:	2302      	movs	r3, #2
  }
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3718      	adds	r7, #24
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b086      	sub	sp, #24
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	4613      	mov	r3, r2
 8007a18:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	2b20      	cmp	r3, #32
 8007a24:	d166      	bne.n	8007af4 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d002      	beq.n	8007a32 <HAL_UART_Receive_DMA+0x26>
 8007a2c:	88fb      	ldrh	r3, [r7, #6]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d101      	bne.n	8007a36 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e05f      	b.n	8007af6 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d101      	bne.n	8007a44 <HAL_UART_Receive_DMA+0x38>
 8007a40:	2302      	movs	r3, #2
 8007a42:	e058      	b.n	8007af6 <HAL_UART_Receive_DMA+0xea>
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007a4c:	68ba      	ldr	r2, [r7, #8]
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	88fa      	ldrh	r2, [r7, #6]
 8007a56:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2222      	movs	r2, #34	; 0x22
 8007a62:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a6a:	4a25      	ldr	r2, [pc, #148]	; (8007b00 <HAL_UART_Receive_DMA+0xf4>)
 8007a6c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a72:	4a24      	ldr	r2, [pc, #144]	; (8007b04 <HAL_UART_Receive_DMA+0xf8>)
 8007a74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a7a:	4a23      	ldr	r2, [pc, #140]	; (8007b08 <HAL_UART_Receive_DMA+0xfc>)
 8007a7c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a82:	2200      	movs	r2, #0
 8007a84:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8007a86:	f107 0308 	add.w	r3, r7, #8
 8007a8a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	3304      	adds	r3, #4
 8007a96:	4619      	mov	r1, r3
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	88fb      	ldrh	r3, [r7, #6]
 8007a9e:	f7fd fea5 	bl	80057ec <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	613b      	str	r3, [r7, #16]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	613b      	str	r3, [r7, #16]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	613b      	str	r3, [r7, #16]
 8007ab6:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	68da      	ldr	r2, [r3, #12]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ace:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	695a      	ldr	r2, [r3, #20]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f042 0201 	orr.w	r2, r2, #1
 8007ade:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	695a      	ldr	r2, [r3, #20]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007aee:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8007af0:	2300      	movs	r3, #0
 8007af2:	e000      	b.n	8007af6 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007af4:	2302      	movs	r3, #2
  }
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3718      	adds	r7, #24
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	08007e01 	.word	0x08007e01
 8007b04:	08007e69 	.word	0x08007e69
 8007b08:	08007e85 	.word	0x08007e85

08007b0c <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b084      	sub	sp, #16
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007b14:	2300      	movs	r3, #0
 8007b16:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	695b      	ldr	r3, [r3, #20]
 8007b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b22:	2b80      	cmp	r3, #128	; 0x80
 8007b24:	bf0c      	ite	eq
 8007b26:	2301      	moveq	r3, #1
 8007b28:	2300      	movne	r3, #0
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	2b21      	cmp	r3, #33	; 0x21
 8007b38:	d116      	bne.n	8007b68 <HAL_UART_DMAStop+0x5c>
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d013      	beq.n	8007b68 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	695a      	ldr	r2, [r3, #20]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b4e:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d004      	beq.n	8007b62 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f7fd fe9d 	bl	800589c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f000 fa22 	bl	8007fac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	695b      	ldr	r3, [r3, #20]
 8007b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b72:	2b40      	cmp	r3, #64	; 0x40
 8007b74:	bf0c      	ite	eq
 8007b76:	2301      	moveq	r3, #1
 8007b78:	2300      	movne	r3, #0
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	2b22      	cmp	r3, #34	; 0x22
 8007b88:	d116      	bne.n	8007bb8 <HAL_UART_DMAStop+0xac>
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d013      	beq.n	8007bb8 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	695a      	ldr	r2, [r3, #20]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b9e:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d004      	beq.n	8007bb2 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bac:	4618      	mov	r0, r3
 8007bae:	f7fd fe75 	bl	800589c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 fa10 	bl	8007fd8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8007bb8:	2300      	movs	r3, #0
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	3710      	adds	r7, #16
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}
	...

08007bc4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b088      	sub	sp, #32
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	695b      	ldr	r3, [r3, #20]
 8007be2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007be4:	2300      	movs	r3, #0
 8007be6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007be8:	2300      	movs	r3, #0
 8007bea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007bec:	69fb      	ldr	r3, [r7, #28]
 8007bee:	f003 030f 	and.w	r3, r3, #15
 8007bf2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d10d      	bne.n	8007c16 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007bfa:	69fb      	ldr	r3, [r7, #28]
 8007bfc:	f003 0320 	and.w	r3, r3, #32
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d008      	beq.n	8007c16 <HAL_UART_IRQHandler+0x52>
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	f003 0320 	and.w	r3, r3, #32
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d003      	beq.n	8007c16 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f000 fa82 	bl	8008118 <UART_Receive_IT>
      return;
 8007c14:	e0d1      	b.n	8007dba <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f000 80b0 	beq.w	8007d7e <HAL_UART_IRQHandler+0x1ba>
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	f003 0301 	and.w	r3, r3, #1
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d105      	bne.n	8007c34 <HAL_UART_IRQHandler+0x70>
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	f000 80a5 	beq.w	8007d7e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	f003 0301 	and.w	r3, r3, #1
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d00a      	beq.n	8007c54 <HAL_UART_IRQHandler+0x90>
 8007c3e:	69bb      	ldr	r3, [r7, #24]
 8007c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d005      	beq.n	8007c54 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c4c:	f043 0201 	orr.w	r2, r3, #1
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	f003 0304 	and.w	r3, r3, #4
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00a      	beq.n	8007c74 <HAL_UART_IRQHandler+0xb0>
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	f003 0301 	and.w	r3, r3, #1
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d005      	beq.n	8007c74 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c6c:	f043 0202 	orr.w	r2, r3, #2
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	f003 0302 	and.w	r3, r3, #2
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00a      	beq.n	8007c94 <HAL_UART_IRQHandler+0xd0>
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	f003 0301 	and.w	r3, r3, #1
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d005      	beq.n	8007c94 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c8c:	f043 0204 	orr.w	r2, r3, #4
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007c94:	69fb      	ldr	r3, [r7, #28]
 8007c96:	f003 0308 	and.w	r3, r3, #8
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d00f      	beq.n	8007cbe <HAL_UART_IRQHandler+0xfa>
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	f003 0320 	and.w	r3, r3, #32
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d104      	bne.n	8007cb2 <HAL_UART_IRQHandler+0xee>
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	f003 0301 	and.w	r3, r3, #1
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d005      	beq.n	8007cbe <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cb6:	f043 0208 	orr.w	r2, r3, #8
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d078      	beq.n	8007db8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007cc6:	69fb      	ldr	r3, [r7, #28]
 8007cc8:	f003 0320 	and.w	r3, r3, #32
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d007      	beq.n	8007ce0 <HAL_UART_IRQHandler+0x11c>
 8007cd0:	69bb      	ldr	r3, [r7, #24]
 8007cd2:	f003 0320 	and.w	r3, r3, #32
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d002      	beq.n	8007ce0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fa1c 	bl	8008118 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	695b      	ldr	r3, [r3, #20]
 8007ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cea:	2b40      	cmp	r3, #64	; 0x40
 8007cec:	bf0c      	ite	eq
 8007cee:	2301      	moveq	r3, #1
 8007cf0:	2300      	movne	r3, #0
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cfa:	f003 0308 	and.w	r3, r3, #8
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d102      	bne.n	8007d08 <HAL_UART_IRQHandler+0x144>
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d031      	beq.n	8007d6c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	f000 f965 	bl	8007fd8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	695b      	ldr	r3, [r3, #20]
 8007d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d18:	2b40      	cmp	r3, #64	; 0x40
 8007d1a:	d123      	bne.n	8007d64 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	695a      	ldr	r2, [r3, #20]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d2a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d013      	beq.n	8007d5c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d38:	4a21      	ldr	r2, [pc, #132]	; (8007dc0 <HAL_UART_IRQHandler+0x1fc>)
 8007d3a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7fd fe1b 	bl	800597c <HAL_DMA_Abort_IT>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d016      	beq.n	8007d7a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d52:	687a      	ldr	r2, [r7, #4]
 8007d54:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007d56:	4610      	mov	r0, r2
 8007d58:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d5a:	e00e      	b.n	8007d7a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 f845 	bl	8007dec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d62:	e00a      	b.n	8007d7a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f000 f841 	bl	8007dec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d6a:	e006      	b.n	8007d7a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 f83d 	bl	8007dec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007d78:	e01e      	b.n	8007db8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d7a:	bf00      	nop
    return;
 8007d7c:	e01c      	b.n	8007db8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d008      	beq.n	8007d9a <HAL_UART_IRQHandler+0x1d6>
 8007d88:	69bb      	ldr	r3, [r7, #24]
 8007d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d003      	beq.n	8007d9a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f000 f952 	bl	800803c <UART_Transmit_IT>
    return;
 8007d98:	e00f      	b.n	8007dba <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007d9a:	69fb      	ldr	r3, [r7, #28]
 8007d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d00a      	beq.n	8007dba <HAL_UART_IRQHandler+0x1f6>
 8007da4:	69bb      	ldr	r3, [r7, #24]
 8007da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d005      	beq.n	8007dba <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 f99a 	bl	80080e8 <UART_EndTransmit_IT>
    return;
 8007db4:	bf00      	nop
 8007db6:	e000      	b.n	8007dba <HAL_UART_IRQHandler+0x1f6>
    return;
 8007db8:	bf00      	nop
  }
}
 8007dba:	3720      	adds	r7, #32
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}
 8007dc0:	08008015 	.word	0x08008015

08007dc4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b083      	sub	sp, #12
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007dcc:	bf00      	nop
 8007dce:	370c      	adds	r7, #12
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd6:	4770      	bx	lr

08007dd8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b083      	sub	sp, #12
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007de0:	bf00      	nop
 8007de2:	370c      	adds	r7, #12
 8007de4:	46bd      	mov	sp, r7
 8007de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dea:	4770      	bx	lr

08007dec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b083      	sub	sp, #12
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007df4:	bf00      	nop
 8007df6:	370c      	adds	r7, #12
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e0c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d11e      	bne.n	8007e5a <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	68da      	ldr	r2, [r3, #12]
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007e30:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	695a      	ldr	r2, [r3, #20]
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f022 0201 	bic.w	r2, r2, #1
 8007e40:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	695a      	ldr	r2, [r3, #20]
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e50:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2220      	movs	r2, #32
 8007e56:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007e5a:	68f8      	ldr	r0, [r7, #12]
 8007e5c:	f7ff ffbc 	bl	8007dd8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e60:	bf00      	nop
 8007e62:	3710      	adds	r7, #16
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}

08007e68 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e74:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	f7fb fcf8 	bl	800386c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e7c:	bf00      	nop
 8007e7e:	3710      	adds	r7, #16
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b084      	sub	sp, #16
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e94:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	695b      	ldr	r3, [r3, #20]
 8007e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ea0:	2b80      	cmp	r3, #128	; 0x80
 8007ea2:	bf0c      	ite	eq
 8007ea4:	2301      	moveq	r3, #1
 8007ea6:	2300      	movne	r3, #0
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	2b21      	cmp	r3, #33	; 0x21
 8007eb6:	d108      	bne.n	8007eca <UART_DMAError+0x46>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d005      	beq.n	8007eca <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007ec4:	68b8      	ldr	r0, [r7, #8]
 8007ec6:	f000 f871 	bl	8007fac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	695b      	ldr	r3, [r3, #20]
 8007ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ed4:	2b40      	cmp	r3, #64	; 0x40
 8007ed6:	bf0c      	ite	eq
 8007ed8:	2301      	moveq	r3, #1
 8007eda:	2300      	movne	r3, #0
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	2b22      	cmp	r3, #34	; 0x22
 8007eea:	d108      	bne.n	8007efe <UART_DMAError+0x7a>
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d005      	beq.n	8007efe <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007ef8:	68b8      	ldr	r0, [r7, #8]
 8007efa:	f000 f86d 	bl	8007fd8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f02:	f043 0210 	orr.w	r2, r3, #16
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f0a:	68b8      	ldr	r0, [r7, #8]
 8007f0c:	f7ff ff6e 	bl	8007dec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f10:	bf00      	nop
 8007f12:	3710      	adds	r7, #16
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	60f8      	str	r0, [r7, #12]
 8007f20:	60b9      	str	r1, [r7, #8]
 8007f22:	603b      	str	r3, [r7, #0]
 8007f24:	4613      	mov	r3, r2
 8007f26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f28:	e02c      	b.n	8007f84 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f30:	d028      	beq.n	8007f84 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d007      	beq.n	8007f48 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f38:	f7fc fcfc 	bl	8004934 <HAL_GetTick>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	1ad3      	subs	r3, r2, r3
 8007f42:	69ba      	ldr	r2, [r7, #24]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d21d      	bcs.n	8007f84 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	68da      	ldr	r2, [r3, #12]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007f56:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	695a      	ldr	r2, [r3, #20]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f022 0201 	bic.w	r2, r2, #1
 8007f66:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2220      	movs	r2, #32
 8007f6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2220      	movs	r2, #32
 8007f74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007f80:	2303      	movs	r3, #3
 8007f82:	e00f      	b.n	8007fa4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	4013      	ands	r3, r2
 8007f8e:	68ba      	ldr	r2, [r7, #8]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	bf0c      	ite	eq
 8007f94:	2301      	moveq	r3, #1
 8007f96:	2300      	movne	r3, #0
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	79fb      	ldrb	r3, [r7, #7]
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d0c3      	beq.n	8007f2a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007fa2:	2300      	movs	r3, #0
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3710      	adds	r7, #16
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	68da      	ldr	r2, [r3, #12]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007fc2:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2220      	movs	r2, #32
 8007fc8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8007fcc:	bf00      	nop
 8007fce:	370c      	adds	r7, #12
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	68da      	ldr	r2, [r3, #12]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007fee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	695a      	ldr	r2, [r3, #20]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f022 0201 	bic.w	r2, r2, #1
 8007ffe:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2220      	movs	r2, #32
 8008004:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008008:	bf00      	nop
 800800a:	370c      	adds	r7, #12
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b084      	sub	sp, #16
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008020:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2200      	movs	r2, #0
 8008026:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800802e:	68f8      	ldr	r0, [r7, #12]
 8008030:	f7ff fedc 	bl	8007dec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008034:	bf00      	nop
 8008036:	3710      	adds	r7, #16
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800803c:	b480      	push	{r7}
 800803e:	b085      	sub	sp, #20
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800804a:	b2db      	uxtb	r3, r3
 800804c:	2b21      	cmp	r3, #33	; 0x21
 800804e:	d144      	bne.n	80080da <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008058:	d11a      	bne.n	8008090 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6a1b      	ldr	r3, [r3, #32]
 800805e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	881b      	ldrh	r3, [r3, #0]
 8008064:	461a      	mov	r2, r3
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800806e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d105      	bne.n	8008084 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6a1b      	ldr	r3, [r3, #32]
 800807c:	1c9a      	adds	r2, r3, #2
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	621a      	str	r2, [r3, #32]
 8008082:	e00e      	b.n	80080a2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6a1b      	ldr	r3, [r3, #32]
 8008088:	1c5a      	adds	r2, r3, #1
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	621a      	str	r2, [r3, #32]
 800808e:	e008      	b.n	80080a2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6a1b      	ldr	r3, [r3, #32]
 8008094:	1c59      	adds	r1, r3, #1
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	6211      	str	r1, [r2, #32]
 800809a:	781a      	ldrb	r2, [r3, #0]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080a6:	b29b      	uxth	r3, r3
 80080a8:	3b01      	subs	r3, #1
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	4619      	mov	r1, r3
 80080b0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d10f      	bne.n	80080d6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	68da      	ldr	r2, [r3, #12]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80080c4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	68da      	ldr	r2, [r3, #12]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80080d4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80080d6:	2300      	movs	r3, #0
 80080d8:	e000      	b.n	80080dc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80080da:	2302      	movs	r3, #2
  }
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3714      	adds	r7, #20
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b082      	sub	sp, #8
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	68da      	ldr	r2, [r3, #12]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080fe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2220      	movs	r2, #32
 8008104:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f7ff fe5b 	bl	8007dc4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800810e:	2300      	movs	r3, #0
}
 8008110:	4618      	mov	r0, r3
 8008112:	3708      	adds	r7, #8
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008126:	b2db      	uxtb	r3, r3
 8008128:	2b22      	cmp	r3, #34	; 0x22
 800812a:	d171      	bne.n	8008210 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008134:	d123      	bne.n	800817e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800813a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	691b      	ldr	r3, [r3, #16]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d10e      	bne.n	8008162 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	b29b      	uxth	r3, r3
 800814c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008150:	b29a      	uxth	r2, r3
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800815a:	1c9a      	adds	r2, r3, #2
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	629a      	str	r2, [r3, #40]	; 0x28
 8008160:	e029      	b.n	80081b6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	b29b      	uxth	r3, r3
 800816a:	b2db      	uxtb	r3, r3
 800816c:	b29a      	uxth	r2, r3
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008176:	1c5a      	adds	r2, r3, #1
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	629a      	str	r2, [r3, #40]	; 0x28
 800817c:	e01b      	b.n	80081b6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	691b      	ldr	r3, [r3, #16]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d10a      	bne.n	800819c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	6858      	ldr	r0, [r3, #4]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008190:	1c59      	adds	r1, r3, #1
 8008192:	687a      	ldr	r2, [r7, #4]
 8008194:	6291      	str	r1, [r2, #40]	; 0x28
 8008196:	b2c2      	uxtb	r2, r0
 8008198:	701a      	strb	r2, [r3, #0]
 800819a:	e00c      	b.n	80081b6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	b2da      	uxtb	r2, r3
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a8:	1c58      	adds	r0, r3, #1
 80081aa:	6879      	ldr	r1, [r7, #4]
 80081ac:	6288      	str	r0, [r1, #40]	; 0x28
 80081ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80081b2:	b2d2      	uxtb	r2, r2
 80081b4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	3b01      	subs	r3, #1
 80081be:	b29b      	uxth	r3, r3
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	4619      	mov	r1, r3
 80081c4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d120      	bne.n	800820c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	68da      	ldr	r2, [r3, #12]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f022 0220 	bic.w	r2, r2, #32
 80081d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	68da      	ldr	r2, [r3, #12]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80081e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	695a      	ldr	r2, [r3, #20]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f022 0201 	bic.w	r2, r2, #1
 80081f8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2220      	movs	r2, #32
 80081fe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f7ff fde8 	bl	8007dd8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008208:	2300      	movs	r3, #0
 800820a:	e002      	b.n	8008212 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800820c:	2300      	movs	r3, #0
 800820e:	e000      	b.n	8008212 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008210:	2302      	movs	r3, #2
  }
}
 8008212:	4618      	mov	r0, r3
 8008214:	3710      	adds	r7, #16
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}
	...

0800821c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800821c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008220:	b085      	sub	sp, #20
 8008222:	af00      	add	r7, sp, #0
 8008224:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	691b      	ldr	r3, [r3, #16]
 800822c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	68da      	ldr	r2, [r3, #12]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	430a      	orrs	r2, r1
 800823a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	689a      	ldr	r2, [r3, #8]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	691b      	ldr	r3, [r3, #16]
 8008244:	431a      	orrs	r2, r3
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	695b      	ldr	r3, [r3, #20]
 800824a:	431a      	orrs	r2, r3
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	69db      	ldr	r3, [r3, #28]
 8008250:	4313      	orrs	r3, r2
 8008252:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800825e:	f023 030c 	bic.w	r3, r3, #12
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	6812      	ldr	r2, [r2, #0]
 8008266:	68f9      	ldr	r1, [r7, #12]
 8008268:	430b      	orrs	r3, r1
 800826a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	699a      	ldr	r2, [r3, #24]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	430a      	orrs	r2, r1
 8008280:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	69db      	ldr	r3, [r3, #28]
 8008286:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800828a:	f040 818b 	bne.w	80085a4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4ac1      	ldr	r2, [pc, #772]	; (8008598 <UART_SetConfig+0x37c>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d005      	beq.n	80082a4 <UART_SetConfig+0x88>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4abf      	ldr	r2, [pc, #764]	; (800859c <UART_SetConfig+0x380>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	f040 80bd 	bne.w	800841e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80082a4:	f7fe fd92 	bl	8006dcc <HAL_RCC_GetPCLK2Freq>
 80082a8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	461d      	mov	r5, r3
 80082ae:	f04f 0600 	mov.w	r6, #0
 80082b2:	46a8      	mov	r8, r5
 80082b4:	46b1      	mov	r9, r6
 80082b6:	eb18 0308 	adds.w	r3, r8, r8
 80082ba:	eb49 0409 	adc.w	r4, r9, r9
 80082be:	4698      	mov	r8, r3
 80082c0:	46a1      	mov	r9, r4
 80082c2:	eb18 0805 	adds.w	r8, r8, r5
 80082c6:	eb49 0906 	adc.w	r9, r9, r6
 80082ca:	f04f 0100 	mov.w	r1, #0
 80082ce:	f04f 0200 	mov.w	r2, #0
 80082d2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80082d6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80082da:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80082de:	4688      	mov	r8, r1
 80082e0:	4691      	mov	r9, r2
 80082e2:	eb18 0005 	adds.w	r0, r8, r5
 80082e6:	eb49 0106 	adc.w	r1, r9, r6
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	461d      	mov	r5, r3
 80082f0:	f04f 0600 	mov.w	r6, #0
 80082f4:	196b      	adds	r3, r5, r5
 80082f6:	eb46 0406 	adc.w	r4, r6, r6
 80082fa:	461a      	mov	r2, r3
 80082fc:	4623      	mov	r3, r4
 80082fe:	f7f8 fc23 	bl	8000b48 <__aeabi_uldivmod>
 8008302:	4603      	mov	r3, r0
 8008304:	460c      	mov	r4, r1
 8008306:	461a      	mov	r2, r3
 8008308:	4ba5      	ldr	r3, [pc, #660]	; (80085a0 <UART_SetConfig+0x384>)
 800830a:	fba3 2302 	umull	r2, r3, r3, r2
 800830e:	095b      	lsrs	r3, r3, #5
 8008310:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	461d      	mov	r5, r3
 8008318:	f04f 0600 	mov.w	r6, #0
 800831c:	46a9      	mov	r9, r5
 800831e:	46b2      	mov	sl, r6
 8008320:	eb19 0309 	adds.w	r3, r9, r9
 8008324:	eb4a 040a 	adc.w	r4, sl, sl
 8008328:	4699      	mov	r9, r3
 800832a:	46a2      	mov	sl, r4
 800832c:	eb19 0905 	adds.w	r9, r9, r5
 8008330:	eb4a 0a06 	adc.w	sl, sl, r6
 8008334:	f04f 0100 	mov.w	r1, #0
 8008338:	f04f 0200 	mov.w	r2, #0
 800833c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008340:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008344:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008348:	4689      	mov	r9, r1
 800834a:	4692      	mov	sl, r2
 800834c:	eb19 0005 	adds.w	r0, r9, r5
 8008350:	eb4a 0106 	adc.w	r1, sl, r6
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	461d      	mov	r5, r3
 800835a:	f04f 0600 	mov.w	r6, #0
 800835e:	196b      	adds	r3, r5, r5
 8008360:	eb46 0406 	adc.w	r4, r6, r6
 8008364:	461a      	mov	r2, r3
 8008366:	4623      	mov	r3, r4
 8008368:	f7f8 fbee 	bl	8000b48 <__aeabi_uldivmod>
 800836c:	4603      	mov	r3, r0
 800836e:	460c      	mov	r4, r1
 8008370:	461a      	mov	r2, r3
 8008372:	4b8b      	ldr	r3, [pc, #556]	; (80085a0 <UART_SetConfig+0x384>)
 8008374:	fba3 1302 	umull	r1, r3, r3, r2
 8008378:	095b      	lsrs	r3, r3, #5
 800837a:	2164      	movs	r1, #100	; 0x64
 800837c:	fb01 f303 	mul.w	r3, r1, r3
 8008380:	1ad3      	subs	r3, r2, r3
 8008382:	00db      	lsls	r3, r3, #3
 8008384:	3332      	adds	r3, #50	; 0x32
 8008386:	4a86      	ldr	r2, [pc, #536]	; (80085a0 <UART_SetConfig+0x384>)
 8008388:	fba2 2303 	umull	r2, r3, r2, r3
 800838c:	095b      	lsrs	r3, r3, #5
 800838e:	005b      	lsls	r3, r3, #1
 8008390:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008394:	4498      	add	r8, r3
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	461d      	mov	r5, r3
 800839a:	f04f 0600 	mov.w	r6, #0
 800839e:	46a9      	mov	r9, r5
 80083a0:	46b2      	mov	sl, r6
 80083a2:	eb19 0309 	adds.w	r3, r9, r9
 80083a6:	eb4a 040a 	adc.w	r4, sl, sl
 80083aa:	4699      	mov	r9, r3
 80083ac:	46a2      	mov	sl, r4
 80083ae:	eb19 0905 	adds.w	r9, r9, r5
 80083b2:	eb4a 0a06 	adc.w	sl, sl, r6
 80083b6:	f04f 0100 	mov.w	r1, #0
 80083ba:	f04f 0200 	mov.w	r2, #0
 80083be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80083c2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80083c6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80083ca:	4689      	mov	r9, r1
 80083cc:	4692      	mov	sl, r2
 80083ce:	eb19 0005 	adds.w	r0, r9, r5
 80083d2:	eb4a 0106 	adc.w	r1, sl, r6
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	461d      	mov	r5, r3
 80083dc:	f04f 0600 	mov.w	r6, #0
 80083e0:	196b      	adds	r3, r5, r5
 80083e2:	eb46 0406 	adc.w	r4, r6, r6
 80083e6:	461a      	mov	r2, r3
 80083e8:	4623      	mov	r3, r4
 80083ea:	f7f8 fbad 	bl	8000b48 <__aeabi_uldivmod>
 80083ee:	4603      	mov	r3, r0
 80083f0:	460c      	mov	r4, r1
 80083f2:	461a      	mov	r2, r3
 80083f4:	4b6a      	ldr	r3, [pc, #424]	; (80085a0 <UART_SetConfig+0x384>)
 80083f6:	fba3 1302 	umull	r1, r3, r3, r2
 80083fa:	095b      	lsrs	r3, r3, #5
 80083fc:	2164      	movs	r1, #100	; 0x64
 80083fe:	fb01 f303 	mul.w	r3, r1, r3
 8008402:	1ad3      	subs	r3, r2, r3
 8008404:	00db      	lsls	r3, r3, #3
 8008406:	3332      	adds	r3, #50	; 0x32
 8008408:	4a65      	ldr	r2, [pc, #404]	; (80085a0 <UART_SetConfig+0x384>)
 800840a:	fba2 2303 	umull	r2, r3, r2, r3
 800840e:	095b      	lsrs	r3, r3, #5
 8008410:	f003 0207 	and.w	r2, r3, #7
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4442      	add	r2, r8
 800841a:	609a      	str	r2, [r3, #8]
 800841c:	e26f      	b.n	80088fe <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800841e:	f7fe fcc1 	bl	8006da4 <HAL_RCC_GetPCLK1Freq>
 8008422:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	461d      	mov	r5, r3
 8008428:	f04f 0600 	mov.w	r6, #0
 800842c:	46a8      	mov	r8, r5
 800842e:	46b1      	mov	r9, r6
 8008430:	eb18 0308 	adds.w	r3, r8, r8
 8008434:	eb49 0409 	adc.w	r4, r9, r9
 8008438:	4698      	mov	r8, r3
 800843a:	46a1      	mov	r9, r4
 800843c:	eb18 0805 	adds.w	r8, r8, r5
 8008440:	eb49 0906 	adc.w	r9, r9, r6
 8008444:	f04f 0100 	mov.w	r1, #0
 8008448:	f04f 0200 	mov.w	r2, #0
 800844c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008450:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008454:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008458:	4688      	mov	r8, r1
 800845a:	4691      	mov	r9, r2
 800845c:	eb18 0005 	adds.w	r0, r8, r5
 8008460:	eb49 0106 	adc.w	r1, r9, r6
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	461d      	mov	r5, r3
 800846a:	f04f 0600 	mov.w	r6, #0
 800846e:	196b      	adds	r3, r5, r5
 8008470:	eb46 0406 	adc.w	r4, r6, r6
 8008474:	461a      	mov	r2, r3
 8008476:	4623      	mov	r3, r4
 8008478:	f7f8 fb66 	bl	8000b48 <__aeabi_uldivmod>
 800847c:	4603      	mov	r3, r0
 800847e:	460c      	mov	r4, r1
 8008480:	461a      	mov	r2, r3
 8008482:	4b47      	ldr	r3, [pc, #284]	; (80085a0 <UART_SetConfig+0x384>)
 8008484:	fba3 2302 	umull	r2, r3, r3, r2
 8008488:	095b      	lsrs	r3, r3, #5
 800848a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	461d      	mov	r5, r3
 8008492:	f04f 0600 	mov.w	r6, #0
 8008496:	46a9      	mov	r9, r5
 8008498:	46b2      	mov	sl, r6
 800849a:	eb19 0309 	adds.w	r3, r9, r9
 800849e:	eb4a 040a 	adc.w	r4, sl, sl
 80084a2:	4699      	mov	r9, r3
 80084a4:	46a2      	mov	sl, r4
 80084a6:	eb19 0905 	adds.w	r9, r9, r5
 80084aa:	eb4a 0a06 	adc.w	sl, sl, r6
 80084ae:	f04f 0100 	mov.w	r1, #0
 80084b2:	f04f 0200 	mov.w	r2, #0
 80084b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80084ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80084be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80084c2:	4689      	mov	r9, r1
 80084c4:	4692      	mov	sl, r2
 80084c6:	eb19 0005 	adds.w	r0, r9, r5
 80084ca:	eb4a 0106 	adc.w	r1, sl, r6
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	461d      	mov	r5, r3
 80084d4:	f04f 0600 	mov.w	r6, #0
 80084d8:	196b      	adds	r3, r5, r5
 80084da:	eb46 0406 	adc.w	r4, r6, r6
 80084de:	461a      	mov	r2, r3
 80084e0:	4623      	mov	r3, r4
 80084e2:	f7f8 fb31 	bl	8000b48 <__aeabi_uldivmod>
 80084e6:	4603      	mov	r3, r0
 80084e8:	460c      	mov	r4, r1
 80084ea:	461a      	mov	r2, r3
 80084ec:	4b2c      	ldr	r3, [pc, #176]	; (80085a0 <UART_SetConfig+0x384>)
 80084ee:	fba3 1302 	umull	r1, r3, r3, r2
 80084f2:	095b      	lsrs	r3, r3, #5
 80084f4:	2164      	movs	r1, #100	; 0x64
 80084f6:	fb01 f303 	mul.w	r3, r1, r3
 80084fa:	1ad3      	subs	r3, r2, r3
 80084fc:	00db      	lsls	r3, r3, #3
 80084fe:	3332      	adds	r3, #50	; 0x32
 8008500:	4a27      	ldr	r2, [pc, #156]	; (80085a0 <UART_SetConfig+0x384>)
 8008502:	fba2 2303 	umull	r2, r3, r2, r3
 8008506:	095b      	lsrs	r3, r3, #5
 8008508:	005b      	lsls	r3, r3, #1
 800850a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800850e:	4498      	add	r8, r3
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	461d      	mov	r5, r3
 8008514:	f04f 0600 	mov.w	r6, #0
 8008518:	46a9      	mov	r9, r5
 800851a:	46b2      	mov	sl, r6
 800851c:	eb19 0309 	adds.w	r3, r9, r9
 8008520:	eb4a 040a 	adc.w	r4, sl, sl
 8008524:	4699      	mov	r9, r3
 8008526:	46a2      	mov	sl, r4
 8008528:	eb19 0905 	adds.w	r9, r9, r5
 800852c:	eb4a 0a06 	adc.w	sl, sl, r6
 8008530:	f04f 0100 	mov.w	r1, #0
 8008534:	f04f 0200 	mov.w	r2, #0
 8008538:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800853c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008540:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008544:	4689      	mov	r9, r1
 8008546:	4692      	mov	sl, r2
 8008548:	eb19 0005 	adds.w	r0, r9, r5
 800854c:	eb4a 0106 	adc.w	r1, sl, r6
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	461d      	mov	r5, r3
 8008556:	f04f 0600 	mov.w	r6, #0
 800855a:	196b      	adds	r3, r5, r5
 800855c:	eb46 0406 	adc.w	r4, r6, r6
 8008560:	461a      	mov	r2, r3
 8008562:	4623      	mov	r3, r4
 8008564:	f7f8 faf0 	bl	8000b48 <__aeabi_uldivmod>
 8008568:	4603      	mov	r3, r0
 800856a:	460c      	mov	r4, r1
 800856c:	461a      	mov	r2, r3
 800856e:	4b0c      	ldr	r3, [pc, #48]	; (80085a0 <UART_SetConfig+0x384>)
 8008570:	fba3 1302 	umull	r1, r3, r3, r2
 8008574:	095b      	lsrs	r3, r3, #5
 8008576:	2164      	movs	r1, #100	; 0x64
 8008578:	fb01 f303 	mul.w	r3, r1, r3
 800857c:	1ad3      	subs	r3, r2, r3
 800857e:	00db      	lsls	r3, r3, #3
 8008580:	3332      	adds	r3, #50	; 0x32
 8008582:	4a07      	ldr	r2, [pc, #28]	; (80085a0 <UART_SetConfig+0x384>)
 8008584:	fba2 2303 	umull	r2, r3, r2, r3
 8008588:	095b      	lsrs	r3, r3, #5
 800858a:	f003 0207 	and.w	r2, r3, #7
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4442      	add	r2, r8
 8008594:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8008596:	e1b2      	b.n	80088fe <UART_SetConfig+0x6e2>
 8008598:	40011000 	.word	0x40011000
 800859c:	40011400 	.word	0x40011400
 80085a0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4ad7      	ldr	r2, [pc, #860]	; (8008908 <UART_SetConfig+0x6ec>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d005      	beq.n	80085ba <UART_SetConfig+0x39e>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4ad6      	ldr	r2, [pc, #856]	; (800890c <UART_SetConfig+0x6f0>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	f040 80d1 	bne.w	800875c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80085ba:	f7fe fc07 	bl	8006dcc <HAL_RCC_GetPCLK2Freq>
 80085be:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	469a      	mov	sl, r3
 80085c4:	f04f 0b00 	mov.w	fp, #0
 80085c8:	46d0      	mov	r8, sl
 80085ca:	46d9      	mov	r9, fp
 80085cc:	eb18 0308 	adds.w	r3, r8, r8
 80085d0:	eb49 0409 	adc.w	r4, r9, r9
 80085d4:	4698      	mov	r8, r3
 80085d6:	46a1      	mov	r9, r4
 80085d8:	eb18 080a 	adds.w	r8, r8, sl
 80085dc:	eb49 090b 	adc.w	r9, r9, fp
 80085e0:	f04f 0100 	mov.w	r1, #0
 80085e4:	f04f 0200 	mov.w	r2, #0
 80085e8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80085ec:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80085f0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80085f4:	4688      	mov	r8, r1
 80085f6:	4691      	mov	r9, r2
 80085f8:	eb1a 0508 	adds.w	r5, sl, r8
 80085fc:	eb4b 0609 	adc.w	r6, fp, r9
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	4619      	mov	r1, r3
 8008606:	f04f 0200 	mov.w	r2, #0
 800860a:	f04f 0300 	mov.w	r3, #0
 800860e:	f04f 0400 	mov.w	r4, #0
 8008612:	0094      	lsls	r4, r2, #2
 8008614:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008618:	008b      	lsls	r3, r1, #2
 800861a:	461a      	mov	r2, r3
 800861c:	4623      	mov	r3, r4
 800861e:	4628      	mov	r0, r5
 8008620:	4631      	mov	r1, r6
 8008622:	f7f8 fa91 	bl	8000b48 <__aeabi_uldivmod>
 8008626:	4603      	mov	r3, r0
 8008628:	460c      	mov	r4, r1
 800862a:	461a      	mov	r2, r3
 800862c:	4bb8      	ldr	r3, [pc, #736]	; (8008910 <UART_SetConfig+0x6f4>)
 800862e:	fba3 2302 	umull	r2, r3, r3, r2
 8008632:	095b      	lsrs	r3, r3, #5
 8008634:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008638:	68bb      	ldr	r3, [r7, #8]
 800863a:	469b      	mov	fp, r3
 800863c:	f04f 0c00 	mov.w	ip, #0
 8008640:	46d9      	mov	r9, fp
 8008642:	46e2      	mov	sl, ip
 8008644:	eb19 0309 	adds.w	r3, r9, r9
 8008648:	eb4a 040a 	adc.w	r4, sl, sl
 800864c:	4699      	mov	r9, r3
 800864e:	46a2      	mov	sl, r4
 8008650:	eb19 090b 	adds.w	r9, r9, fp
 8008654:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008658:	f04f 0100 	mov.w	r1, #0
 800865c:	f04f 0200 	mov.w	r2, #0
 8008660:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008664:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008668:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800866c:	4689      	mov	r9, r1
 800866e:	4692      	mov	sl, r2
 8008670:	eb1b 0509 	adds.w	r5, fp, r9
 8008674:	eb4c 060a 	adc.w	r6, ip, sl
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	4619      	mov	r1, r3
 800867e:	f04f 0200 	mov.w	r2, #0
 8008682:	f04f 0300 	mov.w	r3, #0
 8008686:	f04f 0400 	mov.w	r4, #0
 800868a:	0094      	lsls	r4, r2, #2
 800868c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008690:	008b      	lsls	r3, r1, #2
 8008692:	461a      	mov	r2, r3
 8008694:	4623      	mov	r3, r4
 8008696:	4628      	mov	r0, r5
 8008698:	4631      	mov	r1, r6
 800869a:	f7f8 fa55 	bl	8000b48 <__aeabi_uldivmod>
 800869e:	4603      	mov	r3, r0
 80086a0:	460c      	mov	r4, r1
 80086a2:	461a      	mov	r2, r3
 80086a4:	4b9a      	ldr	r3, [pc, #616]	; (8008910 <UART_SetConfig+0x6f4>)
 80086a6:	fba3 1302 	umull	r1, r3, r3, r2
 80086aa:	095b      	lsrs	r3, r3, #5
 80086ac:	2164      	movs	r1, #100	; 0x64
 80086ae:	fb01 f303 	mul.w	r3, r1, r3
 80086b2:	1ad3      	subs	r3, r2, r3
 80086b4:	011b      	lsls	r3, r3, #4
 80086b6:	3332      	adds	r3, #50	; 0x32
 80086b8:	4a95      	ldr	r2, [pc, #596]	; (8008910 <UART_SetConfig+0x6f4>)
 80086ba:	fba2 2303 	umull	r2, r3, r2, r3
 80086be:	095b      	lsrs	r3, r3, #5
 80086c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80086c4:	4498      	add	r8, r3
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	469b      	mov	fp, r3
 80086ca:	f04f 0c00 	mov.w	ip, #0
 80086ce:	46d9      	mov	r9, fp
 80086d0:	46e2      	mov	sl, ip
 80086d2:	eb19 0309 	adds.w	r3, r9, r9
 80086d6:	eb4a 040a 	adc.w	r4, sl, sl
 80086da:	4699      	mov	r9, r3
 80086dc:	46a2      	mov	sl, r4
 80086de:	eb19 090b 	adds.w	r9, r9, fp
 80086e2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80086e6:	f04f 0100 	mov.w	r1, #0
 80086ea:	f04f 0200 	mov.w	r2, #0
 80086ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80086f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80086fa:	4689      	mov	r9, r1
 80086fc:	4692      	mov	sl, r2
 80086fe:	eb1b 0509 	adds.w	r5, fp, r9
 8008702:	eb4c 060a 	adc.w	r6, ip, sl
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	4619      	mov	r1, r3
 800870c:	f04f 0200 	mov.w	r2, #0
 8008710:	f04f 0300 	mov.w	r3, #0
 8008714:	f04f 0400 	mov.w	r4, #0
 8008718:	0094      	lsls	r4, r2, #2
 800871a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800871e:	008b      	lsls	r3, r1, #2
 8008720:	461a      	mov	r2, r3
 8008722:	4623      	mov	r3, r4
 8008724:	4628      	mov	r0, r5
 8008726:	4631      	mov	r1, r6
 8008728:	f7f8 fa0e 	bl	8000b48 <__aeabi_uldivmod>
 800872c:	4603      	mov	r3, r0
 800872e:	460c      	mov	r4, r1
 8008730:	461a      	mov	r2, r3
 8008732:	4b77      	ldr	r3, [pc, #476]	; (8008910 <UART_SetConfig+0x6f4>)
 8008734:	fba3 1302 	umull	r1, r3, r3, r2
 8008738:	095b      	lsrs	r3, r3, #5
 800873a:	2164      	movs	r1, #100	; 0x64
 800873c:	fb01 f303 	mul.w	r3, r1, r3
 8008740:	1ad3      	subs	r3, r2, r3
 8008742:	011b      	lsls	r3, r3, #4
 8008744:	3332      	adds	r3, #50	; 0x32
 8008746:	4a72      	ldr	r2, [pc, #456]	; (8008910 <UART_SetConfig+0x6f4>)
 8008748:	fba2 2303 	umull	r2, r3, r2, r3
 800874c:	095b      	lsrs	r3, r3, #5
 800874e:	f003 020f 	and.w	r2, r3, #15
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4442      	add	r2, r8
 8008758:	609a      	str	r2, [r3, #8]
 800875a:	e0d0      	b.n	80088fe <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800875c:	f7fe fb22 	bl	8006da4 <HAL_RCC_GetPCLK1Freq>
 8008760:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	469a      	mov	sl, r3
 8008766:	f04f 0b00 	mov.w	fp, #0
 800876a:	46d0      	mov	r8, sl
 800876c:	46d9      	mov	r9, fp
 800876e:	eb18 0308 	adds.w	r3, r8, r8
 8008772:	eb49 0409 	adc.w	r4, r9, r9
 8008776:	4698      	mov	r8, r3
 8008778:	46a1      	mov	r9, r4
 800877a:	eb18 080a 	adds.w	r8, r8, sl
 800877e:	eb49 090b 	adc.w	r9, r9, fp
 8008782:	f04f 0100 	mov.w	r1, #0
 8008786:	f04f 0200 	mov.w	r2, #0
 800878a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800878e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008792:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008796:	4688      	mov	r8, r1
 8008798:	4691      	mov	r9, r2
 800879a:	eb1a 0508 	adds.w	r5, sl, r8
 800879e:	eb4b 0609 	adc.w	r6, fp, r9
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	4619      	mov	r1, r3
 80087a8:	f04f 0200 	mov.w	r2, #0
 80087ac:	f04f 0300 	mov.w	r3, #0
 80087b0:	f04f 0400 	mov.w	r4, #0
 80087b4:	0094      	lsls	r4, r2, #2
 80087b6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80087ba:	008b      	lsls	r3, r1, #2
 80087bc:	461a      	mov	r2, r3
 80087be:	4623      	mov	r3, r4
 80087c0:	4628      	mov	r0, r5
 80087c2:	4631      	mov	r1, r6
 80087c4:	f7f8 f9c0 	bl	8000b48 <__aeabi_uldivmod>
 80087c8:	4603      	mov	r3, r0
 80087ca:	460c      	mov	r4, r1
 80087cc:	461a      	mov	r2, r3
 80087ce:	4b50      	ldr	r3, [pc, #320]	; (8008910 <UART_SetConfig+0x6f4>)
 80087d0:	fba3 2302 	umull	r2, r3, r3, r2
 80087d4:	095b      	lsrs	r3, r3, #5
 80087d6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	469b      	mov	fp, r3
 80087de:	f04f 0c00 	mov.w	ip, #0
 80087e2:	46d9      	mov	r9, fp
 80087e4:	46e2      	mov	sl, ip
 80087e6:	eb19 0309 	adds.w	r3, r9, r9
 80087ea:	eb4a 040a 	adc.w	r4, sl, sl
 80087ee:	4699      	mov	r9, r3
 80087f0:	46a2      	mov	sl, r4
 80087f2:	eb19 090b 	adds.w	r9, r9, fp
 80087f6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80087fa:	f04f 0100 	mov.w	r1, #0
 80087fe:	f04f 0200 	mov.w	r2, #0
 8008802:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008806:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800880a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800880e:	4689      	mov	r9, r1
 8008810:	4692      	mov	sl, r2
 8008812:	eb1b 0509 	adds.w	r5, fp, r9
 8008816:	eb4c 060a 	adc.w	r6, ip, sl
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	4619      	mov	r1, r3
 8008820:	f04f 0200 	mov.w	r2, #0
 8008824:	f04f 0300 	mov.w	r3, #0
 8008828:	f04f 0400 	mov.w	r4, #0
 800882c:	0094      	lsls	r4, r2, #2
 800882e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008832:	008b      	lsls	r3, r1, #2
 8008834:	461a      	mov	r2, r3
 8008836:	4623      	mov	r3, r4
 8008838:	4628      	mov	r0, r5
 800883a:	4631      	mov	r1, r6
 800883c:	f7f8 f984 	bl	8000b48 <__aeabi_uldivmod>
 8008840:	4603      	mov	r3, r0
 8008842:	460c      	mov	r4, r1
 8008844:	461a      	mov	r2, r3
 8008846:	4b32      	ldr	r3, [pc, #200]	; (8008910 <UART_SetConfig+0x6f4>)
 8008848:	fba3 1302 	umull	r1, r3, r3, r2
 800884c:	095b      	lsrs	r3, r3, #5
 800884e:	2164      	movs	r1, #100	; 0x64
 8008850:	fb01 f303 	mul.w	r3, r1, r3
 8008854:	1ad3      	subs	r3, r2, r3
 8008856:	011b      	lsls	r3, r3, #4
 8008858:	3332      	adds	r3, #50	; 0x32
 800885a:	4a2d      	ldr	r2, [pc, #180]	; (8008910 <UART_SetConfig+0x6f4>)
 800885c:	fba2 2303 	umull	r2, r3, r2, r3
 8008860:	095b      	lsrs	r3, r3, #5
 8008862:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008866:	4498      	add	r8, r3
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	469b      	mov	fp, r3
 800886c:	f04f 0c00 	mov.w	ip, #0
 8008870:	46d9      	mov	r9, fp
 8008872:	46e2      	mov	sl, ip
 8008874:	eb19 0309 	adds.w	r3, r9, r9
 8008878:	eb4a 040a 	adc.w	r4, sl, sl
 800887c:	4699      	mov	r9, r3
 800887e:	46a2      	mov	sl, r4
 8008880:	eb19 090b 	adds.w	r9, r9, fp
 8008884:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008888:	f04f 0100 	mov.w	r1, #0
 800888c:	f04f 0200 	mov.w	r2, #0
 8008890:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008894:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008898:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800889c:	4689      	mov	r9, r1
 800889e:	4692      	mov	sl, r2
 80088a0:	eb1b 0509 	adds.w	r5, fp, r9
 80088a4:	eb4c 060a 	adc.w	r6, ip, sl
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	4619      	mov	r1, r3
 80088ae:	f04f 0200 	mov.w	r2, #0
 80088b2:	f04f 0300 	mov.w	r3, #0
 80088b6:	f04f 0400 	mov.w	r4, #0
 80088ba:	0094      	lsls	r4, r2, #2
 80088bc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80088c0:	008b      	lsls	r3, r1, #2
 80088c2:	461a      	mov	r2, r3
 80088c4:	4623      	mov	r3, r4
 80088c6:	4628      	mov	r0, r5
 80088c8:	4631      	mov	r1, r6
 80088ca:	f7f8 f93d 	bl	8000b48 <__aeabi_uldivmod>
 80088ce:	4603      	mov	r3, r0
 80088d0:	460c      	mov	r4, r1
 80088d2:	461a      	mov	r2, r3
 80088d4:	4b0e      	ldr	r3, [pc, #56]	; (8008910 <UART_SetConfig+0x6f4>)
 80088d6:	fba3 1302 	umull	r1, r3, r3, r2
 80088da:	095b      	lsrs	r3, r3, #5
 80088dc:	2164      	movs	r1, #100	; 0x64
 80088de:	fb01 f303 	mul.w	r3, r1, r3
 80088e2:	1ad3      	subs	r3, r2, r3
 80088e4:	011b      	lsls	r3, r3, #4
 80088e6:	3332      	adds	r3, #50	; 0x32
 80088e8:	4a09      	ldr	r2, [pc, #36]	; (8008910 <UART_SetConfig+0x6f4>)
 80088ea:	fba2 2303 	umull	r2, r3, r2, r3
 80088ee:	095b      	lsrs	r3, r3, #5
 80088f0:	f003 020f 	and.w	r2, r3, #15
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4442      	add	r2, r8
 80088fa:	609a      	str	r2, [r3, #8]
}
 80088fc:	e7ff      	b.n	80088fe <UART_SetConfig+0x6e2>
 80088fe:	bf00      	nop
 8008900:	3714      	adds	r7, #20
 8008902:	46bd      	mov	sp, r7
 8008904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008908:	40011000 	.word	0x40011000
 800890c:	40011400 	.word	0x40011400
 8008910:	51eb851f 	.word	0x51eb851f

08008914 <u8g2_DrawHXBMP>:




void u8g2_DrawHXBMP(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b086      	sub	sp, #24
 8008918:	af02      	add	r7, sp, #8
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	4608      	mov	r0, r1
 800891e:	4611      	mov	r1, r2
 8008920:	461a      	mov	r2, r3
 8008922:	4603      	mov	r3, r0
 8008924:	70fb      	strb	r3, [r7, #3]
 8008926:	460b      	mov	r3, r1
 8008928:	70bb      	strb	r3, [r7, #2]
 800892a:	4613      	mov	r3, r2
 800892c:	707b      	strb	r3, [r7, #1]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8008934:	73bb      	strb	r3, [r7, #14]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8008936:	7bbb      	ldrb	r3, [r7, #14]
 8008938:	2b00      	cmp	r3, #0
 800893a:	bf0c      	ite	eq
 800893c:	2301      	moveq	r3, #1
 800893e:	2300      	movne	r3, #0
 8008940:	b2db      	uxtb	r3, r3
 8008942:	737b      	strb	r3, [r7, #13]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8008944:	78fa      	ldrb	r2, [r7, #3]
 8008946:	787b      	ldrb	r3, [r7, #1]
 8008948:	4413      	add	r3, r2
 800894a:	b2d8      	uxtb	r0, r3
 800894c:	78bb      	ldrb	r3, [r7, #2]
 800894e:	3301      	adds	r3, #1
 8008950:	b2db      	uxtb	r3, r3
 8008952:	78ba      	ldrb	r2, [r7, #2]
 8008954:	78f9      	ldrb	r1, [r7, #3]
 8008956:	9300      	str	r3, [sp, #0]
 8008958:	4603      	mov	r3, r0
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f001 f891 	bl	8009a82 <u8g2_IsIntersection>
 8008960:	4603      	mov	r3, r0
 8008962:	2b00      	cmp	r3, #0
 8008964:	d040      	beq.n	80089e8 <u8g2_DrawHXBMP+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 8008966:	2301      	movs	r3, #1
 8008968:	73fb      	strb	r3, [r7, #15]
  while(len > 0)
 800896a:	e035      	b.n	80089d8 <u8g2_DrawHXBMP+0xc4>
  {
    if( u8x8_pgm_read(b) & mask ) {
 800896c:	69bb      	ldr	r3, [r7, #24]
 800896e:	781a      	ldrb	r2, [r3, #0]
 8008970:	7bfb      	ldrb	r3, [r7, #15]
 8008972:	4013      	ands	r3, r2
 8008974:	b2db      	uxtb	r3, r3
 8008976:	2b00      	cmp	r3, #0
 8008978:	d00c      	beq.n	8008994 <u8g2_DrawHXBMP+0x80>
      u8g2->draw_color = color;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	7bba      	ldrb	r2, [r7, #14]
 800897e:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8008982:	78ba      	ldrb	r2, [r7, #2]
 8008984:	78f9      	ldrb	r1, [r7, #3]
 8008986:	2300      	movs	r3, #0
 8008988:	9300      	str	r3, [sp, #0]
 800898a:	2301      	movs	r3, #1
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 ffc2 	bl	8009916 <u8g2_DrawHVLine>
 8008992:	e010      	b.n	80089b6 <u8g2_DrawHXBMP+0xa2>
    } else if( u8g2->bitmap_transparency == 0 ) {
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800899a:	2b00      	cmp	r3, #0
 800899c:	d10b      	bne.n	80089b6 <u8g2_DrawHXBMP+0xa2>
      u8g2->draw_color = ncolor;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	7b7a      	ldrb	r2, [r7, #13]
 80089a2:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 80089a6:	78ba      	ldrb	r2, [r7, #2]
 80089a8:	78f9      	ldrb	r1, [r7, #3]
 80089aa:	2300      	movs	r3, #0
 80089ac:	9300      	str	r3, [sp, #0]
 80089ae:	2301      	movs	r3, #1
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f000 ffb0 	bl	8009916 <u8g2_DrawHVLine>
    }
   
    x++;
 80089b6:	78fb      	ldrb	r3, [r7, #3]
 80089b8:	3301      	adds	r3, #1
 80089ba:	70fb      	strb	r3, [r7, #3]
    mask <<= 1;
 80089bc:	7bfb      	ldrb	r3, [r7, #15]
 80089be:	005b      	lsls	r3, r3, #1
 80089c0:	73fb      	strb	r3, [r7, #15]
    if ( mask == 0 )
 80089c2:	7bfb      	ldrb	r3, [r7, #15]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d104      	bne.n	80089d2 <u8g2_DrawHXBMP+0xbe>
    {
      mask = 1;
 80089c8:	2301      	movs	r3, #1
 80089ca:	73fb      	strb	r3, [r7, #15]
      b++;
 80089cc:	69bb      	ldr	r3, [r7, #24]
 80089ce:	3301      	adds	r3, #1
 80089d0:	61bb      	str	r3, [r7, #24]
    }
    len--;
 80089d2:	787b      	ldrb	r3, [r7, #1]
 80089d4:	3b01      	subs	r3, #1
 80089d6:	707b      	strb	r3, [r7, #1]
  while(len > 0)
 80089d8:	787b      	ldrb	r3, [r7, #1]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d1c6      	bne.n	800896c <u8g2_DrawHXBMP+0x58>
  }
  u8g2->draw_color = color;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	7bba      	ldrb	r2, [r7, #14]
 80089e2:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 80089e6:	e000      	b.n	80089ea <u8g2_DrawHXBMP+0xd6>
    return;
 80089e8:	bf00      	nop
}
 80089ea:	3710      	adds	r7, #16
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <u8g2_DrawXBMP>:


void u8g2_DrawXBMP(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b086      	sub	sp, #24
 80089f4:	af02      	add	r7, sp, #8
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	4608      	mov	r0, r1
 80089fa:	4611      	mov	r1, r2
 80089fc:	461a      	mov	r2, r3
 80089fe:	4603      	mov	r3, r0
 8008a00:	70fb      	strb	r3, [r7, #3]
 8008a02:	460b      	mov	r3, r1
 8008a04:	70bb      	strb	r3, [r7, #2]
 8008a06:	4613      	mov	r3, r2
 8008a08:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t blen;
  blen = w;
 8008a0a:	787b      	ldrb	r3, [r7, #1]
 8008a0c:	73fb      	strb	r3, [r7, #15]
  blen += 7;
 8008a0e:	7bfb      	ldrb	r3, [r7, #15]
 8008a10:	3307      	adds	r3, #7
 8008a12:	73fb      	strb	r3, [r7, #15]
  blen >>= 3;
 8008a14:	7bfb      	ldrb	r3, [r7, #15]
 8008a16:	08db      	lsrs	r3, r3, #3
 8008a18:	73fb      	strb	r3, [r7, #15]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8008a1a:	78fa      	ldrb	r2, [r7, #3]
 8008a1c:	787b      	ldrb	r3, [r7, #1]
 8008a1e:	4413      	add	r3, r2
 8008a20:	b2d8      	uxtb	r0, r3
 8008a22:	78ba      	ldrb	r2, [r7, #2]
 8008a24:	7e3b      	ldrb	r3, [r7, #24]
 8008a26:	4413      	add	r3, r2
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	78ba      	ldrb	r2, [r7, #2]
 8008a2c:	78f9      	ldrb	r1, [r7, #3]
 8008a2e:	9300      	str	r3, [sp, #0]
 8008a30:	4603      	mov	r3, r0
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f001 f825 	bl	8009a82 <u8g2_IsIntersection>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d017      	beq.n	8008a6e <u8g2_DrawXBMP+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8008a3e:	e012      	b.n	8008a66 <u8g2_DrawXBMP+0x76>
  {
    u8g2_DrawHXBMP(u8g2, x, y, w, bitmap);
 8008a40:	7878      	ldrb	r0, [r7, #1]
 8008a42:	78ba      	ldrb	r2, [r7, #2]
 8008a44:	78f9      	ldrb	r1, [r7, #3]
 8008a46:	69fb      	ldr	r3, [r7, #28]
 8008a48:	9300      	str	r3, [sp, #0]
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f7ff ff61 	bl	8008914 <u8g2_DrawHXBMP>
    bitmap += blen;
 8008a52:	7bfb      	ldrb	r3, [r7, #15]
 8008a54:	69fa      	ldr	r2, [r7, #28]
 8008a56:	4413      	add	r3, r2
 8008a58:	61fb      	str	r3, [r7, #28]
    y++;
 8008a5a:	78bb      	ldrb	r3, [r7, #2]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	70bb      	strb	r3, [r7, #2]
    h--;
 8008a60:	7e3b      	ldrb	r3, [r7, #24]
 8008a62:	3b01      	subs	r3, #1
 8008a64:	763b      	strb	r3, [r7, #24]
  while( h > 0 )
 8008a66:	7e3b      	ldrb	r3, [r7, #24]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d1e9      	bne.n	8008a40 <u8g2_DrawXBMP+0x50>
 8008a6c:	e000      	b.n	8008a70 <u8g2_DrawXBMP+0x80>
    return;
 8008a6e:	bf00      	nop
  }
}
 8008a70:	3710      	adds	r7, #16
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}

08008a76 <u8g2_DrawBox>:
/*
  draw a filled box
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8008a76:	b580      	push	{r7, lr}
 8008a78:	b084      	sub	sp, #16
 8008a7a:	af02      	add	r7, sp, #8
 8008a7c:	6078      	str	r0, [r7, #4]
 8008a7e:	4608      	mov	r0, r1
 8008a80:	4611      	mov	r1, r2
 8008a82:	461a      	mov	r2, r3
 8008a84:	4603      	mov	r3, r0
 8008a86:	70fb      	strb	r3, [r7, #3]
 8008a88:	460b      	mov	r3, r1
 8008a8a:	70bb      	strb	r3, [r7, #2]
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	707b      	strb	r3, [r7, #1]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8008a90:	78fa      	ldrb	r2, [r7, #3]
 8008a92:	787b      	ldrb	r3, [r7, #1]
 8008a94:	4413      	add	r3, r2
 8008a96:	b2d8      	uxtb	r0, r3
 8008a98:	78ba      	ldrb	r2, [r7, #2]
 8008a9a:	7c3b      	ldrb	r3, [r7, #16]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	b2db      	uxtb	r3, r3
 8008aa0:	78ba      	ldrb	r2, [r7, #2]
 8008aa2:	78f9      	ldrb	r1, [r7, #3]
 8008aa4:	9300      	str	r3, [sp, #0]
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f000 ffea 	bl	8009a82 <u8g2_IsIntersection>
 8008aae:	4603      	mov	r3, r0
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d013      	beq.n	8008adc <u8g2_DrawBox+0x66>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  while( h != 0 )
 8008ab4:	e00e      	b.n	8008ad4 <u8g2_DrawBox+0x5e>
  { 
    u8g2_DrawHVLine(u8g2, x, y, w, 0);
 8008ab6:	7878      	ldrb	r0, [r7, #1]
 8008ab8:	78ba      	ldrb	r2, [r7, #2]
 8008aba:	78f9      	ldrb	r1, [r7, #3]
 8008abc:	2300      	movs	r3, #0
 8008abe:	9300      	str	r3, [sp, #0]
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 ff27 	bl	8009916 <u8g2_DrawHVLine>
    y++;    
 8008ac8:	78bb      	ldrb	r3, [r7, #2]
 8008aca:	3301      	adds	r3, #1
 8008acc:	70bb      	strb	r3, [r7, #2]
    h--;
 8008ace:	7c3b      	ldrb	r3, [r7, #16]
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	743b      	strb	r3, [r7, #16]
  while( h != 0 )
 8008ad4:	7c3b      	ldrb	r3, [r7, #16]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d1ed      	bne.n	8008ab6 <u8g2_DrawBox+0x40>
 8008ada:	e000      	b.n	8008ade <u8g2_DrawBox+0x68>
    return;
 8008adc:	bf00      	nop
  }
}
 8008ade:	3708      	adds	r7, #8
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}

08008ae4 <u8g2_ClearBuffer>:
#include <string.h>
#include "../u8g2/u8g2.h"

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	7c1b      	ldrb	r3, [r3, #16]
 8008af2:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008afa:	461a      	mov	r2, r3
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	fb02 f303 	mul.w	r3, r2, r3
 8008b02:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	00db      	lsls	r3, r3, #3
 8008b08:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b0e:	68fa      	ldr	r2, [r7, #12]
 8008b10:	2100      	movs	r1, #0
 8008b12:	4618      	mov	r0, r3
 8008b14:	f003 feeb 	bl	800c8ee <memset>
}
 8008b18:	bf00      	nop
 8008b1a:	3710      	adds	r7, #16
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}

08008b20 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b086      	sub	sp, #24
 8008b24:	af02      	add	r7, sp, #8
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	460b      	mov	r3, r1
 8008b2a:	70fb      	strb	r3, [r7, #3]
 8008b2c:	4613      	mov	r3, r2
 8008b2e:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	7c1b      	ldrb	r3, [r3, #16]
 8008b36:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8008b38:	78fb      	ldrb	r3, [r7, #3]
 8008b3a:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b40:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8008b42:	7bfb      	ldrb	r3, [r7, #15]
 8008b44:	b29b      	uxth	r3, r3
 8008b46:	89ba      	ldrh	r2, [r7, #12]
 8008b48:	fb12 f303 	smulbb	r3, r2, r3
 8008b4c:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8008b4e:	89bb      	ldrh	r3, [r7, #12]
 8008b50:	00db      	lsls	r3, r3, #3
 8008b52:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8008b54:	89bb      	ldrh	r3, [r7, #12]
 8008b56:	68ba      	ldr	r2, [r7, #8]
 8008b58:	4413      	add	r3, r2
 8008b5a:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8008b5c:	7bf9      	ldrb	r1, [r7, #15]
 8008b5e:	78ba      	ldrb	r2, [r7, #2]
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	9300      	str	r3, [sp, #0]
 8008b64:	460b      	mov	r3, r1
 8008b66:	2100      	movs	r1, #0
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f001 fd00 	bl	800a56e <u8x8_DrawTile>
}
 8008b6e:	bf00      	nop
 8008b70:	3710      	adds	r7, #16
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8008b76:	b580      	push	{r7, lr}
 8008b78:	b084      	sub	sp, #16
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b88:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b90:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	7c5b      	ldrb	r3, [r3, #17]
 8008b98:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8008b9a:	7bba      	ldrb	r2, [r7, #14]
 8008b9c:	7bfb      	ldrb	r3, [r7, #15]
 8008b9e:	4619      	mov	r1, r3
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f7ff ffbd 	bl	8008b20 <u8g2_send_tile_row>
    src_row++;
 8008ba6:	7bfb      	ldrb	r3, [r7, #15]
 8008ba8:	3301      	adds	r3, #1
 8008baa:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8008bac:	7bbb      	ldrb	r3, [r7, #14]
 8008bae:	3301      	adds	r3, #1
 8008bb0:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8008bb2:	7bfa      	ldrb	r2, [r7, #15]
 8008bb4:	7b7b      	ldrb	r3, [r7, #13]
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d203      	bcs.n	8008bc2 <u8g2_send_buffer+0x4c>
 8008bba:	7bba      	ldrb	r2, [r7, #14]
 8008bbc:	7b3b      	ldrb	r3, [r7, #12]
 8008bbe:	429a      	cmp	r2, r3
 8008bc0:	d3eb      	bcc.n	8008b9a <u8g2_send_buffer+0x24>
}
 8008bc2:	bf00      	nop
 8008bc4:	3710      	adds	r7, #16
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}

08008bca <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b082      	sub	sp, #8
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f7ff ffcf 	bl	8008b76 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f001 fd19 	bl	800a610 <u8x8_RefreshDisplay>
}
 8008bde:	bf00      	nop
 8008be0:	3708      	adds	r7, #8
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b082      	sub	sp, #8
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
 8008bee:	460b      	mov	r3, r1
 8008bf0:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	78fa      	ldrb	r2, [r7, #3]
 8008bf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  u8g2->cb->update_dimension(u8g2);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c08:	685b      	ldr	r3, [r3, #4]
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	4798      	blx	r3
}
 8008c0e:	bf00      	nop
 8008c10:	3708      	adds	r7, #8
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b082      	sub	sp, #8
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d002      	beq.n	8008c2e <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f7ff ff5b 	bl	8008ae4 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8008c2e:	2100      	movs	r1, #0
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f7ff ffd8 	bl	8008be6 <u8g2_SetBufferCurrTileRow>
}
 8008c36:	bf00      	nop
 8008c38:	3708      	adds	r7, #8
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}

08008c3e <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8008c3e:	b580      	push	{r7, lr}
 8008c40:	b084      	sub	sp, #16
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f7ff ff95 	bl	8008b76 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c52:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 8008c5a:	7bfb      	ldrb	r3, [r7, #15]
 8008c5c:	4413      	add	r3, r2
 8008c5e:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	7c5b      	ldrb	r3, [r3, #17]
 8008c66:	7bfa      	ldrb	r2, [r7, #15]
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d304      	bcc.n	8008c76 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f001 fccf 	bl	800a610 <u8x8_RefreshDisplay>
    return 0;
 8008c72:	2300      	movs	r3, #0
 8008c74:	e00d      	b.n	8008c92 <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d002      	beq.n	8008c86 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f7ff ff2f 	bl	8008ae4 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8008c86:	7bfb      	ldrb	r3, [r7, #15]
 8008c88:	4619      	mov	r1, r3
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f7ff ffab 	bl	8008be6 <u8g2_SetBufferCurrTileRow>
  return 1;
 8008c90:	2301      	movs	r3, #1
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3710      	adds	r7, #16
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}

08008c9a <u8g2_ClearDisplay>:
#include "../u8g2/u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8008c9a:	b580      	push	{r7, lr}
 8008c9c:	b082      	sub	sp, #8
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f7ff ffb7 	bl	8008c16 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f7ff ffc8 	bl	8008c3e <u8g2_NextPage>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d1f9      	bne.n	8008ca8 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 8008cb4:	2100      	movs	r1, #0
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f7ff ff95 	bl	8008be6 <u8g2_SetBufferCurrTileRow>
}
 8008cbc:	bf00      	nop
 8008cbe:	3708      	adds	r7, #8
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <u8g2_m_32_8_f>:
  static uint8_t buf[512];
  *page_cnt = 2;
  return buf;
}
uint8_t *u8g2_m_32_8_f(uint8_t *page_cnt)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b083      	sub	sp, #12
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  static uint8_t buf[2048];
  *page_cnt = 8;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2208      	movs	r2, #8
 8008cd0:	701a      	strb	r2, [r3, #0]
  return buf;
 8008cd2:	4b03      	ldr	r3, [pc, #12]	; (8008ce0 <u8g2_m_32_8_f+0x1c>)
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	370c      	adds	r7, #12
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr
 8008ce0:	20001280 	.word	0x20001280

08008ce4 <u8g2_Setup_ssd1322_nhd_256x64_f>:
  buf = u8g2_m_32_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1322 f */
void u8g2_Setup_ssd1322_nhd_256x64_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b088      	sub	sp, #32
 8008ce8:	af02      	add	r7, sp, #8
 8008cea:	60f8      	str	r0, [r7, #12]
 8008cec:	60b9      	str	r1, [r7, #8]
 8008cee:	607a      	str	r2, [r7, #4]
 8008cf0:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1322_nhd_256x64, u8x8_cad_011, byte_cb, gpio_and_delay_cb);
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	4a0b      	ldr	r2, [pc, #44]	; (8008d28 <u8g2_Setup_ssd1322_nhd_256x64_f+0x44>)
 8008cfa:	490c      	ldr	r1, [pc, #48]	; (8008d2c <u8g2_Setup_ssd1322_nhd_256x64_f+0x48>)
 8008cfc:	68f8      	ldr	r0, [r7, #12]
 8008cfe:	f001 fce9 	bl	800a6d4 <u8x8_Setup>
  buf = u8g2_m_32_8_f(&tile_buf_height);
 8008d02:	f107 0313 	add.w	r3, r7, #19
 8008d06:	4618      	mov	r0, r3
 8008d08:	f7ff ffdc 	bl	8008cc4 <u8g2_m_32_8_f>
 8008d0c:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8008d0e:	7cfa      	ldrb	r2, [r7, #19]
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	9300      	str	r3, [sp, #0]
 8008d14:	4b06      	ldr	r3, [pc, #24]	; (8008d30 <u8g2_Setup_ssd1322_nhd_256x64_f+0x4c>)
 8008d16:	6979      	ldr	r1, [r7, #20]
 8008d18:	68f8      	ldr	r0, [r7, #12]
 8008d1a:	f000 ff9b 	bl	8009c54 <u8g2_SetupBuffer>
}
 8008d1e:	bf00      	nop
 8008d20:	3718      	adds	r7, #24
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}
 8008d26:	bf00      	nop
 8008d28:	0800a1d9 	.word	0x0800a1d9
 8008d2c:	0800a435 	.word	0x0800a435
 8008d30:	08009ad9 	.word	0x08009ad9

08008d34 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b083      	sub	sp, #12
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	460b      	mov	r3, r1
 8008d3e:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8008d40:	78fb      	ldrb	r3, [r7, #3]
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	4413      	add	r3, r2
 8008d46:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	781b      	ldrb	r3, [r3, #0]
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	370c      	adds	r7, #12
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b085      	sub	sp, #20
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
 8008d60:	460b      	mov	r3, r1
 8008d62:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8008d64:	78fb      	ldrb	r3, [r7, #3]
 8008d66:	687a      	ldr	r2, [r7, #4]
 8008d68:	4413      	add	r3, r2
 8008d6a:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	781b      	ldrb	r3, [r3, #0]
 8008d70:	81fb      	strh	r3, [r7, #14]
    font++;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	3301      	adds	r3, #1
 8008d76:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8008d78:	89fb      	ldrh	r3, [r7, #14]
 8008d7a:	021b      	lsls	r3, r3, #8
 8008d7c:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	781b      	ldrb	r3, [r3, #0]
 8008d82:	b29a      	uxth	r2, r3
 8008d84:	89fb      	ldrh	r3, [r7, #14]
 8008d86:	4413      	add	r3, r2
 8008d88:	81fb      	strh	r3, [r7, #14]
    return pos;
 8008d8a:	89fb      	ldrh	r3, [r7, #14]
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3714      	adds	r7, #20
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr

08008d98 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8008da2:	2100      	movs	r1, #0
 8008da4:	6838      	ldr	r0, [r7, #0]
 8008da6:	f7ff ffc5 	bl	8008d34 <u8g2_font_get_byte>
 8008daa:	4603      	mov	r3, r0
 8008dac:	461a      	mov	r2, r3
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8008db2:	2101      	movs	r1, #1
 8008db4:	6838      	ldr	r0, [r7, #0]
 8008db6:	f7ff ffbd 	bl	8008d34 <u8g2_font_get_byte>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8008dc2:	2102      	movs	r1, #2
 8008dc4:	6838      	ldr	r0, [r7, #0]
 8008dc6:	f7ff ffb5 	bl	8008d34 <u8g2_font_get_byte>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	461a      	mov	r2, r3
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8008dd2:	2103      	movs	r1, #3
 8008dd4:	6838      	ldr	r0, [r7, #0]
 8008dd6:	f7ff ffad 	bl	8008d34 <u8g2_font_get_byte>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	461a      	mov	r2, r3
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8008de2:	2104      	movs	r1, #4
 8008de4:	6838      	ldr	r0, [r7, #0]
 8008de6:	f7ff ffa5 	bl	8008d34 <u8g2_font_get_byte>
 8008dea:	4603      	mov	r3, r0
 8008dec:	461a      	mov	r2, r3
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8008df2:	2105      	movs	r1, #5
 8008df4:	6838      	ldr	r0, [r7, #0]
 8008df6:	f7ff ff9d 	bl	8008d34 <u8g2_font_get_byte>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8008e02:	2106      	movs	r1, #6
 8008e04:	6838      	ldr	r0, [r7, #0]
 8008e06:	f7ff ff95 	bl	8008d34 <u8g2_font_get_byte>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8008e12:	2107      	movs	r1, #7
 8008e14:	6838      	ldr	r0, [r7, #0]
 8008e16:	f7ff ff8d 	bl	8008d34 <u8g2_font_get_byte>
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8008e22:	2108      	movs	r1, #8
 8008e24:	6838      	ldr	r0, [r7, #0]
 8008e26:	f7ff ff85 	bl	8008d34 <u8g2_font_get_byte>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8008e32:	2109      	movs	r1, #9
 8008e34:	6838      	ldr	r0, [r7, #0]
 8008e36:	f7ff ff7d 	bl	8008d34 <u8g2_font_get_byte>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	b25a      	sxtb	r2, r3
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8008e42:	210a      	movs	r1, #10
 8008e44:	6838      	ldr	r0, [r7, #0]
 8008e46:	f7ff ff75 	bl	8008d34 <u8g2_font_get_byte>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	b25a      	sxtb	r2, r3
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8008e52:	210b      	movs	r1, #11
 8008e54:	6838      	ldr	r0, [r7, #0]
 8008e56:	f7ff ff6d 	bl	8008d34 <u8g2_font_get_byte>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	b25a      	sxtb	r2, r3
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8008e62:	210c      	movs	r1, #12
 8008e64:	6838      	ldr	r0, [r7, #0]
 8008e66:	f7ff ff65 	bl	8008d34 <u8g2_font_get_byte>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	b25a      	sxtb	r2, r3
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8008e72:	210d      	movs	r1, #13
 8008e74:	6838      	ldr	r0, [r7, #0]
 8008e76:	f7ff ff5d 	bl	8008d34 <u8g2_font_get_byte>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	b25a      	sxtb	r2, r3
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8008e82:	210e      	movs	r1, #14
 8008e84:	6838      	ldr	r0, [r7, #0]
 8008e86:	f7ff ff55 	bl	8008d34 <u8g2_font_get_byte>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	b25a      	sxtb	r2, r3
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8008e92:	210f      	movs	r1, #15
 8008e94:	6838      	ldr	r0, [r7, #0]
 8008e96:	f7ff ff4d 	bl	8008d34 <u8g2_font_get_byte>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	b25a      	sxtb	r2, r3
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8008ea2:	2110      	movs	r1, #16
 8008ea4:	6838      	ldr	r0, [r7, #0]
 8008ea6:	f7ff ff45 	bl	8008d34 <u8g2_font_get_byte>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	b25a      	sxtb	r2, r3
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8008eb2:	2111      	movs	r1, #17
 8008eb4:	6838      	ldr	r0, [r7, #0]
 8008eb6:	f7ff ff4f 	bl	8008d58 <u8g2_font_get_word>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	461a      	mov	r2, r3
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8008ec2:	2113      	movs	r1, #19
 8008ec4:	6838      	ldr	r0, [r7, #0]
 8008ec6:	f7ff ff47 	bl	8008d58 <u8g2_font_get_word>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	461a      	mov	r2, r3
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8008ed2:	2115      	movs	r1, #21
 8008ed4:	6838      	ldr	r0, [r7, #0]
 8008ed6:	f7ff ff3f 	bl	8008d58 <u8g2_font_get_word>
 8008eda:	4603      	mov	r3, r0
 8008edc:	461a      	mov	r2, r3
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	82da      	strh	r2, [r3, #22]
#endif
}
 8008ee2:	bf00      	nop
 8008ee4:	3708      	adds	r7, #8
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}

08008eea <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8008eea:	b480      	push	{r7}
 8008eec:	b085      	sub	sp, #20
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	6078      	str	r0, [r7, #4]
 8008ef2:	460b      	mov	r3, r1
 8008ef4:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	7a9b      	ldrb	r3, [r3, #10]
 8008efa:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	781b      	ldrb	r3, [r3, #0]
 8008f02:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8008f04:	7bfa      	ldrb	r2, [r7, #15]
 8008f06:	7b7b      	ldrb	r3, [r7, #13]
 8008f08:	fa42 f303 	asr.w	r3, r2, r3
 8008f0c:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8008f0e:	7b7b      	ldrb	r3, [r7, #13]
 8008f10:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8008f12:	7bba      	ldrb	r2, [r7, #14]
 8008f14:	78fb      	ldrb	r3, [r7, #3]
 8008f16:	4413      	add	r3, r2
 8008f18:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8008f1a:	7bbb      	ldrb	r3, [r7, #14]
 8008f1c:	2b07      	cmp	r3, #7
 8008f1e:	d91a      	bls.n	8008f56 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8008f20:	2308      	movs	r3, #8
 8008f22:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8008f24:	7b3a      	ldrb	r2, [r7, #12]
 8008f26:	7b7b      	ldrb	r3, [r7, #13]
 8008f28:	1ad3      	subs	r3, r2, r3
 8008f2a:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	1c5a      	adds	r2, r3, #1
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	781b      	ldrb	r3, [r3, #0]
 8008f3c:	461a      	mov	r2, r3
 8008f3e:	7b3b      	ldrb	r3, [r7, #12]
 8008f40:	fa02 f303 	lsl.w	r3, r2, r3
 8008f44:	b25a      	sxtb	r2, r3
 8008f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	b25b      	sxtb	r3, r3
 8008f4e:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8008f50:	7bbb      	ldrb	r3, [r7, #14]
 8008f52:	3b08      	subs	r3, #8
 8008f54:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8008f56:	78fb      	ldrb	r3, [r7, #3]
 8008f58:	f04f 32ff 	mov.w	r2, #4294967295
 8008f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	43db      	mvns	r3, r3
 8008f64:	b2da      	uxtb	r2, r3
 8008f66:	7bfb      	ldrb	r3, [r7, #15]
 8008f68:	4013      	ands	r3, r2
 8008f6a:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	7bba      	ldrb	r2, [r7, #14]
 8008f70:	729a      	strb	r2, [r3, #10]
  return val;
 8008f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3714      	adds	r7, #20
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7e:	4770      	bx	lr

08008f80 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	460b      	mov	r3, r1
 8008f8a:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8008f8c:	78fb      	ldrb	r3, [r7, #3]
 8008f8e:	4619      	mov	r1, r3
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f7ff ffaa 	bl	8008eea <u8g2_font_decode_get_unsigned_bits>
 8008f96:	4603      	mov	r3, r0
 8008f98:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8008f9e:	78fb      	ldrb	r3, [r7, #3]
 8008fa0:	3b01      	subs	r3, #1
 8008fa2:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8008fa4:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8008fa8:	78fb      	ldrb	r3, [r7, #3]
 8008faa:	fa02 f303 	lsl.w	r3, r2, r3
 8008fae:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8008fb0:	7bfa      	ldrb	r2, [r7, #15]
 8008fb2:	7bbb      	ldrb	r3, [r7, #14]
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	b2db      	uxtb	r3, r3
 8008fb8:	73fb      	strb	r3, [r7, #15]
  return v;
 8008fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3710      	adds	r7, #16
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}

08008fc6 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8008fc6:	b490      	push	{r4, r7}
 8008fc8:	b082      	sub	sp, #8
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	4604      	mov	r4, r0
 8008fce:	4608      	mov	r0, r1
 8008fd0:	4611      	mov	r1, r2
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	4623      	mov	r3, r4
 8008fd6:	71fb      	strb	r3, [r7, #7]
 8008fd8:	4603      	mov	r3, r0
 8008fda:	71bb      	strb	r3, [r7, #6]
 8008fdc:	460b      	mov	r3, r1
 8008fde:	717b      	strb	r3, [r7, #5]
 8008fe0:	4613      	mov	r3, r2
 8008fe2:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8008fe4:	793b      	ldrb	r3, [r7, #4]
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	d008      	beq.n	8008ffc <u8g2_add_vector_y+0x36>
 8008fea:	2b02      	cmp	r3, #2
 8008fec:	d00b      	beq.n	8009006 <u8g2_add_vector_y+0x40>
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d10e      	bne.n	8009010 <u8g2_add_vector_y+0x4a>
  {
    case 0:
      dy += y;
 8008ff2:	797a      	ldrb	r2, [r7, #5]
 8008ff4:	79fb      	ldrb	r3, [r7, #7]
 8008ff6:	4413      	add	r3, r2
 8008ff8:	71fb      	strb	r3, [r7, #7]
      break;
 8008ffa:	e00e      	b.n	800901a <u8g2_add_vector_y+0x54>
    case 1:
      dy += x;
 8008ffc:	79ba      	ldrb	r2, [r7, #6]
 8008ffe:	79fb      	ldrb	r3, [r7, #7]
 8009000:	4413      	add	r3, r2
 8009002:	71fb      	strb	r3, [r7, #7]
      break;
 8009004:	e009      	b.n	800901a <u8g2_add_vector_y+0x54>
    case 2:
      dy -= y;
 8009006:	797b      	ldrb	r3, [r7, #5]
 8009008:	79fa      	ldrb	r2, [r7, #7]
 800900a:	1ad3      	subs	r3, r2, r3
 800900c:	71fb      	strb	r3, [r7, #7]
      break;
 800900e:	e004      	b.n	800901a <u8g2_add_vector_y+0x54>
    default:
      dy -= x;
 8009010:	79bb      	ldrb	r3, [r7, #6]
 8009012:	79fa      	ldrb	r2, [r7, #7]
 8009014:	1ad3      	subs	r3, r2, r3
 8009016:	71fb      	strb	r3, [r7, #7]
      break;      
 8009018:	bf00      	nop
  }
  return dy;
 800901a:	79fb      	ldrb	r3, [r7, #7]
}
 800901c:	4618      	mov	r0, r3
 800901e:	3708      	adds	r7, #8
 8009020:	46bd      	mov	sp, r7
 8009022:	bc90      	pop	{r4, r7}
 8009024:	4770      	bx	lr

08009026 <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8009026:	b490      	push	{r4, r7}
 8009028:	b082      	sub	sp, #8
 800902a:	af00      	add	r7, sp, #0
 800902c:	4604      	mov	r4, r0
 800902e:	4608      	mov	r0, r1
 8009030:	4611      	mov	r1, r2
 8009032:	461a      	mov	r2, r3
 8009034:	4623      	mov	r3, r4
 8009036:	71fb      	strb	r3, [r7, #7]
 8009038:	4603      	mov	r3, r0
 800903a:	71bb      	strb	r3, [r7, #6]
 800903c:	460b      	mov	r3, r1
 800903e:	717b      	strb	r3, [r7, #5]
 8009040:	4613      	mov	r3, r2
 8009042:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8009044:	793b      	ldrb	r3, [r7, #4]
 8009046:	2b01      	cmp	r3, #1
 8009048:	d008      	beq.n	800905c <u8g2_add_vector_x+0x36>
 800904a:	2b02      	cmp	r3, #2
 800904c:	d00b      	beq.n	8009066 <u8g2_add_vector_x+0x40>
 800904e:	2b00      	cmp	r3, #0
 8009050:	d10e      	bne.n	8009070 <u8g2_add_vector_x+0x4a>
  {
    case 0:
      dx += x;
 8009052:	79ba      	ldrb	r2, [r7, #6]
 8009054:	79fb      	ldrb	r3, [r7, #7]
 8009056:	4413      	add	r3, r2
 8009058:	71fb      	strb	r3, [r7, #7]
      break;
 800905a:	e00e      	b.n	800907a <u8g2_add_vector_x+0x54>
    case 1:
      dx -= y;
 800905c:	797b      	ldrb	r3, [r7, #5]
 800905e:	79fa      	ldrb	r2, [r7, #7]
 8009060:	1ad3      	subs	r3, r2, r3
 8009062:	71fb      	strb	r3, [r7, #7]
      break;
 8009064:	e009      	b.n	800907a <u8g2_add_vector_x+0x54>
    case 2:
      dx -= x;
 8009066:	79bb      	ldrb	r3, [r7, #6]
 8009068:	79fa      	ldrb	r2, [r7, #7]
 800906a:	1ad3      	subs	r3, r2, r3
 800906c:	71fb      	strb	r3, [r7, #7]
      break;
 800906e:	e004      	b.n	800907a <u8g2_add_vector_x+0x54>
    default:
      dx += y;
 8009070:	797a      	ldrb	r2, [r7, #5]
 8009072:	79fb      	ldrb	r3, [r7, #7]
 8009074:	4413      	add	r3, r2
 8009076:	71fb      	strb	r3, [r7, #7]
      break;      
 8009078:	bf00      	nop
  }
  return dx;
 800907a:	79fb      	ldrb	r3, [r7, #7]
}
 800907c:	4618      	mov	r0, r3
 800907e:	3708      	adds	r7, #8
 8009080:	46bd      	mov	sp, r7
 8009082:	bc90      	pop	{r4, r7}
 8009084:	4770      	bx	lr

08009086 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b088      	sub	sp, #32
 800908a:	af02      	add	r7, sp, #8
 800908c:	6078      	str	r0, [r7, #4]
 800908e:	460b      	mov	r3, r1
 8009090:	70fb      	strb	r3, [r7, #3]
 8009092:	4613      	mov	r3, r2
 8009094:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	3358      	adds	r3, #88	; 0x58
 800909a:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 800909c:	78fb      	ldrb	r3, [r7, #3]
 800909e:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 80090a0:	693b      	ldr	r3, [r7, #16]
 80090a2:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80090a6:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	f993 3007 	ldrsb.w	r3, [r3, #7]
 80090ae:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80090b6:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 80090b8:	7bfa      	ldrb	r2, [r7, #15]
 80090ba:	7d7b      	ldrb	r3, [r7, #21]
 80090bc:	1ad3      	subs	r3, r2, r3
 80090be:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80090c0:	7bfb      	ldrb	r3, [r7, #15]
 80090c2:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 80090c4:	7dfa      	ldrb	r2, [r7, #23]
 80090c6:	7bfb      	ldrb	r3, [r7, #15]
 80090c8:	429a      	cmp	r2, r3
 80090ca:	d201      	bcs.n	80090d0 <u8g2_font_decode_len+0x4a>
      current = cnt;
 80090cc:	7dfb      	ldrb	r3, [r7, #23]
 80090ce:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	791b      	ldrb	r3, [r3, #4]
 80090d4:	73bb      	strb	r3, [r7, #14]
    y = decode->target_y;
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	795b      	ldrb	r3, [r3, #5]
 80090da:	737b      	strb	r3, [r7, #13]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 80090dc:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80090e0:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	7b9b      	ldrb	r3, [r3, #14]
 80090e8:	7bb8      	ldrb	r0, [r7, #14]
 80090ea:	f7ff ff9c 	bl	8009026 <u8g2_add_vector_x>
 80090ee:	4603      	mov	r3, r0
 80090f0:	73bb      	strb	r3, [r7, #14]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 80090f2:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80090f6:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	7b9b      	ldrb	r3, [r3, #14]
 80090fe:	7b78      	ldrb	r0, [r7, #13]
 8009100:	f7ff ff61 	bl	8008fc6 <u8g2_add_vector_y>
 8009104:	4603      	mov	r3, r0
 8009106:	737b      	strb	r3, [r7, #13]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8009108:	78bb      	ldrb	r3, [r7, #2]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d00f      	beq.n	800912e <u8g2_font_decode_len+0xa8>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	7b1a      	ldrb	r2, [r3, #12]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
      u8g2_DrawHVLine(u8g2, 
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	7b9b      	ldrb	r3, [r3, #14]
 800911c:	7db8      	ldrb	r0, [r7, #22]
 800911e:	7b7a      	ldrb	r2, [r7, #13]
 8009120:	7bb9      	ldrb	r1, [r7, #14]
 8009122:	9300      	str	r3, [sp, #0]
 8009124:	4603      	mov	r3, r0
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 fbf5 	bl	8009916 <u8g2_DrawHVLine>
 800912c:	e012      	b.n	8009154 <u8g2_font_decode_len+0xce>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	7adb      	ldrb	r3, [r3, #11]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d10e      	bne.n	8009154 <u8g2_font_decode_len+0xce>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	7b5a      	ldrb	r2, [r3, #13]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
      u8g2_DrawHVLine(u8g2, 
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	7b9b      	ldrb	r3, [r3, #14]
 8009144:	7db8      	ldrb	r0, [r7, #22]
 8009146:	7b7a      	ldrb	r2, [r7, #13]
 8009148:	7bb9      	ldrb	r1, [r7, #14]
 800914a:	9300      	str	r3, [sp, #0]
 800914c:	4603      	mov	r3, r0
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	f000 fbe1 	bl	8009916 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8009154:	7dfa      	ldrb	r2, [r7, #23]
 8009156:	7bfb      	ldrb	r3, [r7, #15]
 8009158:	429a      	cmp	r2, r3
 800915a:	d309      	bcc.n	8009170 <u8g2_font_decode_len+0xea>
      break;
    cnt -= rem;
 800915c:	7dfa      	ldrb	r2, [r7, #23]
 800915e:	7bfb      	ldrb	r3, [r7, #15]
 8009160:	1ad3      	subs	r3, r2, r3
 8009162:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8009164:	2300      	movs	r3, #0
 8009166:	757b      	strb	r3, [r7, #21]
    ly++;
 8009168:	7d3b      	ldrb	r3, [r7, #20]
 800916a:	3301      	adds	r3, #1
 800916c:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 800916e:	e79f      	b.n	80090b0 <u8g2_font_decode_len+0x2a>
      break;
 8009170:	bf00      	nop
  }
  lx += cnt;
 8009172:	7d7a      	ldrb	r2, [r7, #21]
 8009174:	7dfb      	ldrb	r3, [r7, #23]
 8009176:	4413      	add	r3, r2
 8009178:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 800917a:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	719a      	strb	r2, [r3, #6]
  decode->y = ly;
 8009182:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	71da      	strb	r2, [r3, #7]
  
}
 800918a:	bf00      	nop
 800918c:	3718      	adds	r7, #24
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8009192:	b580      	push	{r7, lr}
 8009194:	b084      	sub	sp, #16
 8009196:	af00      	add	r7, sp, #0
 8009198:	6078      	str	r0, [r7, #4]
 800919a:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	3358      	adds	r3, #88	; 0x58
 80091a0:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	683a      	ldr	r2, [r7, #0]
 80091a6:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	2200      	movs	r2, #0
 80091ac:	729a      	strb	r2, [r3, #10]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80091b4:	4619      	mov	r1, r3
 80091b6:	68f8      	ldr	r0, [r7, #12]
 80091b8:	f7ff fe97 	bl	8008eea <u8g2_font_decode_get_unsigned_bits>
 80091bc:	4603      	mov	r3, r0
 80091be:	b25a      	sxtb	r2, r3
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	721a      	strb	r2, [r3, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 80091ca:	4619      	mov	r1, r3
 80091cc:	68f8      	ldr	r0, [r7, #12]
 80091ce:	f7ff fe8c 	bl	8008eea <u8g2_font_decode_get_unsigned_bits>
 80091d2:	4603      	mov	r3, r0
 80091d4:	b25a      	sxtb	r2, r3
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	725a      	strb	r2, [r3, #9]
  
  decode->fg_color = u8g2->draw_color;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 2086 	ldrb.w	r2, [r3, #134]	; 0x86
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	731a      	strb	r2, [r3, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	7b1b      	ldrb	r3, [r3, #12]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	bf0c      	ite	eq
 80091ec:	2301      	moveq	r3, #1
 80091ee:	2300      	movne	r3, #0
 80091f0:	b2db      	uxtb	r3, r3
 80091f2:	461a      	mov	r2, r3
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	735a      	strb	r2, [r3, #13]
}
 80091f8:	bf00      	nop
 80091fa:	3710      	adds	r7, #16
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}

08009200 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b088      	sub	sp, #32
 8009204:	af02      	add	r7, sp, #8
 8009206:	6078      	str	r0, [r7, #4]
 8009208:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	3358      	adds	r3, #88	; 0x58
 800920e:	613b      	str	r3, [r7, #16]
    
  u8g2_font_setup_decode(u8g2, glyph_data);
 8009210:	6839      	ldr	r1, [r7, #0]
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	f7ff ffbd 	bl	8009192 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800921e:	73fb      	strb	r3, [r7, #15]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8009226:	4619      	mov	r1, r3
 8009228:	6938      	ldr	r0, [r7, #16]
 800922a:	f7ff fea9 	bl	8008f80 <u8g2_font_decode_get_signed_bits>
 800922e:	4603      	mov	r3, r0
 8009230:	73bb      	strb	r3, [r7, #14]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8009238:	4619      	mov	r1, r3
 800923a:	6938      	ldr	r0, [r7, #16]
 800923c:	f7ff fea0 	bl	8008f80 <u8g2_font_decode_get_signed_bits>
 8009240:	4603      	mov	r3, r0
 8009242:	737b      	strb	r3, [r7, #13]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800924a:	4619      	mov	r1, r3
 800924c:	6938      	ldr	r0, [r7, #16]
 800924e:	f7ff fe97 	bl	8008f80 <u8g2_font_decode_get_signed_bits>
 8009252:	4603      	mov	r3, r0
 8009254:	733b      	strb	r3, [r7, #12]
  
  if ( decode->glyph_width > 0 )
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800925c:	2b00      	cmp	r3, #0
 800925e:	f340 80cf 	ble.w	8009400 <u8g2_font_decode_glyph+0x200>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	7918      	ldrb	r0, [r3, #4]
 8009266:	7bfa      	ldrb	r2, [r7, #15]
 8009268:	7b7b      	ldrb	r3, [r7, #13]
 800926a:	4413      	add	r3, r2
 800926c:	b2db      	uxtb	r3, r3
 800926e:	425b      	negs	r3, r3
 8009270:	b2db      	uxtb	r3, r3
 8009272:	b25a      	sxtb	r2, r3
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	7b9b      	ldrb	r3, [r3, #14]
 8009278:	f997 100e 	ldrsb.w	r1, [r7, #14]
 800927c:	f7ff fed3 	bl	8009026 <u8g2_add_vector_x>
 8009280:	4603      	mov	r3, r0
 8009282:	461a      	mov	r2, r3
 8009284:	693b      	ldr	r3, [r7, #16]
 8009286:	711a      	strb	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8009288:	693b      	ldr	r3, [r7, #16]
 800928a:	7958      	ldrb	r0, [r3, #5]
 800928c:	7bfa      	ldrb	r2, [r7, #15]
 800928e:	7b7b      	ldrb	r3, [r7, #13]
 8009290:	4413      	add	r3, r2
 8009292:	b2db      	uxtb	r3, r3
 8009294:	425b      	negs	r3, r3
 8009296:	b2db      	uxtb	r3, r3
 8009298:	b25a      	sxtb	r2, r3
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	7b9b      	ldrb	r3, [r3, #14]
 800929e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80092a2:	f7ff fe90 	bl	8008fc6 <u8g2_add_vector_y>
 80092a6:	4603      	mov	r3, r0
 80092a8:	461a      	mov	r2, r3
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	715a      	strb	r2, [r3, #5]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	791b      	ldrb	r3, [r3, #4]
 80092b2:	75fb      	strb	r3, [r7, #23]
      y0 = decode->target_y;
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	795b      	ldrb	r3, [r3, #5]
 80092b8:	757b      	strb	r3, [r7, #21]
      x1 = x0;
 80092ba:	7dfb      	ldrb	r3, [r7, #23]
 80092bc:	75bb      	strb	r3, [r7, #22]
      y1 = y0;
 80092be:	7d7b      	ldrb	r3, [r7, #21]
 80092c0:	753b      	strb	r3, [r7, #20]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	7b9b      	ldrb	r3, [r3, #14]
 80092c6:	2b03      	cmp	r3, #3
 80092c8:	d852      	bhi.n	8009370 <u8g2_font_decode_glyph+0x170>
 80092ca:	a201      	add	r2, pc, #4	; (adr r2, 80092d0 <u8g2_font_decode_glyph+0xd0>)
 80092cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d0:	080092e1 	.word	0x080092e1
 80092d4:	080092f9 	.word	0x080092f9
 80092d8:	0800931d 	.word	0x0800931d
 80092dc:	0800934d 	.word	0x0800934d
      {
	case 0:
	    x1 += decode->glyph_width;
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80092e6:	b2da      	uxtb	r2, r3
 80092e8:	7dbb      	ldrb	r3, [r7, #22]
 80092ea:	4413      	add	r3, r2
 80092ec:	75bb      	strb	r3, [r7, #22]
	    y1 += h;
 80092ee:	7bfa      	ldrb	r2, [r7, #15]
 80092f0:	7d3b      	ldrb	r3, [r7, #20]
 80092f2:	4413      	add	r3, r2
 80092f4:	753b      	strb	r3, [r7, #20]
	    break;
 80092f6:	e03b      	b.n	8009370 <u8g2_font_decode_glyph+0x170>
	case 1:
	    x0 -= h;
 80092f8:	7bfb      	ldrb	r3, [r7, #15]
 80092fa:	7dfa      	ldrb	r2, [r7, #23]
 80092fc:	1ad3      	subs	r3, r2, r3
 80092fe:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8009300:	7dfb      	ldrb	r3, [r7, #23]
 8009302:	3301      	adds	r3, #1
 8009304:	75fb      	strb	r3, [r7, #23]
	    x1++;
 8009306:	7dbb      	ldrb	r3, [r7, #22]
 8009308:	3301      	adds	r3, #1
 800930a:	75bb      	strb	r3, [r7, #22]
	    y1 += decode->glyph_width;
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8009312:	b2da      	uxtb	r2, r3
 8009314:	7d3b      	ldrb	r3, [r7, #20]
 8009316:	4413      	add	r3, r2
 8009318:	753b      	strb	r3, [r7, #20]
	    break;
 800931a:	e029      	b.n	8009370 <u8g2_font_decode_glyph+0x170>
	case 2:
	    x0 -= decode->glyph_width;
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8009322:	b2db      	uxtb	r3, r3
 8009324:	7dfa      	ldrb	r2, [r7, #23]
 8009326:	1ad3      	subs	r3, r2, r3
 8009328:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800932a:	7dfb      	ldrb	r3, [r7, #23]
 800932c:	3301      	adds	r3, #1
 800932e:	75fb      	strb	r3, [r7, #23]
	    x1++;
 8009330:	7dbb      	ldrb	r3, [r7, #22]
 8009332:	3301      	adds	r3, #1
 8009334:	75bb      	strb	r3, [r7, #22]
	    y0 -= h;
 8009336:	7bfb      	ldrb	r3, [r7, #15]
 8009338:	7d7a      	ldrb	r2, [r7, #21]
 800933a:	1ad3      	subs	r3, r2, r3
 800933c:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800933e:	7d7b      	ldrb	r3, [r7, #21]
 8009340:	3301      	adds	r3, #1
 8009342:	757b      	strb	r3, [r7, #21]
	    y1++;
 8009344:	7d3b      	ldrb	r3, [r7, #20]
 8009346:	3301      	adds	r3, #1
 8009348:	753b      	strb	r3, [r7, #20]
	    break;	  
 800934a:	e011      	b.n	8009370 <u8g2_font_decode_glyph+0x170>
	case 3:
	    x1 += h;
 800934c:	7bfa      	ldrb	r2, [r7, #15]
 800934e:	7dbb      	ldrb	r3, [r7, #22]
 8009350:	4413      	add	r3, r2
 8009352:	75bb      	strb	r3, [r7, #22]
	    y0 -= decode->glyph_width;
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800935a:	b2db      	uxtb	r3, r3
 800935c:	7d7a      	ldrb	r2, [r7, #21]
 800935e:	1ad3      	subs	r3, r2, r3
 8009360:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8009362:	7d7b      	ldrb	r3, [r7, #21]
 8009364:	3301      	adds	r3, #1
 8009366:	757b      	strb	r3, [r7, #21]
	    y1++;
 8009368:	7d3b      	ldrb	r3, [r7, #20]
 800936a:	3301      	adds	r3, #1
 800936c:	753b      	strb	r3, [r7, #20]
	    break;	  
 800936e:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8009370:	7db8      	ldrb	r0, [r7, #22]
 8009372:	7d7a      	ldrb	r2, [r7, #21]
 8009374:	7df9      	ldrb	r1, [r7, #23]
 8009376:	7d3b      	ldrb	r3, [r7, #20]
 8009378:	9300      	str	r3, [sp, #0]
 800937a:	4603      	mov	r3, r0
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f000 fb80 	bl	8009a82 <u8g2_IsIntersection>
 8009382:	4603      	mov	r3, r0
 8009384:	2b00      	cmp	r3, #0
 8009386:	d102      	bne.n	800938e <u8g2_font_decode_glyph+0x18e>
	return d;
 8009388:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800938c:	e03a      	b.n	8009404 <u8g2_font_decode_glyph+0x204>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	2200      	movs	r2, #0
 8009392:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 8009394:	693b      	ldr	r3, [r7, #16]
 8009396:	2200      	movs	r2, #0
 8009398:	71da      	strb	r2, [r3, #7]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 80093a0:	4619      	mov	r1, r3
 80093a2:	6938      	ldr	r0, [r7, #16]
 80093a4:	f7ff fda1 	bl	8008eea <u8g2_font_decode_get_unsigned_bits>
 80093a8:	4603      	mov	r3, r0
 80093aa:	72fb      	strb	r3, [r7, #11]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 80093b2:	4619      	mov	r1, r3
 80093b4:	6938      	ldr	r0, [r7, #16]
 80093b6:	f7ff fd98 	bl	8008eea <u8g2_font_decode_get_unsigned_bits>
 80093ba:	4603      	mov	r3, r0
 80093bc:	72bb      	strb	r3, [r7, #10]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 80093be:	7afb      	ldrb	r3, [r7, #11]
 80093c0:	2200      	movs	r2, #0
 80093c2:	4619      	mov	r1, r3
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f7ff fe5e 	bl	8009086 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 80093ca:	7abb      	ldrb	r3, [r7, #10]
 80093cc:	2201      	movs	r2, #1
 80093ce:	4619      	mov	r1, r3
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f7ff fe58 	bl	8009086 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 80093d6:	2101      	movs	r1, #1
 80093d8:	6938      	ldr	r0, [r7, #16]
 80093da:	f7ff fd86 	bl	8008eea <u8g2_font_decode_get_unsigned_bits>
 80093de:	4603      	mov	r3, r0
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d1ec      	bne.n	80093be <u8g2_font_decode_glyph+0x1be>

      if ( decode->y >= h )
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	f993 3007 	ldrsb.w	r3, [r3, #7]
 80093ea:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	dd00      	ble.n	80093f4 <u8g2_font_decode_glyph+0x1f4>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80093f2:	e7d2      	b.n	800939a <u8g2_font_decode_glyph+0x19a>
	break;
 80093f4:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 80093f6:	693b      	ldr	r3, [r7, #16]
 80093f8:	7b1a      	ldrb	r2, [r3, #12]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
  }
  return d;
 8009400:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 8009404:	4618      	mov	r0, r3
 8009406:	3718      	adds	r7, #24
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b086      	sub	sp, #24
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
 8009414:	460b      	mov	r3, r1
 8009416:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800941c:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	3317      	adds	r3, #23
 8009422:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 256 )
 8009424:	887b      	ldrh	r3, [r7, #2]
 8009426:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800942a:	d82a      	bhi.n	8009482 <u8g2_font_get_glyph_data+0x76>
  {
    if ( encoding >= 'a' )
 800942c:	887b      	ldrh	r3, [r7, #2]
 800942e:	2b60      	cmp	r3, #96	; 0x60
 8009430:	d907      	bls.n	8009442 <u8g2_font_get_glyph_data+0x36>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8009438:	461a      	mov	r2, r3
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	4413      	add	r3, r2
 800943e:	617b      	str	r3, [r7, #20]
 8009440:	e009      	b.n	8009456 <u8g2_font_get_glyph_data+0x4a>
    }
    else if ( encoding >= 'A' )
 8009442:	887b      	ldrh	r3, [r7, #2]
 8009444:	2b40      	cmp	r3, #64	; 0x40
 8009446:	d906      	bls.n	8009456 <u8g2_font_get_glyph_data+0x4a>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 800944e:	461a      	mov	r2, r3
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	4413      	add	r3, r2
 8009454:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	3301      	adds	r3, #1
 800945a:	781b      	ldrb	r3, [r3, #0]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d04e      	beq.n	80094fe <u8g2_font_get_glyph_data+0xf2>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	781b      	ldrb	r3, [r3, #0]
 8009464:	b29b      	uxth	r3, r3
 8009466:	887a      	ldrh	r2, [r7, #2]
 8009468:	429a      	cmp	r2, r3
 800946a:	d102      	bne.n	8009472 <u8g2_font_get_glyph_data+0x66>
      {
	return font+2;	/* skip encoding and glyph size */
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	3302      	adds	r3, #2
 8009470:	e049      	b.n	8009506 <u8g2_font_get_glyph_data+0xfa>
      }
      font += u8x8_pgm_read( font + 1 );
 8009472:	697b      	ldr	r3, [r7, #20]
 8009474:	3301      	adds	r3, #1
 8009476:	781b      	ldrb	r3, [r3, #0]
 8009478:	461a      	mov	r2, r3
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	4413      	add	r3, r2
 800947e:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8009480:	e7e9      	b.n	8009456 <u8g2_font_get_glyph_data+0x4a>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f8b3 307e 	ldrh.w	r3, [r3, #126]	; 0x7e
 8009488:	461a      	mov	r2, r3
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	4413      	add	r3, r2
 800948e:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8009494:	2100      	movs	r1, #0
 8009496:	6938      	ldr	r0, [r7, #16]
 8009498:	f7ff fc5e 	bl	8008d58 <u8g2_font_get_word>
 800949c:	4603      	mov	r3, r0
 800949e:	461a      	mov	r2, r3
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	4413      	add	r3, r2
 80094a4:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 80094a6:	2102      	movs	r1, #2
 80094a8:	6938      	ldr	r0, [r7, #16]
 80094aa:	f7ff fc55 	bl	8008d58 <u8g2_font_get_word>
 80094ae:	4603      	mov	r3, r0
 80094b0:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	3304      	adds	r3, #4
 80094b6:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 80094b8:	89fa      	ldrh	r2, [r7, #14]
 80094ba:	887b      	ldrh	r3, [r7, #2]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d3e9      	bcc.n	8009494 <u8g2_font_get_glyph_data+0x88>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 80094c6:	89fb      	ldrh	r3, [r7, #14]
 80094c8:	021b      	lsls	r3, r3, #8
 80094ca:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 80094cc:	697b      	ldr	r3, [r7, #20]
 80094ce:	3301      	adds	r3, #1
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	b29a      	uxth	r2, r3
 80094d4:	89fb      	ldrh	r3, [r7, #14]
 80094d6:	4313      	orrs	r3, r2
 80094d8:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 80094da:	89fb      	ldrh	r3, [r7, #14]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d010      	beq.n	8009502 <u8g2_font_get_glyph_data+0xf6>
	break;
  
      if ( e == encoding )
 80094e0:	89fa      	ldrh	r2, [r7, #14]
 80094e2:	887b      	ldrh	r3, [r7, #2]
 80094e4:	429a      	cmp	r2, r3
 80094e6:	d102      	bne.n	80094ee <u8g2_font_get_glyph_data+0xe2>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 80094e8:	697b      	ldr	r3, [r7, #20]
 80094ea:	3303      	adds	r3, #3
 80094ec:	e00b      	b.n	8009506 <u8g2_font_get_glyph_data+0xfa>
      }
      font += u8x8_pgm_read( font + 2 );
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	3302      	adds	r3, #2
 80094f2:	781b      	ldrb	r3, [r3, #0]
 80094f4:	461a      	mov	r2, r3
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	4413      	add	r3, r2
 80094fa:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 80094fc:	e7e0      	b.n	80094c0 <u8g2_font_get_glyph_data+0xb4>
	break;
 80094fe:	bf00      	nop
 8009500:	e000      	b.n	8009504 <u8g2_font_get_glyph_data+0xf8>
	break;
 8009502:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8009504:	2300      	movs	r3, #0
}
 8009506:	4618      	mov	r0, r3
 8009508:	3718      	adds	r7, #24
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}

0800950e <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 800950e:	b580      	push	{r7, lr}
 8009510:	b084      	sub	sp, #16
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
 8009516:	4608      	mov	r0, r1
 8009518:	4611      	mov	r1, r2
 800951a:	461a      	mov	r2, r3
 800951c:	4603      	mov	r3, r0
 800951e:	70fb      	strb	r3, [r7, #3]
 8009520:	460b      	mov	r3, r1
 8009522:	70bb      	strb	r3, [r7, #2]
 8009524:	4613      	mov	r3, r2
 8009526:	803b      	strh	r3, [r7, #0]
  u8g2_uint_t dx = 0;
 8009528:	2300      	movs	r3, #0
 800952a:	73fb      	strb	r3, [r7, #15]
  u8g2->font_decode.target_x = x;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	78fa      	ldrb	r2, [r7, #3]
 8009530:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  u8g2->font_decode.target_y = y;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	78ba      	ldrb	r2, [r7, #2]
 8009538:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 800953c:	883b      	ldrh	r3, [r7, #0]
 800953e:	4619      	mov	r1, r3
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f7ff ff63 	bl	800940c <u8g2_font_get_glyph_data>
 8009546:	60b8      	str	r0, [r7, #8]
  if ( glyph_data != NULL )
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d005      	beq.n	800955a <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 800954e:	68b9      	ldr	r1, [r7, #8]
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f7ff fe55 	bl	8009200 <u8g2_font_decode_glyph>
 8009556:	4603      	mov	r3, r0
 8009558:	73fb      	strb	r3, [r7, #15]
  }
  return dx;
 800955a:	7bfb      	ldrb	r3, [r7, #15]
}
 800955c:	4618      	mov	r0, r3
 800955e:	3710      	adds	r7, #16
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}

08009564 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	4608      	mov	r0, r1
 800956e:	4611      	mov	r1, r2
 8009570:	461a      	mov	r2, r3
 8009572:	4603      	mov	r3, r0
 8009574:	70fb      	strb	r3, [r7, #3]
 8009576:	460b      	mov	r3, r1
 8009578:	70bb      	strb	r3, [r7, #2]
 800957a:	4613      	mov	r3, r2
 800957c:	803b      	strh	r3, [r7, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8009584:	2b03      	cmp	r3, #3
 8009586:	d833      	bhi.n	80095f0 <u8g2_DrawGlyph+0x8c>
 8009588:	a201      	add	r2, pc, #4	; (adr r2, 8009590 <u8g2_DrawGlyph+0x2c>)
 800958a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800958e:	bf00      	nop
 8009590:	080095a1 	.word	0x080095a1
 8009594:	080095b5 	.word	0x080095b5
 8009598:	080095c9 	.word	0x080095c9
 800959c:	080095dd 	.word	0x080095dd
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	4798      	blx	r3
 80095a8:	4603      	mov	r3, r0
 80095aa:	461a      	mov	r2, r3
 80095ac:	78bb      	ldrb	r3, [r7, #2]
 80095ae:	4413      	add	r3, r2
 80095b0:	70bb      	strb	r3, [r7, #2]
      break;
 80095b2:	e01d      	b.n	80095f0 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	4798      	blx	r3
 80095bc:	4603      	mov	r3, r0
 80095be:	461a      	mov	r2, r3
 80095c0:	78fb      	ldrb	r3, [r7, #3]
 80095c2:	1a9b      	subs	r3, r3, r2
 80095c4:	70fb      	strb	r3, [r7, #3]
      break;
 80095c6:	e013      	b.n	80095f0 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	4798      	blx	r3
 80095d0:	4603      	mov	r3, r0
 80095d2:	461a      	mov	r2, r3
 80095d4:	78bb      	ldrb	r3, [r7, #2]
 80095d6:	1a9b      	subs	r3, r3, r2
 80095d8:	70bb      	strb	r3, [r7, #2]
      break;
 80095da:	e009      	b.n	80095f0 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	4798      	blx	r3
 80095e4:	4603      	mov	r3, r0
 80095e6:	461a      	mov	r2, r3
 80095e8:	78fb      	ldrb	r3, [r7, #3]
 80095ea:	4413      	add	r3, r2
 80095ec:	70fb      	strb	r3, [r7, #3]
      break;
 80095ee:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 80095f0:	883b      	ldrh	r3, [r7, #0]
 80095f2:	78ba      	ldrb	r2, [r7, #2]
 80095f4:	78f9      	ldrb	r1, [r7, #3]
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f7ff ff89 	bl	800950e <u8g2_font_draw_glyph>
 80095fc:	4603      	mov	r3, r0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3708      	adds	r7, #8
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop

08009608 <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b086      	sub	sp, #24
 800960c:	af00      	add	r7, sp, #0
 800960e:	60f8      	str	r0, [r7, #12]
 8009610:	607b      	str	r3, [r7, #4]
 8009612:	460b      	mov	r3, r1
 8009614:	72fb      	strb	r3, [r7, #11]
 8009616:	4613      	mov	r3, r2
 8009618:	72bb      	strb	r3, [r7, #10]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 800961a:	68f8      	ldr	r0, [r7, #12]
 800961c:	f000 fc6e 	bl	8009efc <u8x8_utf8_init>
  sum = 0;
 8009620:	2300      	movs	r3, #0
 8009622:	75fb      	strb	r3, [r7, #23]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	687a      	ldr	r2, [r7, #4]
 800962a:	7812      	ldrb	r2, [r2, #0]
 800962c:	4611      	mov	r1, r2
 800962e:	68f8      	ldr	r0, [r7, #12]
 8009630:	4798      	blx	r3
 8009632:	4603      	mov	r3, r0
 8009634:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8009636:	8abb      	ldrh	r3, [r7, #20]
 8009638:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800963c:	4293      	cmp	r3, r2
 800963e:	d038      	beq.n	80096b2 <u8g2_draw_string+0xaa>
      break;
    str++;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	3301      	adds	r3, #1
 8009644:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8009646:	8abb      	ldrh	r3, [r7, #20]
 8009648:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800964c:	4293      	cmp	r3, r2
 800964e:	d0e9      	beq.n	8009624 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8009650:	8abb      	ldrh	r3, [r7, #20]
 8009652:	7aba      	ldrb	r2, [r7, #10]
 8009654:	7af9      	ldrb	r1, [r7, #11]
 8009656:	68f8      	ldr	r0, [r7, #12]
 8009658:	f7ff ff84 	bl	8009564 <u8g2_DrawGlyph>
 800965c:	4603      	mov	r3, r0
 800965e:	74fb      	strb	r3, [r7, #19]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8009666:	2b03      	cmp	r3, #3
 8009668:	d81e      	bhi.n	80096a8 <u8g2_draw_string+0xa0>
 800966a:	a201      	add	r2, pc, #4	; (adr r2, 8009670 <u8g2_draw_string+0x68>)
 800966c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009670:	08009681 	.word	0x08009681
 8009674:	0800968b 	.word	0x0800968b
 8009678:	08009695 	.word	0x08009695
 800967c:	0800969f 	.word	0x0800969f
      {
	case 0:
	  x += delta;
 8009680:	7afa      	ldrb	r2, [r7, #11]
 8009682:	7cfb      	ldrb	r3, [r7, #19]
 8009684:	4413      	add	r3, r2
 8009686:	72fb      	strb	r3, [r7, #11]
	  break;
 8009688:	e00e      	b.n	80096a8 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 800968a:	7aba      	ldrb	r2, [r7, #10]
 800968c:	7cfb      	ldrb	r3, [r7, #19]
 800968e:	4413      	add	r3, r2
 8009690:	72bb      	strb	r3, [r7, #10]
	  break;
 8009692:	e009      	b.n	80096a8 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8009694:	7afa      	ldrb	r2, [r7, #11]
 8009696:	7cfb      	ldrb	r3, [r7, #19]
 8009698:	1ad3      	subs	r3, r2, r3
 800969a:	72fb      	strb	r3, [r7, #11]
	  break;
 800969c:	e004      	b.n	80096a8 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 800969e:	7aba      	ldrb	r2, [r7, #10]
 80096a0:	7cfb      	ldrb	r3, [r7, #19]
 80096a2:	1ad3      	subs	r3, r2, r3
 80096a4:	72bb      	strb	r3, [r7, #10]
	  break;
 80096a6:	bf00      	nop
      }
#else
      x += delta;
#endif

      sum += delta;    
 80096a8:	7dfa      	ldrb	r2, [r7, #23]
 80096aa:	7cfb      	ldrb	r3, [r7, #19]
 80096ac:	4413      	add	r3, r2
 80096ae:	75fb      	strb	r3, [r7, #23]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80096b0:	e7b8      	b.n	8009624 <u8g2_draw_string+0x1c>
      break;
 80096b2:	bf00      	nop
    }
  }
  return sum;
 80096b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3718      	adds	r7, #24
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
 80096be:	bf00      	nop

080096c0 <u8g2_DrawUTF8>:
21 	U+10000 	U+1FFFFF 	4 		11110xxx 	10xxxxxx 	10xxxxxx 	10xxxxxx
26 	U+200000 	U+3FFFFFF 	5 		111110xx 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx
31 	U+4000000 	U+7FFFFFFF 	6 		1111110x 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx  
*/
u8g2_uint_t u8g2_DrawUTF8(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	607b      	str	r3, [r7, #4]
 80096ca:	460b      	mov	r3, r1
 80096cc:	72fb      	strb	r3, [r7, #11]
 80096ce:	4613      	mov	r3, r2
 80096d0:	72bb      	strb	r3, [r7, #10]
  u8g2->u8x8.next_cb = u8x8_utf8_next;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	4a06      	ldr	r2, [pc, #24]	; (80096f0 <u8g2_DrawUTF8+0x30>)
 80096d6:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 80096d8:	7aba      	ldrb	r2, [r7, #10]
 80096da:	7af9      	ldrb	r1, [r7, #11]
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	68f8      	ldr	r0, [r7, #12]
 80096e0:	f7ff ff92 	bl	8009608 <u8g2_draw_string>
 80096e4:	4603      	mov	r3, r0
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3710      	adds	r7, #16
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}
 80096ee:	bf00      	nop
 80096f0:	08009f19 	.word	0x08009f19

080096f4 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b083      	sub	sp, #12
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009700:	2b00      	cmp	r3, #0
 8009702:	d05d      	beq.n	80097c0 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f993 2075 	ldrsb.w	r2, [r3, #117]	; 0x75
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f993 2076 	ldrsb.w	r2, [r3, #118]	; 0x76
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009722:	2b00      	cmp	r3, #0
 8009724:	d04d      	beq.n	80097c2 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800972c:	2b01      	cmp	r3, #1
 800972e:	d11c      	bne.n	800976a <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f993 3077 	ldrsb.w	r3, [r3, #119]	; 0x77
 800973c:	429a      	cmp	r2, r3
 800973e:	da05      	bge.n	800974c <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f993 2077 	ldrsb.w	r2, [r3, #119]	; 0x77
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f993 3078 	ldrsb.w	r3, [r3, #120]	; 0x78
 8009758:	429a      	cmp	r2, r3
 800975a:	dd32      	ble.n	80097c2 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f993 2078 	ldrsb.w	r2, [r3, #120]	; 0x78
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8009768:	e02b      	b.n	80097c2 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f993 3082 	ldrsb.w	r3, [r3, #130]	; 0x82
 8009770:	461a      	mov	r2, r3
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f993 3072 	ldrsb.w	r3, [r3, #114]	; 0x72
 8009778:	4619      	mov	r1, r3
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 8009780:	440b      	add	r3, r1
 8009782:	429a      	cmp	r2, r3
 8009784:	da0d      	bge.n	80097a2 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f993 3072 	ldrsb.w	r3, [r3, #114]	; 0x72
 800978c:	b2da      	uxtb	r2, r3
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 8009794:	b2db      	uxtb	r3, r3
 8009796:	4413      	add	r3, r2
 8009798:	b2db      	uxtb	r3, r3
 800979a:	b25a      	sxtb	r2, r3
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 80097ae:	429a      	cmp	r2, r3
 80097b0:	dd07      	ble.n	80097c2 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f993 2074 	ldrsb.w	r2, [r3, #116]	; 0x74
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 80097be:	e000      	b.n	80097c2 <u8g2_UpdateRefHeight+0xce>
    return;
 80097c0:	bf00      	nop
  }  
}
 80097c2:	370c      	adds	r7, #12
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr

080097cc <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b083      	sub	sp, #12
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  return 0;
 80097d4:	2300      	movs	r3, #0
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	370c      	adds	r7, #12
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr
	...

080097e4 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b083      	sub	sp, #12
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	4a04      	ldr	r2, [pc, #16]	; (8009800 <u8g2_SetFontPosBaseline+0x1c>)
 80097f0:	655a      	str	r2, [r3, #84]	; 0x54
}
 80097f2:	bf00      	nop
 80097f4:	370c      	adds	r7, #12
 80097f6:	46bd      	mov	sp, r7
 80097f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fc:	4770      	bx	lr
 80097fe:	bf00      	nop
 8009800:	080097cd 	.word	0x080097cd

08009804 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b082      	sub	sp, #8
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009812:	683a      	ldr	r2, [r7, #0]
 8009814:	429a      	cmp	r2, r3
 8009816:	d00b      	beq.n	8009830 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	683a      	ldr	r2, [r7, #0]
 800981c:	651a      	str	r2, [r3, #80]	; 0x50
    u8g2_read_font_info(&(u8g2->font_info), font);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	3368      	adds	r3, #104	; 0x68
 8009822:	6839      	ldr	r1, [r7, #0]
 8009824:	4618      	mov	r0, r3
 8009826:	f7ff fab7 	bl	8008d98 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f7ff ff62 	bl	80096f4 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8009830:	bf00      	nop
 8009832:	3708      	adds	r7, #8
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8009838:	b480      	push	{r7}
 800983a:	b087      	sub	sp, #28
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	60b9      	str	r1, [r7, #8]
 8009842:	4611      	mov	r1, r2
 8009844:	461a      	mov	r2, r3
 8009846:	460b      	mov	r3, r1
 8009848:	71fb      	strb	r3, [r7, #7]
 800984a:	4613      	mov	r3, r2
 800984c:	71bb      	strb	r3, [r7, #6]
  u8g2_uint_t a = *ap;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	781b      	ldrb	r3, [r3, #0]
 8009852:	75fb      	strb	r3, [r7, #23]
  u8g2_uint_t b;
  b  = a;
 8009854:	7dfb      	ldrb	r3, [r7, #23]
 8009856:	75bb      	strb	r3, [r7, #22]
  b += *len;
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	781a      	ldrb	r2, [r3, #0]
 800985c:	7dbb      	ldrb	r3, [r7, #22]
 800985e:	4413      	add	r3, r2
 8009860:	75bb      	strb	r3, [r7, #22]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8009862:	7dfa      	ldrb	r2, [r7, #23]
 8009864:	7dbb      	ldrb	r3, [r7, #22]
 8009866:	429a      	cmp	r2, r3
 8009868:	d90b      	bls.n	8009882 <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 800986a:	7dfa      	ldrb	r2, [r7, #23]
 800986c:	79bb      	ldrb	r3, [r7, #6]
 800986e:	429a      	cmp	r2, r3
 8009870:	d205      	bcs.n	800987e <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8009872:	79bb      	ldrb	r3, [r7, #6]
 8009874:	75bb      	strb	r3, [r7, #22]
      b--;
 8009876:	7dbb      	ldrb	r3, [r7, #22]
 8009878:	3b01      	subs	r3, #1
 800987a:	75bb      	strb	r3, [r7, #22]
 800987c:	e001      	b.n	8009882 <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 800987e:	79fb      	ldrb	r3, [r7, #7]
 8009880:	75fb      	strb	r3, [r7, #23]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8009882:	7dfa      	ldrb	r2, [r7, #23]
 8009884:	79bb      	ldrb	r3, [r7, #6]
 8009886:	429a      	cmp	r2, r3
 8009888:	d301      	bcc.n	800988e <u8g2_clip_intersection2+0x56>
    return 0;
 800988a:	2300      	movs	r3, #0
 800988c:	e01c      	b.n	80098c8 <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 800988e:	7dba      	ldrb	r2, [r7, #22]
 8009890:	79fb      	ldrb	r3, [r7, #7]
 8009892:	429a      	cmp	r2, r3
 8009894:	d801      	bhi.n	800989a <u8g2_clip_intersection2+0x62>
    return 0;
 8009896:	2300      	movs	r3, #0
 8009898:	e016      	b.n	80098c8 <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 800989a:	7dfa      	ldrb	r2, [r7, #23]
 800989c:	79fb      	ldrb	r3, [r7, #7]
 800989e:	429a      	cmp	r2, r3
 80098a0:	d201      	bcs.n	80098a6 <u8g2_clip_intersection2+0x6e>
    a = c;
 80098a2:	79fb      	ldrb	r3, [r7, #7]
 80098a4:	75fb      	strb	r3, [r7, #23]
  if ( b > d )
 80098a6:	7dba      	ldrb	r2, [r7, #22]
 80098a8:	79bb      	ldrb	r3, [r7, #6]
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d901      	bls.n	80098b2 <u8g2_clip_intersection2+0x7a>
    b = d;
 80098ae:	79bb      	ldrb	r3, [r7, #6]
 80098b0:	75bb      	strb	r3, [r7, #22]
  
  *ap = a;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	7dfa      	ldrb	r2, [r7, #23]
 80098b6:	701a      	strb	r2, [r3, #0]
  b -= a;
 80098b8:	7dba      	ldrb	r2, [r7, #22]
 80098ba:	7dfb      	ldrb	r3, [r7, #23]
 80098bc:	1ad3      	subs	r3, r2, r3
 80098be:	75bb      	strb	r3, [r7, #22]
  *len = b;
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	7dba      	ldrb	r2, [r7, #22]
 80098c4:	701a      	strb	r2, [r3, #0]
  return 1;
 80098c6:	2301      	movs	r3, #1
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	371c      	adds	r7, #28
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr

080098d4 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80098d4:	b590      	push	{r4, r7, lr}
 80098d6:	b085      	sub	sp, #20
 80098d8:	af02      	add	r7, sp, #8
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	4608      	mov	r0, r1
 80098de:	4611      	mov	r1, r2
 80098e0:	461a      	mov	r2, r3
 80098e2:	4603      	mov	r3, r0
 80098e4:	70fb      	strb	r3, [r7, #3]
 80098e6:	460b      	mov	r3, r1
 80098e8:	70bb      	strb	r3, [r7, #2]
 80098ea:	4613      	mov	r3, r2
 80098ec:	707b      	strb	r3, [r7, #1]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80098f4:	78ba      	ldrb	r2, [r7, #2]
 80098f6:	1ad3      	subs	r3, r2, r3
 80098f8:	70bb      	strb	r3, [r7, #2]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 80098fe:	7878      	ldrb	r0, [r7, #1]
 8009900:	78ba      	ldrb	r2, [r7, #2]
 8009902:	78f9      	ldrb	r1, [r7, #3]
 8009904:	7e3b      	ldrb	r3, [r7, #24]
 8009906:	9300      	str	r3, [sp, #0]
 8009908:	4603      	mov	r3, r0
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	47a0      	blx	r4
}
 800990e:	bf00      	nop
 8009910:	370c      	adds	r7, #12
 8009912:	46bd      	mov	sp, r7
 8009914:	bd90      	pop	{r4, r7, pc}

08009916 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8009916:	b590      	push	{r4, r7, lr}
 8009918:	b085      	sub	sp, #20
 800991a:	af02      	add	r7, sp, #8
 800991c:	6078      	str	r0, [r7, #4]
 800991e:	4608      	mov	r0, r1
 8009920:	4611      	mov	r1, r2
 8009922:	461a      	mov	r2, r3
 8009924:	4603      	mov	r3, r0
 8009926:	70fb      	strb	r3, [r7, #3]
 8009928:	460b      	mov	r3, r1
 800992a:	70bb      	strb	r3, [r7, #2]
 800992c:	4613      	mov	r3, r2
 800992e:	707b      	strb	r3, [r7, #1]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009936:	2b00      	cmp	r3, #0
 8009938:	d06d      	beq.n	8009a16 <u8g2_DrawHVLine+0x100>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 800993a:	787b      	ldrb	r3, [r7, #1]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d06a      	beq.n	8009a16 <u8g2_DrawHVLine+0x100>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8009940:	787b      	ldrb	r3, [r7, #1]
 8009942:	2b01      	cmp	r3, #1
 8009944:	d918      	bls.n	8009978 <u8g2_DrawHVLine+0x62>
      {
	if ( dir == 2 )
 8009946:	7e3b      	ldrb	r3, [r7, #24]
 8009948:	2b02      	cmp	r3, #2
 800994a:	d109      	bne.n	8009960 <u8g2_DrawHVLine+0x4a>
	{
	  x -= len;
 800994c:	78fa      	ldrb	r2, [r7, #3]
 800994e:	787b      	ldrb	r3, [r7, #1]
 8009950:	1ad3      	subs	r3, r2, r3
 8009952:	b2db      	uxtb	r3, r3
 8009954:	70fb      	strb	r3, [r7, #3]
	  x++;
 8009956:	78fb      	ldrb	r3, [r7, #3]
 8009958:	3301      	adds	r3, #1
 800995a:	b2db      	uxtb	r3, r3
 800995c:	70fb      	strb	r3, [r7, #3]
 800995e:	e00b      	b.n	8009978 <u8g2_DrawHVLine+0x62>
	}
	else if ( dir == 3 )
 8009960:	7e3b      	ldrb	r3, [r7, #24]
 8009962:	2b03      	cmp	r3, #3
 8009964:	d108      	bne.n	8009978 <u8g2_DrawHVLine+0x62>
	{
	  y -= len;
 8009966:	78ba      	ldrb	r2, [r7, #2]
 8009968:	787b      	ldrb	r3, [r7, #1]
 800996a:	1ad3      	subs	r3, r2, r3
 800996c:	b2db      	uxtb	r3, r3
 800996e:	70bb      	strb	r3, [r7, #2]
	  y++;
 8009970:	78bb      	ldrb	r3, [r7, #2]
 8009972:	3301      	adds	r3, #1
 8009974:	b2db      	uxtb	r3, r3
 8009976:	70bb      	strb	r3, [r7, #2]
	}
      }
      dir &= 1;  
 8009978:	7e3b      	ldrb	r3, [r7, #24]
 800997a:	f003 0301 	and.w	r3, r3, #1
 800997e:	763b      	strb	r3, [r7, #24]
      
      /* clip against the user window */
      if ( dir == 0 )
 8009980:	7e3b      	ldrb	r3, [r7, #24]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d119      	bne.n	80099ba <u8g2_DrawHVLine+0xa4>
      {
	if ( y < u8g2->user_y0 )
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 800998c:	78bb      	ldrb	r3, [r7, #2]
 800998e:	429a      	cmp	r2, r3
 8009990:	d838      	bhi.n	8009a04 <u8g2_DrawHVLine+0xee>
	  return;
	if ( y >= u8g2->user_y1 )
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8009998:	78bb      	ldrb	r3, [r7, #2]
 800999a:	429a      	cmp	r2, r3
 800999c:	d934      	bls.n	8009a08 <u8g2_DrawHVLine+0xf2>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80099aa:	1c79      	adds	r1, r7, #1
 80099ac:	1cf8      	adds	r0, r7, #3
 80099ae:	f7ff ff43 	bl	8009838 <u8g2_clip_intersection2>
 80099b2:	4603      	mov	r3, r0
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d119      	bne.n	80099ec <u8g2_DrawHVLine+0xd6>
	  return;
 80099b8:	e02d      	b.n	8009a16 <u8g2_DrawHVLine+0x100>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80099c0:	78fb      	ldrb	r3, [r7, #3]
 80099c2:	429a      	cmp	r2, r3
 80099c4:	d822      	bhi.n	8009a0c <u8g2_DrawHVLine+0xf6>
	  return;
	if ( x >= u8g2->user_x1 )
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80099cc:	78fb      	ldrb	r3, [r7, #3]
 80099ce:	429a      	cmp	r2, r3
 80099d0:	d91e      	bls.n	8009a10 <u8g2_DrawHVLine+0xfa>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80099de:	1c79      	adds	r1, r7, #1
 80099e0:	1cb8      	adds	r0, r7, #2
 80099e2:	f7ff ff29 	bl	8009838 <u8g2_clip_intersection2>
 80099e6:	4603      	mov	r3, r0
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d013      	beq.n	8009a14 <u8g2_DrawHVLine+0xfe>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099f0:	689c      	ldr	r4, [r3, #8]
 80099f2:	78f9      	ldrb	r1, [r7, #3]
 80099f4:	78ba      	ldrb	r2, [r7, #2]
 80099f6:	7878      	ldrb	r0, [r7, #1]
 80099f8:	7e3b      	ldrb	r3, [r7, #24]
 80099fa:	9300      	str	r3, [sp, #0]
 80099fc:	4603      	mov	r3, r0
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	47a0      	blx	r4
 8009a02:	e008      	b.n	8009a16 <u8g2_DrawHVLine+0x100>
	  return;
 8009a04:	bf00      	nop
 8009a06:	e006      	b.n	8009a16 <u8g2_DrawHVLine+0x100>
	  return;
 8009a08:	bf00      	nop
 8009a0a:	e004      	b.n	8009a16 <u8g2_DrawHVLine+0x100>
	  return;
 8009a0c:	bf00      	nop
 8009a0e:	e002      	b.n	8009a16 <u8g2_DrawHVLine+0x100>
	  return;
 8009a10:	bf00      	nop
 8009a12:	e000      	b.n	8009a16 <u8g2_DrawHVLine+0x100>
	  return;
 8009a14:	bf00      	nop
    }
}
 8009a16:	370c      	adds	r7, #12
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd90      	pop	{r4, r7, pc}

08009a1c <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8009a1c:	b490      	push	{r4, r7}
 8009a1e:	b082      	sub	sp, #8
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	4604      	mov	r4, r0
 8009a24:	4608      	mov	r0, r1
 8009a26:	4611      	mov	r1, r2
 8009a28:	461a      	mov	r2, r3
 8009a2a:	4623      	mov	r3, r4
 8009a2c:	71fb      	strb	r3, [r7, #7]
 8009a2e:	4603      	mov	r3, r0
 8009a30:	71bb      	strb	r3, [r7, #6]
 8009a32:	460b      	mov	r3, r1
 8009a34:	717b      	strb	r3, [r7, #5]
 8009a36:	4613      	mov	r3, r2
 8009a38:	713b      	strb	r3, [r7, #4]
  if ( v0 < a1 )		// v0 <= a1
 8009a3a:	797a      	ldrb	r2, [r7, #5]
 8009a3c:	79bb      	ldrb	r3, [r7, #6]
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d20d      	bcs.n	8009a5e <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8009a42:	793a      	ldrb	r2, [r7, #4]
 8009a44:	79fb      	ldrb	r3, [r7, #7]
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d901      	bls.n	8009a4e <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e014      	b.n	8009a78 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8009a4e:	797a      	ldrb	r2, [r7, #5]
 8009a50:	793b      	ldrb	r3, [r7, #4]
 8009a52:	429a      	cmp	r2, r3
 8009a54:	d901      	bls.n	8009a5a <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8009a56:	2301      	movs	r3, #1
 8009a58:	e00e      	b.n	8009a78 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	e00c      	b.n	8009a78 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8009a5e:	793a      	ldrb	r2, [r7, #4]
 8009a60:	79fb      	ldrb	r3, [r7, #7]
 8009a62:	429a      	cmp	r2, r3
 8009a64:	d907      	bls.n	8009a76 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8009a66:	797a      	ldrb	r2, [r7, #5]
 8009a68:	793b      	ldrb	r3, [r7, #4]
 8009a6a:	429a      	cmp	r2, r3
 8009a6c:	d901      	bls.n	8009a72 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e002      	b.n	8009a78 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8009a72:	2300      	movs	r3, #0
 8009a74:	e000      	b.n	8009a78 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8009a76:	2300      	movs	r3, #0
    }
  }
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	3708      	adds	r7, #8
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bc90      	pop	{r4, r7}
 8009a80:	4770      	bx	lr

08009a82 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8009a82:	b580      	push	{r7, lr}
 8009a84:	b082      	sub	sp, #8
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	6078      	str	r0, [r7, #4]
 8009a8a:	4608      	mov	r0, r1
 8009a8c:	4611      	mov	r1, r2
 8009a8e:	461a      	mov	r2, r3
 8009a90:	4603      	mov	r3, r0
 8009a92:	70fb      	strb	r3, [r7, #3]
 8009a94:	460b      	mov	r3, r1
 8009a96:	70bb      	strb	r3, [r7, #2]
 8009a98:	4613      	mov	r3, r2
 8009a9a:	707b      	strb	r3, [r7, #1]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f893 0047 	ldrb.w	r0, [r3, #71]	; 0x47
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 8009aa8:	7c3b      	ldrb	r3, [r7, #16]
 8009aaa:	78ba      	ldrb	r2, [r7, #2]
 8009aac:	f7ff ffb6 	bl	8009a1c <u8g2_is_intersection_decision_tree>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d101      	bne.n	8009aba <u8g2_IsIntersection+0x38>
    return 0; 
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	e00a      	b.n	8009ad0 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f893 0045 	ldrb.w	r0, [r3, #69]	; 0x45
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f893 1046 	ldrb.w	r1, [r3, #70]	; 0x46
 8009ac6:	787b      	ldrb	r3, [r7, #1]
 8009ac8:	78fa      	ldrb	r2, [r7, #3]
 8009aca:	f7ff ffa7 	bl	8009a1c <u8g2_is_intersection_decision_tree>
 8009ace:	4603      	mov	r3, r0
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	3708      	adds	r7, #8
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}

08009ad8 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8009ad8:	b480      	push	{r7}
 8009ada:	b087      	sub	sp, #28
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
 8009ae0:	4608      	mov	r0, r1
 8009ae2:	4611      	mov	r1, r2
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	70fb      	strb	r3, [r7, #3]
 8009aea:	460b      	mov	r3, r1
 8009aec:	70bb      	strb	r3, [r7, #2]
 8009aee:	4613      	mov	r3, r2
 8009af0:	707b      	strb	r3, [r7, #1]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8009af2:	78bb      	ldrb	r3, [r7, #2]
 8009af4:	74fb      	strb	r3, [r7, #19]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8009af6:	7cfb      	ldrb	r3, [r7, #19]
 8009af8:	f003 0307 	and.w	r3, r3, #7
 8009afc:	74fb      	strb	r3, [r7, #19]
  mask = 1;
 8009afe:	2301      	movs	r3, #1
 8009b00:	743b      	strb	r3, [r7, #16]
  mask <<= bit_pos;
 8009b02:	7c3a      	ldrb	r2, [r7, #16]
 8009b04:	7cfb      	ldrb	r3, [r7, #19]
 8009b06:	fa02 f303 	lsl.w	r3, r2, r3
 8009b0a:	743b      	strb	r3, [r7, #16]

  or_mask = 0;
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	74bb      	strb	r3, [r7, #18]
  xor_mask = 0;
 8009b10:	2300      	movs	r3, #0
 8009b12:	747b      	strb	r3, [r7, #17]
  if ( u8g2->draw_color <= 1 )
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	d801      	bhi.n	8009b22 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8009b1e:	7c3b      	ldrb	r3, [r7, #16]
 8009b20:	74bb      	strb	r3, [r7, #18]
  if ( u8g2->draw_color != 1 )
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	d001      	beq.n	8009b30 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8009b2c:	7c3b      	ldrb	r3, [r7, #16]
 8009b2e:	747b      	strb	r3, [r7, #17]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8009b30:	78bb      	ldrb	r3, [r7, #2]
 8009b32:	81fb      	strh	r3, [r7, #14]
  offset &= ~7;
 8009b34:	89fb      	ldrh	r3, [r7, #14]
 8009b36:	f023 0307 	bic.w	r3, r3, #7
 8009b3a:	81fb      	strh	r3, [r7, #14]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	7c1b      	ldrb	r3, [r3, #16]
 8009b42:	b29b      	uxth	r3, r3
 8009b44:	89fa      	ldrh	r2, [r7, #14]
 8009b46:	fb12 f303 	smulbb	r3, r2, r3
 8009b4a:	81fb      	strh	r3, [r7, #14]
  ptr = u8g2->tile_buf_ptr;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b50:	617b      	str	r3, [r7, #20]
  ptr += offset;
 8009b52:	89fb      	ldrh	r3, [r7, #14]
 8009b54:	697a      	ldr	r2, [r7, #20]
 8009b56:	4413      	add	r3, r2
 8009b58:	617b      	str	r3, [r7, #20]
  ptr += x;
 8009b5a:	78fb      	ldrb	r3, [r7, #3]
 8009b5c:	697a      	ldr	r2, [r7, #20]
 8009b5e:	4413      	add	r3, r2
 8009b60:	617b      	str	r3, [r7, #20]
  
  if ( dir == 0 )
 8009b62:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d117      	bne.n	8009b9a <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	781a      	ldrb	r2, [r3, #0]
 8009b6e:	7cbb      	ldrb	r3, [r7, #18]
 8009b70:	4313      	orrs	r3, r2
 8009b72:	b2da      	uxtb	r2, r3
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	781a      	ldrb	r2, [r3, #0]
 8009b7c:	7c7b      	ldrb	r3, [r7, #17]
 8009b7e:	4053      	eors	r3, r2
 8009b80:	b2da      	uxtb	r2, r3
 8009b82:	697b      	ldr	r3, [r7, #20]
 8009b84:	701a      	strb	r2, [r3, #0]
	ptr++;
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	3301      	adds	r3, #1
 8009b8a:	617b      	str	r3, [r7, #20]
	len--;
 8009b8c:	787b      	ldrb	r3, [r7, #1]
 8009b8e:	3b01      	subs	r3, #1
 8009b90:	707b      	strb	r3, [r7, #1]
      } while( len != 0 );
 8009b92:	787b      	ldrb	r3, [r7, #1]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d1e8      	bne.n	8009b6a <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8009b98:	e039      	b.n	8009c0e <u8g2_ll_hvline_vertical_top_lsb+0x136>
      *ptr |= or_mask;
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	781a      	ldrb	r2, [r3, #0]
 8009b9e:	7cbb      	ldrb	r3, [r7, #18]
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	b2da      	uxtb	r2, r3
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	781a      	ldrb	r2, [r3, #0]
 8009bac:	7c7b      	ldrb	r3, [r7, #17]
 8009bae:	4053      	eors	r3, r2
 8009bb0:	b2da      	uxtb	r2, r3
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8009bb6:	7cfb      	ldrb	r3, [r7, #19]
 8009bb8:	3301      	adds	r3, #1
 8009bba:	74fb      	strb	r3, [r7, #19]
      bit_pos &= 7;
 8009bbc:	7cfb      	ldrb	r3, [r7, #19]
 8009bbe:	f003 0307 	and.w	r3, r3, #7
 8009bc2:	74fb      	strb	r3, [r7, #19]
      len--;
 8009bc4:	787b      	ldrb	r3, [r7, #1]
 8009bc6:	3b01      	subs	r3, #1
 8009bc8:	707b      	strb	r3, [r7, #1]
      if ( bit_pos == 0 )
 8009bca:	7cfb      	ldrb	r3, [r7, #19]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d115      	bne.n	8009bfc <u8g2_ll_hvline_vertical_top_lsb+0x124>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009bd6:	461a      	mov	r2, r3
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	4413      	add	r3, r2
 8009bdc:	617b      	str	r3, [r7, #20]
	if ( u8g2->draw_color <= 1 )
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8009be4:	2b01      	cmp	r3, #1
 8009be6:	d801      	bhi.n	8009bec <u8g2_ll_hvline_vertical_top_lsb+0x114>
	  or_mask  = 1;
 8009be8:	2301      	movs	r3, #1
 8009bea:	74bb      	strb	r3, [r7, #18]
	if ( u8g2->draw_color != 1 )
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8009bf2:	2b01      	cmp	r3, #1
 8009bf4:	d008      	beq.n	8009c08 <u8g2_ll_hvline_vertical_top_lsb+0x130>
	  xor_mask = 1;
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	747b      	strb	r3, [r7, #17]
 8009bfa:	e005      	b.n	8009c08 <u8g2_ll_hvline_vertical_top_lsb+0x130>
	or_mask <<= 1;
 8009bfc:	7cbb      	ldrb	r3, [r7, #18]
 8009bfe:	005b      	lsls	r3, r3, #1
 8009c00:	74bb      	strb	r3, [r7, #18]
	xor_mask <<= 1;
 8009c02:	7c7b      	ldrb	r3, [r7, #17]
 8009c04:	005b      	lsls	r3, r3, #1
 8009c06:	747b      	strb	r3, [r7, #17]
    } while( len != 0 );
 8009c08:	787b      	ldrb	r3, [r7, #1]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d1c5      	bne.n	8009b9a <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8009c0e:	bf00      	nop
 8009c10:	371c      	adds	r7, #28
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr

08009c1a <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8009c1a:	b580      	push	{r7, lr}
 8009c1c:	b082      	sub	sp, #8
 8009c1e:	af00      	add	r7, sp, #0
 8009c20:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2200      	movs	r2, #0
 8009c26:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  u8g2->clip_y0 = 0;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	22ff      	movs	r2, #255	; 0xff
 8009c36:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	22ff      	movs	r2, #255	; 0xff
 8009c3e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  
  u8g2->cb->update_page_win(u8g2);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	4798      	blx	r3
}
 8009c4c:	bf00      	nop
 8009c4e:	3708      	adds	r7, #8
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bd80      	pop	{r7, pc}

08009c54 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b084      	sub	sp, #16
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	60f8      	str	r0, [r7, #12]
 8009c5c:	60b9      	str	r1, [r7, #8]
 8009c5e:	603b      	str	r3, [r7, #0]
 8009c60:	4613      	mov	r3, r2
 8009c62:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2200      	movs	r2, #0
 8009c68:	651a      	str	r2, [r3, #80]	; 0x50
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	683a      	ldr	r2, [r7, #0]
 8009c6e:	631a      	str	r2, [r3, #48]	; 0x30
  
  u8g2->tile_buf_ptr = buf;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	68ba      	ldr	r2, [r7, #8]
 8009c74:	639a      	str	r2, [r3, #56]	; 0x38
  u8g2->tile_buf_height = tile_buf_height;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	79fa      	ldrb	r2, [r7, #7]
 8009c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  u8g2->tile_curr_row = 0;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	2200      	movs	r2, #0
 8009c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
  u8g2->bitmap_transparency = 0;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	2200      	movs	r2, #0
 8009c92:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
  
  u8g2->draw_color = 1;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2201      	movs	r2, #1
 8009c9a:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
  u8g2->is_auto_page_clear = 1;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
  
  u8g2->cb = u8g2_cb;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	69ba      	ldr	r2, [r7, #24]
 8009caa:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->cb->update_dimension(u8g2);
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	68f8      	ldr	r0, [r7, #12]
 8009cb4:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8009cb6:	68f8      	ldr	r0, [r7, #12]
 8009cb8:	f7ff ffaf 	bl	8009c1a <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8009cbc:	68f8      	ldr	r0, [r7, #12]
 8009cbe:	f7ff fd91 	bl	80097e4 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
#endif
}
 8009cca:	bf00      	nop
 8009ccc:	3710      	adds	r7, #16
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}

08009cd2 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8009cd2:	b480      	push	{r7}
 8009cd4:	b085      	sub	sp, #20
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ce6:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8009ce8:	7bfb      	ldrb	r3, [r7, #15]
 8009cea:	00db      	lsls	r3, r3, #3
 8009cec:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_height = t;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	7bfa      	ldrb	r2, [r7, #15]
 8009cf2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  
  t = display_info->tile_width;
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	7c1b      	ldrb	r3, [r3, #16]
 8009cfa:	73fb      	strb	r3, [r7, #15]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 8009cfc:	7bfb      	ldrb	r3, [r7, #15]
 8009cfe:	2b1f      	cmp	r3, #31
 8009d00:	d901      	bls.n	8009d06 <u8g2_update_dimension_common+0x34>
    t = 31;
 8009d02:	231f      	movs	r3, #31
 8009d04:	73fb      	strb	r3, [r7, #15]
#endif
  t *= 8;
 8009d06:	7bfb      	ldrb	r3, [r7, #15]
 8009d08:	00db      	lsls	r3, r3, #3
 8009d0a:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_width = t;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	7bfa      	ldrb	r2, [r7, #15]
 8009d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_curr_row;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d1a:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8009d1c:	7bfb      	ldrb	r3, [r7, #15]
 8009d1e:	00db      	lsls	r3, r3, #3
 8009d20:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_curr_row = t;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	7bfa      	ldrb	r2, [r7, #15]
 8009d26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  t = u8g2->tile_buf_height;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d30:	73fb      	strb	r3, [r7, #15]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8009d32:	7bfb      	ldrb	r3, [r7, #15]
 8009d34:	687a      	ldr	r2, [r7, #4]
 8009d36:	f892 203d 	ldrb.w	r2, [r2, #61]	; 0x3d
 8009d3a:	4413      	add	r3, r2
 8009d3c:	68ba      	ldr	r2, [r7, #8]
 8009d3e:	7c52      	ldrb	r2, [r2, #17]
 8009d40:	4293      	cmp	r3, r2
 8009d42:	dd06      	ble.n	8009d52 <u8g2_update_dimension_common+0x80>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	7c5a      	ldrb	r2, [r3, #17]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d4e:	1ad3      	subs	r3, r2, r3
 8009d50:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8009d52:	7bfb      	ldrb	r3, [r7, #15]
 8009d54:	00db      	lsls	r3, r3, #3
 8009d56:	73fb      	strb	r3, [r7, #15]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  u8g2->buf_y1 = u8g2->buf_y0;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8009d76:	7bfb      	ldrb	r3, [r7, #15]
 8009d78:	4413      	add	r3, r2
 8009d7a:	b2da      	uxtb	r2, r3
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	22f0      	movs	r2, #240	; 0xf0
 8009d86:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  if ( display_info->pixel_width <= 240 )
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	8a9b      	ldrh	r3, [r3, #20]
 8009d8e:	2bf0      	cmp	r3, #240	; 0xf0
 8009d90:	d805      	bhi.n	8009d9e <u8g2_update_dimension_common+0xcc>
    u8g2->width = display_info->pixel_width;
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	8a9b      	ldrh	r3, [r3, #20]
 8009d96:	b2da      	uxtb	r2, r3
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  u8g2->height = display_info->pixel_height;
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	8adb      	ldrh	r3, [r3, #22]
 8009da2:	b2da      	uxtb	r2, r3
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
#endif

}
 8009daa:	bf00      	nop
 8009dac:	3714      	adds	r7, #20
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr

08009db6 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8009db6:	b580      	push	{r7, lr}
 8009db8:	b084      	sub	sp, #16
 8009dba:	af02      	add	r7, sp, #8
 8009dbc:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f893 1049 	ldrb.w	r1, [r3, #73]	; 0x49
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f893 004a 	ldrb.w	r0, [r3, #74]	; 0x4a
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8009dd6:	9300      	str	r3, [sp, #0]
 8009dd8:	4603      	mov	r3, r0
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f7ff fe51 	bl	8009a82 <u8g2_IsIntersection>
 8009de0:	4603      	mov	r3, r0
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d104      	bne.n	8009df0 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2200      	movs	r2, #0
 8009dea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8009dee:	e03b      	b.n	8009e68 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2201      	movs	r2, #1
 8009df4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d205      	bcs.n	8009e14 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8009e20:	429a      	cmp	r2, r3
 8009e22:	d905      	bls.n	8009e30 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8009e3c:	429a      	cmp	r2, r3
 8009e3e:	d205      	bcs.n	8009e4c <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d905      	bls.n	8009e68 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
}
 8009e68:	bf00      	nop
 8009e6a:	3708      	adds	r7, #8
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}

08009e70 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f7ff ff2a 	bl	8009cd2 <u8g2_update_dimension_common>
}
 8009e7e:	bf00      	nop
 8009e80:	3708      	adds	r7, #8
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}

08009e86 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8009e86:	b580      	push	{r7, lr}
 8009e88:	b082      	sub	sp, #8
 8009e8a:	af00      	add	r7, sp, #0
 8009e8c:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2200      	movs	r2, #0
 8009e92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  u8g2->user_x1 = u8g2->pixel_buf_width;	/* pixel_buf_width replaced with width */
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
  
  u8g2->user_y0 = u8g2->buf_y0;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  u8g2->user_y1 = u8g2->buf_y1;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f7ff ff7b 	bl	8009db6 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8009ec0:	bf00      	nop
 8009ec2:	3708      	adds	r7, #8
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}

08009ec8 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b084      	sub	sp, #16
 8009ecc:	af02      	add	r7, sp, #8
 8009ece:	6078      	str	r0, [r7, #4]
 8009ed0:	4608      	mov	r0, r1
 8009ed2:	4611      	mov	r1, r2
 8009ed4:	461a      	mov	r2, r3
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	70fb      	strb	r3, [r7, #3]
 8009eda:	460b      	mov	r3, r1
 8009edc:	70bb      	strb	r3, [r7, #2]
 8009ede:	4613      	mov	r3, r2
 8009ee0:	707b      	strb	r3, [r7, #1]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8009ee2:	7878      	ldrb	r0, [r7, #1]
 8009ee4:	78ba      	ldrb	r2, [r7, #2]
 8009ee6:	78f9      	ldrb	r1, [r7, #3]
 8009ee8:	7c3b      	ldrb	r3, [r7, #16]
 8009eea:	9300      	str	r3, [sp, #0]
 8009eec:	4603      	mov	r3, r0
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f7ff fcf0 	bl	80098d4 <u8g2_draw_hv_line_2dir>
}
 8009ef4:	bf00      	nop
 8009ef6:	3708      	adds	r7, #8
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	bd80      	pop	{r7, pc}

08009efc <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b083      	sub	sp, #12
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8009f0c:	bf00      	nop
 8009f0e:	370c      	adds	r7, #12
 8009f10:	46bd      	mov	sp, r7
 8009f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f16:	4770      	bx	lr

08009f18 <u8x8_utf8_next>:
    0x0fffe: no glyph, just continue
    0x0ffff: end of string
    anything else: The decoded encoding
*/
uint16_t u8x8_utf8_next(u8x8_t *u8x8, uint8_t b)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b083      	sub	sp, #12
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' )	/* '\n' terminates the string to support the string list procedures */
 8009f24:	78fb      	ldrb	r3, [r7, #3]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d002      	beq.n	8009f30 <u8x8_utf8_next+0x18>
 8009f2a:	78fb      	ldrb	r3, [r7, #3]
 8009f2c:	2b0a      	cmp	r3, #10
 8009f2e:	d102      	bne.n	8009f36 <u8x8_utf8_next+0x1e>
    return 0x0ffff;	/* end of string detected, pending UTF8 is discarded */
 8009f30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009f34:	e06e      	b.n	800a014 <u8x8_utf8_next+0xfc>
  if ( u8x8->utf8_state == 0 )
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d145      	bne.n	8009fcc <u8x8_utf8_next+0xb4>
  {
    if ( b >= 0xfc )	/* 6 byte sequence */
 8009f40:	78fb      	ldrb	r3, [r7, #3]
 8009f42:	2bfb      	cmp	r3, #251	; 0xfb
 8009f44:	d908      	bls.n	8009f58 <u8x8_utf8_next+0x40>
    {
      u8x8->utf8_state = 5;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2205      	movs	r2, #5
 8009f4a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
      b &= 1;
 8009f4e:	78fb      	ldrb	r3, [r7, #3]
 8009f50:	f003 0301 	and.w	r3, r3, #1
 8009f54:	70fb      	strb	r3, [r7, #3]
 8009f56:	e032      	b.n	8009fbe <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xf8 )
 8009f58:	78fb      	ldrb	r3, [r7, #3]
 8009f5a:	2bf7      	cmp	r3, #247	; 0xf7
 8009f5c:	d908      	bls.n	8009f70 <u8x8_utf8_next+0x58>
    {
      u8x8->utf8_state = 4;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2204      	movs	r2, #4
 8009f62:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
      b &= 3;
 8009f66:	78fb      	ldrb	r3, [r7, #3]
 8009f68:	f003 0303 	and.w	r3, r3, #3
 8009f6c:	70fb      	strb	r3, [r7, #3]
 8009f6e:	e026      	b.n	8009fbe <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xf0 )
 8009f70:	78fb      	ldrb	r3, [r7, #3]
 8009f72:	2bef      	cmp	r3, #239	; 0xef
 8009f74:	d908      	bls.n	8009f88 <u8x8_utf8_next+0x70>
    {
      u8x8->utf8_state = 3;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2203      	movs	r2, #3
 8009f7a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
      b &= 7;      
 8009f7e:	78fb      	ldrb	r3, [r7, #3]
 8009f80:	f003 0307 	and.w	r3, r3, #7
 8009f84:	70fb      	strb	r3, [r7, #3]
 8009f86:	e01a      	b.n	8009fbe <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xe0 )
 8009f88:	78fb      	ldrb	r3, [r7, #3]
 8009f8a:	2bdf      	cmp	r3, #223	; 0xdf
 8009f8c:	d908      	bls.n	8009fa0 <u8x8_utf8_next+0x88>
    {
      u8x8->utf8_state = 2;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2202      	movs	r2, #2
 8009f92:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
      b &= 15;
 8009f96:	78fb      	ldrb	r3, [r7, #3]
 8009f98:	f003 030f 	and.w	r3, r3, #15
 8009f9c:	70fb      	strb	r3, [r7, #3]
 8009f9e:	e00e      	b.n	8009fbe <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xc0 )
 8009fa0:	78fb      	ldrb	r3, [r7, #3]
 8009fa2:	2bbf      	cmp	r3, #191	; 0xbf
 8009fa4:	d908      	bls.n	8009fb8 <u8x8_utf8_next+0xa0>
    {
      u8x8->utf8_state = 1;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2201      	movs	r2, #1
 8009faa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
      b &= 0x01f;
 8009fae:	78fb      	ldrb	r3, [r7, #3]
 8009fb0:	f003 031f 	and.w	r3, r3, #31
 8009fb4:	70fb      	strb	r3, [r7, #3]
 8009fb6:	e002      	b.n	8009fbe <u8x8_utf8_next+0xa6>
    }
    else
    {
      /* do nothing, just use the value as encoding */
      return b;
 8009fb8:	78fb      	ldrb	r3, [r7, #3]
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	e02a      	b.n	800a014 <u8x8_utf8_next+0xfc>
    }
    u8x8->encoding = b;
 8009fbe:	78fb      	ldrb	r3, [r7, #3]
 8009fc0:	b29a      	uxth	r2, r3
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	841a      	strh	r2, [r3, #32]
    return 0x0fffe;
 8009fc6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8009fca:	e023      	b.n	800a014 <u8x8_utf8_next+0xfc>
  }
  else
  {
    u8x8->utf8_state--;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	b2da      	uxtb	r2, r3
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    /* The case b < 0x080 (an illegal UTF8 encoding) is not checked here. */
    u8x8->encoding<<=6;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	8c1b      	ldrh	r3, [r3, #32]
 8009fe0:	019b      	lsls	r3, r3, #6
 8009fe2:	b29a      	uxth	r2, r3
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	841a      	strh	r2, [r3, #32]
    b &= 0x03f;
 8009fe8:	78fb      	ldrb	r3, [r7, #3]
 8009fea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009fee:	70fb      	strb	r3, [r7, #3]
    u8x8->encoding |= b;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	8c1a      	ldrh	r2, [r3, #32]
 8009ff4:	78fb      	ldrb	r3, [r7, #3]
 8009ff6:	b29b      	uxth	r3, r3
 8009ff8:	4313      	orrs	r3, r2
 8009ffa:	b29a      	uxth	r2, r3
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	841a      	strh	r2, [r3, #32]
    if ( u8x8->utf8_state != 0 )
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a006:	2b00      	cmp	r3, #0
 800a008:	d002      	beq.n	800a010 <u8x8_utf8_next+0xf8>
      return 0x0fffe;	/* nothing to do yet */
 800a00a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800a00e:	e001      	b.n	800a014 <u8x8_utf8_next+0xfc>
  }
  return u8x8->encoding;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	8c1b      	ldrh	r3, [r3, #32]
}
 800a014:	4618      	mov	r0, r3
 800a016:	370c      	adds	r7, #12
 800a018:	46bd      	mov	sp, r7
 800a01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01e:	4770      	bx	lr

0800a020 <u8x8_byte_SetDC>:
*/

#include "../u8g2/u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 800a020:	b590      	push	{r4, r7, lr}
 800a022:	b083      	sub	sp, #12
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
 800a028:	460b      	mov	r3, r1
 800a02a:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	691c      	ldr	r4, [r3, #16]
 800a030:	78fa      	ldrb	r2, [r7, #3]
 800a032:	2300      	movs	r3, #0
 800a034:	2120      	movs	r1, #32
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	47a0      	blx	r4
 800a03a:	4603      	mov	r3, r0
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	370c      	adds	r7, #12
 800a040:	46bd      	mov	sp, r7
 800a042:	bd90      	pop	{r4, r7, pc}

0800a044 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800a044:	b590      	push	{r4, r7, lr}
 800a046:	b085      	sub	sp, #20
 800a048:	af00      	add	r7, sp, #0
 800a04a:	60f8      	str	r0, [r7, #12]
 800a04c:	460b      	mov	r3, r1
 800a04e:	607a      	str	r2, [r7, #4]
 800a050:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	691c      	ldr	r4, [r3, #16]
 800a056:	7afa      	ldrb	r2, [r7, #11]
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2117      	movs	r1, #23
 800a05c:	68f8      	ldr	r0, [r7, #12]
 800a05e:	47a0      	blx	r4
 800a060:	4603      	mov	r3, r0
}
 800a062:	4618      	mov	r0, r3
 800a064:	3714      	adds	r7, #20
 800a066:	46bd      	mov	sp, r7
 800a068:	bd90      	pop	{r4, r7, pc}

0800a06a <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800a06a:	b580      	push	{r7, lr}
 800a06c:	b082      	sub	sp, #8
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
 800a072:	460b      	mov	r3, r1
 800a074:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 800a076:	1cfb      	adds	r3, r7, #3
 800a078:	461a      	mov	r2, r3
 800a07a:	2101      	movs	r1, #1
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f7ff ffe1 	bl	800a044 <u8x8_byte_SendBytes>
 800a082:	4603      	mov	r3, r0
}
 800a084:	4618      	mov	r0, r3
 800a086:	3708      	adds	r7, #8
 800a088:	46bd      	mov	sp, r7
 800a08a:	bd80      	pop	{r7, pc}

0800a08c <u8x8_cad_SendCmd>:
*/

#include "../u8g2/u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 800a08c:	b590      	push	{r4, r7, lr}
 800a08e:	b083      	sub	sp, #12
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
 800a094:	460b      	mov	r3, r1
 800a096:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	68dc      	ldr	r4, [r3, #12]
 800a09c:	78fa      	ldrb	r2, [r7, #3]
 800a09e:	2300      	movs	r3, #0
 800a0a0:	2115      	movs	r1, #21
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	47a0      	blx	r4
 800a0a6:	4603      	mov	r3, r0
}
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	370c      	adds	r7, #12
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	bd90      	pop	{r4, r7, pc}

0800a0b0 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 800a0b0:	b590      	push	{r4, r7, lr}
 800a0b2:	b083      	sub	sp, #12
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
 800a0b8:	460b      	mov	r3, r1
 800a0ba:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	68dc      	ldr	r4, [r3, #12]
 800a0c0:	78fa      	ldrb	r2, [r7, #3]
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	2116      	movs	r1, #22
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	47a0      	blx	r4
 800a0ca:	4603      	mov	r3, r0
}
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	370c      	adds	r7, #12
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bd90      	pop	{r4, r7, pc}

0800a0d4 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800a0d4:	b590      	push	{r4, r7, lr}
 800a0d6:	b085      	sub	sp, #20
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60f8      	str	r0, [r7, #12]
 800a0dc:	460b      	mov	r3, r1
 800a0de:	607a      	str	r2, [r7, #4]
 800a0e0:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	68dc      	ldr	r4, [r3, #12]
 800a0e6:	7afa      	ldrb	r2, [r7, #11]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2117      	movs	r1, #23
 800a0ec:	68f8      	ldr	r0, [r7, #12]
 800a0ee:	47a0      	blx	r4
 800a0f0:	4603      	mov	r3, r0
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3714      	adds	r7, #20
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd90      	pop	{r4, r7, pc}

0800a0fa <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 800a0fa:	b590      	push	{r4, r7, lr}
 800a0fc:	b083      	sub	sp, #12
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	68dc      	ldr	r4, [r3, #12]
 800a106:	2300      	movs	r3, #0
 800a108:	2200      	movs	r2, #0
 800a10a:	2118      	movs	r1, #24
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	47a0      	blx	r4
 800a110:	4603      	mov	r3, r0
}
 800a112:	4618      	mov	r0, r3
 800a114:	370c      	adds	r7, #12
 800a116:	46bd      	mov	sp, r7
 800a118:	bd90      	pop	{r4, r7, pc}

0800a11a <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 800a11a:	b590      	push	{r4, r7, lr}
 800a11c:	b083      	sub	sp, #12
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	68dc      	ldr	r4, [r3, #12]
 800a126:	2300      	movs	r3, #0
 800a128:	2200      	movs	r2, #0
 800a12a:	2119      	movs	r1, #25
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	47a0      	blx	r4
 800a130:	4603      	mov	r3, r0
}
 800a132:	4618      	mov	r0, r3
 800a134:	370c      	adds	r7, #12
 800a136:	46bd      	mov	sp, r7
 800a138:	bd90      	pop	{r4, r7, pc}

0800a13a <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800a13a:	b590      	push	{r4, r7, lr}
 800a13c:	b085      	sub	sp, #20
 800a13e:	af00      	add	r7, sp, #0
 800a140:	6078      	str	r0, [r7, #4]
 800a142:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	781b      	ldrb	r3, [r3, #0]
 800a148:	73fb      	strb	r3, [r7, #15]
    data++;
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	3301      	adds	r3, #1
 800a14e:	603b      	str	r3, [r7, #0]
    switch( cmd )
 800a150:	7bfb      	ldrb	r3, [r7, #15]
 800a152:	2b17      	cmp	r3, #23
 800a154:	d017      	beq.n	800a186 <u8x8_cad_SendSequence+0x4c>
 800a156:	2b17      	cmp	r3, #23
 800a158:	dc02      	bgt.n	800a160 <u8x8_cad_SendSequence+0x26>
 800a15a:	2b15      	cmp	r3, #21
 800a15c:	db37      	blt.n	800a1ce <u8x8_cad_SendSequence+0x94>
 800a15e:	e004      	b.n	800a16a <u8x8_cad_SendSequence+0x30>
 800a160:	2b19      	cmp	r3, #25
 800a162:	dd1e      	ble.n	800a1a2 <u8x8_cad_SendSequence+0x68>
 800a164:	2bfe      	cmp	r3, #254	; 0xfe
 800a166:	d024      	beq.n	800a1b2 <u8x8_cad_SendSequence+0x78>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800a168:	e031      	b.n	800a1ce <u8x8_cad_SendSequence+0x94>
	  v = *data;
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	781b      	ldrb	r3, [r3, #0]
 800a16e:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	68dc      	ldr	r4, [r3, #12]
 800a174:	7bba      	ldrb	r2, [r7, #14]
 800a176:	7bf9      	ldrb	r1, [r7, #15]
 800a178:	2300      	movs	r3, #0
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	47a0      	blx	r4
	  data++;
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	3301      	adds	r3, #1
 800a182:	603b      	str	r3, [r7, #0]
	  break;
 800a184:	e022      	b.n	800a1cc <u8x8_cad_SendSequence+0x92>
	  v = *data;
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	781b      	ldrb	r3, [r3, #0]
 800a18a:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 800a18c:	f107 030e 	add.w	r3, r7, #14
 800a190:	461a      	mov	r2, r3
 800a192:	2101      	movs	r1, #1
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f7ff ff9d 	bl	800a0d4 <u8x8_cad_SendData>
	  data++;
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	3301      	adds	r3, #1
 800a19e:	603b      	str	r3, [r7, #0]
	  break;
 800a1a0:	e014      	b.n	800a1cc <u8x8_cad_SendSequence+0x92>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	68dc      	ldr	r4, [r3, #12]
 800a1a6:	7bf9      	ldrb	r1, [r7, #15]
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	47a0      	blx	r4
	  break;
 800a1b0:	e00c      	b.n	800a1cc <u8x8_cad_SendSequence+0x92>
	  v = *data;
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	781b      	ldrb	r3, [r3, #0]
 800a1b6:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 800a1b8:	7bbb      	ldrb	r3, [r7, #14]
 800a1ba:	461a      	mov	r2, r3
 800a1bc:	2129      	movs	r1, #41	; 0x29
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f000 fa35 	bl	800a62e <u8x8_gpio_call>
	  data++;
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	3301      	adds	r3, #1
 800a1c8:	603b      	str	r3, [r7, #0]
	  break;
 800a1ca:	bf00      	nop
    cmd = *data;
 800a1cc:	e7ba      	b.n	800a144 <u8x8_cad_SendSequence+0xa>
	return;
 800a1ce:	bf00      	nop
    }
  }
}
 800a1d0:	3714      	adds	r7, #20
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd90      	pop	{r4, r7, pc}
	...

0800a1d8 <u8x8_cad_011>:
  convert to bytes by using 
    dc = 0 for commands 
    dc = 1 for args and data
*/
uint8_t u8x8_cad_011(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800a1d8:	b590      	push	{r4, r7, lr}
 800a1da:	b085      	sub	sp, #20
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	60f8      	str	r0, [r7, #12]
 800a1e0:	607b      	str	r3, [r7, #4]
 800a1e2:	460b      	mov	r3, r1
 800a1e4:	72fb      	strb	r3, [r7, #11]
 800a1e6:	4613      	mov	r3, r2
 800a1e8:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800a1ea:	7afb      	ldrb	r3, [r7, #11]
 800a1ec:	3b14      	subs	r3, #20
 800a1ee:	2b05      	cmp	r3, #5
 800a1f0:	d82f      	bhi.n	800a252 <u8x8_cad_011+0x7a>
 800a1f2:	a201      	add	r2, pc, #4	; (adr r2, 800a1f8 <u8x8_cad_011+0x20>)
 800a1f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1f8:	0800a241 	.word	0x0800a241
 800a1fc:	0800a211 	.word	0x0800a211
 800a200:	0800a225 	.word	0x0800a225
 800a204:	0800a239 	.word	0x0800a239
 800a208:	0800a241 	.word	0x0800a241
 800a20c:	0800a241 	.word	0x0800a241
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 800a210:	2100      	movs	r1, #0
 800a212:	68f8      	ldr	r0, [r7, #12]
 800a214:	f7ff ff04 	bl	800a020 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 800a218:	7abb      	ldrb	r3, [r7, #10]
 800a21a:	4619      	mov	r1, r3
 800a21c:	68f8      	ldr	r0, [r7, #12]
 800a21e:	f7ff ff24 	bl	800a06a <u8x8_byte_SendByte>
      break;
 800a222:	e018      	b.n	800a256 <u8x8_cad_011+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 1);
 800a224:	2101      	movs	r1, #1
 800a226:	68f8      	ldr	r0, [r7, #12]
 800a228:	f7ff fefa 	bl	800a020 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 800a22c:	7abb      	ldrb	r3, [r7, #10]
 800a22e:	4619      	mov	r1, r3
 800a230:	68f8      	ldr	r0, [r7, #12]
 800a232:	f7ff ff1a 	bl	800a06a <u8x8_byte_SendByte>
      break;
 800a236:	e00e      	b.n	800a256 <u8x8_cad_011+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 800a238:	2101      	movs	r1, #1
 800a23a:	68f8      	ldr	r0, [r7, #12]
 800a23c:	f7ff fef0 	bl	800a020 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	691c      	ldr	r4, [r3, #16]
 800a244:	7aba      	ldrb	r2, [r7, #10]
 800a246:	7af9      	ldrb	r1, [r7, #11]
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	68f8      	ldr	r0, [r7, #12]
 800a24c:	47a0      	blx	r4
 800a24e:	4603      	mov	r3, r0
 800a250:	e002      	b.n	800a258 <u8x8_cad_011+0x80>
    default:
      return 0;
 800a252:	2300      	movs	r3, #0
 800a254:	e000      	b.n	800a258 <u8x8_cad_011+0x80>
  }
  return 1;
 800a256:	2301      	movs	r3, #1
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3714      	adds	r7, #20
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd90      	pop	{r4, r7, pc}

0800a260 <u8x8_ssd1322_8to32>:
*/

static uint8_t u8x8_ssd1322_to32_dest_buf[32];

static uint8_t *u8x8_ssd1322_8to32(U8X8_UNUSED u8x8_t *u8x8, uint8_t *ptr)
{
 800a260:	b480      	push	{r7}
 800a262:	b087      	sub	sp, #28
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
 800a268:	6039      	str	r1, [r7, #0]
  uint8_t v;
  uint8_t a,b;
  uint8_t i, j;
  uint8_t *dest;
  
  for( j = 0; j < 4; j++ )
 800a26a:	2300      	movs	r3, #0
 800a26c:	74fb      	strb	r3, [r7, #19]
 800a26e:	e03d      	b.n	800a2ec <u8x8_ssd1322_8to32+0x8c>
  {
    dest = u8x8_ssd1322_to32_dest_buf;
 800a270:	4b23      	ldr	r3, [pc, #140]	; (800a300 <u8x8_ssd1322_8to32+0xa0>)
 800a272:	60fb      	str	r3, [r7, #12]
    dest += j;
 800a274:	7cfb      	ldrb	r3, [r7, #19]
 800a276:	68fa      	ldr	r2, [r7, #12]
 800a278:	4413      	add	r3, r2
 800a27a:	60fb      	str	r3, [r7, #12]
    a =*ptr;
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	781b      	ldrb	r3, [r3, #0]
 800a280:	75bb      	strb	r3, [r7, #22]
    ptr++;
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	3301      	adds	r3, #1
 800a286:	603b      	str	r3, [r7, #0]
    b = *ptr;
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	781b      	ldrb	r3, [r3, #0]
 800a28c:	757b      	strb	r3, [r7, #21]
    ptr++;
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	3301      	adds	r3, #1
 800a292:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 8; i++ )
 800a294:	2300      	movs	r3, #0
 800a296:	753b      	strb	r3, [r7, #20]
 800a298:	e022      	b.n	800a2e0 <u8x8_ssd1322_8to32+0x80>
    {
      v = 0;
 800a29a:	2300      	movs	r3, #0
 800a29c:	75fb      	strb	r3, [r7, #23]
      if ( a&1 ) v |= 0xf0;
 800a29e:	7dbb      	ldrb	r3, [r7, #22]
 800a2a0:	f003 0301 	and.w	r3, r3, #1
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d003      	beq.n	800a2b0 <u8x8_ssd1322_8to32+0x50>
 800a2a8:	7dfb      	ldrb	r3, [r7, #23]
 800a2aa:	f063 030f 	orn	r3, r3, #15
 800a2ae:	75fb      	strb	r3, [r7, #23]
      if ( b&1 ) v |= 0x0f;
 800a2b0:	7d7b      	ldrb	r3, [r7, #21]
 800a2b2:	f003 0301 	and.w	r3, r3, #1
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d003      	beq.n	800a2c2 <u8x8_ssd1322_8to32+0x62>
 800a2ba:	7dfb      	ldrb	r3, [r7, #23]
 800a2bc:	f043 030f 	orr.w	r3, r3, #15
 800a2c0:	75fb      	strb	r3, [r7, #23]
      *dest = v;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	7dfa      	ldrb	r2, [r7, #23]
 800a2c6:	701a      	strb	r2, [r3, #0]
      dest+=4;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	3304      	adds	r3, #4
 800a2cc:	60fb      	str	r3, [r7, #12]
      a >>= 1;
 800a2ce:	7dbb      	ldrb	r3, [r7, #22]
 800a2d0:	085b      	lsrs	r3, r3, #1
 800a2d2:	75bb      	strb	r3, [r7, #22]
      b >>= 1;
 800a2d4:	7d7b      	ldrb	r3, [r7, #21]
 800a2d6:	085b      	lsrs	r3, r3, #1
 800a2d8:	757b      	strb	r3, [r7, #21]
    for( i = 0; i < 8; i++ )
 800a2da:	7d3b      	ldrb	r3, [r7, #20]
 800a2dc:	3301      	adds	r3, #1
 800a2de:	753b      	strb	r3, [r7, #20]
 800a2e0:	7d3b      	ldrb	r3, [r7, #20]
 800a2e2:	2b07      	cmp	r3, #7
 800a2e4:	d9d9      	bls.n	800a29a <u8x8_ssd1322_8to32+0x3a>
  for( j = 0; j < 4; j++ )
 800a2e6:	7cfb      	ldrb	r3, [r7, #19]
 800a2e8:	3301      	adds	r3, #1
 800a2ea:	74fb      	strb	r3, [r7, #19]
 800a2ec:	7cfb      	ldrb	r3, [r7, #19]
 800a2ee:	2b03      	cmp	r3, #3
 800a2f0:	d9be      	bls.n	800a270 <u8x8_ssd1322_8to32+0x10>
    }
  }
  
  return u8x8_ssd1322_to32_dest_buf;
 800a2f2:	4b03      	ldr	r3, [pc, #12]	; (800a300 <u8x8_ssd1322_8to32+0xa0>)
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	371c      	adds	r7, #28
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fe:	4770      	bx	lr
 800a300:	20001a80 	.word	0x20001a80

0800a304 <u8x8_d_ssd1322_common>:
  return u8x8_ssd1322_to32_dest_buf;
}


uint8_t u8x8_d_ssd1322_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b088      	sub	sp, #32
 800a308:	af00      	add	r7, sp, #0
 800a30a:	60f8      	str	r0, [r7, #12]
 800a30c:	607b      	str	r3, [r7, #4]
 800a30e:	460b      	mov	r3, r1
 800a310:	72fb      	strb	r3, [r7, #11]
 800a312:	4613      	mov	r3, r2
 800a314:	72bb      	strb	r3, [r7, #10]
  uint8_t x; 
  uint8_t y, c;
  uint8_t *ptr;
  switch(msg)
 800a316:	7afb      	ldrb	r3, [r7, #11]
 800a318:	2b0e      	cmp	r3, #14
 800a31a:	d010      	beq.n	800a33e <u8x8_d_ssd1322_common+0x3a>
 800a31c:	2b0f      	cmp	r3, #15
 800a31e:	d01e      	beq.n	800a35e <u8x8_d_ssd1322_common+0x5a>
 800a320:	2b0b      	cmp	r3, #11
 800a322:	d17b      	bne.n	800a41c <u8x8_d_ssd1322_common+0x118>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 800a324:	7abb      	ldrb	r3, [r7, #10]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d104      	bne.n	800a334 <u8x8_d_ssd1322_common+0x30>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_powersave0_seq);
 800a32a:	4940      	ldr	r1, [pc, #256]	; (800a42c <u8x8_d_ssd1322_common+0x128>)
 800a32c:	68f8      	ldr	r0, [r7, #12]
 800a32e:	f7ff ff04 	bl	800a13a <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_powersave1_seq);
      break;
 800a332:	e075      	b.n	800a420 <u8x8_d_ssd1322_common+0x11c>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_powersave1_seq);
 800a334:	493e      	ldr	r1, [pc, #248]	; (800a430 <u8x8_d_ssd1322_common+0x12c>)
 800a336:	68f8      	ldr	r0, [r7, #12]
 800a338:	f7ff feff 	bl	800a13a <u8x8_cad_SendSequence>
      break;
 800a33c:	e070      	b.n	800a420 <u8x8_d_ssd1322_common+0x11c>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 800a33e:	68f8      	ldr	r0, [r7, #12]
 800a340:	f7ff fedb 	bl	800a0fa <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x0C1 );
 800a344:	21c1      	movs	r1, #193	; 0xc1
 800a346:	68f8      	ldr	r0, [r7, #12]
 800a348:	f7ff fea0 	bl	800a08c <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1322 has range from 0 to 255 */
 800a34c:	7abb      	ldrb	r3, [r7, #10]
 800a34e:	4619      	mov	r1, r3
 800a350:	68f8      	ldr	r0, [r7, #12]
 800a352:	f7ff fead 	bl	800a0b0 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 800a356:	68f8      	ldr	r0, [r7, #12]
 800a358:	f7ff fedf 	bl	800a11a <u8x8_cad_EndTransfer>
      break;
 800a35c:	e060      	b.n	800a420 <u8x8_d_ssd1322_common+0x11c>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 800a35e:	68f8      	ldr	r0, [r7, #12]
 800a360:	f7ff fecb 	bl	800a0fa <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	795b      	ldrb	r3, [r3, #5]
 800a368:	77fb      	strb	r3, [r7, #31]
      x *= 2;		// only every 4th col can be addressed
 800a36a:	7ffb      	ldrb	r3, [r7, #31]
 800a36c:	005b      	lsls	r3, r3, #1
 800a36e:	77fb      	strb	r3, [r7, #31]
      x += u8x8->x_offset;		
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800a376:	7ffb      	ldrb	r3, [r7, #31]
 800a378:	4413      	add	r3, r2
 800a37a:	77fb      	strb	r3, [r7, #31]
    
      y = (((u8x8_tile_t *)arg_ptr)->y_pos);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	799b      	ldrb	r3, [r3, #6]
 800a380:	75fb      	strb	r3, [r7, #23]
      y *= 8;
 800a382:	7dfb      	ldrb	r3, [r7, #23]
 800a384:	00db      	lsls	r3, r3, #3
 800a386:	75fb      	strb	r3, [r7, #23]
    
      
      u8x8_cad_SendCmd(u8x8, 0x075 );	/* set row address, moved out of the loop (issue 302) */
 800a388:	2175      	movs	r1, #117	; 0x75
 800a38a:	68f8      	ldr	r0, [r7, #12]
 800a38c:	f7ff fe7e 	bl	800a08c <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, y);
 800a390:	7dfb      	ldrb	r3, [r7, #23]
 800a392:	4619      	mov	r1, r3
 800a394:	68f8      	ldr	r0, [r7, #12]
 800a396:	f7ff fe8b 	bl	800a0b0 <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, y+7);
 800a39a:	7dfb      	ldrb	r3, [r7, #23]
 800a39c:	3307      	adds	r3, #7
 800a39e:	b2db      	uxtb	r3, r3
 800a3a0:	4619      	mov	r1, r3
 800a3a2:	68f8      	ldr	r0, [r7, #12]
 800a3a4:	f7ff fe84 	bl	800a0b0 <u8x8_cad_SendArg>
      
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	791b      	ldrb	r3, [r3, #4]
 800a3ac:	77bb      	strb	r3, [r7, #30]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	61bb      	str	r3, [r7, #24]

	do
	{
	  u8x8_cad_SendCmd(u8x8, 0x015 );	/* set column address */
 800a3b4:	2115      	movs	r1, #21
 800a3b6:	68f8      	ldr	r0, [r7, #12]
 800a3b8:	f7ff fe68 	bl	800a08c <u8x8_cad_SendCmd>
	  u8x8_cad_SendArg(u8x8, x );	/* start */
 800a3bc:	7ffb      	ldrb	r3, [r7, #31]
 800a3be:	4619      	mov	r1, r3
 800a3c0:	68f8      	ldr	r0, [r7, #12]
 800a3c2:	f7ff fe75 	bl	800a0b0 <u8x8_cad_SendArg>
	  u8x8_cad_SendArg(u8x8, x+1 );	/* end */
 800a3c6:	7ffb      	ldrb	r3, [r7, #31]
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	b2db      	uxtb	r3, r3
 800a3cc:	4619      	mov	r1, r3
 800a3ce:	68f8      	ldr	r0, [r7, #12]
 800a3d0:	f7ff fe6e 	bl	800a0b0 <u8x8_cad_SendArg>

	  u8x8_cad_SendCmd(u8x8, 0x05c );	/* write to ram */
 800a3d4:	215c      	movs	r1, #92	; 0x5c
 800a3d6:	68f8      	ldr	r0, [r7, #12]
 800a3d8:	f7ff fe58 	bl	800a08c <u8x8_cad_SendCmd>
	  
	  u8x8_cad_SendData(u8x8, 32, u8x8_ssd1322_8to32(u8x8, ptr));
 800a3dc:	69b9      	ldr	r1, [r7, #24]
 800a3de:	68f8      	ldr	r0, [r7, #12]
 800a3e0:	f7ff ff3e 	bl	800a260 <u8x8_ssd1322_8to32>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	2120      	movs	r1, #32
 800a3ea:	68f8      	ldr	r0, [r7, #12]
 800a3ec:	f7ff fe72 	bl	800a0d4 <u8x8_cad_SendData>
	  
	  ptr += 8;
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	3308      	adds	r3, #8
 800a3f4:	61bb      	str	r3, [r7, #24]
	  x += 2;
 800a3f6:	7ffb      	ldrb	r3, [r7, #31]
 800a3f8:	3302      	adds	r3, #2
 800a3fa:	77fb      	strb	r3, [r7, #31]
	  c--;
 800a3fc:	7fbb      	ldrb	r3, [r7, #30]
 800a3fe:	3b01      	subs	r3, #1
 800a400:	77bb      	strb	r3, [r7, #30]
	} while( c > 0 );
 800a402:	7fbb      	ldrb	r3, [r7, #30]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d1d5      	bne.n	800a3b4 <u8x8_d_ssd1322_common+0xb0>
	
	//x += 2;
	arg_int--;
 800a408:	7abb      	ldrb	r3, [r7, #10]
 800a40a:	3b01      	subs	r3, #1
 800a40c:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 800a40e:	7abb      	ldrb	r3, [r7, #10]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d1c9      	bne.n	800a3a8 <u8x8_d_ssd1322_common+0xa4>
      
      u8x8_cad_EndTransfer(u8x8);
 800a414:	68f8      	ldr	r0, [r7, #12]
 800a416:	f7ff fe80 	bl	800a11a <u8x8_cad_EndTransfer>
      break;
 800a41a:	e001      	b.n	800a420 <u8x8_d_ssd1322_common+0x11c>
    default:
      return 0;
 800a41c:	2300      	movs	r3, #0
 800a41e:	e000      	b.n	800a422 <u8x8_d_ssd1322_common+0x11e>
  }
  return 1;
 800a420:	2301      	movs	r3, #1
}
 800a422:	4618      	mov	r0, r3
 800a424:	3720      	adds	r7, #32
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}
 800a42a:	bf00      	nop
 800a42c:	08013ac0 	.word	0x08013ac0
 800a430:	08013ac8 	.word	0x08013ac8

0800a434 <u8x8_d_ssd1322_nhd_256x64>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_ssd1322_nhd_256x64(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b084      	sub	sp, #16
 800a438:	af00      	add	r7, sp, #0
 800a43a:	60f8      	str	r0, [r7, #12]
 800a43c:	607b      	str	r3, [r7, #4]
 800a43e:	460b      	mov	r3, r1
 800a440:	72fb      	strb	r3, [r7, #11]
 800a442:	4613      	mov	r3, r2
 800a444:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800a446:	7afb      	ldrb	r3, [r7, #11]
 800a448:	2b0a      	cmp	r3, #10
 800a44a:	d008      	beq.n	800a45e <u8x8_d_ssd1322_nhd_256x64+0x2a>
 800a44c:	2b0d      	cmp	r3, #13
 800a44e:	d00e      	beq.n	800a46e <u8x8_d_ssd1322_nhd_256x64+0x3a>
 800a450:	2b09      	cmp	r3, #9
 800a452:	d125      	bne.n	800a4a0 <u8x8_d_ssd1322_nhd_256x64+0x6c>
  {
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1322_256x64_display_info);
 800a454:	4919      	ldr	r1, [pc, #100]	; (800a4bc <u8x8_d_ssd1322_nhd_256x64+0x88>)
 800a456:	68f8      	ldr	r0, [r7, #12]
 800a458:	f000 f838 	bl	800a4cc <u8x8_d_helper_display_setup_memory>
      break;
 800a45c:	e028      	b.n	800a4b0 <u8x8_d_ssd1322_nhd_256x64+0x7c>
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 800a45e:	68f8      	ldr	r0, [r7, #12]
 800a460:	f000 f848 	bl	800a4f4 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_init_seq);
 800a464:	4916      	ldr	r1, [pc, #88]	; (800a4c0 <u8x8_d_ssd1322_nhd_256x64+0x8c>)
 800a466:	68f8      	ldr	r0, [r7, #12]
 800a468:	f7ff fe67 	bl	800a13a <u8x8_cad_SendSequence>
      break;
 800a46c:	e020      	b.n	800a4b0 <u8x8_d_ssd1322_nhd_256x64+0x7c>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 800a46e:	7abb      	ldrb	r3, [r7, #10]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d10a      	bne.n	800a48a <u8x8_d_ssd1322_nhd_256x64+0x56>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_flip0_seq);
 800a474:	4913      	ldr	r1, [pc, #76]	; (800a4c4 <u8x8_d_ssd1322_nhd_256x64+0x90>)
 800a476:	68f8      	ldr	r0, [r7, #12]
 800a478:	f7ff fe5f 	bl	800a13a <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	7c9a      	ldrb	r2, [r3, #18]
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 800a488:	e012      	b.n	800a4b0 <u8x8_d_ssd1322_nhd_256x64+0x7c>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_flip1_seq);
 800a48a:	490f      	ldr	r1, [pc, #60]	; (800a4c8 <u8x8_d_ssd1322_nhd_256x64+0x94>)
 800a48c:	68f8      	ldr	r0, [r7, #12]
 800a48e:	f7ff fe54 	bl	800a13a <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	7cda      	ldrb	r2, [r3, #19]
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      break;
 800a49e:	e007      	b.n	800a4b0 <u8x8_d_ssd1322_nhd_256x64+0x7c>
    
    default:
      return u8x8_d_ssd1322_common(u8x8, msg, arg_int, arg_ptr);
 800a4a0:	7aba      	ldrb	r2, [r7, #10]
 800a4a2:	7af9      	ldrb	r1, [r7, #11]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	68f8      	ldr	r0, [r7, #12]
 800a4a8:	f7ff ff2c 	bl	800a304 <u8x8_d_ssd1322_common>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	e000      	b.n	800a4b2 <u8x8_d_ssd1322_nhd_256x64+0x7e>
  }
  return 1;
 800a4b0:	2301      	movs	r3, #1
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3710      	adds	r7, #16
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	bd80      	pop	{r7, pc}
 800a4ba:	bf00      	nop
 800a4bc:	08013ae8 	.word	0x08013ae8
 800a4c0:	08013b00 	.word	0x08013b00
 800a4c4:	08013ad0 	.word	0x08013ad0
 800a4c8:	08013adc 	.word	0x08013adc

0800a4cc <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	683a      	ldr	r2, [r7, #0]
 800a4da:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	7c9a      	ldrb	r2, [r3, #18]
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 800a4e8:	bf00      	nop
 800a4ea:	370c      	adds	r7, #12
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f2:	4770      	bx	lr

0800a4f4 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 800a4f4:	b590      	push	{r4, r7, lr}
 800a4f6:	b083      	sub	sp, #12
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	695c      	ldr	r4, [r3, #20]
 800a500:	2300      	movs	r3, #0
 800a502:	2200      	movs	r2, #0
 800a504:	2128      	movs	r1, #40	; 0x28
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	68dc      	ldr	r4, [r3, #12]
 800a50e:	2300      	movs	r3, #0
 800a510:	2200      	movs	r2, #0
 800a512:	2114      	movs	r1, #20
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 800a518:	2201      	movs	r2, #1
 800a51a:	214b      	movs	r1, #75	; 0x4b
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f000 f886 	bl	800a62e <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	791b      	ldrb	r3, [r3, #4]
 800a528:	461a      	mov	r2, r3
 800a52a:	2129      	movs	r1, #41	; 0x29
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f000 f87e 	bl	800a62e <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 800a532:	2200      	movs	r2, #0
 800a534:	214b      	movs	r1, #75	; 0x4b
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f000 f879 	bl	800a62e <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	791b      	ldrb	r3, [r3, #4]
 800a542:	461a      	mov	r2, r3
 800a544:	2129      	movs	r1, #41	; 0x29
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f000 f871 	bl	800a62e <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 800a54c:	2201      	movs	r2, #1
 800a54e:	214b      	movs	r1, #75	; 0x4b
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f000 f86c 	bl	800a62e <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	795b      	ldrb	r3, [r3, #5]
 800a55c:	461a      	mov	r2, r3
 800a55e:	2129      	movs	r1, #41	; 0x29
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f000 f864 	bl	800a62e <u8x8_gpio_call>
}    
 800a566:	bf00      	nop
 800a568:	370c      	adds	r7, #12
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd90      	pop	{r4, r7, pc}

0800a56e <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 800a56e:	b590      	push	{r4, r7, lr}
 800a570:	b085      	sub	sp, #20
 800a572:	af00      	add	r7, sp, #0
 800a574:	6078      	str	r0, [r7, #4]
 800a576:	4608      	mov	r0, r1
 800a578:	4611      	mov	r1, r2
 800a57a:	461a      	mov	r2, r3
 800a57c:	4603      	mov	r3, r0
 800a57e:	70fb      	strb	r3, [r7, #3]
 800a580:	460b      	mov	r3, r1
 800a582:	70bb      	strb	r3, [r7, #2]
 800a584:	4613      	mov	r3, r2
 800a586:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 800a588:	78fb      	ldrb	r3, [r7, #3]
 800a58a:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 800a58c:	78bb      	ldrb	r3, [r7, #2]
 800a58e:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 800a590:	787b      	ldrb	r3, [r7, #1]
 800a592:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 800a594:	6a3b      	ldr	r3, [r7, #32]
 800a596:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	689c      	ldr	r4, [r3, #8]
 800a59c:	f107 0308 	add.w	r3, r7, #8
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	210f      	movs	r1, #15
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	47a0      	blx	r4
 800a5a8:	4603      	mov	r3, r0
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	3714      	adds	r7, #20
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd90      	pop	{r4, r7, pc}

0800a5b2 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 800a5b2:	b590      	push	{r4, r7, lr}
 800a5b4:	b083      	sub	sp, #12
 800a5b6:	af00      	add	r7, sp, #0
 800a5b8:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	689c      	ldr	r4, [r3, #8]
 800a5be:	2300      	movs	r3, #0
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	2109      	movs	r1, #9
 800a5c4:	6878      	ldr	r0, [r7, #4]
 800a5c6:	47a0      	blx	r4
}
 800a5c8:	bf00      	nop
 800a5ca:	370c      	adds	r7, #12
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd90      	pop	{r4, r7, pc}

0800a5d0 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 800a5d0:	b590      	push	{r4, r7, lr}
 800a5d2:	b083      	sub	sp, #12
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	689c      	ldr	r4, [r3, #8]
 800a5dc:	2300      	movs	r3, #0
 800a5de:	2200      	movs	r2, #0
 800a5e0:	210a      	movs	r1, #10
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	47a0      	blx	r4
}
 800a5e6:	bf00      	nop
 800a5e8:	370c      	adds	r7, #12
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd90      	pop	{r4, r7, pc}

0800a5ee <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 800a5ee:	b590      	push	{r4, r7, lr}
 800a5f0:	b083      	sub	sp, #12
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
 800a5f6:	460b      	mov	r3, r1
 800a5f8:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	689c      	ldr	r4, [r3, #8]
 800a5fe:	78fa      	ldrb	r2, [r7, #3]
 800a600:	2300      	movs	r3, #0
 800a602:	210b      	movs	r1, #11
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	47a0      	blx	r4
}
 800a608:	bf00      	nop
 800a60a:	370c      	adds	r7, #12
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd90      	pop	{r4, r7, pc}

0800a610 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 800a610:	b590      	push	{r4, r7, lr}
 800a612:	b083      	sub	sp, #12
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	689c      	ldr	r4, [r3, #8]
 800a61c:	2300      	movs	r3, #0
 800a61e:	2200      	movs	r2, #0
 800a620:	2110      	movs	r1, #16
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	47a0      	blx	r4
}
 800a626:	bf00      	nop
 800a628:	370c      	adds	r7, #12
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd90      	pop	{r4, r7, pc}

0800a62e <u8x8_gpio_call>:

#include "../u8g2/u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 800a62e:	b590      	push	{r4, r7, lr}
 800a630:	b083      	sub	sp, #12
 800a632:	af00      	add	r7, sp, #0
 800a634:	6078      	str	r0, [r7, #4]
 800a636:	460b      	mov	r3, r1
 800a638:	70fb      	strb	r3, [r7, #3]
 800a63a:	4613      	mov	r3, r2
 800a63c:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	695c      	ldr	r4, [r3, #20]
 800a642:	78ba      	ldrb	r2, [r7, #2]
 800a644:	78f9      	ldrb	r1, [r7, #3]
 800a646:	2300      	movs	r3, #0
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	47a0      	blx	r4
}
 800a64c:	bf00      	nop
 800a64e:	370c      	adds	r7, #12
 800a650:	46bd      	mov	sp, r7
 800a652:	bd90      	pop	{r4, r7, pc}

0800a654 <u8x8_dummy_cb>:

#include "../u8g2/u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 800a654:	b480      	push	{r7}
 800a656:	b085      	sub	sp, #20
 800a658:	af00      	add	r7, sp, #0
 800a65a:	60f8      	str	r0, [r7, #12]
 800a65c:	607b      	str	r3, [r7, #4]
 800a65e:	460b      	mov	r3, r1
 800a660:	72fb      	strb	r3, [r7, #11]
 800a662:	4613      	mov	r3, r2
 800a664:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 800a666:	2300      	movs	r3, #0
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3714      	adds	r7, #20
 800a66c:	46bd      	mov	sp, r7
 800a66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a672:	4770      	bx	lr

0800a674 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 800a674:	b480      	push	{r7}
 800a676:	b083      	sub	sp, #12
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2200      	movs	r2, #0
 800a680:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	4a12      	ldr	r2, [pc, #72]	; (800a6d0 <u8x8_SetupDefaults+0x5c>)
 800a686:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	4a11      	ldr	r2, [pc, #68]	; (800a6d0 <u8x8_SetupDefaults+0x5c>)
 800a68c:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	4a0f      	ldr	r2, [pc, #60]	; (800a6d0 <u8x8_SetupDefaults+0x5c>)
 800a692:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	4a0e      	ldr	r2, [pc, #56]	; (800a6d0 <u8x8_SetupDefaults+0x5c>)
 800a698:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2200      	movs	r2, #0
 800a69e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    u8x8->device_address = 0;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    u8x8->i2c_address = 255;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	22ff      	movs	r2, #255	; 0xff
 800a6b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	22ff      	movs	r2, #255	; 0xff
 800a6be:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 800a6c2:	bf00      	nop
 800a6c4:	370c      	adds	r7, #12
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6cc:	4770      	bx	lr
 800a6ce:	bf00      	nop
 800a6d0:	0800a655 	.word	0x0800a655

0800a6d4 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b084      	sub	sp, #16
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	60f8      	str	r0, [r7, #12]
 800a6dc:	60b9      	str	r1, [r7, #8]
 800a6de:	607a      	str	r2, [r7, #4]
 800a6e0:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 800a6e2:	68f8      	ldr	r0, [r7, #12]
 800a6e4:	f7ff ffc6 	bl	800a674 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	68ba      	ldr	r2, [r7, #8]
 800a6ec:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	683a      	ldr	r2, [r7, #0]
 800a6f8:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	69ba      	ldr	r2, [r7, #24]
 800a6fe:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 800a700:	68f8      	ldr	r0, [r7, #12]
 800a702:	f7ff ff56 	bl	800a5b2 <u8x8_SetupMemory>
}
 800a706:	bf00      	nop
 800a708:	3710      	adds	r7, #16
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}

0800a70e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a70e:	b480      	push	{r7}
 800a710:	b085      	sub	sp, #20
 800a712:	af00      	add	r7, sp, #0
 800a714:	4603      	mov	r3, r0
 800a716:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a718:	2300      	movs	r3, #0
 800a71a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a71c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a720:	2b84      	cmp	r3, #132	; 0x84
 800a722:	d005      	beq.n	800a730 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a724:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	4413      	add	r3, r2
 800a72c:	3303      	adds	r3, #3
 800a72e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a730:	68fb      	ldr	r3, [r7, #12]
}
 800a732:	4618      	mov	r0, r3
 800a734:	3714      	adds	r7, #20
 800a736:	46bd      	mov	sp, r7
 800a738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73c:	4770      	bx	lr

0800a73e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a73e:	b580      	push	{r7, lr}
 800a740:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a742:	f000 ffa5 	bl	800b690 <vTaskStartScheduler>
  
  return osOK;
 800a746:	2300      	movs	r3, #0
}
 800a748:	4618      	mov	r0, r3
 800a74a:	bd80      	pop	{r7, pc}

0800a74c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a74c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a74e:	b089      	sub	sp, #36	; 0x24
 800a750:	af04      	add	r7, sp, #16
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	695b      	ldr	r3, [r3, #20]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d020      	beq.n	800a7a0 <osThreadCreate+0x54>
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	699b      	ldr	r3, [r3, #24]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d01c      	beq.n	800a7a0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	685c      	ldr	r4, [r3, #4]
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681d      	ldr	r5, [r3, #0]
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	691e      	ldr	r6, [r3, #16]
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a778:	4618      	mov	r0, r3
 800a77a:	f7ff ffc8 	bl	800a70e <makeFreeRtosPriority>
 800a77e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	695b      	ldr	r3, [r3, #20]
 800a784:	687a      	ldr	r2, [r7, #4]
 800a786:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a788:	9202      	str	r2, [sp, #8]
 800a78a:	9301      	str	r3, [sp, #4]
 800a78c:	9100      	str	r1, [sp, #0]
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	4632      	mov	r2, r6
 800a792:	4629      	mov	r1, r5
 800a794:	4620      	mov	r0, r4
 800a796:	f000 fd33 	bl	800b200 <xTaskCreateStatic>
 800a79a:	4603      	mov	r3, r0
 800a79c:	60fb      	str	r3, [r7, #12]
 800a79e:	e01c      	b.n	800a7da <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	685c      	ldr	r4, [r3, #4]
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a7ac:	b29e      	uxth	r6, r3
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	f7ff ffaa 	bl	800a70e <makeFreeRtosPriority>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	f107 030c 	add.w	r3, r7, #12
 800a7c0:	9301      	str	r3, [sp, #4]
 800a7c2:	9200      	str	r2, [sp, #0]
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	4632      	mov	r2, r6
 800a7c8:	4629      	mov	r1, r5
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	f000 fd71 	bl	800b2b2 <xTaskCreate>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d001      	beq.n	800a7da <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	e000      	b.n	800a7dc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a7da:	68fb      	ldr	r3, [r7, #12]
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	3714      	adds	r7, #20
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a7e4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b084      	sub	sp, #16
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d001      	beq.n	800a7fa <osDelay+0x16>
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	e000      	b.n	800a7fc <osDelay+0x18>
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f000 ff13 	bl	800b628 <vTaskDelay>
  
  return osOK;
 800a802:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a804:	4618      	mov	r0, r3
 800a806:	3710      	adds	r7, #16
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}

0800a80c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800a80c:	b590      	push	{r4, r7, lr}
 800a80e:	b085      	sub	sp, #20
 800a810:	af02      	add	r7, sp, #8
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	689b      	ldr	r3, [r3, #8]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d012      	beq.n	800a844 <osMessageCreate+0x38>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	68db      	ldr	r3, [r3, #12]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d00e      	beq.n	800a844 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6818      	ldr	r0, [r3, #0]
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6859      	ldr	r1, [r3, #4]
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	689a      	ldr	r2, [r3, #8]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	68dc      	ldr	r4, [r3, #12]
 800a836:	2300      	movs	r3, #0
 800a838:	9300      	str	r3, [sp, #0]
 800a83a:	4623      	mov	r3, r4
 800a83c:	f000 f92c 	bl	800aa98 <xQueueGenericCreateStatic>
 800a840:	4603      	mov	r3, r0
 800a842:	e008      	b.n	800a856 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6818      	ldr	r0, [r3, #0]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	2200      	movs	r2, #0
 800a84e:	4619      	mov	r1, r3
 800a850:	f000 f994 	bl	800ab7c <xQueueGenericCreate>
 800a854:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800a856:	4618      	mov	r0, r3
 800a858:	370c      	adds	r7, #12
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd90      	pop	{r4, r7, pc}

0800a85e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a85e:	b480      	push	{r7}
 800a860:	b083      	sub	sp, #12
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f103 0208 	add.w	r2, r3, #8
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f04f 32ff 	mov.w	r2, #4294967295
 800a876:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f103 0208 	add.w	r2, r3, #8
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f103 0208 	add.w	r2, r3, #8
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2200      	movs	r2, #0
 800a890:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a892:	bf00      	nop
 800a894:	370c      	adds	r7, #12
 800a896:	46bd      	mov	sp, r7
 800a898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89c:	4770      	bx	lr

0800a89e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a89e:	b480      	push	{r7}
 800a8a0:	b083      	sub	sp, #12
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a8ac:	bf00      	nop
 800a8ae:	370c      	adds	r7, #12
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b6:	4770      	bx	lr

0800a8b8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b085      	sub	sp, #20
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	685b      	ldr	r3, [r3, #4]
 800a8c6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	68fa      	ldr	r2, [r7, #12]
 800a8cc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	689a      	ldr	r2, [r3, #8]
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	689b      	ldr	r3, [r3, #8]
 800a8da:	683a      	ldr	r2, [r7, #0]
 800a8dc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	683a      	ldr	r2, [r7, #0]
 800a8e2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	687a      	ldr	r2, [r7, #4]
 800a8e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	1c5a      	adds	r2, r3, #1
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	601a      	str	r2, [r3, #0]
}
 800a8f4:	bf00      	nop
 800a8f6:	3714      	adds	r7, #20
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fe:	4770      	bx	lr

0800a900 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a900:	b480      	push	{r7}
 800a902:	b085      	sub	sp, #20
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
 800a908:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a916:	d103      	bne.n	800a920 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	691b      	ldr	r3, [r3, #16]
 800a91c:	60fb      	str	r3, [r7, #12]
 800a91e:	e00c      	b.n	800a93a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	3308      	adds	r3, #8
 800a924:	60fb      	str	r3, [r7, #12]
 800a926:	e002      	b.n	800a92e <vListInsert+0x2e>
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	60fb      	str	r3, [r7, #12]
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	685b      	ldr	r3, [r3, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	68ba      	ldr	r2, [r7, #8]
 800a936:	429a      	cmp	r2, r3
 800a938:	d2f6      	bcs.n	800a928 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	685a      	ldr	r2, [r3, #4]
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	685b      	ldr	r3, [r3, #4]
 800a946:	683a      	ldr	r2, [r7, #0]
 800a948:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	68fa      	ldr	r2, [r7, #12]
 800a94e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	683a      	ldr	r2, [r7, #0]
 800a954:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	687a      	ldr	r2, [r7, #4]
 800a95a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	1c5a      	adds	r2, r3, #1
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	601a      	str	r2, [r3, #0]
}
 800a966:	bf00      	nop
 800a968:	3714      	adds	r7, #20
 800a96a:	46bd      	mov	sp, r7
 800a96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a970:	4770      	bx	lr

0800a972 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a972:	b480      	push	{r7}
 800a974:	b085      	sub	sp, #20
 800a976:	af00      	add	r7, sp, #0
 800a978:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	691b      	ldr	r3, [r3, #16]
 800a97e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	685b      	ldr	r3, [r3, #4]
 800a984:	687a      	ldr	r2, [r7, #4]
 800a986:	6892      	ldr	r2, [r2, #8]
 800a988:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	689b      	ldr	r3, [r3, #8]
 800a98e:	687a      	ldr	r2, [r7, #4]
 800a990:	6852      	ldr	r2, [r2, #4]
 800a992:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	685b      	ldr	r3, [r3, #4]
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	429a      	cmp	r2, r3
 800a99c:	d103      	bne.n	800a9a6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	689a      	ldr	r2, [r3, #8]
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	1e5a      	subs	r2, r3, #1
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	681b      	ldr	r3, [r3, #0]
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3714      	adds	r7, #20
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c4:	4770      	bx	lr
	...

0800a9c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d109      	bne.n	800a9f0 <xQueueGenericReset+0x28>
	__asm volatile
 800a9dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9e0:	f383 8811 	msr	BASEPRI, r3
 800a9e4:	f3bf 8f6f 	isb	sy
 800a9e8:	f3bf 8f4f 	dsb	sy
 800a9ec:	60bb      	str	r3, [r7, #8]
 800a9ee:	e7fe      	b.n	800a9ee <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800a9f0:	f001 fc7c 	bl	800c2ec <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	681a      	ldr	r2, [r3, #0]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9fc:	68f9      	ldr	r1, [r7, #12]
 800a9fe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800aa00:	fb01 f303 	mul.w	r3, r1, r3
 800aa04:	441a      	add	r2, r3
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	681a      	ldr	r2, [r3, #0]
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681a      	ldr	r2, [r3, #0]
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa20:	3b01      	subs	r3, #1
 800aa22:	68f9      	ldr	r1, [r7, #12]
 800aa24:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800aa26:	fb01 f303 	mul.w	r3, r1, r3
 800aa2a:	441a      	add	r2, r3
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	22ff      	movs	r2, #255	; 0xff
 800aa34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	22ff      	movs	r2, #255	; 0xff
 800aa3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d114      	bne.n	800aa70 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	691b      	ldr	r3, [r3, #16]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d01a      	beq.n	800aa84 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	3310      	adds	r3, #16
 800aa52:	4618      	mov	r0, r3
 800aa54:	f001 f85e 	bl	800bb14 <xTaskRemoveFromEventList>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d012      	beq.n	800aa84 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800aa5e:	4b0d      	ldr	r3, [pc, #52]	; (800aa94 <xQueueGenericReset+0xcc>)
 800aa60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa64:	601a      	str	r2, [r3, #0]
 800aa66:	f3bf 8f4f 	dsb	sy
 800aa6a:	f3bf 8f6f 	isb	sy
 800aa6e:	e009      	b.n	800aa84 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	3310      	adds	r3, #16
 800aa74:	4618      	mov	r0, r3
 800aa76:	f7ff fef2 	bl	800a85e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	3324      	adds	r3, #36	; 0x24
 800aa7e:	4618      	mov	r0, r3
 800aa80:	f7ff feed 	bl	800a85e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800aa84:	f001 fc60 	bl	800c348 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800aa88:	2301      	movs	r3, #1
}
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	3710      	adds	r7, #16
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bd80      	pop	{r7, pc}
 800aa92:	bf00      	nop
 800aa94:	e000ed04 	.word	0xe000ed04

0800aa98 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b08e      	sub	sp, #56	; 0x38
 800aa9c:	af02      	add	r7, sp, #8
 800aa9e:	60f8      	str	r0, [r7, #12]
 800aaa0:	60b9      	str	r1, [r7, #8]
 800aaa2:	607a      	str	r2, [r7, #4]
 800aaa4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d109      	bne.n	800aac0 <xQueueGenericCreateStatic+0x28>
 800aaac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab0:	f383 8811 	msr	BASEPRI, r3
 800aab4:	f3bf 8f6f 	isb	sy
 800aab8:	f3bf 8f4f 	dsb	sy
 800aabc:	62bb      	str	r3, [r7, #40]	; 0x28
 800aabe:	e7fe      	b.n	800aabe <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d109      	bne.n	800aada <xQueueGenericCreateStatic+0x42>
 800aac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaca:	f383 8811 	msr	BASEPRI, r3
 800aace:	f3bf 8f6f 	isb	sy
 800aad2:	f3bf 8f4f 	dsb	sy
 800aad6:	627b      	str	r3, [r7, #36]	; 0x24
 800aad8:	e7fe      	b.n	800aad8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d002      	beq.n	800aae6 <xQueueGenericCreateStatic+0x4e>
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d001      	beq.n	800aaea <xQueueGenericCreateStatic+0x52>
 800aae6:	2301      	movs	r3, #1
 800aae8:	e000      	b.n	800aaec <xQueueGenericCreateStatic+0x54>
 800aaea:	2300      	movs	r3, #0
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d109      	bne.n	800ab04 <xQueueGenericCreateStatic+0x6c>
 800aaf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaf4:	f383 8811 	msr	BASEPRI, r3
 800aaf8:	f3bf 8f6f 	isb	sy
 800aafc:	f3bf 8f4f 	dsb	sy
 800ab00:	623b      	str	r3, [r7, #32]
 800ab02:	e7fe      	b.n	800ab02 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d102      	bne.n	800ab10 <xQueueGenericCreateStatic+0x78>
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d101      	bne.n	800ab14 <xQueueGenericCreateStatic+0x7c>
 800ab10:	2301      	movs	r3, #1
 800ab12:	e000      	b.n	800ab16 <xQueueGenericCreateStatic+0x7e>
 800ab14:	2300      	movs	r3, #0
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d109      	bne.n	800ab2e <xQueueGenericCreateStatic+0x96>
 800ab1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab1e:	f383 8811 	msr	BASEPRI, r3
 800ab22:	f3bf 8f6f 	isb	sy
 800ab26:	f3bf 8f4f 	dsb	sy
 800ab2a:	61fb      	str	r3, [r7, #28]
 800ab2c:	e7fe      	b.n	800ab2c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ab2e:	2348      	movs	r3, #72	; 0x48
 800ab30:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ab32:	697b      	ldr	r3, [r7, #20]
 800ab34:	2b48      	cmp	r3, #72	; 0x48
 800ab36:	d009      	beq.n	800ab4c <xQueueGenericCreateStatic+0xb4>
 800ab38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab3c:	f383 8811 	msr	BASEPRI, r3
 800ab40:	f3bf 8f6f 	isb	sy
 800ab44:	f3bf 8f4f 	dsb	sy
 800ab48:	61bb      	str	r3, [r7, #24]
 800ab4a:	e7fe      	b.n	800ab4a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ab50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d00d      	beq.n	800ab72 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ab56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab58:	2201      	movs	r2, #1
 800ab5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ab5e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ab62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab64:	9300      	str	r3, [sp, #0]
 800ab66:	4613      	mov	r3, r2
 800ab68:	687a      	ldr	r2, [r7, #4]
 800ab6a:	68b9      	ldr	r1, [r7, #8]
 800ab6c:	68f8      	ldr	r0, [r7, #12]
 800ab6e:	f000 f842 	bl	800abf6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800ab72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3730      	adds	r7, #48	; 0x30
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}

0800ab7c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b08a      	sub	sp, #40	; 0x28
 800ab80:	af02      	add	r7, sp, #8
 800ab82:	60f8      	str	r0, [r7, #12]
 800ab84:	60b9      	str	r1, [r7, #8]
 800ab86:	4613      	mov	r3, r2
 800ab88:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d109      	bne.n	800aba4 <xQueueGenericCreate+0x28>
 800ab90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab94:	f383 8811 	msr	BASEPRI, r3
 800ab98:	f3bf 8f6f 	isb	sy
 800ab9c:	f3bf 8f4f 	dsb	sy
 800aba0:	613b      	str	r3, [r7, #16]
 800aba2:	e7fe      	b.n	800aba2 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d102      	bne.n	800abb0 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800abaa:	2300      	movs	r3, #0
 800abac:	61fb      	str	r3, [r7, #28]
 800abae:	e004      	b.n	800abba <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	68ba      	ldr	r2, [r7, #8]
 800abb4:	fb02 f303 	mul.w	r3, r2, r3
 800abb8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800abba:	69fb      	ldr	r3, [r7, #28]
 800abbc:	3348      	adds	r3, #72	; 0x48
 800abbe:	4618      	mov	r0, r3
 800abc0:	f001 fc70 	bl	800c4a4 <pvPortMalloc>
 800abc4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800abc6:	69bb      	ldr	r3, [r7, #24]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d00f      	beq.n	800abec <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800abcc:	69bb      	ldr	r3, [r7, #24]
 800abce:	3348      	adds	r3, #72	; 0x48
 800abd0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800abd2:	69bb      	ldr	r3, [r7, #24]
 800abd4:	2200      	movs	r2, #0
 800abd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800abda:	79fa      	ldrb	r2, [r7, #7]
 800abdc:	69bb      	ldr	r3, [r7, #24]
 800abde:	9300      	str	r3, [sp, #0]
 800abe0:	4613      	mov	r3, r2
 800abe2:	697a      	ldr	r2, [r7, #20]
 800abe4:	68b9      	ldr	r1, [r7, #8]
 800abe6:	68f8      	ldr	r0, [r7, #12]
 800abe8:	f000 f805 	bl	800abf6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800abec:	69bb      	ldr	r3, [r7, #24]
	}
 800abee:	4618      	mov	r0, r3
 800abf0:	3720      	adds	r7, #32
 800abf2:	46bd      	mov	sp, r7
 800abf4:	bd80      	pop	{r7, pc}

0800abf6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800abf6:	b580      	push	{r7, lr}
 800abf8:	b084      	sub	sp, #16
 800abfa:	af00      	add	r7, sp, #0
 800abfc:	60f8      	str	r0, [r7, #12]
 800abfe:	60b9      	str	r1, [r7, #8]
 800ac00:	607a      	str	r2, [r7, #4]
 800ac02:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d103      	bne.n	800ac12 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ac0a:	69bb      	ldr	r3, [r7, #24]
 800ac0c:	69ba      	ldr	r2, [r7, #24]
 800ac0e:	601a      	str	r2, [r3, #0]
 800ac10:	e002      	b.n	800ac18 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ac12:	69bb      	ldr	r3, [r7, #24]
 800ac14:	687a      	ldr	r2, [r7, #4]
 800ac16:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ac18:	69bb      	ldr	r3, [r7, #24]
 800ac1a:	68fa      	ldr	r2, [r7, #12]
 800ac1c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ac1e:	69bb      	ldr	r3, [r7, #24]
 800ac20:	68ba      	ldr	r2, [r7, #8]
 800ac22:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ac24:	2101      	movs	r1, #1
 800ac26:	69b8      	ldr	r0, [r7, #24]
 800ac28:	f7ff fece 	bl	800a9c8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ac2c:	bf00      	nop
 800ac2e:	3710      	adds	r7, #16
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b08e      	sub	sp, #56	; 0x38
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	60f8      	str	r0, [r7, #12]
 800ac3c:	60b9      	str	r1, [r7, #8]
 800ac3e:	607a      	str	r2, [r7, #4]
 800ac40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ac42:	2300      	movs	r3, #0
 800ac44:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ac4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d109      	bne.n	800ac64 <xQueueGenericSend+0x30>
 800ac50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac54:	f383 8811 	msr	BASEPRI, r3
 800ac58:	f3bf 8f6f 	isb	sy
 800ac5c:	f3bf 8f4f 	dsb	sy
 800ac60:	62bb      	str	r3, [r7, #40]	; 0x28
 800ac62:	e7fe      	b.n	800ac62 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d103      	bne.n	800ac72 <xQueueGenericSend+0x3e>
 800ac6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d101      	bne.n	800ac76 <xQueueGenericSend+0x42>
 800ac72:	2301      	movs	r3, #1
 800ac74:	e000      	b.n	800ac78 <xQueueGenericSend+0x44>
 800ac76:	2300      	movs	r3, #0
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d109      	bne.n	800ac90 <xQueueGenericSend+0x5c>
 800ac7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac80:	f383 8811 	msr	BASEPRI, r3
 800ac84:	f3bf 8f6f 	isb	sy
 800ac88:	f3bf 8f4f 	dsb	sy
 800ac8c:	627b      	str	r3, [r7, #36]	; 0x24
 800ac8e:	e7fe      	b.n	800ac8e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	2b02      	cmp	r3, #2
 800ac94:	d103      	bne.n	800ac9e <xQueueGenericSend+0x6a>
 800ac96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	d101      	bne.n	800aca2 <xQueueGenericSend+0x6e>
 800ac9e:	2301      	movs	r3, #1
 800aca0:	e000      	b.n	800aca4 <xQueueGenericSend+0x70>
 800aca2:	2300      	movs	r3, #0
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d109      	bne.n	800acbc <xQueueGenericSend+0x88>
 800aca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acac:	f383 8811 	msr	BASEPRI, r3
 800acb0:	f3bf 8f6f 	isb	sy
 800acb4:	f3bf 8f4f 	dsb	sy
 800acb8:	623b      	str	r3, [r7, #32]
 800acba:	e7fe      	b.n	800acba <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800acbc:	f001 f8e6 	bl	800be8c <xTaskGetSchedulerState>
 800acc0:	4603      	mov	r3, r0
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d102      	bne.n	800accc <xQueueGenericSend+0x98>
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d101      	bne.n	800acd0 <xQueueGenericSend+0x9c>
 800accc:	2301      	movs	r3, #1
 800acce:	e000      	b.n	800acd2 <xQueueGenericSend+0x9e>
 800acd0:	2300      	movs	r3, #0
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d109      	bne.n	800acea <xQueueGenericSend+0xb6>
 800acd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acda:	f383 8811 	msr	BASEPRI, r3
 800acde:	f3bf 8f6f 	isb	sy
 800ace2:	f3bf 8f4f 	dsb	sy
 800ace6:	61fb      	str	r3, [r7, #28]
 800ace8:	e7fe      	b.n	800ace8 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800acea:	f001 faff 	bl	800c2ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800acee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800acf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acf6:	429a      	cmp	r2, r3
 800acf8:	d302      	bcc.n	800ad00 <xQueueGenericSend+0xcc>
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	2b02      	cmp	r3, #2
 800acfe:	d129      	bne.n	800ad54 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ad00:	683a      	ldr	r2, [r7, #0]
 800ad02:	68b9      	ldr	r1, [r7, #8]
 800ad04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ad06:	f000 f96b 	bl	800afe0 <prvCopyDataToQueue>
 800ad0a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d010      	beq.n	800ad36 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad16:	3324      	adds	r3, #36	; 0x24
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f000 fefb 	bl	800bb14 <xTaskRemoveFromEventList>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d013      	beq.n	800ad4c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ad24:	4b3f      	ldr	r3, [pc, #252]	; (800ae24 <xQueueGenericSend+0x1f0>)
 800ad26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad2a:	601a      	str	r2, [r3, #0]
 800ad2c:	f3bf 8f4f 	dsb	sy
 800ad30:	f3bf 8f6f 	isb	sy
 800ad34:	e00a      	b.n	800ad4c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ad36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d007      	beq.n	800ad4c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ad3c:	4b39      	ldr	r3, [pc, #228]	; (800ae24 <xQueueGenericSend+0x1f0>)
 800ad3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad42:	601a      	str	r2, [r3, #0]
 800ad44:	f3bf 8f4f 	dsb	sy
 800ad48:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ad4c:	f001 fafc 	bl	800c348 <vPortExitCritical>
				return pdPASS;
 800ad50:	2301      	movs	r3, #1
 800ad52:	e063      	b.n	800ae1c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d103      	bne.n	800ad62 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ad5a:	f001 faf5 	bl	800c348 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	e05c      	b.n	800ae1c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ad62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d106      	bne.n	800ad76 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ad68:	f107 0314 	add.w	r3, r7, #20
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	f000 ff33 	bl	800bbd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ad72:	2301      	movs	r3, #1
 800ad74:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ad76:	f001 fae7 	bl	800c348 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ad7a:	f000 fce7 	bl	800b74c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ad7e:	f001 fab5 	bl	800c2ec <vPortEnterCritical>
 800ad82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ad88:	b25b      	sxtb	r3, r3
 800ad8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad8e:	d103      	bne.n	800ad98 <xQueueGenericSend+0x164>
 800ad90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad92:	2200      	movs	r2, #0
 800ad94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ad98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad9e:	b25b      	sxtb	r3, r3
 800ada0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ada4:	d103      	bne.n	800adae <xQueueGenericSend+0x17a>
 800ada6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ada8:	2200      	movs	r2, #0
 800adaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800adae:	f001 facb 	bl	800c348 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800adb2:	1d3a      	adds	r2, r7, #4
 800adb4:	f107 0314 	add.w	r3, r7, #20
 800adb8:	4611      	mov	r1, r2
 800adba:	4618      	mov	r0, r3
 800adbc:	f000 ff22 	bl	800bc04 <xTaskCheckForTimeOut>
 800adc0:	4603      	mov	r3, r0
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d124      	bne.n	800ae10 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800adc6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800adc8:	f000 fa02 	bl	800b1d0 <prvIsQueueFull>
 800adcc:	4603      	mov	r3, r0
 800adce:	2b00      	cmp	r3, #0
 800add0:	d018      	beq.n	800ae04 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800add2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800add4:	3310      	adds	r3, #16
 800add6:	687a      	ldr	r2, [r7, #4]
 800add8:	4611      	mov	r1, r2
 800adda:	4618      	mov	r0, r3
 800addc:	f000 fe76 	bl	800bacc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ade0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ade2:	f000 f98d 	bl	800b100 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ade6:	f000 fcbf 	bl	800b768 <xTaskResumeAll>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	f47f af7c 	bne.w	800acea <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800adf2:	4b0c      	ldr	r3, [pc, #48]	; (800ae24 <xQueueGenericSend+0x1f0>)
 800adf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adf8:	601a      	str	r2, [r3, #0]
 800adfa:	f3bf 8f4f 	dsb	sy
 800adfe:	f3bf 8f6f 	isb	sy
 800ae02:	e772      	b.n	800acea <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ae04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae06:	f000 f97b 	bl	800b100 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae0a:	f000 fcad 	bl	800b768 <xTaskResumeAll>
 800ae0e:	e76c      	b.n	800acea <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ae10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae12:	f000 f975 	bl	800b100 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ae16:	f000 fca7 	bl	800b768 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ae1a:	2300      	movs	r3, #0
		}
	}
}
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	3738      	adds	r7, #56	; 0x38
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bd80      	pop	{r7, pc}
 800ae24:	e000ed04 	.word	0xe000ed04

0800ae28 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b08c      	sub	sp, #48	; 0x30
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	60f8      	str	r0, [r7, #12]
 800ae30:	60b9      	str	r1, [r7, #8]
 800ae32:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ae34:	2300      	movs	r3, #0
 800ae36:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ae3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d109      	bne.n	800ae56 <xQueueReceive+0x2e>
 800ae42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae46:	f383 8811 	msr	BASEPRI, r3
 800ae4a:	f3bf 8f6f 	isb	sy
 800ae4e:	f3bf 8f4f 	dsb	sy
 800ae52:	623b      	str	r3, [r7, #32]
 800ae54:	e7fe      	b.n	800ae54 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d103      	bne.n	800ae64 <xQueueReceive+0x3c>
 800ae5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d101      	bne.n	800ae68 <xQueueReceive+0x40>
 800ae64:	2301      	movs	r3, #1
 800ae66:	e000      	b.n	800ae6a <xQueueReceive+0x42>
 800ae68:	2300      	movs	r3, #0
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d109      	bne.n	800ae82 <xQueueReceive+0x5a>
 800ae6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae72:	f383 8811 	msr	BASEPRI, r3
 800ae76:	f3bf 8f6f 	isb	sy
 800ae7a:	f3bf 8f4f 	dsb	sy
 800ae7e:	61fb      	str	r3, [r7, #28]
 800ae80:	e7fe      	b.n	800ae80 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ae82:	f001 f803 	bl	800be8c <xTaskGetSchedulerState>
 800ae86:	4603      	mov	r3, r0
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d102      	bne.n	800ae92 <xQueueReceive+0x6a>
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d101      	bne.n	800ae96 <xQueueReceive+0x6e>
 800ae92:	2301      	movs	r3, #1
 800ae94:	e000      	b.n	800ae98 <xQueueReceive+0x70>
 800ae96:	2300      	movs	r3, #0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d109      	bne.n	800aeb0 <xQueueReceive+0x88>
 800ae9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aea0:	f383 8811 	msr	BASEPRI, r3
 800aea4:	f3bf 8f6f 	isb	sy
 800aea8:	f3bf 8f4f 	dsb	sy
 800aeac:	61bb      	str	r3, [r7, #24]
 800aeae:	e7fe      	b.n	800aeae <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800aeb0:	f001 fa1c 	bl	800c2ec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aeb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeb8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aeba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d01f      	beq.n	800af00 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aec0:	68b9      	ldr	r1, [r7, #8]
 800aec2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aec4:	f000 f8f6 	bl	800b0b4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeca:	1e5a      	subs	r2, r3, #1
 800aecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aece:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aed2:	691b      	ldr	r3, [r3, #16]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d00f      	beq.n	800aef8 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeda:	3310      	adds	r3, #16
 800aedc:	4618      	mov	r0, r3
 800aede:	f000 fe19 	bl	800bb14 <xTaskRemoveFromEventList>
 800aee2:	4603      	mov	r3, r0
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d007      	beq.n	800aef8 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aee8:	4b3c      	ldr	r3, [pc, #240]	; (800afdc <xQueueReceive+0x1b4>)
 800aeea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aeee:	601a      	str	r2, [r3, #0]
 800aef0:	f3bf 8f4f 	dsb	sy
 800aef4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aef8:	f001 fa26 	bl	800c348 <vPortExitCritical>
				return pdPASS;
 800aefc:	2301      	movs	r3, #1
 800aefe:	e069      	b.n	800afd4 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d103      	bne.n	800af0e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800af06:	f001 fa1f 	bl	800c348 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800af0a:	2300      	movs	r3, #0
 800af0c:	e062      	b.n	800afd4 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800af0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af10:	2b00      	cmp	r3, #0
 800af12:	d106      	bne.n	800af22 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af14:	f107 0310 	add.w	r3, r7, #16
 800af18:	4618      	mov	r0, r3
 800af1a:	f000 fe5d 	bl	800bbd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af1e:	2301      	movs	r3, #1
 800af20:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800af22:	f001 fa11 	bl	800c348 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800af26:	f000 fc11 	bl	800b74c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af2a:	f001 f9df 	bl	800c2ec <vPortEnterCritical>
 800af2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af34:	b25b      	sxtb	r3, r3
 800af36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af3a:	d103      	bne.n	800af44 <xQueueReceive+0x11c>
 800af3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af3e:	2200      	movs	r2, #0
 800af40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800af44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af4a:	b25b      	sxtb	r3, r3
 800af4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af50:	d103      	bne.n	800af5a <xQueueReceive+0x132>
 800af52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af54:	2200      	movs	r2, #0
 800af56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800af5a:	f001 f9f5 	bl	800c348 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800af5e:	1d3a      	adds	r2, r7, #4
 800af60:	f107 0310 	add.w	r3, r7, #16
 800af64:	4611      	mov	r1, r2
 800af66:	4618      	mov	r0, r3
 800af68:	f000 fe4c 	bl	800bc04 <xTaskCheckForTimeOut>
 800af6c:	4603      	mov	r3, r0
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d123      	bne.n	800afba <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800af72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af74:	f000 f916 	bl	800b1a4 <prvIsQueueEmpty>
 800af78:	4603      	mov	r3, r0
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d017      	beq.n	800afae <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800af7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af80:	3324      	adds	r3, #36	; 0x24
 800af82:	687a      	ldr	r2, [r7, #4]
 800af84:	4611      	mov	r1, r2
 800af86:	4618      	mov	r0, r3
 800af88:	f000 fda0 	bl	800bacc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800af8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af8e:	f000 f8b7 	bl	800b100 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800af92:	f000 fbe9 	bl	800b768 <xTaskResumeAll>
 800af96:	4603      	mov	r3, r0
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d189      	bne.n	800aeb0 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800af9c:	4b0f      	ldr	r3, [pc, #60]	; (800afdc <xQueueReceive+0x1b4>)
 800af9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afa2:	601a      	str	r2, [r3, #0]
 800afa4:	f3bf 8f4f 	dsb	sy
 800afa8:	f3bf 8f6f 	isb	sy
 800afac:	e780      	b.n	800aeb0 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800afae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afb0:	f000 f8a6 	bl	800b100 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800afb4:	f000 fbd8 	bl	800b768 <xTaskResumeAll>
 800afb8:	e77a      	b.n	800aeb0 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800afba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afbc:	f000 f8a0 	bl	800b100 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800afc0:	f000 fbd2 	bl	800b768 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800afc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afc6:	f000 f8ed 	bl	800b1a4 <prvIsQueueEmpty>
 800afca:	4603      	mov	r3, r0
 800afcc:	2b00      	cmp	r3, #0
 800afce:	f43f af6f 	beq.w	800aeb0 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800afd2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800afd4:	4618      	mov	r0, r3
 800afd6:	3730      	adds	r7, #48	; 0x30
 800afd8:	46bd      	mov	sp, r7
 800afda:	bd80      	pop	{r7, pc}
 800afdc:	e000ed04 	.word	0xe000ed04

0800afe0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b086      	sub	sp, #24
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	60f8      	str	r0, [r7, #12]
 800afe8:	60b9      	str	r1, [r7, #8]
 800afea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800afec:	2300      	movs	r3, #0
 800afee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aff4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800affa:	2b00      	cmp	r3, #0
 800affc:	d10d      	bne.n	800b01a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d14d      	bne.n	800b0a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	685b      	ldr	r3, [r3, #4]
 800b00a:	4618      	mov	r0, r3
 800b00c:	f000 ff5c 	bl	800bec8 <xTaskPriorityDisinherit>
 800b010:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	2200      	movs	r2, #0
 800b016:	605a      	str	r2, [r3, #4]
 800b018:	e043      	b.n	800b0a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d119      	bne.n	800b054 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	6898      	ldr	r0, [r3, #8]
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b028:	461a      	mov	r2, r3
 800b02a:	68b9      	ldr	r1, [r7, #8]
 800b02c:	f001 fc54 	bl	800c8d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	689a      	ldr	r2, [r3, #8]
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b038:	441a      	add	r2, r3
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	689a      	ldr	r2, [r3, #8]
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	685b      	ldr	r3, [r3, #4]
 800b046:	429a      	cmp	r2, r3
 800b048:	d32b      	bcc.n	800b0a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	681a      	ldr	r2, [r3, #0]
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	609a      	str	r2, [r3, #8]
 800b052:	e026      	b.n	800b0a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	68d8      	ldr	r0, [r3, #12]
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b05c:	461a      	mov	r2, r3
 800b05e:	68b9      	ldr	r1, [r7, #8]
 800b060:	f001 fc3a 	bl	800c8d8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	68da      	ldr	r2, [r3, #12]
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b06c:	425b      	negs	r3, r3
 800b06e:	441a      	add	r2, r3
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	68da      	ldr	r2, [r3, #12]
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d207      	bcs.n	800b090 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	685a      	ldr	r2, [r3, #4]
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b088:	425b      	negs	r3, r3
 800b08a:	441a      	add	r2, r3
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2b02      	cmp	r3, #2
 800b094:	d105      	bne.n	800b0a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b096:	693b      	ldr	r3, [r7, #16]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d002      	beq.n	800b0a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	3b01      	subs	r3, #1
 800b0a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b0a2:	693b      	ldr	r3, [r7, #16]
 800b0a4:	1c5a      	adds	r2, r3, #1
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b0aa:	697b      	ldr	r3, [r7, #20]
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	3718      	adds	r7, #24
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}

0800b0b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b082      	sub	sp, #8
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
 800b0bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d018      	beq.n	800b0f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	68da      	ldr	r2, [r3, #12]
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0ce:	441a      	add	r2, r3
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	68da      	ldr	r2, [r3, #12]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	685b      	ldr	r3, [r3, #4]
 800b0dc:	429a      	cmp	r2, r3
 800b0de:	d303      	bcc.n	800b0e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681a      	ldr	r2, [r3, #0]
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	68d9      	ldr	r1, [r3, #12]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0f0:	461a      	mov	r2, r3
 800b0f2:	6838      	ldr	r0, [r7, #0]
 800b0f4:	f001 fbf0 	bl	800c8d8 <memcpy>
	}
}
 800b0f8:	bf00      	nop
 800b0fa:	3708      	adds	r7, #8
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}

0800b100 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b084      	sub	sp, #16
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b108:	f001 f8f0 	bl	800c2ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b112:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b114:	e011      	b.n	800b13a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d012      	beq.n	800b144 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	3324      	adds	r3, #36	; 0x24
 800b122:	4618      	mov	r0, r3
 800b124:	f000 fcf6 	bl	800bb14 <xTaskRemoveFromEventList>
 800b128:	4603      	mov	r3, r0
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d001      	beq.n	800b132 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b12e:	f000 fdc9 	bl	800bcc4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b132:	7bfb      	ldrb	r3, [r7, #15]
 800b134:	3b01      	subs	r3, #1
 800b136:	b2db      	uxtb	r3, r3
 800b138:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b13a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	dce9      	bgt.n	800b116 <prvUnlockQueue+0x16>
 800b142:	e000      	b.n	800b146 <prvUnlockQueue+0x46>
					break;
 800b144:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	22ff      	movs	r2, #255	; 0xff
 800b14a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b14e:	f001 f8fb 	bl	800c348 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b152:	f001 f8cb 	bl	800c2ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b15c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b15e:	e011      	b.n	800b184 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	691b      	ldr	r3, [r3, #16]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d012      	beq.n	800b18e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	3310      	adds	r3, #16
 800b16c:	4618      	mov	r0, r3
 800b16e:	f000 fcd1 	bl	800bb14 <xTaskRemoveFromEventList>
 800b172:	4603      	mov	r3, r0
 800b174:	2b00      	cmp	r3, #0
 800b176:	d001      	beq.n	800b17c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b178:	f000 fda4 	bl	800bcc4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b17c:	7bbb      	ldrb	r3, [r7, #14]
 800b17e:	3b01      	subs	r3, #1
 800b180:	b2db      	uxtb	r3, r3
 800b182:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b184:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	dce9      	bgt.n	800b160 <prvUnlockQueue+0x60>
 800b18c:	e000      	b.n	800b190 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b18e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	22ff      	movs	r2, #255	; 0xff
 800b194:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b198:	f001 f8d6 	bl	800c348 <vPortExitCritical>
}
 800b19c:	bf00      	nop
 800b19e:	3710      	adds	r7, #16
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}

0800b1a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b084      	sub	sp, #16
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b1ac:	f001 f89e 	bl	800c2ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d102      	bne.n	800b1be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	60fb      	str	r3, [r7, #12]
 800b1bc:	e001      	b.n	800b1c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b1be:	2300      	movs	r3, #0
 800b1c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b1c2:	f001 f8c1 	bl	800c348 <vPortExitCritical>

	return xReturn;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
}
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	3710      	adds	r7, #16
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	bd80      	pop	{r7, pc}

0800b1d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b084      	sub	sp, #16
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b1d8:	f001 f888 	bl	800c2ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1e4:	429a      	cmp	r2, r3
 800b1e6:	d102      	bne.n	800b1ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	60fb      	str	r3, [r7, #12]
 800b1ec:	e001      	b.n	800b1f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b1f2:	f001 f8a9 	bl	800c348 <vPortExitCritical>

	return xReturn;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	3710      	adds	r7, #16
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}

0800b200 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b200:	b580      	push	{r7, lr}
 800b202:	b08e      	sub	sp, #56	; 0x38
 800b204:	af04      	add	r7, sp, #16
 800b206:	60f8      	str	r0, [r7, #12]
 800b208:	60b9      	str	r1, [r7, #8]
 800b20a:	607a      	str	r2, [r7, #4]
 800b20c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b20e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b210:	2b00      	cmp	r3, #0
 800b212:	d109      	bne.n	800b228 <xTaskCreateStatic+0x28>
 800b214:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b218:	f383 8811 	msr	BASEPRI, r3
 800b21c:	f3bf 8f6f 	isb	sy
 800b220:	f3bf 8f4f 	dsb	sy
 800b224:	623b      	str	r3, [r7, #32]
 800b226:	e7fe      	b.n	800b226 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800b228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d109      	bne.n	800b242 <xTaskCreateStatic+0x42>
 800b22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b232:	f383 8811 	msr	BASEPRI, r3
 800b236:	f3bf 8f6f 	isb	sy
 800b23a:	f3bf 8f4f 	dsb	sy
 800b23e:	61fb      	str	r3, [r7, #28]
 800b240:	e7fe      	b.n	800b240 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b242:	2354      	movs	r3, #84	; 0x54
 800b244:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b246:	693b      	ldr	r3, [r7, #16]
 800b248:	2b54      	cmp	r3, #84	; 0x54
 800b24a:	d009      	beq.n	800b260 <xTaskCreateStatic+0x60>
 800b24c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b250:	f383 8811 	msr	BASEPRI, r3
 800b254:	f3bf 8f6f 	isb	sy
 800b258:	f3bf 8f4f 	dsb	sy
 800b25c:	61bb      	str	r3, [r7, #24]
 800b25e:	e7fe      	b.n	800b25e <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b262:	2b00      	cmp	r3, #0
 800b264:	d01e      	beq.n	800b2a4 <xTaskCreateStatic+0xa4>
 800b266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d01b      	beq.n	800b2a4 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b26c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b26e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b272:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b274:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b278:	2202      	movs	r2, #2
 800b27a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b27e:	2300      	movs	r3, #0
 800b280:	9303      	str	r3, [sp, #12]
 800b282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b284:	9302      	str	r3, [sp, #8]
 800b286:	f107 0314 	add.w	r3, r7, #20
 800b28a:	9301      	str	r3, [sp, #4]
 800b28c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b28e:	9300      	str	r3, [sp, #0]
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	687a      	ldr	r2, [r7, #4]
 800b294:	68b9      	ldr	r1, [r7, #8]
 800b296:	68f8      	ldr	r0, [r7, #12]
 800b298:	f000 f850 	bl	800b33c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b29c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b29e:	f000 f8cb 	bl	800b438 <prvAddNewTaskToReadyList>
 800b2a2:	e001      	b.n	800b2a8 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b2a8:	697b      	ldr	r3, [r7, #20]
	}
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	3728      	adds	r7, #40	; 0x28
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bd80      	pop	{r7, pc}

0800b2b2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b2b2:	b580      	push	{r7, lr}
 800b2b4:	b08c      	sub	sp, #48	; 0x30
 800b2b6:	af04      	add	r7, sp, #16
 800b2b8:	60f8      	str	r0, [r7, #12]
 800b2ba:	60b9      	str	r1, [r7, #8]
 800b2bc:	603b      	str	r3, [r7, #0]
 800b2be:	4613      	mov	r3, r2
 800b2c0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2c2:	88fb      	ldrh	r3, [r7, #6]
 800b2c4:	009b      	lsls	r3, r3, #2
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f001 f8ec 	bl	800c4a4 <pvPortMalloc>
 800b2cc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b2ce:	697b      	ldr	r3, [r7, #20]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d00e      	beq.n	800b2f2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800b2d4:	2054      	movs	r0, #84	; 0x54
 800b2d6:	f001 f8e5 	bl	800c4a4 <pvPortMalloc>
 800b2da:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b2dc:	69fb      	ldr	r3, [r7, #28]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d003      	beq.n	800b2ea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b2e2:	69fb      	ldr	r3, [r7, #28]
 800b2e4:	697a      	ldr	r2, [r7, #20]
 800b2e6:	631a      	str	r2, [r3, #48]	; 0x30
 800b2e8:	e005      	b.n	800b2f6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b2ea:	6978      	ldr	r0, [r7, #20]
 800b2ec:	f001 f99c 	bl	800c628 <vPortFree>
 800b2f0:	e001      	b.n	800b2f6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b2f6:	69fb      	ldr	r3, [r7, #28]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d017      	beq.n	800b32c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b2fc:	69fb      	ldr	r3, [r7, #28]
 800b2fe:	2200      	movs	r2, #0
 800b300:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b304:	88fa      	ldrh	r2, [r7, #6]
 800b306:	2300      	movs	r3, #0
 800b308:	9303      	str	r3, [sp, #12]
 800b30a:	69fb      	ldr	r3, [r7, #28]
 800b30c:	9302      	str	r3, [sp, #8]
 800b30e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b310:	9301      	str	r3, [sp, #4]
 800b312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b314:	9300      	str	r3, [sp, #0]
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	68b9      	ldr	r1, [r7, #8]
 800b31a:	68f8      	ldr	r0, [r7, #12]
 800b31c:	f000 f80e 	bl	800b33c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b320:	69f8      	ldr	r0, [r7, #28]
 800b322:	f000 f889 	bl	800b438 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b326:	2301      	movs	r3, #1
 800b328:	61bb      	str	r3, [r7, #24]
 800b32a:	e002      	b.n	800b332 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b32c:	f04f 33ff 	mov.w	r3, #4294967295
 800b330:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b332:	69bb      	ldr	r3, [r7, #24]
	}
 800b334:	4618      	mov	r0, r3
 800b336:	3720      	adds	r7, #32
 800b338:	46bd      	mov	sp, r7
 800b33a:	bd80      	pop	{r7, pc}

0800b33c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b088      	sub	sp, #32
 800b340:	af00      	add	r7, sp, #0
 800b342:	60f8      	str	r0, [r7, #12]
 800b344:	60b9      	str	r1, [r7, #8]
 800b346:	607a      	str	r2, [r7, #4]
 800b348:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800b34a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b34c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b354:	3b01      	subs	r3, #1
 800b356:	009b      	lsls	r3, r3, #2
 800b358:	4413      	add	r3, r2
 800b35a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800b35c:	69bb      	ldr	r3, [r7, #24]
 800b35e:	f023 0307 	bic.w	r3, r3, #7
 800b362:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b364:	69bb      	ldr	r3, [r7, #24]
 800b366:	f003 0307 	and.w	r3, r3, #7
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d009      	beq.n	800b382 <prvInitialiseNewTask+0x46>
 800b36e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b372:	f383 8811 	msr	BASEPRI, r3
 800b376:	f3bf 8f6f 	isb	sy
 800b37a:	f3bf 8f4f 	dsb	sy
 800b37e:	617b      	str	r3, [r7, #20]
 800b380:	e7fe      	b.n	800b380 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b382:	2300      	movs	r3, #0
 800b384:	61fb      	str	r3, [r7, #28]
 800b386:	e012      	b.n	800b3ae <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b388:	68ba      	ldr	r2, [r7, #8]
 800b38a:	69fb      	ldr	r3, [r7, #28]
 800b38c:	4413      	add	r3, r2
 800b38e:	7819      	ldrb	r1, [r3, #0]
 800b390:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b392:	69fb      	ldr	r3, [r7, #28]
 800b394:	4413      	add	r3, r2
 800b396:	3334      	adds	r3, #52	; 0x34
 800b398:	460a      	mov	r2, r1
 800b39a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800b39c:	68ba      	ldr	r2, [r7, #8]
 800b39e:	69fb      	ldr	r3, [r7, #28]
 800b3a0:	4413      	add	r3, r2
 800b3a2:	781b      	ldrb	r3, [r3, #0]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d006      	beq.n	800b3b6 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b3a8:	69fb      	ldr	r3, [r7, #28]
 800b3aa:	3301      	adds	r3, #1
 800b3ac:	61fb      	str	r3, [r7, #28]
 800b3ae:	69fb      	ldr	r3, [r7, #28]
 800b3b0:	2b0f      	cmp	r3, #15
 800b3b2:	d9e9      	bls.n	800b388 <prvInitialiseNewTask+0x4c>
 800b3b4:	e000      	b.n	800b3b8 <prvInitialiseNewTask+0x7c>
		{
			break;
 800b3b6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b3b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3c2:	2b06      	cmp	r3, #6
 800b3c4:	d901      	bls.n	800b3ca <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b3c6:	2306      	movs	r3, #6
 800b3c8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b3ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b3ce:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b3d4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b3d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3d8:	2200      	movs	r2, #0
 800b3da:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b3dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3de:	3304      	adds	r3, #4
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	f7ff fa5c 	bl	800a89e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b3e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3e8:	3318      	adds	r3, #24
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	f7ff fa57 	bl	800a89e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b3f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b3f4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3f8:	f1c3 0207 	rsb	r2, r3, #7
 800b3fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3fe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b402:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b404:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b408:	2200      	movs	r2, #0
 800b40a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b40c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b40e:	2200      	movs	r2, #0
 800b410:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b414:	683a      	ldr	r2, [r7, #0]
 800b416:	68f9      	ldr	r1, [r7, #12]
 800b418:	69b8      	ldr	r0, [r7, #24]
 800b41a:	f000 fe3f 	bl	800c09c <pxPortInitialiseStack>
 800b41e:	4602      	mov	r2, r0
 800b420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b422:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800b424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b426:	2b00      	cmp	r3, #0
 800b428:	d002      	beq.n	800b430 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b42a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b42c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b42e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b430:	bf00      	nop
 800b432:	3720      	adds	r7, #32
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}

0800b438 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b082      	sub	sp, #8
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b440:	f000 ff54 	bl	800c2ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b444:	4b2a      	ldr	r3, [pc, #168]	; (800b4f0 <prvAddNewTaskToReadyList+0xb8>)
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	3301      	adds	r3, #1
 800b44a:	4a29      	ldr	r2, [pc, #164]	; (800b4f0 <prvAddNewTaskToReadyList+0xb8>)
 800b44c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b44e:	4b29      	ldr	r3, [pc, #164]	; (800b4f4 <prvAddNewTaskToReadyList+0xbc>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d109      	bne.n	800b46a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b456:	4a27      	ldr	r2, [pc, #156]	; (800b4f4 <prvAddNewTaskToReadyList+0xbc>)
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b45c:	4b24      	ldr	r3, [pc, #144]	; (800b4f0 <prvAddNewTaskToReadyList+0xb8>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	2b01      	cmp	r3, #1
 800b462:	d110      	bne.n	800b486 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b464:	f000 fc52 	bl	800bd0c <prvInitialiseTaskLists>
 800b468:	e00d      	b.n	800b486 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b46a:	4b23      	ldr	r3, [pc, #140]	; (800b4f8 <prvAddNewTaskToReadyList+0xc0>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d109      	bne.n	800b486 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b472:	4b20      	ldr	r3, [pc, #128]	; (800b4f4 <prvAddNewTaskToReadyList+0xbc>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d802      	bhi.n	800b486 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b480:	4a1c      	ldr	r2, [pc, #112]	; (800b4f4 <prvAddNewTaskToReadyList+0xbc>)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b486:	4b1d      	ldr	r3, [pc, #116]	; (800b4fc <prvAddNewTaskToReadyList+0xc4>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	3301      	adds	r3, #1
 800b48c:	4a1b      	ldr	r2, [pc, #108]	; (800b4fc <prvAddNewTaskToReadyList+0xc4>)
 800b48e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b494:	2201      	movs	r2, #1
 800b496:	409a      	lsls	r2, r3
 800b498:	4b19      	ldr	r3, [pc, #100]	; (800b500 <prvAddNewTaskToReadyList+0xc8>)
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	4313      	orrs	r3, r2
 800b49e:	4a18      	ldr	r2, [pc, #96]	; (800b500 <prvAddNewTaskToReadyList+0xc8>)
 800b4a0:	6013      	str	r3, [r2, #0]
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4a6:	4613      	mov	r3, r2
 800b4a8:	009b      	lsls	r3, r3, #2
 800b4aa:	4413      	add	r3, r2
 800b4ac:	009b      	lsls	r3, r3, #2
 800b4ae:	4a15      	ldr	r2, [pc, #84]	; (800b504 <prvAddNewTaskToReadyList+0xcc>)
 800b4b0:	441a      	add	r2, r3
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	3304      	adds	r3, #4
 800b4b6:	4619      	mov	r1, r3
 800b4b8:	4610      	mov	r0, r2
 800b4ba:	f7ff f9fd 	bl	800a8b8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b4be:	f000 ff43 	bl	800c348 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b4c2:	4b0d      	ldr	r3, [pc, #52]	; (800b4f8 <prvAddNewTaskToReadyList+0xc0>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d00e      	beq.n	800b4e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b4ca:	4b0a      	ldr	r3, [pc, #40]	; (800b4f4 <prvAddNewTaskToReadyList+0xbc>)
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d207      	bcs.n	800b4e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b4d8:	4b0b      	ldr	r3, [pc, #44]	; (800b508 <prvAddNewTaskToReadyList+0xd0>)
 800b4da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4de:	601a      	str	r2, [r3, #0]
 800b4e0:	f3bf 8f4f 	dsb	sy
 800b4e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b4e8:	bf00      	nop
 800b4ea:	3708      	adds	r7, #8
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	bd80      	pop	{r7, pc}
 800b4f0:	20001ba0 	.word	0x20001ba0
 800b4f4:	20001aa0 	.word	0x20001aa0
 800b4f8:	20001bac 	.word	0x20001bac
 800b4fc:	20001bbc 	.word	0x20001bbc
 800b500:	20001ba8 	.word	0x20001ba8
 800b504:	20001aa4 	.word	0x20001aa4
 800b508:	e000ed04 	.word	0xe000ed04

0800b50c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b084      	sub	sp, #16
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800b514:	f000 feea 	bl	800c2ec <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d102      	bne.n	800b524 <vTaskDelete+0x18>
 800b51e:	4b38      	ldr	r3, [pc, #224]	; (800b600 <vTaskDelete+0xf4>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	e000      	b.n	800b526 <vTaskDelete+0x1a>
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	3304      	adds	r3, #4
 800b52c:	4618      	mov	r0, r3
 800b52e:	f7ff fa20 	bl	800a972 <uxListRemove>
 800b532:	4603      	mov	r3, r0
 800b534:	2b00      	cmp	r3, #0
 800b536:	d115      	bne.n	800b564 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b53c:	4931      	ldr	r1, [pc, #196]	; (800b604 <vTaskDelete+0xf8>)
 800b53e:	4613      	mov	r3, r2
 800b540:	009b      	lsls	r3, r3, #2
 800b542:	4413      	add	r3, r2
 800b544:	009b      	lsls	r3, r3, #2
 800b546:	440b      	add	r3, r1
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d10a      	bne.n	800b564 <vTaskDelete+0x58>
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b552:	2201      	movs	r2, #1
 800b554:	fa02 f303 	lsl.w	r3, r2, r3
 800b558:	43da      	mvns	r2, r3
 800b55a:	4b2b      	ldr	r3, [pc, #172]	; (800b608 <vTaskDelete+0xfc>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	4013      	ands	r3, r2
 800b560:	4a29      	ldr	r2, [pc, #164]	; (800b608 <vTaskDelete+0xfc>)
 800b562:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d004      	beq.n	800b576 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	3318      	adds	r3, #24
 800b570:	4618      	mov	r0, r3
 800b572:	f7ff f9fe 	bl	800a972 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800b576:	4b25      	ldr	r3, [pc, #148]	; (800b60c <vTaskDelete+0x100>)
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	3301      	adds	r3, #1
 800b57c:	4a23      	ldr	r2, [pc, #140]	; (800b60c <vTaskDelete+0x100>)
 800b57e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800b580:	4b1f      	ldr	r3, [pc, #124]	; (800b600 <vTaskDelete+0xf4>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	68fa      	ldr	r2, [r7, #12]
 800b586:	429a      	cmp	r2, r3
 800b588:	d10b      	bne.n	800b5a2 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	3304      	adds	r3, #4
 800b58e:	4619      	mov	r1, r3
 800b590:	481f      	ldr	r0, [pc, #124]	; (800b610 <vTaskDelete+0x104>)
 800b592:	f7ff f991 	bl	800a8b8 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800b596:	4b1f      	ldr	r3, [pc, #124]	; (800b614 <vTaskDelete+0x108>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	3301      	adds	r3, #1
 800b59c:	4a1d      	ldr	r2, [pc, #116]	; (800b614 <vTaskDelete+0x108>)
 800b59e:	6013      	str	r3, [r2, #0]
 800b5a0:	e009      	b.n	800b5b6 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800b5a2:	4b1d      	ldr	r3, [pc, #116]	; (800b618 <vTaskDelete+0x10c>)
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	3b01      	subs	r3, #1
 800b5a8:	4a1b      	ldr	r2, [pc, #108]	; (800b618 <vTaskDelete+0x10c>)
 800b5aa:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800b5ac:	68f8      	ldr	r0, [r7, #12]
 800b5ae:	f000 fc19 	bl	800bde4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800b5b2:	f000 fc45 	bl	800be40 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800b5b6:	f000 fec7 	bl	800c348 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800b5ba:	4b18      	ldr	r3, [pc, #96]	; (800b61c <vTaskDelete+0x110>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d01a      	beq.n	800b5f8 <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
 800b5c2:	4b0f      	ldr	r3, [pc, #60]	; (800b600 <vTaskDelete+0xf4>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	68fa      	ldr	r2, [r7, #12]
 800b5c8:	429a      	cmp	r2, r3
 800b5ca:	d115      	bne.n	800b5f8 <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800b5cc:	4b14      	ldr	r3, [pc, #80]	; (800b620 <vTaskDelete+0x114>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d009      	beq.n	800b5e8 <vTaskDelete+0xdc>
 800b5d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5d8:	f383 8811 	msr	BASEPRI, r3
 800b5dc:	f3bf 8f6f 	isb	sy
 800b5e0:	f3bf 8f4f 	dsb	sy
 800b5e4:	60bb      	str	r3, [r7, #8]
 800b5e6:	e7fe      	b.n	800b5e6 <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
 800b5e8:	4b0e      	ldr	r3, [pc, #56]	; (800b624 <vTaskDelete+0x118>)
 800b5ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5ee:	601a      	str	r2, [r3, #0]
 800b5f0:	f3bf 8f4f 	dsb	sy
 800b5f4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b5f8:	bf00      	nop
 800b5fa:	3710      	adds	r7, #16
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bd80      	pop	{r7, pc}
 800b600:	20001aa0 	.word	0x20001aa0
 800b604:	20001aa4 	.word	0x20001aa4
 800b608:	20001ba8 	.word	0x20001ba8
 800b60c:	20001bbc 	.word	0x20001bbc
 800b610:	20001b74 	.word	0x20001b74
 800b614:	20001b88 	.word	0x20001b88
 800b618:	20001ba0 	.word	0x20001ba0
 800b61c:	20001bac 	.word	0x20001bac
 800b620:	20001bc8 	.word	0x20001bc8
 800b624:	e000ed04 	.word	0xe000ed04

0800b628 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b084      	sub	sp, #16
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b630:	2300      	movs	r3, #0
 800b632:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d016      	beq.n	800b668 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b63a:	4b13      	ldr	r3, [pc, #76]	; (800b688 <vTaskDelay+0x60>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d009      	beq.n	800b656 <vTaskDelay+0x2e>
 800b642:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b646:	f383 8811 	msr	BASEPRI, r3
 800b64a:	f3bf 8f6f 	isb	sy
 800b64e:	f3bf 8f4f 	dsb	sy
 800b652:	60bb      	str	r3, [r7, #8]
 800b654:	e7fe      	b.n	800b654 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800b656:	f000 f879 	bl	800b74c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b65a:	2100      	movs	r1, #0
 800b65c:	6878      	ldr	r0, [r7, #4]
 800b65e:	f000 fcb7 	bl	800bfd0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b662:	f000 f881 	bl	800b768 <xTaskResumeAll>
 800b666:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d107      	bne.n	800b67e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800b66e:	4b07      	ldr	r3, [pc, #28]	; (800b68c <vTaskDelay+0x64>)
 800b670:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b674:	601a      	str	r2, [r3, #0]
 800b676:	f3bf 8f4f 	dsb	sy
 800b67a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b67e:	bf00      	nop
 800b680:	3710      	adds	r7, #16
 800b682:	46bd      	mov	sp, r7
 800b684:	bd80      	pop	{r7, pc}
 800b686:	bf00      	nop
 800b688:	20001bc8 	.word	0x20001bc8
 800b68c:	e000ed04 	.word	0xe000ed04

0800b690 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b08a      	sub	sp, #40	; 0x28
 800b694:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b696:	2300      	movs	r3, #0
 800b698:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b69a:	2300      	movs	r3, #0
 800b69c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b69e:	463a      	mov	r2, r7
 800b6a0:	1d39      	adds	r1, r7, #4
 800b6a2:	f107 0308 	add.w	r3, r7, #8
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f7f5 fd7a 	bl	80011a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b6ac:	6839      	ldr	r1, [r7, #0]
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	68ba      	ldr	r2, [r7, #8]
 800b6b2:	9202      	str	r2, [sp, #8]
 800b6b4:	9301      	str	r3, [sp, #4]
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	9300      	str	r3, [sp, #0]
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	460a      	mov	r2, r1
 800b6be:	491d      	ldr	r1, [pc, #116]	; (800b734 <vTaskStartScheduler+0xa4>)
 800b6c0:	481d      	ldr	r0, [pc, #116]	; (800b738 <vTaskStartScheduler+0xa8>)
 800b6c2:	f7ff fd9d 	bl	800b200 <xTaskCreateStatic>
 800b6c6:	4602      	mov	r2, r0
 800b6c8:	4b1c      	ldr	r3, [pc, #112]	; (800b73c <vTaskStartScheduler+0xac>)
 800b6ca:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b6cc:	4b1b      	ldr	r3, [pc, #108]	; (800b73c <vTaskStartScheduler+0xac>)
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d002      	beq.n	800b6da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	617b      	str	r3, [r7, #20]
 800b6d8:	e001      	b.n	800b6de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b6da:	2300      	movs	r3, #0
 800b6dc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b6de:	697b      	ldr	r3, [r7, #20]
 800b6e0:	2b01      	cmp	r3, #1
 800b6e2:	d115      	bne.n	800b710 <vTaskStartScheduler+0x80>
 800b6e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6e8:	f383 8811 	msr	BASEPRI, r3
 800b6ec:	f3bf 8f6f 	isb	sy
 800b6f0:	f3bf 8f4f 	dsb	sy
 800b6f4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b6f6:	4b12      	ldr	r3, [pc, #72]	; (800b740 <vTaskStartScheduler+0xb0>)
 800b6f8:	f04f 32ff 	mov.w	r2, #4294967295
 800b6fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b6fe:	4b11      	ldr	r3, [pc, #68]	; (800b744 <vTaskStartScheduler+0xb4>)
 800b700:	2201      	movs	r2, #1
 800b702:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800b704:	4b10      	ldr	r3, [pc, #64]	; (800b748 <vTaskStartScheduler+0xb8>)
 800b706:	2200      	movs	r2, #0
 800b708:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b70a:	f000 fd51 	bl	800c1b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b70e:	e00d      	b.n	800b72c <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b716:	d109      	bne.n	800b72c <vTaskStartScheduler+0x9c>
 800b718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b71c:	f383 8811 	msr	BASEPRI, r3
 800b720:	f3bf 8f6f 	isb	sy
 800b724:	f3bf 8f4f 	dsb	sy
 800b728:	60fb      	str	r3, [r7, #12]
 800b72a:	e7fe      	b.n	800b72a <vTaskStartScheduler+0x9a>
}
 800b72c:	bf00      	nop
 800b72e:	3718      	adds	r7, #24
 800b730:	46bd      	mov	sp, r7
 800b732:	bd80      	pop	{r7, pc}
 800b734:	0800eb08 	.word	0x0800eb08
 800b738:	0800bcdd 	.word	0x0800bcdd
 800b73c:	20001bc4 	.word	0x20001bc4
 800b740:	20001bc0 	.word	0x20001bc0
 800b744:	20001bac 	.word	0x20001bac
 800b748:	20001ba4 	.word	0x20001ba4

0800b74c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b74c:	b480      	push	{r7}
 800b74e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b750:	4b04      	ldr	r3, [pc, #16]	; (800b764 <vTaskSuspendAll+0x18>)
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	3301      	adds	r3, #1
 800b756:	4a03      	ldr	r2, [pc, #12]	; (800b764 <vTaskSuspendAll+0x18>)
 800b758:	6013      	str	r3, [r2, #0]
}
 800b75a:	bf00      	nop
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr
 800b764:	20001bc8 	.word	0x20001bc8

0800b768 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b084      	sub	sp, #16
 800b76c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b76e:	2300      	movs	r3, #0
 800b770:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b772:	2300      	movs	r3, #0
 800b774:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b776:	4b41      	ldr	r3, [pc, #260]	; (800b87c <xTaskResumeAll+0x114>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d109      	bne.n	800b792 <xTaskResumeAll+0x2a>
 800b77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b782:	f383 8811 	msr	BASEPRI, r3
 800b786:	f3bf 8f6f 	isb	sy
 800b78a:	f3bf 8f4f 	dsb	sy
 800b78e:	603b      	str	r3, [r7, #0]
 800b790:	e7fe      	b.n	800b790 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b792:	f000 fdab 	bl	800c2ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b796:	4b39      	ldr	r3, [pc, #228]	; (800b87c <xTaskResumeAll+0x114>)
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	3b01      	subs	r3, #1
 800b79c:	4a37      	ldr	r2, [pc, #220]	; (800b87c <xTaskResumeAll+0x114>)
 800b79e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7a0:	4b36      	ldr	r3, [pc, #216]	; (800b87c <xTaskResumeAll+0x114>)
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d161      	bne.n	800b86c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b7a8:	4b35      	ldr	r3, [pc, #212]	; (800b880 <xTaskResumeAll+0x118>)
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d05d      	beq.n	800b86c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b7b0:	e02e      	b.n	800b810 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800b7b2:	4b34      	ldr	r3, [pc, #208]	; (800b884 <xTaskResumeAll+0x11c>)
 800b7b4:	68db      	ldr	r3, [r3, #12]
 800b7b6:	68db      	ldr	r3, [r3, #12]
 800b7b8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	3318      	adds	r3, #24
 800b7be:	4618      	mov	r0, r3
 800b7c0:	f7ff f8d7 	bl	800a972 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	3304      	adds	r3, #4
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	f7ff f8d2 	bl	800a972 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7d2:	2201      	movs	r2, #1
 800b7d4:	409a      	lsls	r2, r3
 800b7d6:	4b2c      	ldr	r3, [pc, #176]	; (800b888 <xTaskResumeAll+0x120>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	4313      	orrs	r3, r2
 800b7dc:	4a2a      	ldr	r2, [pc, #168]	; (800b888 <xTaskResumeAll+0x120>)
 800b7de:	6013      	str	r3, [r2, #0]
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7e4:	4613      	mov	r3, r2
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	4413      	add	r3, r2
 800b7ea:	009b      	lsls	r3, r3, #2
 800b7ec:	4a27      	ldr	r2, [pc, #156]	; (800b88c <xTaskResumeAll+0x124>)
 800b7ee:	441a      	add	r2, r3
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	3304      	adds	r3, #4
 800b7f4:	4619      	mov	r1, r3
 800b7f6:	4610      	mov	r0, r2
 800b7f8:	f7ff f85e 	bl	800a8b8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b800:	4b23      	ldr	r3, [pc, #140]	; (800b890 <xTaskResumeAll+0x128>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b806:	429a      	cmp	r2, r3
 800b808:	d302      	bcc.n	800b810 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800b80a:	4b22      	ldr	r3, [pc, #136]	; (800b894 <xTaskResumeAll+0x12c>)
 800b80c:	2201      	movs	r2, #1
 800b80e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b810:	4b1c      	ldr	r3, [pc, #112]	; (800b884 <xTaskResumeAll+0x11c>)
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d1cc      	bne.n	800b7b2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d001      	beq.n	800b822 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b81e:	f000 fb0f 	bl	800be40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b822:	4b1d      	ldr	r3, [pc, #116]	; (800b898 <xTaskResumeAll+0x130>)
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d010      	beq.n	800b850 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b82e:	f000 f837 	bl	800b8a0 <xTaskIncrementTick>
 800b832:	4603      	mov	r3, r0
 800b834:	2b00      	cmp	r3, #0
 800b836:	d002      	beq.n	800b83e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800b838:	4b16      	ldr	r3, [pc, #88]	; (800b894 <xTaskResumeAll+0x12c>)
 800b83a:	2201      	movs	r2, #1
 800b83c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	3b01      	subs	r3, #1
 800b842:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d1f1      	bne.n	800b82e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800b84a:	4b13      	ldr	r3, [pc, #76]	; (800b898 <xTaskResumeAll+0x130>)
 800b84c:	2200      	movs	r2, #0
 800b84e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b850:	4b10      	ldr	r3, [pc, #64]	; (800b894 <xTaskResumeAll+0x12c>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d009      	beq.n	800b86c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b858:	2301      	movs	r3, #1
 800b85a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b85c:	4b0f      	ldr	r3, [pc, #60]	; (800b89c <xTaskResumeAll+0x134>)
 800b85e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b862:	601a      	str	r2, [r3, #0]
 800b864:	f3bf 8f4f 	dsb	sy
 800b868:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b86c:	f000 fd6c 	bl	800c348 <vPortExitCritical>

	return xAlreadyYielded;
 800b870:	68bb      	ldr	r3, [r7, #8]
}
 800b872:	4618      	mov	r0, r3
 800b874:	3710      	adds	r7, #16
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}
 800b87a:	bf00      	nop
 800b87c:	20001bc8 	.word	0x20001bc8
 800b880:	20001ba0 	.word	0x20001ba0
 800b884:	20001b60 	.word	0x20001b60
 800b888:	20001ba8 	.word	0x20001ba8
 800b88c:	20001aa4 	.word	0x20001aa4
 800b890:	20001aa0 	.word	0x20001aa0
 800b894:	20001bb4 	.word	0x20001bb4
 800b898:	20001bb0 	.word	0x20001bb0
 800b89c:	e000ed04 	.word	0xe000ed04

0800b8a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b086      	sub	sp, #24
 800b8a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b8aa:	4b50      	ldr	r3, [pc, #320]	; (800b9ec <xTaskIncrementTick+0x14c>)
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	f040 808c 	bne.w	800b9cc <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b8b4:	4b4e      	ldr	r3, [pc, #312]	; (800b9f0 <xTaskIncrementTick+0x150>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	3301      	adds	r3, #1
 800b8ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b8bc:	4a4c      	ldr	r2, [pc, #304]	; (800b9f0 <xTaskIncrementTick+0x150>)
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b8c2:	693b      	ldr	r3, [r7, #16]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d11f      	bne.n	800b908 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800b8c8:	4b4a      	ldr	r3, [pc, #296]	; (800b9f4 <xTaskIncrementTick+0x154>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d009      	beq.n	800b8e6 <xTaskIncrementTick+0x46>
 800b8d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8d6:	f383 8811 	msr	BASEPRI, r3
 800b8da:	f3bf 8f6f 	isb	sy
 800b8de:	f3bf 8f4f 	dsb	sy
 800b8e2:	603b      	str	r3, [r7, #0]
 800b8e4:	e7fe      	b.n	800b8e4 <xTaskIncrementTick+0x44>
 800b8e6:	4b43      	ldr	r3, [pc, #268]	; (800b9f4 <xTaskIncrementTick+0x154>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	60fb      	str	r3, [r7, #12]
 800b8ec:	4b42      	ldr	r3, [pc, #264]	; (800b9f8 <xTaskIncrementTick+0x158>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	4a40      	ldr	r2, [pc, #256]	; (800b9f4 <xTaskIncrementTick+0x154>)
 800b8f2:	6013      	str	r3, [r2, #0]
 800b8f4:	4a40      	ldr	r2, [pc, #256]	; (800b9f8 <xTaskIncrementTick+0x158>)
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	6013      	str	r3, [r2, #0]
 800b8fa:	4b40      	ldr	r3, [pc, #256]	; (800b9fc <xTaskIncrementTick+0x15c>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	3301      	adds	r3, #1
 800b900:	4a3e      	ldr	r2, [pc, #248]	; (800b9fc <xTaskIncrementTick+0x15c>)
 800b902:	6013      	str	r3, [r2, #0]
 800b904:	f000 fa9c 	bl	800be40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b908:	4b3d      	ldr	r3, [pc, #244]	; (800ba00 <xTaskIncrementTick+0x160>)
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	693a      	ldr	r2, [r7, #16]
 800b90e:	429a      	cmp	r2, r3
 800b910:	d34d      	bcc.n	800b9ae <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b912:	4b38      	ldr	r3, [pc, #224]	; (800b9f4 <xTaskIncrementTick+0x154>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d101      	bne.n	800b920 <xTaskIncrementTick+0x80>
 800b91c:	2301      	movs	r3, #1
 800b91e:	e000      	b.n	800b922 <xTaskIncrementTick+0x82>
 800b920:	2300      	movs	r3, #0
 800b922:	2b00      	cmp	r3, #0
 800b924:	d004      	beq.n	800b930 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b926:	4b36      	ldr	r3, [pc, #216]	; (800ba00 <xTaskIncrementTick+0x160>)
 800b928:	f04f 32ff 	mov.w	r2, #4294967295
 800b92c:	601a      	str	r2, [r3, #0]
					break;
 800b92e:	e03e      	b.n	800b9ae <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b930:	4b30      	ldr	r3, [pc, #192]	; (800b9f4 <xTaskIncrementTick+0x154>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	68db      	ldr	r3, [r3, #12]
 800b936:	68db      	ldr	r3, [r3, #12]
 800b938:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	685b      	ldr	r3, [r3, #4]
 800b93e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b940:	693a      	ldr	r2, [r7, #16]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	429a      	cmp	r2, r3
 800b946:	d203      	bcs.n	800b950 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b948:	4a2d      	ldr	r2, [pc, #180]	; (800ba00 <xTaskIncrementTick+0x160>)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	6013      	str	r3, [r2, #0]
						break;
 800b94e:	e02e      	b.n	800b9ae <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	3304      	adds	r3, #4
 800b954:	4618      	mov	r0, r3
 800b956:	f7ff f80c 	bl	800a972 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d004      	beq.n	800b96c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b962:	68bb      	ldr	r3, [r7, #8]
 800b964:	3318      	adds	r3, #24
 800b966:	4618      	mov	r0, r3
 800b968:	f7ff f803 	bl	800a972 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b970:	2201      	movs	r2, #1
 800b972:	409a      	lsls	r2, r3
 800b974:	4b23      	ldr	r3, [pc, #140]	; (800ba04 <xTaskIncrementTick+0x164>)
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	4313      	orrs	r3, r2
 800b97a:	4a22      	ldr	r2, [pc, #136]	; (800ba04 <xTaskIncrementTick+0x164>)
 800b97c:	6013      	str	r3, [r2, #0]
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b982:	4613      	mov	r3, r2
 800b984:	009b      	lsls	r3, r3, #2
 800b986:	4413      	add	r3, r2
 800b988:	009b      	lsls	r3, r3, #2
 800b98a:	4a1f      	ldr	r2, [pc, #124]	; (800ba08 <xTaskIncrementTick+0x168>)
 800b98c:	441a      	add	r2, r3
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	3304      	adds	r3, #4
 800b992:	4619      	mov	r1, r3
 800b994:	4610      	mov	r0, r2
 800b996:	f7fe ff8f 	bl	800a8b8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b99a:	68bb      	ldr	r3, [r7, #8]
 800b99c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b99e:	4b1b      	ldr	r3, [pc, #108]	; (800ba0c <xTaskIncrementTick+0x16c>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9a4:	429a      	cmp	r2, r3
 800b9a6:	d3b4      	bcc.n	800b912 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b9ac:	e7b1      	b.n	800b912 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b9ae:	4b17      	ldr	r3, [pc, #92]	; (800ba0c <xTaskIncrementTick+0x16c>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9b4:	4914      	ldr	r1, [pc, #80]	; (800ba08 <xTaskIncrementTick+0x168>)
 800b9b6:	4613      	mov	r3, r2
 800b9b8:	009b      	lsls	r3, r3, #2
 800b9ba:	4413      	add	r3, r2
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	440b      	add	r3, r1
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	2b01      	cmp	r3, #1
 800b9c4:	d907      	bls.n	800b9d6 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800b9c6:	2301      	movs	r3, #1
 800b9c8:	617b      	str	r3, [r7, #20]
 800b9ca:	e004      	b.n	800b9d6 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b9cc:	4b10      	ldr	r3, [pc, #64]	; (800ba10 <xTaskIncrementTick+0x170>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	3301      	adds	r3, #1
 800b9d2:	4a0f      	ldr	r2, [pc, #60]	; (800ba10 <xTaskIncrementTick+0x170>)
 800b9d4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b9d6:	4b0f      	ldr	r3, [pc, #60]	; (800ba14 <xTaskIncrementTick+0x174>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d001      	beq.n	800b9e2 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800b9de:	2301      	movs	r3, #1
 800b9e0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b9e2:	697b      	ldr	r3, [r7, #20]
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	3718      	adds	r7, #24
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}
 800b9ec:	20001bc8 	.word	0x20001bc8
 800b9f0:	20001ba4 	.word	0x20001ba4
 800b9f4:	20001b58 	.word	0x20001b58
 800b9f8:	20001b5c 	.word	0x20001b5c
 800b9fc:	20001bb8 	.word	0x20001bb8
 800ba00:	20001bc0 	.word	0x20001bc0
 800ba04:	20001ba8 	.word	0x20001ba8
 800ba08:	20001aa4 	.word	0x20001aa4
 800ba0c:	20001aa0 	.word	0x20001aa0
 800ba10:	20001bb0 	.word	0x20001bb0
 800ba14:	20001bb4 	.word	0x20001bb4

0800ba18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ba18:	b480      	push	{r7}
 800ba1a:	b087      	sub	sp, #28
 800ba1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ba1e:	4b26      	ldr	r3, [pc, #152]	; (800bab8 <vTaskSwitchContext+0xa0>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d003      	beq.n	800ba2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ba26:	4b25      	ldr	r3, [pc, #148]	; (800babc <vTaskSwitchContext+0xa4>)
 800ba28:	2201      	movs	r2, #1
 800ba2a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ba2c:	e03e      	b.n	800baac <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800ba2e:	4b23      	ldr	r3, [pc, #140]	; (800babc <vTaskSwitchContext+0xa4>)
 800ba30:	2200      	movs	r2, #0
 800ba32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800ba34:	4b22      	ldr	r3, [pc, #136]	; (800bac0 <vTaskSwitchContext+0xa8>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	fab3 f383 	clz	r3, r3
 800ba40:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ba42:	7afb      	ldrb	r3, [r7, #11]
 800ba44:	f1c3 031f 	rsb	r3, r3, #31
 800ba48:	617b      	str	r3, [r7, #20]
 800ba4a:	491e      	ldr	r1, [pc, #120]	; (800bac4 <vTaskSwitchContext+0xac>)
 800ba4c:	697a      	ldr	r2, [r7, #20]
 800ba4e:	4613      	mov	r3, r2
 800ba50:	009b      	lsls	r3, r3, #2
 800ba52:	4413      	add	r3, r2
 800ba54:	009b      	lsls	r3, r3, #2
 800ba56:	440b      	add	r3, r1
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d109      	bne.n	800ba72 <vTaskSwitchContext+0x5a>
	__asm volatile
 800ba5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba62:	f383 8811 	msr	BASEPRI, r3
 800ba66:	f3bf 8f6f 	isb	sy
 800ba6a:	f3bf 8f4f 	dsb	sy
 800ba6e:	607b      	str	r3, [r7, #4]
 800ba70:	e7fe      	b.n	800ba70 <vTaskSwitchContext+0x58>
 800ba72:	697a      	ldr	r2, [r7, #20]
 800ba74:	4613      	mov	r3, r2
 800ba76:	009b      	lsls	r3, r3, #2
 800ba78:	4413      	add	r3, r2
 800ba7a:	009b      	lsls	r3, r3, #2
 800ba7c:	4a11      	ldr	r2, [pc, #68]	; (800bac4 <vTaskSwitchContext+0xac>)
 800ba7e:	4413      	add	r3, r2
 800ba80:	613b      	str	r3, [r7, #16]
 800ba82:	693b      	ldr	r3, [r7, #16]
 800ba84:	685b      	ldr	r3, [r3, #4]
 800ba86:	685a      	ldr	r2, [r3, #4]
 800ba88:	693b      	ldr	r3, [r7, #16]
 800ba8a:	605a      	str	r2, [r3, #4]
 800ba8c:	693b      	ldr	r3, [r7, #16]
 800ba8e:	685a      	ldr	r2, [r3, #4]
 800ba90:	693b      	ldr	r3, [r7, #16]
 800ba92:	3308      	adds	r3, #8
 800ba94:	429a      	cmp	r2, r3
 800ba96:	d104      	bne.n	800baa2 <vTaskSwitchContext+0x8a>
 800ba98:	693b      	ldr	r3, [r7, #16]
 800ba9a:	685b      	ldr	r3, [r3, #4]
 800ba9c:	685a      	ldr	r2, [r3, #4]
 800ba9e:	693b      	ldr	r3, [r7, #16]
 800baa0:	605a      	str	r2, [r3, #4]
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	685b      	ldr	r3, [r3, #4]
 800baa6:	68db      	ldr	r3, [r3, #12]
 800baa8:	4a07      	ldr	r2, [pc, #28]	; (800bac8 <vTaskSwitchContext+0xb0>)
 800baaa:	6013      	str	r3, [r2, #0]
}
 800baac:	bf00      	nop
 800baae:	371c      	adds	r7, #28
 800bab0:	46bd      	mov	sp, r7
 800bab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab6:	4770      	bx	lr
 800bab8:	20001bc8 	.word	0x20001bc8
 800babc:	20001bb4 	.word	0x20001bb4
 800bac0:	20001ba8 	.word	0x20001ba8
 800bac4:	20001aa4 	.word	0x20001aa4
 800bac8:	20001aa0 	.word	0x20001aa0

0800bacc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
 800bad4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d109      	bne.n	800baf0 <vTaskPlaceOnEventList+0x24>
 800badc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bae0:	f383 8811 	msr	BASEPRI, r3
 800bae4:	f3bf 8f6f 	isb	sy
 800bae8:	f3bf 8f4f 	dsb	sy
 800baec:	60fb      	str	r3, [r7, #12]
 800baee:	e7fe      	b.n	800baee <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800baf0:	4b07      	ldr	r3, [pc, #28]	; (800bb10 <vTaskPlaceOnEventList+0x44>)
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	3318      	adds	r3, #24
 800baf6:	4619      	mov	r1, r3
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f7fe ff01 	bl	800a900 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bafe:	2101      	movs	r1, #1
 800bb00:	6838      	ldr	r0, [r7, #0]
 800bb02:	f000 fa65 	bl	800bfd0 <prvAddCurrentTaskToDelayedList>
}
 800bb06:	bf00      	nop
 800bb08:	3710      	adds	r7, #16
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bd80      	pop	{r7, pc}
 800bb0e:	bf00      	nop
 800bb10:	20001aa0 	.word	0x20001aa0

0800bb14 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b086      	sub	sp, #24
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	68db      	ldr	r3, [r3, #12]
 800bb20:	68db      	ldr	r3, [r3, #12]
 800bb22:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bb24:	693b      	ldr	r3, [r7, #16]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d109      	bne.n	800bb3e <xTaskRemoveFromEventList+0x2a>
 800bb2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb2e:	f383 8811 	msr	BASEPRI, r3
 800bb32:	f3bf 8f6f 	isb	sy
 800bb36:	f3bf 8f4f 	dsb	sy
 800bb3a:	60fb      	str	r3, [r7, #12]
 800bb3c:	e7fe      	b.n	800bb3c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bb3e:	693b      	ldr	r3, [r7, #16]
 800bb40:	3318      	adds	r3, #24
 800bb42:	4618      	mov	r0, r3
 800bb44:	f7fe ff15 	bl	800a972 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb48:	4b1d      	ldr	r3, [pc, #116]	; (800bbc0 <xTaskRemoveFromEventList+0xac>)
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d11c      	bne.n	800bb8a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bb50:	693b      	ldr	r3, [r7, #16]
 800bb52:	3304      	adds	r3, #4
 800bb54:	4618      	mov	r0, r3
 800bb56:	f7fe ff0c 	bl	800a972 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb5e:	2201      	movs	r2, #1
 800bb60:	409a      	lsls	r2, r3
 800bb62:	4b18      	ldr	r3, [pc, #96]	; (800bbc4 <xTaskRemoveFromEventList+0xb0>)
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	4313      	orrs	r3, r2
 800bb68:	4a16      	ldr	r2, [pc, #88]	; (800bbc4 <xTaskRemoveFromEventList+0xb0>)
 800bb6a:	6013      	str	r3, [r2, #0]
 800bb6c:	693b      	ldr	r3, [r7, #16]
 800bb6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb70:	4613      	mov	r3, r2
 800bb72:	009b      	lsls	r3, r3, #2
 800bb74:	4413      	add	r3, r2
 800bb76:	009b      	lsls	r3, r3, #2
 800bb78:	4a13      	ldr	r2, [pc, #76]	; (800bbc8 <xTaskRemoveFromEventList+0xb4>)
 800bb7a:	441a      	add	r2, r3
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	3304      	adds	r3, #4
 800bb80:	4619      	mov	r1, r3
 800bb82:	4610      	mov	r0, r2
 800bb84:	f7fe fe98 	bl	800a8b8 <vListInsertEnd>
 800bb88:	e005      	b.n	800bb96 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bb8a:	693b      	ldr	r3, [r7, #16]
 800bb8c:	3318      	adds	r3, #24
 800bb8e:	4619      	mov	r1, r3
 800bb90:	480e      	ldr	r0, [pc, #56]	; (800bbcc <xTaskRemoveFromEventList+0xb8>)
 800bb92:	f7fe fe91 	bl	800a8b8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bb96:	693b      	ldr	r3, [r7, #16]
 800bb98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb9a:	4b0d      	ldr	r3, [pc, #52]	; (800bbd0 <xTaskRemoveFromEventList+0xbc>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bba0:	429a      	cmp	r2, r3
 800bba2:	d905      	bls.n	800bbb0 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bba4:	2301      	movs	r3, #1
 800bba6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bba8:	4b0a      	ldr	r3, [pc, #40]	; (800bbd4 <xTaskRemoveFromEventList+0xc0>)
 800bbaa:	2201      	movs	r2, #1
 800bbac:	601a      	str	r2, [r3, #0]
 800bbae:	e001      	b.n	800bbb4 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800bbb4:	697b      	ldr	r3, [r7, #20]
}
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	3718      	adds	r7, #24
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}
 800bbbe:	bf00      	nop
 800bbc0:	20001bc8 	.word	0x20001bc8
 800bbc4:	20001ba8 	.word	0x20001ba8
 800bbc8:	20001aa4 	.word	0x20001aa4
 800bbcc:	20001b60 	.word	0x20001b60
 800bbd0:	20001aa0 	.word	0x20001aa0
 800bbd4:	20001bb4 	.word	0x20001bb4

0800bbd8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bbd8:	b480      	push	{r7}
 800bbda:	b083      	sub	sp, #12
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bbe0:	4b06      	ldr	r3, [pc, #24]	; (800bbfc <vTaskInternalSetTimeOutState+0x24>)
 800bbe2:	681a      	ldr	r2, [r3, #0]
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bbe8:	4b05      	ldr	r3, [pc, #20]	; (800bc00 <vTaskInternalSetTimeOutState+0x28>)
 800bbea:	681a      	ldr	r2, [r3, #0]
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	605a      	str	r2, [r3, #4]
}
 800bbf0:	bf00      	nop
 800bbf2:	370c      	adds	r7, #12
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfa:	4770      	bx	lr
 800bbfc:	20001bb8 	.word	0x20001bb8
 800bc00:	20001ba4 	.word	0x20001ba4

0800bc04 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b088      	sub	sp, #32
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
 800bc0c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d109      	bne.n	800bc28 <xTaskCheckForTimeOut+0x24>
 800bc14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc18:	f383 8811 	msr	BASEPRI, r3
 800bc1c:	f3bf 8f6f 	isb	sy
 800bc20:	f3bf 8f4f 	dsb	sy
 800bc24:	613b      	str	r3, [r7, #16]
 800bc26:	e7fe      	b.n	800bc26 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d109      	bne.n	800bc42 <xTaskCheckForTimeOut+0x3e>
 800bc2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc32:	f383 8811 	msr	BASEPRI, r3
 800bc36:	f3bf 8f6f 	isb	sy
 800bc3a:	f3bf 8f4f 	dsb	sy
 800bc3e:	60fb      	str	r3, [r7, #12]
 800bc40:	e7fe      	b.n	800bc40 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800bc42:	f000 fb53 	bl	800c2ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bc46:	4b1d      	ldr	r3, [pc, #116]	; (800bcbc <xTaskCheckForTimeOut+0xb8>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	685b      	ldr	r3, [r3, #4]
 800bc50:	69ba      	ldr	r2, [r7, #24]
 800bc52:	1ad3      	subs	r3, r2, r3
 800bc54:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc5e:	d102      	bne.n	800bc66 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bc60:	2300      	movs	r3, #0
 800bc62:	61fb      	str	r3, [r7, #28]
 800bc64:	e023      	b.n	800bcae <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681a      	ldr	r2, [r3, #0]
 800bc6a:	4b15      	ldr	r3, [pc, #84]	; (800bcc0 <xTaskCheckForTimeOut+0xbc>)
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	429a      	cmp	r2, r3
 800bc70:	d007      	beq.n	800bc82 <xTaskCheckForTimeOut+0x7e>
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	685b      	ldr	r3, [r3, #4]
 800bc76:	69ba      	ldr	r2, [r7, #24]
 800bc78:	429a      	cmp	r2, r3
 800bc7a:	d302      	bcc.n	800bc82 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bc7c:	2301      	movs	r3, #1
 800bc7e:	61fb      	str	r3, [r7, #28]
 800bc80:	e015      	b.n	800bcae <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	697a      	ldr	r2, [r7, #20]
 800bc88:	429a      	cmp	r2, r3
 800bc8a:	d20b      	bcs.n	800bca4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bc8c:	683b      	ldr	r3, [r7, #0]
 800bc8e:	681a      	ldr	r2, [r3, #0]
 800bc90:	697b      	ldr	r3, [r7, #20]
 800bc92:	1ad2      	subs	r2, r2, r3
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f7ff ff9d 	bl	800bbd8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bc9e:	2300      	movs	r3, #0
 800bca0:	61fb      	str	r3, [r7, #28]
 800bca2:	e004      	b.n	800bcae <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	2200      	movs	r2, #0
 800bca8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bcaa:	2301      	movs	r3, #1
 800bcac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bcae:	f000 fb4b 	bl	800c348 <vPortExitCritical>

	return xReturn;
 800bcb2:	69fb      	ldr	r3, [r7, #28]
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	3720      	adds	r7, #32
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	bd80      	pop	{r7, pc}
 800bcbc:	20001ba4 	.word	0x20001ba4
 800bcc0:	20001bb8 	.word	0x20001bb8

0800bcc4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bcc4:	b480      	push	{r7}
 800bcc6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bcc8:	4b03      	ldr	r3, [pc, #12]	; (800bcd8 <vTaskMissedYield+0x14>)
 800bcca:	2201      	movs	r2, #1
 800bccc:	601a      	str	r2, [r3, #0]
}
 800bcce:	bf00      	nop
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd6:	4770      	bx	lr
 800bcd8:	20001bb4 	.word	0x20001bb4

0800bcdc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b082      	sub	sp, #8
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bce4:	f000 f852 	bl	800bd8c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bce8:	4b06      	ldr	r3, [pc, #24]	; (800bd04 <prvIdleTask+0x28>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	2b01      	cmp	r3, #1
 800bcee:	d9f9      	bls.n	800bce4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bcf0:	4b05      	ldr	r3, [pc, #20]	; (800bd08 <prvIdleTask+0x2c>)
 800bcf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcf6:	601a      	str	r2, [r3, #0]
 800bcf8:	f3bf 8f4f 	dsb	sy
 800bcfc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bd00:	e7f0      	b.n	800bce4 <prvIdleTask+0x8>
 800bd02:	bf00      	nop
 800bd04:	20001aa4 	.word	0x20001aa4
 800bd08:	e000ed04 	.word	0xe000ed04

0800bd0c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b082      	sub	sp, #8
 800bd10:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bd12:	2300      	movs	r3, #0
 800bd14:	607b      	str	r3, [r7, #4]
 800bd16:	e00c      	b.n	800bd32 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bd18:	687a      	ldr	r2, [r7, #4]
 800bd1a:	4613      	mov	r3, r2
 800bd1c:	009b      	lsls	r3, r3, #2
 800bd1e:	4413      	add	r3, r2
 800bd20:	009b      	lsls	r3, r3, #2
 800bd22:	4a12      	ldr	r2, [pc, #72]	; (800bd6c <prvInitialiseTaskLists+0x60>)
 800bd24:	4413      	add	r3, r2
 800bd26:	4618      	mov	r0, r3
 800bd28:	f7fe fd99 	bl	800a85e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	3301      	adds	r3, #1
 800bd30:	607b      	str	r3, [r7, #4]
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	2b06      	cmp	r3, #6
 800bd36:	d9ef      	bls.n	800bd18 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bd38:	480d      	ldr	r0, [pc, #52]	; (800bd70 <prvInitialiseTaskLists+0x64>)
 800bd3a:	f7fe fd90 	bl	800a85e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bd3e:	480d      	ldr	r0, [pc, #52]	; (800bd74 <prvInitialiseTaskLists+0x68>)
 800bd40:	f7fe fd8d 	bl	800a85e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bd44:	480c      	ldr	r0, [pc, #48]	; (800bd78 <prvInitialiseTaskLists+0x6c>)
 800bd46:	f7fe fd8a 	bl	800a85e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bd4a:	480c      	ldr	r0, [pc, #48]	; (800bd7c <prvInitialiseTaskLists+0x70>)
 800bd4c:	f7fe fd87 	bl	800a85e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bd50:	480b      	ldr	r0, [pc, #44]	; (800bd80 <prvInitialiseTaskLists+0x74>)
 800bd52:	f7fe fd84 	bl	800a85e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bd56:	4b0b      	ldr	r3, [pc, #44]	; (800bd84 <prvInitialiseTaskLists+0x78>)
 800bd58:	4a05      	ldr	r2, [pc, #20]	; (800bd70 <prvInitialiseTaskLists+0x64>)
 800bd5a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bd5c:	4b0a      	ldr	r3, [pc, #40]	; (800bd88 <prvInitialiseTaskLists+0x7c>)
 800bd5e:	4a05      	ldr	r2, [pc, #20]	; (800bd74 <prvInitialiseTaskLists+0x68>)
 800bd60:	601a      	str	r2, [r3, #0]
}
 800bd62:	bf00      	nop
 800bd64:	3708      	adds	r7, #8
 800bd66:	46bd      	mov	sp, r7
 800bd68:	bd80      	pop	{r7, pc}
 800bd6a:	bf00      	nop
 800bd6c:	20001aa4 	.word	0x20001aa4
 800bd70:	20001b30 	.word	0x20001b30
 800bd74:	20001b44 	.word	0x20001b44
 800bd78:	20001b60 	.word	0x20001b60
 800bd7c:	20001b74 	.word	0x20001b74
 800bd80:	20001b8c 	.word	0x20001b8c
 800bd84:	20001b58 	.word	0x20001b58
 800bd88:	20001b5c 	.word	0x20001b5c

0800bd8c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b082      	sub	sp, #8
 800bd90:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bd92:	e019      	b.n	800bdc8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bd94:	f000 faaa 	bl	800c2ec <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800bd98:	4b0f      	ldr	r3, [pc, #60]	; (800bdd8 <prvCheckTasksWaitingTermination+0x4c>)
 800bd9a:	68db      	ldr	r3, [r3, #12]
 800bd9c:	68db      	ldr	r3, [r3, #12]
 800bd9e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	3304      	adds	r3, #4
 800bda4:	4618      	mov	r0, r3
 800bda6:	f7fe fde4 	bl	800a972 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bdaa:	4b0c      	ldr	r3, [pc, #48]	; (800bddc <prvCheckTasksWaitingTermination+0x50>)
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	3b01      	subs	r3, #1
 800bdb0:	4a0a      	ldr	r2, [pc, #40]	; (800bddc <prvCheckTasksWaitingTermination+0x50>)
 800bdb2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bdb4:	4b0a      	ldr	r3, [pc, #40]	; (800bde0 <prvCheckTasksWaitingTermination+0x54>)
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	3b01      	subs	r3, #1
 800bdba:	4a09      	ldr	r2, [pc, #36]	; (800bde0 <prvCheckTasksWaitingTermination+0x54>)
 800bdbc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bdbe:	f000 fac3 	bl	800c348 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bdc2:	6878      	ldr	r0, [r7, #4]
 800bdc4:	f000 f80e 	bl	800bde4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bdc8:	4b05      	ldr	r3, [pc, #20]	; (800bde0 <prvCheckTasksWaitingTermination+0x54>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d1e1      	bne.n	800bd94 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bdd0:	bf00      	nop
 800bdd2:	3708      	adds	r7, #8
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}
 800bdd8:	20001b74 	.word	0x20001b74
 800bddc:	20001ba0 	.word	0x20001ba0
 800bde0:	20001b88 	.word	0x20001b88

0800bde4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b084      	sub	sp, #16
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d108      	bne.n	800be08 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f000 fc14 	bl	800c628 <vPortFree>
				vPortFree( pxTCB );
 800be00:	6878      	ldr	r0, [r7, #4]
 800be02:	f000 fc11 	bl	800c628 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800be06:	e017      	b.n	800be38 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800be0e:	2b01      	cmp	r3, #1
 800be10:	d103      	bne.n	800be1a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f000 fc08 	bl	800c628 <vPortFree>
	}
 800be18:	e00e      	b.n	800be38 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800be20:	2b02      	cmp	r3, #2
 800be22:	d009      	beq.n	800be38 <prvDeleteTCB+0x54>
 800be24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be28:	f383 8811 	msr	BASEPRI, r3
 800be2c:	f3bf 8f6f 	isb	sy
 800be30:	f3bf 8f4f 	dsb	sy
 800be34:	60fb      	str	r3, [r7, #12]
 800be36:	e7fe      	b.n	800be36 <prvDeleteTCB+0x52>
	}
 800be38:	bf00      	nop
 800be3a:	3710      	adds	r7, #16
 800be3c:	46bd      	mov	sp, r7
 800be3e:	bd80      	pop	{r7, pc}

0800be40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800be40:	b480      	push	{r7}
 800be42:	b083      	sub	sp, #12
 800be44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be46:	4b0f      	ldr	r3, [pc, #60]	; (800be84 <prvResetNextTaskUnblockTime+0x44>)
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d101      	bne.n	800be54 <prvResetNextTaskUnblockTime+0x14>
 800be50:	2301      	movs	r3, #1
 800be52:	e000      	b.n	800be56 <prvResetNextTaskUnblockTime+0x16>
 800be54:	2300      	movs	r3, #0
 800be56:	2b00      	cmp	r3, #0
 800be58:	d004      	beq.n	800be64 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800be5a:	4b0b      	ldr	r3, [pc, #44]	; (800be88 <prvResetNextTaskUnblockTime+0x48>)
 800be5c:	f04f 32ff 	mov.w	r2, #4294967295
 800be60:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800be62:	e008      	b.n	800be76 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800be64:	4b07      	ldr	r3, [pc, #28]	; (800be84 <prvResetNextTaskUnblockTime+0x44>)
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	68db      	ldr	r3, [r3, #12]
 800be6a:	68db      	ldr	r3, [r3, #12]
 800be6c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	685b      	ldr	r3, [r3, #4]
 800be72:	4a05      	ldr	r2, [pc, #20]	; (800be88 <prvResetNextTaskUnblockTime+0x48>)
 800be74:	6013      	str	r3, [r2, #0]
}
 800be76:	bf00      	nop
 800be78:	370c      	adds	r7, #12
 800be7a:	46bd      	mov	sp, r7
 800be7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be80:	4770      	bx	lr
 800be82:	bf00      	nop
 800be84:	20001b58 	.word	0x20001b58
 800be88:	20001bc0 	.word	0x20001bc0

0800be8c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800be8c:	b480      	push	{r7}
 800be8e:	b083      	sub	sp, #12
 800be90:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800be92:	4b0b      	ldr	r3, [pc, #44]	; (800bec0 <xTaskGetSchedulerState+0x34>)
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d102      	bne.n	800bea0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800be9a:	2301      	movs	r3, #1
 800be9c:	607b      	str	r3, [r7, #4]
 800be9e:	e008      	b.n	800beb2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bea0:	4b08      	ldr	r3, [pc, #32]	; (800bec4 <xTaskGetSchedulerState+0x38>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d102      	bne.n	800beae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bea8:	2302      	movs	r3, #2
 800beaa:	607b      	str	r3, [r7, #4]
 800beac:	e001      	b.n	800beb2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800beae:	2300      	movs	r3, #0
 800beb0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800beb2:	687b      	ldr	r3, [r7, #4]
	}
 800beb4:	4618      	mov	r0, r3
 800beb6:	370c      	adds	r7, #12
 800beb8:	46bd      	mov	sp, r7
 800beba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebe:	4770      	bx	lr
 800bec0:	20001bac 	.word	0x20001bac
 800bec4:	20001bc8 	.word	0x20001bc8

0800bec8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b086      	sub	sp, #24
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bed4:	2300      	movs	r3, #0
 800bed6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d06c      	beq.n	800bfb8 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bede:	4b39      	ldr	r3, [pc, #228]	; (800bfc4 <xTaskPriorityDisinherit+0xfc>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	693a      	ldr	r2, [r7, #16]
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d009      	beq.n	800befc <xTaskPriorityDisinherit+0x34>
 800bee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beec:	f383 8811 	msr	BASEPRI, r3
 800bef0:	f3bf 8f6f 	isb	sy
 800bef4:	f3bf 8f4f 	dsb	sy
 800bef8:	60fb      	str	r3, [r7, #12]
 800befa:	e7fe      	b.n	800befa <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800befc:	693b      	ldr	r3, [r7, #16]
 800befe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d109      	bne.n	800bf18 <xTaskPriorityDisinherit+0x50>
 800bf04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf08:	f383 8811 	msr	BASEPRI, r3
 800bf0c:	f3bf 8f6f 	isb	sy
 800bf10:	f3bf 8f4f 	dsb	sy
 800bf14:	60bb      	str	r3, [r7, #8]
 800bf16:	e7fe      	b.n	800bf16 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800bf18:	693b      	ldr	r3, [r7, #16]
 800bf1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf1c:	1e5a      	subs	r2, r3, #1
 800bf1e:	693b      	ldr	r3, [r7, #16]
 800bf20:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bf22:	693b      	ldr	r3, [r7, #16]
 800bf24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf26:	693b      	ldr	r3, [r7, #16]
 800bf28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf2a:	429a      	cmp	r2, r3
 800bf2c:	d044      	beq.n	800bfb8 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bf2e:	693b      	ldr	r3, [r7, #16]
 800bf30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d140      	bne.n	800bfb8 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf36:	693b      	ldr	r3, [r7, #16]
 800bf38:	3304      	adds	r3, #4
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f7fe fd19 	bl	800a972 <uxListRemove>
 800bf40:	4603      	mov	r3, r0
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d115      	bne.n	800bf72 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf4a:	491f      	ldr	r1, [pc, #124]	; (800bfc8 <xTaskPriorityDisinherit+0x100>)
 800bf4c:	4613      	mov	r3, r2
 800bf4e:	009b      	lsls	r3, r3, #2
 800bf50:	4413      	add	r3, r2
 800bf52:	009b      	lsls	r3, r3, #2
 800bf54:	440b      	add	r3, r1
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d10a      	bne.n	800bf72 <xTaskPriorityDisinherit+0xaa>
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf60:	2201      	movs	r2, #1
 800bf62:	fa02 f303 	lsl.w	r3, r2, r3
 800bf66:	43da      	mvns	r2, r3
 800bf68:	4b18      	ldr	r3, [pc, #96]	; (800bfcc <xTaskPriorityDisinherit+0x104>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	4013      	ands	r3, r2
 800bf6e:	4a17      	ldr	r2, [pc, #92]	; (800bfcc <xTaskPriorityDisinherit+0x104>)
 800bf70:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bf76:	693b      	ldr	r3, [r7, #16]
 800bf78:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf7e:	f1c3 0207 	rsb	r2, r3, #7
 800bf82:	693b      	ldr	r3, [r7, #16]
 800bf84:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bf86:	693b      	ldr	r3, [r7, #16]
 800bf88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf8a:	2201      	movs	r2, #1
 800bf8c:	409a      	lsls	r2, r3
 800bf8e:	4b0f      	ldr	r3, [pc, #60]	; (800bfcc <xTaskPriorityDisinherit+0x104>)
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	4313      	orrs	r3, r2
 800bf94:	4a0d      	ldr	r2, [pc, #52]	; (800bfcc <xTaskPriorityDisinherit+0x104>)
 800bf96:	6013      	str	r3, [r2, #0]
 800bf98:	693b      	ldr	r3, [r7, #16]
 800bf9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf9c:	4613      	mov	r3, r2
 800bf9e:	009b      	lsls	r3, r3, #2
 800bfa0:	4413      	add	r3, r2
 800bfa2:	009b      	lsls	r3, r3, #2
 800bfa4:	4a08      	ldr	r2, [pc, #32]	; (800bfc8 <xTaskPriorityDisinherit+0x100>)
 800bfa6:	441a      	add	r2, r3
 800bfa8:	693b      	ldr	r3, [r7, #16]
 800bfaa:	3304      	adds	r3, #4
 800bfac:	4619      	mov	r1, r3
 800bfae:	4610      	mov	r0, r2
 800bfb0:	f7fe fc82 	bl	800a8b8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bfb8:	697b      	ldr	r3, [r7, #20]
	}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	3718      	adds	r7, #24
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}
 800bfc2:	bf00      	nop
 800bfc4:	20001aa0 	.word	0x20001aa0
 800bfc8:	20001aa4 	.word	0x20001aa4
 800bfcc:	20001ba8 	.word	0x20001ba8

0800bfd0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b084      	sub	sp, #16
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
 800bfd8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bfda:	4b29      	ldr	r3, [pc, #164]	; (800c080 <prvAddCurrentTaskToDelayedList+0xb0>)
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bfe0:	4b28      	ldr	r3, [pc, #160]	; (800c084 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	3304      	adds	r3, #4
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f7fe fcc3 	bl	800a972 <uxListRemove>
 800bfec:	4603      	mov	r3, r0
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d10b      	bne.n	800c00a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800bff2:	4b24      	ldr	r3, [pc, #144]	; (800c084 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bff8:	2201      	movs	r2, #1
 800bffa:	fa02 f303 	lsl.w	r3, r2, r3
 800bffe:	43da      	mvns	r2, r3
 800c000:	4b21      	ldr	r3, [pc, #132]	; (800c088 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	4013      	ands	r3, r2
 800c006:	4a20      	ldr	r2, [pc, #128]	; (800c088 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c008:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c010:	d10a      	bne.n	800c028 <prvAddCurrentTaskToDelayedList+0x58>
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d007      	beq.n	800c028 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c018:	4b1a      	ldr	r3, [pc, #104]	; (800c084 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	3304      	adds	r3, #4
 800c01e:	4619      	mov	r1, r3
 800c020:	481a      	ldr	r0, [pc, #104]	; (800c08c <prvAddCurrentTaskToDelayedList+0xbc>)
 800c022:	f7fe fc49 	bl	800a8b8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c026:	e026      	b.n	800c076 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c028:	68fa      	ldr	r2, [r7, #12]
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	4413      	add	r3, r2
 800c02e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c030:	4b14      	ldr	r3, [pc, #80]	; (800c084 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	68ba      	ldr	r2, [r7, #8]
 800c036:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c038:	68ba      	ldr	r2, [r7, #8]
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	429a      	cmp	r2, r3
 800c03e:	d209      	bcs.n	800c054 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c040:	4b13      	ldr	r3, [pc, #76]	; (800c090 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c042:	681a      	ldr	r2, [r3, #0]
 800c044:	4b0f      	ldr	r3, [pc, #60]	; (800c084 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	3304      	adds	r3, #4
 800c04a:	4619      	mov	r1, r3
 800c04c:	4610      	mov	r0, r2
 800c04e:	f7fe fc57 	bl	800a900 <vListInsert>
}
 800c052:	e010      	b.n	800c076 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c054:	4b0f      	ldr	r3, [pc, #60]	; (800c094 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c056:	681a      	ldr	r2, [r3, #0]
 800c058:	4b0a      	ldr	r3, [pc, #40]	; (800c084 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	3304      	adds	r3, #4
 800c05e:	4619      	mov	r1, r3
 800c060:	4610      	mov	r0, r2
 800c062:	f7fe fc4d 	bl	800a900 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c066:	4b0c      	ldr	r3, [pc, #48]	; (800c098 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	68ba      	ldr	r2, [r7, #8]
 800c06c:	429a      	cmp	r2, r3
 800c06e:	d202      	bcs.n	800c076 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c070:	4a09      	ldr	r2, [pc, #36]	; (800c098 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	6013      	str	r3, [r2, #0]
}
 800c076:	bf00      	nop
 800c078:	3710      	adds	r7, #16
 800c07a:	46bd      	mov	sp, r7
 800c07c:	bd80      	pop	{r7, pc}
 800c07e:	bf00      	nop
 800c080:	20001ba4 	.word	0x20001ba4
 800c084:	20001aa0 	.word	0x20001aa0
 800c088:	20001ba8 	.word	0x20001ba8
 800c08c:	20001b8c 	.word	0x20001b8c
 800c090:	20001b5c 	.word	0x20001b5c
 800c094:	20001b58 	.word	0x20001b58
 800c098:	20001bc0 	.word	0x20001bc0

0800c09c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c09c:	b480      	push	{r7}
 800c09e:	b085      	sub	sp, #20
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	60f8      	str	r0, [r7, #12]
 800c0a4:	60b9      	str	r1, [r7, #8]
 800c0a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	3b04      	subs	r3, #4
 800c0ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c0b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	3b04      	subs	r3, #4
 800c0ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	f023 0201 	bic.w	r2, r3, #1
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	3b04      	subs	r3, #4
 800c0ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c0cc:	4a0c      	ldr	r2, [pc, #48]	; (800c100 <pxPortInitialiseStack+0x64>)
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	3b14      	subs	r3, #20
 800c0d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c0d8:	687a      	ldr	r2, [r7, #4]
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	3b04      	subs	r3, #4
 800c0e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	f06f 0202 	mvn.w	r2, #2
 800c0ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	3b20      	subs	r3, #32
 800c0f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c0f2:	68fb      	ldr	r3, [r7, #12]
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	3714      	adds	r7, #20
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fe:	4770      	bx	lr
 800c100:	0800c105 	.word	0x0800c105

0800c104 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c104:	b480      	push	{r7}
 800c106:	b085      	sub	sp, #20
 800c108:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c10a:	2300      	movs	r3, #0
 800c10c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c10e:	4b11      	ldr	r3, [pc, #68]	; (800c154 <prvTaskExitError+0x50>)
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c116:	d009      	beq.n	800c12c <prvTaskExitError+0x28>
 800c118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c11c:	f383 8811 	msr	BASEPRI, r3
 800c120:	f3bf 8f6f 	isb	sy
 800c124:	f3bf 8f4f 	dsb	sy
 800c128:	60fb      	str	r3, [r7, #12]
 800c12a:	e7fe      	b.n	800c12a <prvTaskExitError+0x26>
 800c12c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c130:	f383 8811 	msr	BASEPRI, r3
 800c134:	f3bf 8f6f 	isb	sy
 800c138:	f3bf 8f4f 	dsb	sy
 800c13c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c13e:	bf00      	nop
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d0fc      	beq.n	800c140 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c146:	bf00      	nop
 800c148:	3714      	adds	r7, #20
 800c14a:	46bd      	mov	sp, r7
 800c14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c150:	4770      	bx	lr
 800c152:	bf00      	nop
 800c154:	20000010 	.word	0x20000010
	...

0800c160 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c160:	4b07      	ldr	r3, [pc, #28]	; (800c180 <pxCurrentTCBConst2>)
 800c162:	6819      	ldr	r1, [r3, #0]
 800c164:	6808      	ldr	r0, [r1, #0]
 800c166:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c16a:	f380 8809 	msr	PSP, r0
 800c16e:	f3bf 8f6f 	isb	sy
 800c172:	f04f 0000 	mov.w	r0, #0
 800c176:	f380 8811 	msr	BASEPRI, r0
 800c17a:	4770      	bx	lr
 800c17c:	f3af 8000 	nop.w

0800c180 <pxCurrentTCBConst2>:
 800c180:	20001aa0 	.word	0x20001aa0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c184:	bf00      	nop
 800c186:	bf00      	nop

0800c188 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c188:	4808      	ldr	r0, [pc, #32]	; (800c1ac <prvPortStartFirstTask+0x24>)
 800c18a:	6800      	ldr	r0, [r0, #0]
 800c18c:	6800      	ldr	r0, [r0, #0]
 800c18e:	f380 8808 	msr	MSP, r0
 800c192:	f04f 0000 	mov.w	r0, #0
 800c196:	f380 8814 	msr	CONTROL, r0
 800c19a:	b662      	cpsie	i
 800c19c:	b661      	cpsie	f
 800c19e:	f3bf 8f4f 	dsb	sy
 800c1a2:	f3bf 8f6f 	isb	sy
 800c1a6:	df00      	svc	0
 800c1a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c1aa:	bf00      	nop
 800c1ac:	e000ed08 	.word	0xe000ed08

0800c1b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b086      	sub	sp, #24
 800c1b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c1b6:	4b44      	ldr	r3, [pc, #272]	; (800c2c8 <xPortStartScheduler+0x118>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	4a44      	ldr	r2, [pc, #272]	; (800c2cc <xPortStartScheduler+0x11c>)
 800c1bc:	4293      	cmp	r3, r2
 800c1be:	d109      	bne.n	800c1d4 <xPortStartScheduler+0x24>
 800c1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1c4:	f383 8811 	msr	BASEPRI, r3
 800c1c8:	f3bf 8f6f 	isb	sy
 800c1cc:	f3bf 8f4f 	dsb	sy
 800c1d0:	613b      	str	r3, [r7, #16]
 800c1d2:	e7fe      	b.n	800c1d2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c1d4:	4b3c      	ldr	r3, [pc, #240]	; (800c2c8 <xPortStartScheduler+0x118>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	4a3d      	ldr	r2, [pc, #244]	; (800c2d0 <xPortStartScheduler+0x120>)
 800c1da:	4293      	cmp	r3, r2
 800c1dc:	d109      	bne.n	800c1f2 <xPortStartScheduler+0x42>
 800c1de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1e2:	f383 8811 	msr	BASEPRI, r3
 800c1e6:	f3bf 8f6f 	isb	sy
 800c1ea:	f3bf 8f4f 	dsb	sy
 800c1ee:	60fb      	str	r3, [r7, #12]
 800c1f0:	e7fe      	b.n	800c1f0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c1f2:	4b38      	ldr	r3, [pc, #224]	; (800c2d4 <xPortStartScheduler+0x124>)
 800c1f4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c1f6:	697b      	ldr	r3, [r7, #20]
 800c1f8:	781b      	ldrb	r3, [r3, #0]
 800c1fa:	b2db      	uxtb	r3, r3
 800c1fc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	22ff      	movs	r2, #255	; 0xff
 800c202:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c204:	697b      	ldr	r3, [r7, #20]
 800c206:	781b      	ldrb	r3, [r3, #0]
 800c208:	b2db      	uxtb	r3, r3
 800c20a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c20c:	78fb      	ldrb	r3, [r7, #3]
 800c20e:	b2db      	uxtb	r3, r3
 800c210:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c214:	b2da      	uxtb	r2, r3
 800c216:	4b30      	ldr	r3, [pc, #192]	; (800c2d8 <xPortStartScheduler+0x128>)
 800c218:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c21a:	4b30      	ldr	r3, [pc, #192]	; (800c2dc <xPortStartScheduler+0x12c>)
 800c21c:	2207      	movs	r2, #7
 800c21e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c220:	e009      	b.n	800c236 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800c222:	4b2e      	ldr	r3, [pc, #184]	; (800c2dc <xPortStartScheduler+0x12c>)
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	3b01      	subs	r3, #1
 800c228:	4a2c      	ldr	r2, [pc, #176]	; (800c2dc <xPortStartScheduler+0x12c>)
 800c22a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c22c:	78fb      	ldrb	r3, [r7, #3]
 800c22e:	b2db      	uxtb	r3, r3
 800c230:	005b      	lsls	r3, r3, #1
 800c232:	b2db      	uxtb	r3, r3
 800c234:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c236:	78fb      	ldrb	r3, [r7, #3]
 800c238:	b2db      	uxtb	r3, r3
 800c23a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c23e:	2b80      	cmp	r3, #128	; 0x80
 800c240:	d0ef      	beq.n	800c222 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c242:	4b26      	ldr	r3, [pc, #152]	; (800c2dc <xPortStartScheduler+0x12c>)
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f1c3 0307 	rsb	r3, r3, #7
 800c24a:	2b04      	cmp	r3, #4
 800c24c:	d009      	beq.n	800c262 <xPortStartScheduler+0xb2>
 800c24e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c252:	f383 8811 	msr	BASEPRI, r3
 800c256:	f3bf 8f6f 	isb	sy
 800c25a:	f3bf 8f4f 	dsb	sy
 800c25e:	60bb      	str	r3, [r7, #8]
 800c260:	e7fe      	b.n	800c260 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c262:	4b1e      	ldr	r3, [pc, #120]	; (800c2dc <xPortStartScheduler+0x12c>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	021b      	lsls	r3, r3, #8
 800c268:	4a1c      	ldr	r2, [pc, #112]	; (800c2dc <xPortStartScheduler+0x12c>)
 800c26a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c26c:	4b1b      	ldr	r3, [pc, #108]	; (800c2dc <xPortStartScheduler+0x12c>)
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c274:	4a19      	ldr	r2, [pc, #100]	; (800c2dc <xPortStartScheduler+0x12c>)
 800c276:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	b2da      	uxtb	r2, r3
 800c27c:	697b      	ldr	r3, [r7, #20]
 800c27e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c280:	4b17      	ldr	r3, [pc, #92]	; (800c2e0 <xPortStartScheduler+0x130>)
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	4a16      	ldr	r2, [pc, #88]	; (800c2e0 <xPortStartScheduler+0x130>)
 800c286:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c28a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c28c:	4b14      	ldr	r3, [pc, #80]	; (800c2e0 <xPortStartScheduler+0x130>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4a13      	ldr	r2, [pc, #76]	; (800c2e0 <xPortStartScheduler+0x130>)
 800c292:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c296:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c298:	f000 f8d6 	bl	800c448 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c29c:	4b11      	ldr	r3, [pc, #68]	; (800c2e4 <xPortStartScheduler+0x134>)
 800c29e:	2200      	movs	r2, #0
 800c2a0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c2a2:	f000 f8f5 	bl	800c490 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c2a6:	4b10      	ldr	r3, [pc, #64]	; (800c2e8 <xPortStartScheduler+0x138>)
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	4a0f      	ldr	r2, [pc, #60]	; (800c2e8 <xPortStartScheduler+0x138>)
 800c2ac:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c2b0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c2b2:	f7ff ff69 	bl	800c188 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c2b6:	f7ff fbaf 	bl	800ba18 <vTaskSwitchContext>
	prvTaskExitError();
 800c2ba:	f7ff ff23 	bl	800c104 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c2be:	2300      	movs	r3, #0
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	3718      	adds	r7, #24
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}
 800c2c8:	e000ed00 	.word	0xe000ed00
 800c2cc:	410fc271 	.word	0x410fc271
 800c2d0:	410fc270 	.word	0x410fc270
 800c2d4:	e000e400 	.word	0xe000e400
 800c2d8:	20001bcc 	.word	0x20001bcc
 800c2dc:	20001bd0 	.word	0x20001bd0
 800c2e0:	e000ed20 	.word	0xe000ed20
 800c2e4:	20000010 	.word	0x20000010
 800c2e8:	e000ef34 	.word	0xe000ef34

0800c2ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b083      	sub	sp, #12
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2f6:	f383 8811 	msr	BASEPRI, r3
 800c2fa:	f3bf 8f6f 	isb	sy
 800c2fe:	f3bf 8f4f 	dsb	sy
 800c302:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c304:	4b0e      	ldr	r3, [pc, #56]	; (800c340 <vPortEnterCritical+0x54>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	3301      	adds	r3, #1
 800c30a:	4a0d      	ldr	r2, [pc, #52]	; (800c340 <vPortEnterCritical+0x54>)
 800c30c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c30e:	4b0c      	ldr	r3, [pc, #48]	; (800c340 <vPortEnterCritical+0x54>)
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	2b01      	cmp	r3, #1
 800c314:	d10e      	bne.n	800c334 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c316:	4b0b      	ldr	r3, [pc, #44]	; (800c344 <vPortEnterCritical+0x58>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	b2db      	uxtb	r3, r3
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d009      	beq.n	800c334 <vPortEnterCritical+0x48>
 800c320:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c324:	f383 8811 	msr	BASEPRI, r3
 800c328:	f3bf 8f6f 	isb	sy
 800c32c:	f3bf 8f4f 	dsb	sy
 800c330:	603b      	str	r3, [r7, #0]
 800c332:	e7fe      	b.n	800c332 <vPortEnterCritical+0x46>
	}
}
 800c334:	bf00      	nop
 800c336:	370c      	adds	r7, #12
 800c338:	46bd      	mov	sp, r7
 800c33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33e:	4770      	bx	lr
 800c340:	20000010 	.word	0x20000010
 800c344:	e000ed04 	.word	0xe000ed04

0800c348 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c348:	b480      	push	{r7}
 800c34a:	b083      	sub	sp, #12
 800c34c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c34e:	4b11      	ldr	r3, [pc, #68]	; (800c394 <vPortExitCritical+0x4c>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d109      	bne.n	800c36a <vPortExitCritical+0x22>
 800c356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c35a:	f383 8811 	msr	BASEPRI, r3
 800c35e:	f3bf 8f6f 	isb	sy
 800c362:	f3bf 8f4f 	dsb	sy
 800c366:	607b      	str	r3, [r7, #4]
 800c368:	e7fe      	b.n	800c368 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800c36a:	4b0a      	ldr	r3, [pc, #40]	; (800c394 <vPortExitCritical+0x4c>)
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	3b01      	subs	r3, #1
 800c370:	4a08      	ldr	r2, [pc, #32]	; (800c394 <vPortExitCritical+0x4c>)
 800c372:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c374:	4b07      	ldr	r3, [pc, #28]	; (800c394 <vPortExitCritical+0x4c>)
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d104      	bne.n	800c386 <vPortExitCritical+0x3e>
 800c37c:	2300      	movs	r3, #0
 800c37e:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800c386:	bf00      	nop
 800c388:	370c      	adds	r7, #12
 800c38a:	46bd      	mov	sp, r7
 800c38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c390:	4770      	bx	lr
 800c392:	bf00      	nop
 800c394:	20000010 	.word	0x20000010
	...

0800c3a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c3a0:	f3ef 8009 	mrs	r0, PSP
 800c3a4:	f3bf 8f6f 	isb	sy
 800c3a8:	4b15      	ldr	r3, [pc, #84]	; (800c400 <pxCurrentTCBConst>)
 800c3aa:	681a      	ldr	r2, [r3, #0]
 800c3ac:	f01e 0f10 	tst.w	lr, #16
 800c3b0:	bf08      	it	eq
 800c3b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c3b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3ba:	6010      	str	r0, [r2, #0]
 800c3bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c3c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c3c4:	f380 8811 	msr	BASEPRI, r0
 800c3c8:	f3bf 8f4f 	dsb	sy
 800c3cc:	f3bf 8f6f 	isb	sy
 800c3d0:	f7ff fb22 	bl	800ba18 <vTaskSwitchContext>
 800c3d4:	f04f 0000 	mov.w	r0, #0
 800c3d8:	f380 8811 	msr	BASEPRI, r0
 800c3dc:	bc09      	pop	{r0, r3}
 800c3de:	6819      	ldr	r1, [r3, #0]
 800c3e0:	6808      	ldr	r0, [r1, #0]
 800c3e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3e6:	f01e 0f10 	tst.w	lr, #16
 800c3ea:	bf08      	it	eq
 800c3ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c3f0:	f380 8809 	msr	PSP, r0
 800c3f4:	f3bf 8f6f 	isb	sy
 800c3f8:	4770      	bx	lr
 800c3fa:	bf00      	nop
 800c3fc:	f3af 8000 	nop.w

0800c400 <pxCurrentTCBConst>:
 800c400:	20001aa0 	.word	0x20001aa0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c404:	bf00      	nop
 800c406:	bf00      	nop

0800c408 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b082      	sub	sp, #8
 800c40c:	af00      	add	r7, sp, #0
	__asm volatile
 800c40e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c412:	f383 8811 	msr	BASEPRI, r3
 800c416:	f3bf 8f6f 	isb	sy
 800c41a:	f3bf 8f4f 	dsb	sy
 800c41e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c420:	f7ff fa3e 	bl	800b8a0 <xTaskIncrementTick>
 800c424:	4603      	mov	r3, r0
 800c426:	2b00      	cmp	r3, #0
 800c428:	d003      	beq.n	800c432 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c42a:	4b06      	ldr	r3, [pc, #24]	; (800c444 <SysTick_Handler+0x3c>)
 800c42c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c430:	601a      	str	r2, [r3, #0]
 800c432:	2300      	movs	r3, #0
 800c434:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800c43c:	bf00      	nop
 800c43e:	3708      	adds	r7, #8
 800c440:	46bd      	mov	sp, r7
 800c442:	bd80      	pop	{r7, pc}
 800c444:	e000ed04 	.word	0xe000ed04

0800c448 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c448:	b480      	push	{r7}
 800c44a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c44c:	4b0b      	ldr	r3, [pc, #44]	; (800c47c <vPortSetupTimerInterrupt+0x34>)
 800c44e:	2200      	movs	r2, #0
 800c450:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c452:	4b0b      	ldr	r3, [pc, #44]	; (800c480 <vPortSetupTimerInterrupt+0x38>)
 800c454:	2200      	movs	r2, #0
 800c456:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c458:	4b0a      	ldr	r3, [pc, #40]	; (800c484 <vPortSetupTimerInterrupt+0x3c>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	4a0a      	ldr	r2, [pc, #40]	; (800c488 <vPortSetupTimerInterrupt+0x40>)
 800c45e:	fba2 2303 	umull	r2, r3, r2, r3
 800c462:	099b      	lsrs	r3, r3, #6
 800c464:	4a09      	ldr	r2, [pc, #36]	; (800c48c <vPortSetupTimerInterrupt+0x44>)
 800c466:	3b01      	subs	r3, #1
 800c468:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c46a:	4b04      	ldr	r3, [pc, #16]	; (800c47c <vPortSetupTimerInterrupt+0x34>)
 800c46c:	2207      	movs	r2, #7
 800c46e:	601a      	str	r2, [r3, #0]
}
 800c470:	bf00      	nop
 800c472:	46bd      	mov	sp, r7
 800c474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c478:	4770      	bx	lr
 800c47a:	bf00      	nop
 800c47c:	e000e010 	.word	0xe000e010
 800c480:	e000e018 	.word	0xe000e018
 800c484:	20000004 	.word	0x20000004
 800c488:	10624dd3 	.word	0x10624dd3
 800c48c:	e000e014 	.word	0xe000e014

0800c490 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c490:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c4a0 <vPortEnableVFP+0x10>
 800c494:	6801      	ldr	r1, [r0, #0]
 800c496:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c49a:	6001      	str	r1, [r0, #0]
 800c49c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c49e:	bf00      	nop
 800c4a0:	e000ed88 	.word	0xe000ed88

0800c4a4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b08a      	sub	sp, #40	; 0x28
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c4b0:	f7ff f94c 	bl	800b74c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c4b4:	4b57      	ldr	r3, [pc, #348]	; (800c614 <pvPortMalloc+0x170>)
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d101      	bne.n	800c4c0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c4bc:	f000 f90c 	bl	800c6d8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c4c0:	4b55      	ldr	r3, [pc, #340]	; (800c618 <pvPortMalloc+0x174>)
 800c4c2:	681a      	ldr	r2, [r3, #0]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	4013      	ands	r3, r2
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	f040 808c 	bne.w	800c5e6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d01c      	beq.n	800c50e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800c4d4:	2208      	movs	r2, #8
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	4413      	add	r3, r2
 800c4da:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f003 0307 	and.w	r3, r3, #7
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d013      	beq.n	800c50e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	f023 0307 	bic.w	r3, r3, #7
 800c4ec:	3308      	adds	r3, #8
 800c4ee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	f003 0307 	and.w	r3, r3, #7
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d009      	beq.n	800c50e <pvPortMalloc+0x6a>
	__asm volatile
 800c4fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4fe:	f383 8811 	msr	BASEPRI, r3
 800c502:	f3bf 8f6f 	isb	sy
 800c506:	f3bf 8f4f 	dsb	sy
 800c50a:	617b      	str	r3, [r7, #20]
 800c50c:	e7fe      	b.n	800c50c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d068      	beq.n	800c5e6 <pvPortMalloc+0x142>
 800c514:	4b41      	ldr	r3, [pc, #260]	; (800c61c <pvPortMalloc+0x178>)
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	687a      	ldr	r2, [r7, #4]
 800c51a:	429a      	cmp	r2, r3
 800c51c:	d863      	bhi.n	800c5e6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c51e:	4b40      	ldr	r3, [pc, #256]	; (800c620 <pvPortMalloc+0x17c>)
 800c520:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c522:	4b3f      	ldr	r3, [pc, #252]	; (800c620 <pvPortMalloc+0x17c>)
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c528:	e004      	b.n	800c534 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800c52a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c52c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c52e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c536:	685b      	ldr	r3, [r3, #4]
 800c538:	687a      	ldr	r2, [r7, #4]
 800c53a:	429a      	cmp	r2, r3
 800c53c:	d903      	bls.n	800c546 <pvPortMalloc+0xa2>
 800c53e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d1f1      	bne.n	800c52a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c546:	4b33      	ldr	r3, [pc, #204]	; (800c614 <pvPortMalloc+0x170>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c54c:	429a      	cmp	r2, r3
 800c54e:	d04a      	beq.n	800c5e6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c550:	6a3b      	ldr	r3, [r7, #32]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	2208      	movs	r2, #8
 800c556:	4413      	add	r3, r2
 800c558:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c55a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c55c:	681a      	ldr	r2, [r3, #0]
 800c55e:	6a3b      	ldr	r3, [r7, #32]
 800c560:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c564:	685a      	ldr	r2, [r3, #4]
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	1ad2      	subs	r2, r2, r3
 800c56a:	2308      	movs	r3, #8
 800c56c:	005b      	lsls	r3, r3, #1
 800c56e:	429a      	cmp	r2, r3
 800c570:	d91e      	bls.n	800c5b0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c572:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	4413      	add	r3, r2
 800c578:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c57a:	69bb      	ldr	r3, [r7, #24]
 800c57c:	f003 0307 	and.w	r3, r3, #7
 800c580:	2b00      	cmp	r3, #0
 800c582:	d009      	beq.n	800c598 <pvPortMalloc+0xf4>
 800c584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c588:	f383 8811 	msr	BASEPRI, r3
 800c58c:	f3bf 8f6f 	isb	sy
 800c590:	f3bf 8f4f 	dsb	sy
 800c594:	613b      	str	r3, [r7, #16]
 800c596:	e7fe      	b.n	800c596 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c59a:	685a      	ldr	r2, [r3, #4]
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	1ad2      	subs	r2, r2, r3
 800c5a0:	69bb      	ldr	r3, [r7, #24]
 800c5a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c5a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5a6:	687a      	ldr	r2, [r7, #4]
 800c5a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c5aa:	69b8      	ldr	r0, [r7, #24]
 800c5ac:	f000 f8f6 	bl	800c79c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c5b0:	4b1a      	ldr	r3, [pc, #104]	; (800c61c <pvPortMalloc+0x178>)
 800c5b2:	681a      	ldr	r2, [r3, #0]
 800c5b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5b6:	685b      	ldr	r3, [r3, #4]
 800c5b8:	1ad3      	subs	r3, r2, r3
 800c5ba:	4a18      	ldr	r2, [pc, #96]	; (800c61c <pvPortMalloc+0x178>)
 800c5bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c5be:	4b17      	ldr	r3, [pc, #92]	; (800c61c <pvPortMalloc+0x178>)
 800c5c0:	681a      	ldr	r2, [r3, #0]
 800c5c2:	4b18      	ldr	r3, [pc, #96]	; (800c624 <pvPortMalloc+0x180>)
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	429a      	cmp	r2, r3
 800c5c8:	d203      	bcs.n	800c5d2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c5ca:	4b14      	ldr	r3, [pc, #80]	; (800c61c <pvPortMalloc+0x178>)
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	4a15      	ldr	r2, [pc, #84]	; (800c624 <pvPortMalloc+0x180>)
 800c5d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c5d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5d4:	685a      	ldr	r2, [r3, #4]
 800c5d6:	4b10      	ldr	r3, [pc, #64]	; (800c618 <pvPortMalloc+0x174>)
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	431a      	orrs	r2, r3
 800c5dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c5e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c5e6:	f7ff f8bf 	bl	800b768 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c5ea:	69fb      	ldr	r3, [r7, #28]
 800c5ec:	f003 0307 	and.w	r3, r3, #7
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d009      	beq.n	800c608 <pvPortMalloc+0x164>
 800c5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5f8:	f383 8811 	msr	BASEPRI, r3
 800c5fc:	f3bf 8f6f 	isb	sy
 800c600:	f3bf 8f4f 	dsb	sy
 800c604:	60fb      	str	r3, [r7, #12]
 800c606:	e7fe      	b.n	800c606 <pvPortMalloc+0x162>
	return pvReturn;
 800c608:	69fb      	ldr	r3, [r7, #28]
}
 800c60a:	4618      	mov	r0, r3
 800c60c:	3728      	adds	r7, #40	; 0x28
 800c60e:	46bd      	mov	sp, r7
 800c610:	bd80      	pop	{r7, pc}
 800c612:	bf00      	nop
 800c614:	200069fc 	.word	0x200069fc
 800c618:	20006a08 	.word	0x20006a08
 800c61c:	20006a00 	.word	0x20006a00
 800c620:	200069f4 	.word	0x200069f4
 800c624:	20006a04 	.word	0x20006a04

0800c628 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b086      	sub	sp, #24
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d046      	beq.n	800c6c8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c63a:	2308      	movs	r3, #8
 800c63c:	425b      	negs	r3, r3
 800c63e:	697a      	ldr	r2, [r7, #20]
 800c640:	4413      	add	r3, r2
 800c642:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c644:	697b      	ldr	r3, [r7, #20]
 800c646:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c648:	693b      	ldr	r3, [r7, #16]
 800c64a:	685a      	ldr	r2, [r3, #4]
 800c64c:	4b20      	ldr	r3, [pc, #128]	; (800c6d0 <vPortFree+0xa8>)
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	4013      	ands	r3, r2
 800c652:	2b00      	cmp	r3, #0
 800c654:	d109      	bne.n	800c66a <vPortFree+0x42>
 800c656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c65a:	f383 8811 	msr	BASEPRI, r3
 800c65e:	f3bf 8f6f 	isb	sy
 800c662:	f3bf 8f4f 	dsb	sy
 800c666:	60fb      	str	r3, [r7, #12]
 800c668:	e7fe      	b.n	800c668 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c66a:	693b      	ldr	r3, [r7, #16]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d009      	beq.n	800c686 <vPortFree+0x5e>
 800c672:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c676:	f383 8811 	msr	BASEPRI, r3
 800c67a:	f3bf 8f6f 	isb	sy
 800c67e:	f3bf 8f4f 	dsb	sy
 800c682:	60bb      	str	r3, [r7, #8]
 800c684:	e7fe      	b.n	800c684 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c686:	693b      	ldr	r3, [r7, #16]
 800c688:	685a      	ldr	r2, [r3, #4]
 800c68a:	4b11      	ldr	r3, [pc, #68]	; (800c6d0 <vPortFree+0xa8>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	4013      	ands	r3, r2
 800c690:	2b00      	cmp	r3, #0
 800c692:	d019      	beq.n	800c6c8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c694:	693b      	ldr	r3, [r7, #16]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d115      	bne.n	800c6c8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c69c:	693b      	ldr	r3, [r7, #16]
 800c69e:	685a      	ldr	r2, [r3, #4]
 800c6a0:	4b0b      	ldr	r3, [pc, #44]	; (800c6d0 <vPortFree+0xa8>)
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	43db      	mvns	r3, r3
 800c6a6:	401a      	ands	r2, r3
 800c6a8:	693b      	ldr	r3, [r7, #16]
 800c6aa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c6ac:	f7ff f84e 	bl	800b74c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	685a      	ldr	r2, [r3, #4]
 800c6b4:	4b07      	ldr	r3, [pc, #28]	; (800c6d4 <vPortFree+0xac>)
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	4413      	add	r3, r2
 800c6ba:	4a06      	ldr	r2, [pc, #24]	; (800c6d4 <vPortFree+0xac>)
 800c6bc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c6be:	6938      	ldr	r0, [r7, #16]
 800c6c0:	f000 f86c 	bl	800c79c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c6c4:	f7ff f850 	bl	800b768 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c6c8:	bf00      	nop
 800c6ca:	3718      	adds	r7, #24
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	bd80      	pop	{r7, pc}
 800c6d0:	20006a08 	.word	0x20006a08
 800c6d4:	20006a00 	.word	0x20006a00

0800c6d8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c6d8:	b480      	push	{r7}
 800c6da:	b085      	sub	sp, #20
 800c6dc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c6de:	f644 6320 	movw	r3, #20000	; 0x4e20
 800c6e2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c6e4:	4b27      	ldr	r3, [pc, #156]	; (800c784 <prvHeapInit+0xac>)
 800c6e6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	f003 0307 	and.w	r3, r3, #7
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d00c      	beq.n	800c70c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	3307      	adds	r3, #7
 800c6f6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	f023 0307 	bic.w	r3, r3, #7
 800c6fe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c700:	68ba      	ldr	r2, [r7, #8]
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	1ad3      	subs	r3, r2, r3
 800c706:	4a1f      	ldr	r2, [pc, #124]	; (800c784 <prvHeapInit+0xac>)
 800c708:	4413      	add	r3, r2
 800c70a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c710:	4a1d      	ldr	r2, [pc, #116]	; (800c788 <prvHeapInit+0xb0>)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c716:	4b1c      	ldr	r3, [pc, #112]	; (800c788 <prvHeapInit+0xb0>)
 800c718:	2200      	movs	r2, #0
 800c71a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	68ba      	ldr	r2, [r7, #8]
 800c720:	4413      	add	r3, r2
 800c722:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c724:	2208      	movs	r2, #8
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	1a9b      	subs	r3, r3, r2
 800c72a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	f023 0307 	bic.w	r3, r3, #7
 800c732:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	4a15      	ldr	r2, [pc, #84]	; (800c78c <prvHeapInit+0xb4>)
 800c738:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c73a:	4b14      	ldr	r3, [pc, #80]	; (800c78c <prvHeapInit+0xb4>)
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	2200      	movs	r2, #0
 800c740:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c742:	4b12      	ldr	r3, [pc, #72]	; (800c78c <prvHeapInit+0xb4>)
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	2200      	movs	r2, #0
 800c748:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	68fa      	ldr	r2, [r7, #12]
 800c752:	1ad2      	subs	r2, r2, r3
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c758:	4b0c      	ldr	r3, [pc, #48]	; (800c78c <prvHeapInit+0xb4>)
 800c75a:	681a      	ldr	r2, [r3, #0]
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c760:	683b      	ldr	r3, [r7, #0]
 800c762:	685b      	ldr	r3, [r3, #4]
 800c764:	4a0a      	ldr	r2, [pc, #40]	; (800c790 <prvHeapInit+0xb8>)
 800c766:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	685b      	ldr	r3, [r3, #4]
 800c76c:	4a09      	ldr	r2, [pc, #36]	; (800c794 <prvHeapInit+0xbc>)
 800c76e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c770:	4b09      	ldr	r3, [pc, #36]	; (800c798 <prvHeapInit+0xc0>)
 800c772:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c776:	601a      	str	r2, [r3, #0]
}
 800c778:	bf00      	nop
 800c77a:	3714      	adds	r7, #20
 800c77c:	46bd      	mov	sp, r7
 800c77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c782:	4770      	bx	lr
 800c784:	20001bd4 	.word	0x20001bd4
 800c788:	200069f4 	.word	0x200069f4
 800c78c:	200069fc 	.word	0x200069fc
 800c790:	20006a04 	.word	0x20006a04
 800c794:	20006a00 	.word	0x20006a00
 800c798:	20006a08 	.word	0x20006a08

0800c79c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c79c:	b480      	push	{r7}
 800c79e:	b085      	sub	sp, #20
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c7a4:	4b28      	ldr	r3, [pc, #160]	; (800c848 <prvInsertBlockIntoFreeList+0xac>)
 800c7a6:	60fb      	str	r3, [r7, #12]
 800c7a8:	e002      	b.n	800c7b0 <prvInsertBlockIntoFreeList+0x14>
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	60fb      	str	r3, [r7, #12]
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	687a      	ldr	r2, [r7, #4]
 800c7b6:	429a      	cmp	r2, r3
 800c7b8:	d8f7      	bhi.n	800c7aa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	685b      	ldr	r3, [r3, #4]
 800c7c2:	68ba      	ldr	r2, [r7, #8]
 800c7c4:	4413      	add	r3, r2
 800c7c6:	687a      	ldr	r2, [r7, #4]
 800c7c8:	429a      	cmp	r2, r3
 800c7ca:	d108      	bne.n	800c7de <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	685a      	ldr	r2, [r3, #4]
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	685b      	ldr	r3, [r3, #4]
 800c7d4:	441a      	add	r2, r3
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	685b      	ldr	r3, [r3, #4]
 800c7e6:	68ba      	ldr	r2, [r7, #8]
 800c7e8:	441a      	add	r2, r3
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	429a      	cmp	r2, r3
 800c7f0:	d118      	bne.n	800c824 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	681a      	ldr	r2, [r3, #0]
 800c7f6:	4b15      	ldr	r3, [pc, #84]	; (800c84c <prvInsertBlockIntoFreeList+0xb0>)
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	429a      	cmp	r2, r3
 800c7fc:	d00d      	beq.n	800c81a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	685a      	ldr	r2, [r3, #4]
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	685b      	ldr	r3, [r3, #4]
 800c808:	441a      	add	r2, r3
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	681a      	ldr	r2, [r3, #0]
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	601a      	str	r2, [r3, #0]
 800c818:	e008      	b.n	800c82c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c81a:	4b0c      	ldr	r3, [pc, #48]	; (800c84c <prvInsertBlockIntoFreeList+0xb0>)
 800c81c:	681a      	ldr	r2, [r3, #0]
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	601a      	str	r2, [r3, #0]
 800c822:	e003      	b.n	800c82c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681a      	ldr	r2, [r3, #0]
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c82c:	68fa      	ldr	r2, [r7, #12]
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	429a      	cmp	r2, r3
 800c832:	d002      	beq.n	800c83a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	687a      	ldr	r2, [r7, #4]
 800c838:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c83a:	bf00      	nop
 800c83c:	3714      	adds	r7, #20
 800c83e:	46bd      	mov	sp, r7
 800c840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c844:	4770      	bx	lr
 800c846:	bf00      	nop
 800c848:	200069f4 	.word	0x200069f4
 800c84c:	200069fc 	.word	0x200069fc

0800c850 <__errno>:
 800c850:	4b01      	ldr	r3, [pc, #4]	; (800c858 <__errno+0x8>)
 800c852:	6818      	ldr	r0, [r3, #0]
 800c854:	4770      	bx	lr
 800c856:	bf00      	nop
 800c858:	20000014 	.word	0x20000014

0800c85c <__libc_init_array>:
 800c85c:	b570      	push	{r4, r5, r6, lr}
 800c85e:	4e0d      	ldr	r6, [pc, #52]	; (800c894 <__libc_init_array+0x38>)
 800c860:	4c0d      	ldr	r4, [pc, #52]	; (800c898 <__libc_init_array+0x3c>)
 800c862:	1ba4      	subs	r4, r4, r6
 800c864:	10a4      	asrs	r4, r4, #2
 800c866:	2500      	movs	r5, #0
 800c868:	42a5      	cmp	r5, r4
 800c86a:	d109      	bne.n	800c880 <__libc_init_array+0x24>
 800c86c:	4e0b      	ldr	r6, [pc, #44]	; (800c89c <__libc_init_array+0x40>)
 800c86e:	4c0c      	ldr	r4, [pc, #48]	; (800c8a0 <__libc_init_array+0x44>)
 800c870:	f002 f860 	bl	800e934 <_init>
 800c874:	1ba4      	subs	r4, r4, r6
 800c876:	10a4      	asrs	r4, r4, #2
 800c878:	2500      	movs	r5, #0
 800c87a:	42a5      	cmp	r5, r4
 800c87c:	d105      	bne.n	800c88a <__libc_init_array+0x2e>
 800c87e:	bd70      	pop	{r4, r5, r6, pc}
 800c880:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c884:	4798      	blx	r3
 800c886:	3501      	adds	r5, #1
 800c888:	e7ee      	b.n	800c868 <__libc_init_array+0xc>
 800c88a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c88e:	4798      	blx	r3
 800c890:	3501      	adds	r5, #1
 800c892:	e7f2      	b.n	800c87a <__libc_init_array+0x1e>
 800c894:	08013e00 	.word	0x08013e00
 800c898:	08013e00 	.word	0x08013e00
 800c89c:	08013e00 	.word	0x08013e00
 800c8a0:	08013e04 	.word	0x08013e04

0800c8a4 <__itoa>:
 800c8a4:	1e93      	subs	r3, r2, #2
 800c8a6:	2b22      	cmp	r3, #34	; 0x22
 800c8a8:	b510      	push	{r4, lr}
 800c8aa:	460c      	mov	r4, r1
 800c8ac:	d904      	bls.n	800c8b8 <__itoa+0x14>
 800c8ae:	2300      	movs	r3, #0
 800c8b0:	700b      	strb	r3, [r1, #0]
 800c8b2:	461c      	mov	r4, r3
 800c8b4:	4620      	mov	r0, r4
 800c8b6:	bd10      	pop	{r4, pc}
 800c8b8:	2a0a      	cmp	r2, #10
 800c8ba:	d109      	bne.n	800c8d0 <__itoa+0x2c>
 800c8bc:	2800      	cmp	r0, #0
 800c8be:	da07      	bge.n	800c8d0 <__itoa+0x2c>
 800c8c0:	232d      	movs	r3, #45	; 0x2d
 800c8c2:	700b      	strb	r3, [r1, #0]
 800c8c4:	4240      	negs	r0, r0
 800c8c6:	2101      	movs	r1, #1
 800c8c8:	4421      	add	r1, r4
 800c8ca:	f000 f819 	bl	800c900 <__utoa>
 800c8ce:	e7f1      	b.n	800c8b4 <__itoa+0x10>
 800c8d0:	2100      	movs	r1, #0
 800c8d2:	e7f9      	b.n	800c8c8 <__itoa+0x24>

0800c8d4 <itoa>:
 800c8d4:	f7ff bfe6 	b.w	800c8a4 <__itoa>

0800c8d8 <memcpy>:
 800c8d8:	b510      	push	{r4, lr}
 800c8da:	1e43      	subs	r3, r0, #1
 800c8dc:	440a      	add	r2, r1
 800c8de:	4291      	cmp	r1, r2
 800c8e0:	d100      	bne.n	800c8e4 <memcpy+0xc>
 800c8e2:	bd10      	pop	{r4, pc}
 800c8e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c8e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c8ec:	e7f7      	b.n	800c8de <memcpy+0x6>

0800c8ee <memset>:
 800c8ee:	4402      	add	r2, r0
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	4293      	cmp	r3, r2
 800c8f4:	d100      	bne.n	800c8f8 <memset+0xa>
 800c8f6:	4770      	bx	lr
 800c8f8:	f803 1b01 	strb.w	r1, [r3], #1
 800c8fc:	e7f9      	b.n	800c8f2 <memset+0x4>
	...

0800c900 <__utoa>:
 800c900:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c902:	4b1d      	ldr	r3, [pc, #116]	; (800c978 <__utoa+0x78>)
 800c904:	b08b      	sub	sp, #44	; 0x2c
 800c906:	4605      	mov	r5, r0
 800c908:	460c      	mov	r4, r1
 800c90a:	466e      	mov	r6, sp
 800c90c:	f103 0c20 	add.w	ip, r3, #32
 800c910:	6818      	ldr	r0, [r3, #0]
 800c912:	6859      	ldr	r1, [r3, #4]
 800c914:	4637      	mov	r7, r6
 800c916:	c703      	stmia	r7!, {r0, r1}
 800c918:	3308      	adds	r3, #8
 800c91a:	4563      	cmp	r3, ip
 800c91c:	463e      	mov	r6, r7
 800c91e:	d1f7      	bne.n	800c910 <__utoa+0x10>
 800c920:	6818      	ldr	r0, [r3, #0]
 800c922:	791b      	ldrb	r3, [r3, #4]
 800c924:	713b      	strb	r3, [r7, #4]
 800c926:	1e93      	subs	r3, r2, #2
 800c928:	2b22      	cmp	r3, #34	; 0x22
 800c92a:	6038      	str	r0, [r7, #0]
 800c92c:	f04f 0300 	mov.w	r3, #0
 800c930:	d904      	bls.n	800c93c <__utoa+0x3c>
 800c932:	7023      	strb	r3, [r4, #0]
 800c934:	461c      	mov	r4, r3
 800c936:	4620      	mov	r0, r4
 800c938:	b00b      	add	sp, #44	; 0x2c
 800c93a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c93c:	1e66      	subs	r6, r4, #1
 800c93e:	fbb5 f0f2 	udiv	r0, r5, r2
 800c942:	af0a      	add	r7, sp, #40	; 0x28
 800c944:	fb02 5510 	mls	r5, r2, r0, r5
 800c948:	443d      	add	r5, r7
 800c94a:	1c59      	adds	r1, r3, #1
 800c94c:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 800c950:	f806 5f01 	strb.w	r5, [r6, #1]!
 800c954:	4605      	mov	r5, r0
 800c956:	b968      	cbnz	r0, 800c974 <__utoa+0x74>
 800c958:	5460      	strb	r0, [r4, r1]
 800c95a:	4423      	add	r3, r4
 800c95c:	4622      	mov	r2, r4
 800c95e:	1b19      	subs	r1, r3, r4
 800c960:	1b10      	subs	r0, r2, r4
 800c962:	4281      	cmp	r1, r0
 800c964:	dde7      	ble.n	800c936 <__utoa+0x36>
 800c966:	7811      	ldrb	r1, [r2, #0]
 800c968:	7818      	ldrb	r0, [r3, #0]
 800c96a:	f802 0b01 	strb.w	r0, [r2], #1
 800c96e:	f803 1901 	strb.w	r1, [r3], #-1
 800c972:	e7f4      	b.n	800c95e <__utoa+0x5e>
 800c974:	460b      	mov	r3, r1
 800c976:	e7e2      	b.n	800c93e <__utoa+0x3e>
 800c978:	08013b53 	.word	0x08013b53
 800c97c:	00000000 	.word	0x00000000

0800c980 <sin>:
 800c980:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c982:	ec51 0b10 	vmov	r0, r1, d0
 800c986:	4a20      	ldr	r2, [pc, #128]	; (800ca08 <sin+0x88>)
 800c988:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c98c:	4293      	cmp	r3, r2
 800c98e:	dc07      	bgt.n	800c9a0 <sin+0x20>
 800c990:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800ca00 <sin+0x80>
 800c994:	2000      	movs	r0, #0
 800c996:	f001 fd67 	bl	800e468 <__kernel_sin>
 800c99a:	ec51 0b10 	vmov	r0, r1, d0
 800c99e:	e007      	b.n	800c9b0 <sin+0x30>
 800c9a0:	4a1a      	ldr	r2, [pc, #104]	; (800ca0c <sin+0x8c>)
 800c9a2:	4293      	cmp	r3, r2
 800c9a4:	dd09      	ble.n	800c9ba <sin+0x3a>
 800c9a6:	ee10 2a10 	vmov	r2, s0
 800c9aa:	460b      	mov	r3, r1
 800c9ac:	f7f3 fc1c 	bl	80001e8 <__aeabi_dsub>
 800c9b0:	ec41 0b10 	vmov	d0, r0, r1
 800c9b4:	b005      	add	sp, #20
 800c9b6:	f85d fb04 	ldr.w	pc, [sp], #4
 800c9ba:	4668      	mov	r0, sp
 800c9bc:	f000 fea8 	bl	800d710 <__ieee754_rem_pio2>
 800c9c0:	f000 0003 	and.w	r0, r0, #3
 800c9c4:	2801      	cmp	r0, #1
 800c9c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c9ca:	ed9d 0b00 	vldr	d0, [sp]
 800c9ce:	d004      	beq.n	800c9da <sin+0x5a>
 800c9d0:	2802      	cmp	r0, #2
 800c9d2:	d005      	beq.n	800c9e0 <sin+0x60>
 800c9d4:	b970      	cbnz	r0, 800c9f4 <sin+0x74>
 800c9d6:	2001      	movs	r0, #1
 800c9d8:	e7dd      	b.n	800c996 <sin+0x16>
 800c9da:	f001 f93d 	bl	800dc58 <__kernel_cos>
 800c9de:	e7dc      	b.n	800c99a <sin+0x1a>
 800c9e0:	2001      	movs	r0, #1
 800c9e2:	f001 fd41 	bl	800e468 <__kernel_sin>
 800c9e6:	ec53 2b10 	vmov	r2, r3, d0
 800c9ea:	ee10 0a10 	vmov	r0, s0
 800c9ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c9f2:	e7dd      	b.n	800c9b0 <sin+0x30>
 800c9f4:	f001 f930 	bl	800dc58 <__kernel_cos>
 800c9f8:	e7f5      	b.n	800c9e6 <sin+0x66>
 800c9fa:	bf00      	nop
 800c9fc:	f3af 8000 	nop.w
	...
 800ca08:	3fe921fb 	.word	0x3fe921fb
 800ca0c:	7fefffff 	.word	0x7fefffff

0800ca10 <pow>:
 800ca10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca14:	ed2d 8b04 	vpush	{d8-d9}
 800ca18:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800ccec <pow+0x2dc>
 800ca1c:	b08d      	sub	sp, #52	; 0x34
 800ca1e:	ec57 6b10 	vmov	r6, r7, d0
 800ca22:	ec55 4b11 	vmov	r4, r5, d1
 800ca26:	f000 f963 	bl	800ccf0 <__ieee754_pow>
 800ca2a:	f999 3000 	ldrsb.w	r3, [r9]
 800ca2e:	9300      	str	r3, [sp, #0]
 800ca30:	3301      	adds	r3, #1
 800ca32:	eeb0 8a40 	vmov.f32	s16, s0
 800ca36:	eef0 8a60 	vmov.f32	s17, s1
 800ca3a:	46c8      	mov	r8, r9
 800ca3c:	d05f      	beq.n	800cafe <pow+0xee>
 800ca3e:	4622      	mov	r2, r4
 800ca40:	462b      	mov	r3, r5
 800ca42:	4620      	mov	r0, r4
 800ca44:	4629      	mov	r1, r5
 800ca46:	f7f4 f821 	bl	8000a8c <__aeabi_dcmpun>
 800ca4a:	4683      	mov	fp, r0
 800ca4c:	2800      	cmp	r0, #0
 800ca4e:	d156      	bne.n	800cafe <pow+0xee>
 800ca50:	4632      	mov	r2, r6
 800ca52:	463b      	mov	r3, r7
 800ca54:	4630      	mov	r0, r6
 800ca56:	4639      	mov	r1, r7
 800ca58:	f7f4 f818 	bl	8000a8c <__aeabi_dcmpun>
 800ca5c:	9001      	str	r0, [sp, #4]
 800ca5e:	b1e8      	cbz	r0, 800ca9c <pow+0x8c>
 800ca60:	2200      	movs	r2, #0
 800ca62:	2300      	movs	r3, #0
 800ca64:	4620      	mov	r0, r4
 800ca66:	4629      	mov	r1, r5
 800ca68:	f7f3 ffde 	bl	8000a28 <__aeabi_dcmpeq>
 800ca6c:	2800      	cmp	r0, #0
 800ca6e:	d046      	beq.n	800cafe <pow+0xee>
 800ca70:	2301      	movs	r3, #1
 800ca72:	9302      	str	r3, [sp, #8]
 800ca74:	4b96      	ldr	r3, [pc, #600]	; (800ccd0 <pow+0x2c0>)
 800ca76:	9303      	str	r3, [sp, #12]
 800ca78:	4b96      	ldr	r3, [pc, #600]	; (800ccd4 <pow+0x2c4>)
 800ca7a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800ca7e:	2200      	movs	r2, #0
 800ca80:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ca84:	9b00      	ldr	r3, [sp, #0]
 800ca86:	2b02      	cmp	r3, #2
 800ca88:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ca8c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ca90:	d033      	beq.n	800cafa <pow+0xea>
 800ca92:	a802      	add	r0, sp, #8
 800ca94:	f001 fe38 	bl	800e708 <matherr>
 800ca98:	bb48      	cbnz	r0, 800caee <pow+0xde>
 800ca9a:	e05d      	b.n	800cb58 <pow+0x148>
 800ca9c:	f04f 0a00 	mov.w	sl, #0
 800caa0:	f04f 0b00 	mov.w	fp, #0
 800caa4:	4652      	mov	r2, sl
 800caa6:	465b      	mov	r3, fp
 800caa8:	4630      	mov	r0, r6
 800caaa:	4639      	mov	r1, r7
 800caac:	f7f3 ffbc 	bl	8000a28 <__aeabi_dcmpeq>
 800cab0:	ec4b ab19 	vmov	d9, sl, fp
 800cab4:	2800      	cmp	r0, #0
 800cab6:	d054      	beq.n	800cb62 <pow+0x152>
 800cab8:	4652      	mov	r2, sl
 800caba:	465b      	mov	r3, fp
 800cabc:	4620      	mov	r0, r4
 800cabe:	4629      	mov	r1, r5
 800cac0:	f7f3 ffb2 	bl	8000a28 <__aeabi_dcmpeq>
 800cac4:	4680      	mov	r8, r0
 800cac6:	b318      	cbz	r0, 800cb10 <pow+0x100>
 800cac8:	2301      	movs	r3, #1
 800caca:	9302      	str	r3, [sp, #8]
 800cacc:	4b80      	ldr	r3, [pc, #512]	; (800ccd0 <pow+0x2c0>)
 800cace:	9303      	str	r3, [sp, #12]
 800cad0:	9b01      	ldr	r3, [sp, #4]
 800cad2:	930a      	str	r3, [sp, #40]	; 0x28
 800cad4:	9b00      	ldr	r3, [sp, #0]
 800cad6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800cada:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800cade:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d0d5      	beq.n	800ca92 <pow+0x82>
 800cae6:	4b7b      	ldr	r3, [pc, #492]	; (800ccd4 <pow+0x2c4>)
 800cae8:	2200      	movs	r2, #0
 800caea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800caee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caf0:	b11b      	cbz	r3, 800cafa <pow+0xea>
 800caf2:	f7ff fead 	bl	800c850 <__errno>
 800caf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caf8:	6003      	str	r3, [r0, #0]
 800cafa:	ed9d 8b08 	vldr	d8, [sp, #32]
 800cafe:	eeb0 0a48 	vmov.f32	s0, s16
 800cb02:	eef0 0a68 	vmov.f32	s1, s17
 800cb06:	b00d      	add	sp, #52	; 0x34
 800cb08:	ecbd 8b04 	vpop	{d8-d9}
 800cb0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb10:	ec45 4b10 	vmov	d0, r4, r5
 800cb14:	f001 fd6b 	bl	800e5ee <finite>
 800cb18:	2800      	cmp	r0, #0
 800cb1a:	d0f0      	beq.n	800cafe <pow+0xee>
 800cb1c:	4652      	mov	r2, sl
 800cb1e:	465b      	mov	r3, fp
 800cb20:	4620      	mov	r0, r4
 800cb22:	4629      	mov	r1, r5
 800cb24:	f7f3 ff8a 	bl	8000a3c <__aeabi_dcmplt>
 800cb28:	2800      	cmp	r0, #0
 800cb2a:	d0e8      	beq.n	800cafe <pow+0xee>
 800cb2c:	2301      	movs	r3, #1
 800cb2e:	9302      	str	r3, [sp, #8]
 800cb30:	4b67      	ldr	r3, [pc, #412]	; (800ccd0 <pow+0x2c0>)
 800cb32:	9303      	str	r3, [sp, #12]
 800cb34:	f999 3000 	ldrsb.w	r3, [r9]
 800cb38:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800cb3c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800cb40:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800cb44:	b913      	cbnz	r3, 800cb4c <pow+0x13c>
 800cb46:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800cb4a:	e7a2      	b.n	800ca92 <pow+0x82>
 800cb4c:	4962      	ldr	r1, [pc, #392]	; (800ccd8 <pow+0x2c8>)
 800cb4e:	2000      	movs	r0, #0
 800cb50:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cb54:	2b02      	cmp	r3, #2
 800cb56:	d19c      	bne.n	800ca92 <pow+0x82>
 800cb58:	f7ff fe7a 	bl	800c850 <__errno>
 800cb5c:	2321      	movs	r3, #33	; 0x21
 800cb5e:	6003      	str	r3, [r0, #0]
 800cb60:	e7c5      	b.n	800caee <pow+0xde>
 800cb62:	eeb0 0a48 	vmov.f32	s0, s16
 800cb66:	eef0 0a68 	vmov.f32	s1, s17
 800cb6a:	f001 fd40 	bl	800e5ee <finite>
 800cb6e:	9000      	str	r0, [sp, #0]
 800cb70:	2800      	cmp	r0, #0
 800cb72:	f040 8081 	bne.w	800cc78 <pow+0x268>
 800cb76:	ec47 6b10 	vmov	d0, r6, r7
 800cb7a:	f001 fd38 	bl	800e5ee <finite>
 800cb7e:	2800      	cmp	r0, #0
 800cb80:	d07a      	beq.n	800cc78 <pow+0x268>
 800cb82:	ec45 4b10 	vmov	d0, r4, r5
 800cb86:	f001 fd32 	bl	800e5ee <finite>
 800cb8a:	2800      	cmp	r0, #0
 800cb8c:	d074      	beq.n	800cc78 <pow+0x268>
 800cb8e:	ec53 2b18 	vmov	r2, r3, d8
 800cb92:	ee18 0a10 	vmov	r0, s16
 800cb96:	4619      	mov	r1, r3
 800cb98:	f7f3 ff78 	bl	8000a8c <__aeabi_dcmpun>
 800cb9c:	f999 9000 	ldrsb.w	r9, [r9]
 800cba0:	4b4b      	ldr	r3, [pc, #300]	; (800ccd0 <pow+0x2c0>)
 800cba2:	b1b0      	cbz	r0, 800cbd2 <pow+0x1c2>
 800cba4:	2201      	movs	r2, #1
 800cba6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cbaa:	9b00      	ldr	r3, [sp, #0]
 800cbac:	930a      	str	r3, [sp, #40]	; 0x28
 800cbae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800cbb2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800cbb6:	f1b9 0f00 	cmp.w	r9, #0
 800cbba:	d0c4      	beq.n	800cb46 <pow+0x136>
 800cbbc:	4652      	mov	r2, sl
 800cbbe:	465b      	mov	r3, fp
 800cbc0:	4650      	mov	r0, sl
 800cbc2:	4659      	mov	r1, fp
 800cbc4:	f7f3 fdf2 	bl	80007ac <__aeabi_ddiv>
 800cbc8:	f1b9 0f02 	cmp.w	r9, #2
 800cbcc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cbd0:	e7c1      	b.n	800cb56 <pow+0x146>
 800cbd2:	2203      	movs	r2, #3
 800cbd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cbd8:	900a      	str	r0, [sp, #40]	; 0x28
 800cbda:	4629      	mov	r1, r5
 800cbdc:	4620      	mov	r0, r4
 800cbde:	2200      	movs	r2, #0
 800cbe0:	4b3e      	ldr	r3, [pc, #248]	; (800ccdc <pow+0x2cc>)
 800cbe2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800cbe6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800cbea:	f7f3 fcb5 	bl	8000558 <__aeabi_dmul>
 800cbee:	4604      	mov	r4, r0
 800cbf0:	460d      	mov	r5, r1
 800cbf2:	f1b9 0f00 	cmp.w	r9, #0
 800cbf6:	d124      	bne.n	800cc42 <pow+0x232>
 800cbf8:	4b39      	ldr	r3, [pc, #228]	; (800cce0 <pow+0x2d0>)
 800cbfa:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800cbfe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cc02:	4630      	mov	r0, r6
 800cc04:	4652      	mov	r2, sl
 800cc06:	465b      	mov	r3, fp
 800cc08:	4639      	mov	r1, r7
 800cc0a:	f7f3 ff17 	bl	8000a3c <__aeabi_dcmplt>
 800cc0e:	2800      	cmp	r0, #0
 800cc10:	d056      	beq.n	800ccc0 <pow+0x2b0>
 800cc12:	ec45 4b10 	vmov	d0, r4, r5
 800cc16:	f001 fd83 	bl	800e720 <rint>
 800cc1a:	4622      	mov	r2, r4
 800cc1c:	462b      	mov	r3, r5
 800cc1e:	ec51 0b10 	vmov	r0, r1, d0
 800cc22:	f7f3 ff01 	bl	8000a28 <__aeabi_dcmpeq>
 800cc26:	b920      	cbnz	r0, 800cc32 <pow+0x222>
 800cc28:	4b2e      	ldr	r3, [pc, #184]	; (800cce4 <pow+0x2d4>)
 800cc2a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800cc2e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cc32:	f998 3000 	ldrsb.w	r3, [r8]
 800cc36:	2b02      	cmp	r3, #2
 800cc38:	d142      	bne.n	800ccc0 <pow+0x2b0>
 800cc3a:	f7ff fe09 	bl	800c850 <__errno>
 800cc3e:	2322      	movs	r3, #34	; 0x22
 800cc40:	e78d      	b.n	800cb5e <pow+0x14e>
 800cc42:	4b29      	ldr	r3, [pc, #164]	; (800cce8 <pow+0x2d8>)
 800cc44:	2200      	movs	r2, #0
 800cc46:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cc4a:	4630      	mov	r0, r6
 800cc4c:	4652      	mov	r2, sl
 800cc4e:	465b      	mov	r3, fp
 800cc50:	4639      	mov	r1, r7
 800cc52:	f7f3 fef3 	bl	8000a3c <__aeabi_dcmplt>
 800cc56:	2800      	cmp	r0, #0
 800cc58:	d0eb      	beq.n	800cc32 <pow+0x222>
 800cc5a:	ec45 4b10 	vmov	d0, r4, r5
 800cc5e:	f001 fd5f 	bl	800e720 <rint>
 800cc62:	4622      	mov	r2, r4
 800cc64:	462b      	mov	r3, r5
 800cc66:	ec51 0b10 	vmov	r0, r1, d0
 800cc6a:	f7f3 fedd 	bl	8000a28 <__aeabi_dcmpeq>
 800cc6e:	2800      	cmp	r0, #0
 800cc70:	d1df      	bne.n	800cc32 <pow+0x222>
 800cc72:	2200      	movs	r2, #0
 800cc74:	4b18      	ldr	r3, [pc, #96]	; (800ccd8 <pow+0x2c8>)
 800cc76:	e7da      	b.n	800cc2e <pow+0x21e>
 800cc78:	2200      	movs	r2, #0
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	ec51 0b18 	vmov	r0, r1, d8
 800cc80:	f7f3 fed2 	bl	8000a28 <__aeabi_dcmpeq>
 800cc84:	2800      	cmp	r0, #0
 800cc86:	f43f af3a 	beq.w	800cafe <pow+0xee>
 800cc8a:	ec47 6b10 	vmov	d0, r6, r7
 800cc8e:	f001 fcae 	bl	800e5ee <finite>
 800cc92:	2800      	cmp	r0, #0
 800cc94:	f43f af33 	beq.w	800cafe <pow+0xee>
 800cc98:	ec45 4b10 	vmov	d0, r4, r5
 800cc9c:	f001 fca7 	bl	800e5ee <finite>
 800cca0:	2800      	cmp	r0, #0
 800cca2:	f43f af2c 	beq.w	800cafe <pow+0xee>
 800cca6:	2304      	movs	r3, #4
 800cca8:	9302      	str	r3, [sp, #8]
 800ccaa:	4b09      	ldr	r3, [pc, #36]	; (800ccd0 <pow+0x2c0>)
 800ccac:	9303      	str	r3, [sp, #12]
 800ccae:	2300      	movs	r3, #0
 800ccb0:	930a      	str	r3, [sp, #40]	; 0x28
 800ccb2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ccb6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ccba:	ed8d 9b08 	vstr	d9, [sp, #32]
 800ccbe:	e7b8      	b.n	800cc32 <pow+0x222>
 800ccc0:	a802      	add	r0, sp, #8
 800ccc2:	f001 fd21 	bl	800e708 <matherr>
 800ccc6:	2800      	cmp	r0, #0
 800ccc8:	f47f af11 	bne.w	800caee <pow+0xde>
 800cccc:	e7b5      	b.n	800cc3a <pow+0x22a>
 800ccce:	bf00      	nop
 800ccd0:	08013bd8 	.word	0x08013bd8
 800ccd4:	3ff00000 	.word	0x3ff00000
 800ccd8:	fff00000 	.word	0xfff00000
 800ccdc:	3fe00000 	.word	0x3fe00000
 800cce0:	47efffff 	.word	0x47efffff
 800cce4:	c7efffff 	.word	0xc7efffff
 800cce8:	7ff00000 	.word	0x7ff00000
 800ccec:	20000078 	.word	0x20000078

0800ccf0 <__ieee754_pow>:
 800ccf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccf4:	b091      	sub	sp, #68	; 0x44
 800ccf6:	ed8d 1b00 	vstr	d1, [sp]
 800ccfa:	e9dd 2900 	ldrd	r2, r9, [sp]
 800ccfe:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800cd02:	ea58 0302 	orrs.w	r3, r8, r2
 800cd06:	ec57 6b10 	vmov	r6, r7, d0
 800cd0a:	f000 84be 	beq.w	800d68a <__ieee754_pow+0x99a>
 800cd0e:	4b7a      	ldr	r3, [pc, #488]	; (800cef8 <__ieee754_pow+0x208>)
 800cd10:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800cd14:	429c      	cmp	r4, r3
 800cd16:	463d      	mov	r5, r7
 800cd18:	ee10 aa10 	vmov	sl, s0
 800cd1c:	dc09      	bgt.n	800cd32 <__ieee754_pow+0x42>
 800cd1e:	d103      	bne.n	800cd28 <__ieee754_pow+0x38>
 800cd20:	b93e      	cbnz	r6, 800cd32 <__ieee754_pow+0x42>
 800cd22:	45a0      	cmp	r8, r4
 800cd24:	dc0d      	bgt.n	800cd42 <__ieee754_pow+0x52>
 800cd26:	e001      	b.n	800cd2c <__ieee754_pow+0x3c>
 800cd28:	4598      	cmp	r8, r3
 800cd2a:	dc02      	bgt.n	800cd32 <__ieee754_pow+0x42>
 800cd2c:	4598      	cmp	r8, r3
 800cd2e:	d10e      	bne.n	800cd4e <__ieee754_pow+0x5e>
 800cd30:	b16a      	cbz	r2, 800cd4e <__ieee754_pow+0x5e>
 800cd32:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800cd36:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800cd3a:	ea54 030a 	orrs.w	r3, r4, sl
 800cd3e:	f000 84a4 	beq.w	800d68a <__ieee754_pow+0x99a>
 800cd42:	486e      	ldr	r0, [pc, #440]	; (800cefc <__ieee754_pow+0x20c>)
 800cd44:	b011      	add	sp, #68	; 0x44
 800cd46:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd4a:	f001 bce1 	b.w	800e710 <nan>
 800cd4e:	2d00      	cmp	r5, #0
 800cd50:	da53      	bge.n	800cdfa <__ieee754_pow+0x10a>
 800cd52:	4b6b      	ldr	r3, [pc, #428]	; (800cf00 <__ieee754_pow+0x210>)
 800cd54:	4598      	cmp	r8, r3
 800cd56:	dc4d      	bgt.n	800cdf4 <__ieee754_pow+0x104>
 800cd58:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800cd5c:	4598      	cmp	r8, r3
 800cd5e:	dd4c      	ble.n	800cdfa <__ieee754_pow+0x10a>
 800cd60:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cd64:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cd68:	2b14      	cmp	r3, #20
 800cd6a:	dd26      	ble.n	800cdba <__ieee754_pow+0xca>
 800cd6c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800cd70:	fa22 f103 	lsr.w	r1, r2, r3
 800cd74:	fa01 f303 	lsl.w	r3, r1, r3
 800cd78:	4293      	cmp	r3, r2
 800cd7a:	d13e      	bne.n	800cdfa <__ieee754_pow+0x10a>
 800cd7c:	f001 0101 	and.w	r1, r1, #1
 800cd80:	f1c1 0b02 	rsb	fp, r1, #2
 800cd84:	2a00      	cmp	r2, #0
 800cd86:	d15b      	bne.n	800ce40 <__ieee754_pow+0x150>
 800cd88:	4b5b      	ldr	r3, [pc, #364]	; (800cef8 <__ieee754_pow+0x208>)
 800cd8a:	4598      	cmp	r8, r3
 800cd8c:	d124      	bne.n	800cdd8 <__ieee754_pow+0xe8>
 800cd8e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800cd92:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800cd96:	ea53 030a 	orrs.w	r3, r3, sl
 800cd9a:	f000 8476 	beq.w	800d68a <__ieee754_pow+0x99a>
 800cd9e:	4b59      	ldr	r3, [pc, #356]	; (800cf04 <__ieee754_pow+0x214>)
 800cda0:	429c      	cmp	r4, r3
 800cda2:	dd2d      	ble.n	800ce00 <__ieee754_pow+0x110>
 800cda4:	f1b9 0f00 	cmp.w	r9, #0
 800cda8:	f280 8473 	bge.w	800d692 <__ieee754_pow+0x9a2>
 800cdac:	2000      	movs	r0, #0
 800cdae:	2100      	movs	r1, #0
 800cdb0:	ec41 0b10 	vmov	d0, r0, r1
 800cdb4:	b011      	add	sp, #68	; 0x44
 800cdb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdba:	2a00      	cmp	r2, #0
 800cdbc:	d13e      	bne.n	800ce3c <__ieee754_pow+0x14c>
 800cdbe:	f1c3 0314 	rsb	r3, r3, #20
 800cdc2:	fa48 f103 	asr.w	r1, r8, r3
 800cdc6:	fa01 f303 	lsl.w	r3, r1, r3
 800cdca:	4543      	cmp	r3, r8
 800cdcc:	f040 8469 	bne.w	800d6a2 <__ieee754_pow+0x9b2>
 800cdd0:	f001 0101 	and.w	r1, r1, #1
 800cdd4:	f1c1 0b02 	rsb	fp, r1, #2
 800cdd8:	4b4b      	ldr	r3, [pc, #300]	; (800cf08 <__ieee754_pow+0x218>)
 800cdda:	4598      	cmp	r8, r3
 800cddc:	d118      	bne.n	800ce10 <__ieee754_pow+0x120>
 800cdde:	f1b9 0f00 	cmp.w	r9, #0
 800cde2:	f280 845a 	bge.w	800d69a <__ieee754_pow+0x9aa>
 800cde6:	4948      	ldr	r1, [pc, #288]	; (800cf08 <__ieee754_pow+0x218>)
 800cde8:	4632      	mov	r2, r6
 800cdea:	463b      	mov	r3, r7
 800cdec:	2000      	movs	r0, #0
 800cdee:	f7f3 fcdd 	bl	80007ac <__aeabi_ddiv>
 800cdf2:	e7dd      	b.n	800cdb0 <__ieee754_pow+0xc0>
 800cdf4:	f04f 0b02 	mov.w	fp, #2
 800cdf8:	e7c4      	b.n	800cd84 <__ieee754_pow+0x94>
 800cdfa:	f04f 0b00 	mov.w	fp, #0
 800cdfe:	e7c1      	b.n	800cd84 <__ieee754_pow+0x94>
 800ce00:	f1b9 0f00 	cmp.w	r9, #0
 800ce04:	dad2      	bge.n	800cdac <__ieee754_pow+0xbc>
 800ce06:	e9dd 0300 	ldrd	r0, r3, [sp]
 800ce0a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ce0e:	e7cf      	b.n	800cdb0 <__ieee754_pow+0xc0>
 800ce10:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800ce14:	d106      	bne.n	800ce24 <__ieee754_pow+0x134>
 800ce16:	4632      	mov	r2, r6
 800ce18:	463b      	mov	r3, r7
 800ce1a:	4610      	mov	r0, r2
 800ce1c:	4619      	mov	r1, r3
 800ce1e:	f7f3 fb9b 	bl	8000558 <__aeabi_dmul>
 800ce22:	e7c5      	b.n	800cdb0 <__ieee754_pow+0xc0>
 800ce24:	4b39      	ldr	r3, [pc, #228]	; (800cf0c <__ieee754_pow+0x21c>)
 800ce26:	4599      	cmp	r9, r3
 800ce28:	d10a      	bne.n	800ce40 <__ieee754_pow+0x150>
 800ce2a:	2d00      	cmp	r5, #0
 800ce2c:	db08      	blt.n	800ce40 <__ieee754_pow+0x150>
 800ce2e:	ec47 6b10 	vmov	d0, r6, r7
 800ce32:	b011      	add	sp, #68	; 0x44
 800ce34:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce38:	f000 be5c 	b.w	800daf4 <__ieee754_sqrt>
 800ce3c:	f04f 0b00 	mov.w	fp, #0
 800ce40:	ec47 6b10 	vmov	d0, r6, r7
 800ce44:	f001 fbca 	bl	800e5dc <fabs>
 800ce48:	ec51 0b10 	vmov	r0, r1, d0
 800ce4c:	f1ba 0f00 	cmp.w	sl, #0
 800ce50:	d127      	bne.n	800cea2 <__ieee754_pow+0x1b2>
 800ce52:	b124      	cbz	r4, 800ce5e <__ieee754_pow+0x16e>
 800ce54:	4b2c      	ldr	r3, [pc, #176]	; (800cf08 <__ieee754_pow+0x218>)
 800ce56:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800ce5a:	429a      	cmp	r2, r3
 800ce5c:	d121      	bne.n	800cea2 <__ieee754_pow+0x1b2>
 800ce5e:	f1b9 0f00 	cmp.w	r9, #0
 800ce62:	da05      	bge.n	800ce70 <__ieee754_pow+0x180>
 800ce64:	4602      	mov	r2, r0
 800ce66:	460b      	mov	r3, r1
 800ce68:	2000      	movs	r0, #0
 800ce6a:	4927      	ldr	r1, [pc, #156]	; (800cf08 <__ieee754_pow+0x218>)
 800ce6c:	f7f3 fc9e 	bl	80007ac <__aeabi_ddiv>
 800ce70:	2d00      	cmp	r5, #0
 800ce72:	da9d      	bge.n	800cdb0 <__ieee754_pow+0xc0>
 800ce74:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ce78:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ce7c:	ea54 030b 	orrs.w	r3, r4, fp
 800ce80:	d108      	bne.n	800ce94 <__ieee754_pow+0x1a4>
 800ce82:	4602      	mov	r2, r0
 800ce84:	460b      	mov	r3, r1
 800ce86:	4610      	mov	r0, r2
 800ce88:	4619      	mov	r1, r3
 800ce8a:	f7f3 f9ad 	bl	80001e8 <__aeabi_dsub>
 800ce8e:	4602      	mov	r2, r0
 800ce90:	460b      	mov	r3, r1
 800ce92:	e7ac      	b.n	800cdee <__ieee754_pow+0xfe>
 800ce94:	f1bb 0f01 	cmp.w	fp, #1
 800ce98:	d18a      	bne.n	800cdb0 <__ieee754_pow+0xc0>
 800ce9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ce9e:	4619      	mov	r1, r3
 800cea0:	e786      	b.n	800cdb0 <__ieee754_pow+0xc0>
 800cea2:	0fed      	lsrs	r5, r5, #31
 800cea4:	1e6b      	subs	r3, r5, #1
 800cea6:	930d      	str	r3, [sp, #52]	; 0x34
 800cea8:	ea5b 0303 	orrs.w	r3, fp, r3
 800ceac:	d102      	bne.n	800ceb4 <__ieee754_pow+0x1c4>
 800ceae:	4632      	mov	r2, r6
 800ceb0:	463b      	mov	r3, r7
 800ceb2:	e7e8      	b.n	800ce86 <__ieee754_pow+0x196>
 800ceb4:	4b16      	ldr	r3, [pc, #88]	; (800cf10 <__ieee754_pow+0x220>)
 800ceb6:	4598      	cmp	r8, r3
 800ceb8:	f340 80fe 	ble.w	800d0b8 <__ieee754_pow+0x3c8>
 800cebc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800cec0:	4598      	cmp	r8, r3
 800cec2:	dd0a      	ble.n	800ceda <__ieee754_pow+0x1ea>
 800cec4:	4b0f      	ldr	r3, [pc, #60]	; (800cf04 <__ieee754_pow+0x214>)
 800cec6:	429c      	cmp	r4, r3
 800cec8:	dc0d      	bgt.n	800cee6 <__ieee754_pow+0x1f6>
 800ceca:	f1b9 0f00 	cmp.w	r9, #0
 800cece:	f6bf af6d 	bge.w	800cdac <__ieee754_pow+0xbc>
 800ced2:	a307      	add	r3, pc, #28	; (adr r3, 800cef0 <__ieee754_pow+0x200>)
 800ced4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ced8:	e79f      	b.n	800ce1a <__ieee754_pow+0x12a>
 800ceda:	4b0e      	ldr	r3, [pc, #56]	; (800cf14 <__ieee754_pow+0x224>)
 800cedc:	429c      	cmp	r4, r3
 800cede:	ddf4      	ble.n	800ceca <__ieee754_pow+0x1da>
 800cee0:	4b09      	ldr	r3, [pc, #36]	; (800cf08 <__ieee754_pow+0x218>)
 800cee2:	429c      	cmp	r4, r3
 800cee4:	dd18      	ble.n	800cf18 <__ieee754_pow+0x228>
 800cee6:	f1b9 0f00 	cmp.w	r9, #0
 800ceea:	dcf2      	bgt.n	800ced2 <__ieee754_pow+0x1e2>
 800ceec:	e75e      	b.n	800cdac <__ieee754_pow+0xbc>
 800ceee:	bf00      	nop
 800cef0:	8800759c 	.word	0x8800759c
 800cef4:	7e37e43c 	.word	0x7e37e43c
 800cef8:	7ff00000 	.word	0x7ff00000
 800cefc:	08013bdb 	.word	0x08013bdb
 800cf00:	433fffff 	.word	0x433fffff
 800cf04:	3fefffff 	.word	0x3fefffff
 800cf08:	3ff00000 	.word	0x3ff00000
 800cf0c:	3fe00000 	.word	0x3fe00000
 800cf10:	41e00000 	.word	0x41e00000
 800cf14:	3feffffe 	.word	0x3feffffe
 800cf18:	2200      	movs	r2, #0
 800cf1a:	4b63      	ldr	r3, [pc, #396]	; (800d0a8 <__ieee754_pow+0x3b8>)
 800cf1c:	f7f3 f964 	bl	80001e8 <__aeabi_dsub>
 800cf20:	a355      	add	r3, pc, #340	; (adr r3, 800d078 <__ieee754_pow+0x388>)
 800cf22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf26:	4604      	mov	r4, r0
 800cf28:	460d      	mov	r5, r1
 800cf2a:	f7f3 fb15 	bl	8000558 <__aeabi_dmul>
 800cf2e:	a354      	add	r3, pc, #336	; (adr r3, 800d080 <__ieee754_pow+0x390>)
 800cf30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf34:	4606      	mov	r6, r0
 800cf36:	460f      	mov	r7, r1
 800cf38:	4620      	mov	r0, r4
 800cf3a:	4629      	mov	r1, r5
 800cf3c:	f7f3 fb0c 	bl	8000558 <__aeabi_dmul>
 800cf40:	2200      	movs	r2, #0
 800cf42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf46:	4b59      	ldr	r3, [pc, #356]	; (800d0ac <__ieee754_pow+0x3bc>)
 800cf48:	4620      	mov	r0, r4
 800cf4a:	4629      	mov	r1, r5
 800cf4c:	f7f3 fb04 	bl	8000558 <__aeabi_dmul>
 800cf50:	4602      	mov	r2, r0
 800cf52:	460b      	mov	r3, r1
 800cf54:	a14c      	add	r1, pc, #304	; (adr r1, 800d088 <__ieee754_pow+0x398>)
 800cf56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf5a:	f7f3 f945 	bl	80001e8 <__aeabi_dsub>
 800cf5e:	4622      	mov	r2, r4
 800cf60:	462b      	mov	r3, r5
 800cf62:	f7f3 faf9 	bl	8000558 <__aeabi_dmul>
 800cf66:	4602      	mov	r2, r0
 800cf68:	460b      	mov	r3, r1
 800cf6a:	2000      	movs	r0, #0
 800cf6c:	4950      	ldr	r1, [pc, #320]	; (800d0b0 <__ieee754_pow+0x3c0>)
 800cf6e:	f7f3 f93b 	bl	80001e8 <__aeabi_dsub>
 800cf72:	4622      	mov	r2, r4
 800cf74:	462b      	mov	r3, r5
 800cf76:	4680      	mov	r8, r0
 800cf78:	4689      	mov	r9, r1
 800cf7a:	4620      	mov	r0, r4
 800cf7c:	4629      	mov	r1, r5
 800cf7e:	f7f3 faeb 	bl	8000558 <__aeabi_dmul>
 800cf82:	4602      	mov	r2, r0
 800cf84:	460b      	mov	r3, r1
 800cf86:	4640      	mov	r0, r8
 800cf88:	4649      	mov	r1, r9
 800cf8a:	f7f3 fae5 	bl	8000558 <__aeabi_dmul>
 800cf8e:	a340      	add	r3, pc, #256	; (adr r3, 800d090 <__ieee754_pow+0x3a0>)
 800cf90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf94:	f7f3 fae0 	bl	8000558 <__aeabi_dmul>
 800cf98:	4602      	mov	r2, r0
 800cf9a:	460b      	mov	r3, r1
 800cf9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfa0:	f7f3 f922 	bl	80001e8 <__aeabi_dsub>
 800cfa4:	4602      	mov	r2, r0
 800cfa6:	460b      	mov	r3, r1
 800cfa8:	4604      	mov	r4, r0
 800cfaa:	460d      	mov	r5, r1
 800cfac:	4630      	mov	r0, r6
 800cfae:	4639      	mov	r1, r7
 800cfb0:	f7f3 f91c 	bl	80001ec <__adddf3>
 800cfb4:	2000      	movs	r0, #0
 800cfb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cfba:	4632      	mov	r2, r6
 800cfbc:	463b      	mov	r3, r7
 800cfbe:	f7f3 f913 	bl	80001e8 <__aeabi_dsub>
 800cfc2:	4602      	mov	r2, r0
 800cfc4:	460b      	mov	r3, r1
 800cfc6:	4620      	mov	r0, r4
 800cfc8:	4629      	mov	r1, r5
 800cfca:	f7f3 f90d 	bl	80001e8 <__aeabi_dsub>
 800cfce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cfd0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800cfd4:	4313      	orrs	r3, r2
 800cfd6:	4606      	mov	r6, r0
 800cfd8:	460f      	mov	r7, r1
 800cfda:	f040 81eb 	bne.w	800d3b4 <__ieee754_pow+0x6c4>
 800cfde:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800d098 <__ieee754_pow+0x3a8>
 800cfe2:	e9dd 4500 	ldrd	r4, r5, [sp]
 800cfe6:	2400      	movs	r4, #0
 800cfe8:	4622      	mov	r2, r4
 800cfea:	462b      	mov	r3, r5
 800cfec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cff0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cff4:	f7f3 f8f8 	bl	80001e8 <__aeabi_dsub>
 800cff8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cffc:	f7f3 faac 	bl	8000558 <__aeabi_dmul>
 800d000:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d004:	4680      	mov	r8, r0
 800d006:	4689      	mov	r9, r1
 800d008:	4630      	mov	r0, r6
 800d00a:	4639      	mov	r1, r7
 800d00c:	f7f3 faa4 	bl	8000558 <__aeabi_dmul>
 800d010:	4602      	mov	r2, r0
 800d012:	460b      	mov	r3, r1
 800d014:	4640      	mov	r0, r8
 800d016:	4649      	mov	r1, r9
 800d018:	f7f3 f8e8 	bl	80001ec <__adddf3>
 800d01c:	4622      	mov	r2, r4
 800d01e:	462b      	mov	r3, r5
 800d020:	4680      	mov	r8, r0
 800d022:	4689      	mov	r9, r1
 800d024:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d028:	f7f3 fa96 	bl	8000558 <__aeabi_dmul>
 800d02c:	460b      	mov	r3, r1
 800d02e:	4604      	mov	r4, r0
 800d030:	460d      	mov	r5, r1
 800d032:	4602      	mov	r2, r0
 800d034:	4649      	mov	r1, r9
 800d036:	4640      	mov	r0, r8
 800d038:	e9cd 4500 	strd	r4, r5, [sp]
 800d03c:	f7f3 f8d6 	bl	80001ec <__adddf3>
 800d040:	4b1c      	ldr	r3, [pc, #112]	; (800d0b4 <__ieee754_pow+0x3c4>)
 800d042:	4299      	cmp	r1, r3
 800d044:	4606      	mov	r6, r0
 800d046:	460f      	mov	r7, r1
 800d048:	468b      	mov	fp, r1
 800d04a:	f340 82f7 	ble.w	800d63c <__ieee754_pow+0x94c>
 800d04e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800d052:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d056:	4303      	orrs	r3, r0
 800d058:	f000 81ea 	beq.w	800d430 <__ieee754_pow+0x740>
 800d05c:	a310      	add	r3, pc, #64	; (adr r3, 800d0a0 <__ieee754_pow+0x3b0>)
 800d05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d062:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d066:	f7f3 fa77 	bl	8000558 <__aeabi_dmul>
 800d06a:	a30d      	add	r3, pc, #52	; (adr r3, 800d0a0 <__ieee754_pow+0x3b0>)
 800d06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d070:	e6d5      	b.n	800ce1e <__ieee754_pow+0x12e>
 800d072:	bf00      	nop
 800d074:	f3af 8000 	nop.w
 800d078:	60000000 	.word	0x60000000
 800d07c:	3ff71547 	.word	0x3ff71547
 800d080:	f85ddf44 	.word	0xf85ddf44
 800d084:	3e54ae0b 	.word	0x3e54ae0b
 800d088:	55555555 	.word	0x55555555
 800d08c:	3fd55555 	.word	0x3fd55555
 800d090:	652b82fe 	.word	0x652b82fe
 800d094:	3ff71547 	.word	0x3ff71547
 800d098:	00000000 	.word	0x00000000
 800d09c:	bff00000 	.word	0xbff00000
 800d0a0:	8800759c 	.word	0x8800759c
 800d0a4:	7e37e43c 	.word	0x7e37e43c
 800d0a8:	3ff00000 	.word	0x3ff00000
 800d0ac:	3fd00000 	.word	0x3fd00000
 800d0b0:	3fe00000 	.word	0x3fe00000
 800d0b4:	408fffff 	.word	0x408fffff
 800d0b8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800d0bc:	f04f 0200 	mov.w	r2, #0
 800d0c0:	da05      	bge.n	800d0ce <__ieee754_pow+0x3de>
 800d0c2:	4bd3      	ldr	r3, [pc, #844]	; (800d410 <__ieee754_pow+0x720>)
 800d0c4:	f7f3 fa48 	bl	8000558 <__aeabi_dmul>
 800d0c8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800d0cc:	460c      	mov	r4, r1
 800d0ce:	1523      	asrs	r3, r4, #20
 800d0d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d0d4:	4413      	add	r3, r2
 800d0d6:	9309      	str	r3, [sp, #36]	; 0x24
 800d0d8:	4bce      	ldr	r3, [pc, #824]	; (800d414 <__ieee754_pow+0x724>)
 800d0da:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d0de:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800d0e2:	429c      	cmp	r4, r3
 800d0e4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d0e8:	dd08      	ble.n	800d0fc <__ieee754_pow+0x40c>
 800d0ea:	4bcb      	ldr	r3, [pc, #812]	; (800d418 <__ieee754_pow+0x728>)
 800d0ec:	429c      	cmp	r4, r3
 800d0ee:	f340 815e 	ble.w	800d3ae <__ieee754_pow+0x6be>
 800d0f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0f4:	3301      	adds	r3, #1
 800d0f6:	9309      	str	r3, [sp, #36]	; 0x24
 800d0f8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800d0fc:	f04f 0a00 	mov.w	sl, #0
 800d100:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800d104:	930c      	str	r3, [sp, #48]	; 0x30
 800d106:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d108:	4bc4      	ldr	r3, [pc, #784]	; (800d41c <__ieee754_pow+0x72c>)
 800d10a:	4413      	add	r3, r2
 800d10c:	ed93 7b00 	vldr	d7, [r3]
 800d110:	4629      	mov	r1, r5
 800d112:	ec53 2b17 	vmov	r2, r3, d7
 800d116:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d11a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d11e:	f7f3 f863 	bl	80001e8 <__aeabi_dsub>
 800d122:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d126:	4606      	mov	r6, r0
 800d128:	460f      	mov	r7, r1
 800d12a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d12e:	f7f3 f85d 	bl	80001ec <__adddf3>
 800d132:	4602      	mov	r2, r0
 800d134:	460b      	mov	r3, r1
 800d136:	2000      	movs	r0, #0
 800d138:	49b9      	ldr	r1, [pc, #740]	; (800d420 <__ieee754_pow+0x730>)
 800d13a:	f7f3 fb37 	bl	80007ac <__aeabi_ddiv>
 800d13e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800d142:	4602      	mov	r2, r0
 800d144:	460b      	mov	r3, r1
 800d146:	4630      	mov	r0, r6
 800d148:	4639      	mov	r1, r7
 800d14a:	f7f3 fa05 	bl	8000558 <__aeabi_dmul>
 800d14e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d152:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d156:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d15a:	2300      	movs	r3, #0
 800d15c:	9302      	str	r3, [sp, #8]
 800d15e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d162:	106d      	asrs	r5, r5, #1
 800d164:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800d168:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800d16c:	2200      	movs	r2, #0
 800d16e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800d172:	4640      	mov	r0, r8
 800d174:	4649      	mov	r1, r9
 800d176:	4614      	mov	r4, r2
 800d178:	461d      	mov	r5, r3
 800d17a:	f7f3 f9ed 	bl	8000558 <__aeabi_dmul>
 800d17e:	4602      	mov	r2, r0
 800d180:	460b      	mov	r3, r1
 800d182:	4630      	mov	r0, r6
 800d184:	4639      	mov	r1, r7
 800d186:	f7f3 f82f 	bl	80001e8 <__aeabi_dsub>
 800d18a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d18e:	4606      	mov	r6, r0
 800d190:	460f      	mov	r7, r1
 800d192:	4620      	mov	r0, r4
 800d194:	4629      	mov	r1, r5
 800d196:	f7f3 f827 	bl	80001e8 <__aeabi_dsub>
 800d19a:	4602      	mov	r2, r0
 800d19c:	460b      	mov	r3, r1
 800d19e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d1a2:	f7f3 f821 	bl	80001e8 <__aeabi_dsub>
 800d1a6:	4642      	mov	r2, r8
 800d1a8:	464b      	mov	r3, r9
 800d1aa:	f7f3 f9d5 	bl	8000558 <__aeabi_dmul>
 800d1ae:	4602      	mov	r2, r0
 800d1b0:	460b      	mov	r3, r1
 800d1b2:	4630      	mov	r0, r6
 800d1b4:	4639      	mov	r1, r7
 800d1b6:	f7f3 f817 	bl	80001e8 <__aeabi_dsub>
 800d1ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d1be:	f7f3 f9cb 	bl	8000558 <__aeabi_dmul>
 800d1c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d1c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d1ca:	4610      	mov	r0, r2
 800d1cc:	4619      	mov	r1, r3
 800d1ce:	f7f3 f9c3 	bl	8000558 <__aeabi_dmul>
 800d1d2:	a37b      	add	r3, pc, #492	; (adr r3, 800d3c0 <__ieee754_pow+0x6d0>)
 800d1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1d8:	4604      	mov	r4, r0
 800d1da:	460d      	mov	r5, r1
 800d1dc:	f7f3 f9bc 	bl	8000558 <__aeabi_dmul>
 800d1e0:	a379      	add	r3, pc, #484	; (adr r3, 800d3c8 <__ieee754_pow+0x6d8>)
 800d1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e6:	f7f3 f801 	bl	80001ec <__adddf3>
 800d1ea:	4622      	mov	r2, r4
 800d1ec:	462b      	mov	r3, r5
 800d1ee:	f7f3 f9b3 	bl	8000558 <__aeabi_dmul>
 800d1f2:	a377      	add	r3, pc, #476	; (adr r3, 800d3d0 <__ieee754_pow+0x6e0>)
 800d1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f8:	f7f2 fff8 	bl	80001ec <__adddf3>
 800d1fc:	4622      	mov	r2, r4
 800d1fe:	462b      	mov	r3, r5
 800d200:	f7f3 f9aa 	bl	8000558 <__aeabi_dmul>
 800d204:	a374      	add	r3, pc, #464	; (adr r3, 800d3d8 <__ieee754_pow+0x6e8>)
 800d206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20a:	f7f2 ffef 	bl	80001ec <__adddf3>
 800d20e:	4622      	mov	r2, r4
 800d210:	462b      	mov	r3, r5
 800d212:	f7f3 f9a1 	bl	8000558 <__aeabi_dmul>
 800d216:	a372      	add	r3, pc, #456	; (adr r3, 800d3e0 <__ieee754_pow+0x6f0>)
 800d218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d21c:	f7f2 ffe6 	bl	80001ec <__adddf3>
 800d220:	4622      	mov	r2, r4
 800d222:	462b      	mov	r3, r5
 800d224:	f7f3 f998 	bl	8000558 <__aeabi_dmul>
 800d228:	a36f      	add	r3, pc, #444	; (adr r3, 800d3e8 <__ieee754_pow+0x6f8>)
 800d22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d22e:	f7f2 ffdd 	bl	80001ec <__adddf3>
 800d232:	4622      	mov	r2, r4
 800d234:	4606      	mov	r6, r0
 800d236:	460f      	mov	r7, r1
 800d238:	462b      	mov	r3, r5
 800d23a:	4620      	mov	r0, r4
 800d23c:	4629      	mov	r1, r5
 800d23e:	f7f3 f98b 	bl	8000558 <__aeabi_dmul>
 800d242:	4602      	mov	r2, r0
 800d244:	460b      	mov	r3, r1
 800d246:	4630      	mov	r0, r6
 800d248:	4639      	mov	r1, r7
 800d24a:	f7f3 f985 	bl	8000558 <__aeabi_dmul>
 800d24e:	4642      	mov	r2, r8
 800d250:	4604      	mov	r4, r0
 800d252:	460d      	mov	r5, r1
 800d254:	464b      	mov	r3, r9
 800d256:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d25a:	f7f2 ffc7 	bl	80001ec <__adddf3>
 800d25e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d262:	f7f3 f979 	bl	8000558 <__aeabi_dmul>
 800d266:	4622      	mov	r2, r4
 800d268:	462b      	mov	r3, r5
 800d26a:	f7f2 ffbf 	bl	80001ec <__adddf3>
 800d26e:	4642      	mov	r2, r8
 800d270:	4606      	mov	r6, r0
 800d272:	460f      	mov	r7, r1
 800d274:	464b      	mov	r3, r9
 800d276:	4640      	mov	r0, r8
 800d278:	4649      	mov	r1, r9
 800d27a:	f7f3 f96d 	bl	8000558 <__aeabi_dmul>
 800d27e:	2200      	movs	r2, #0
 800d280:	4b68      	ldr	r3, [pc, #416]	; (800d424 <__ieee754_pow+0x734>)
 800d282:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d286:	f7f2 ffb1 	bl	80001ec <__adddf3>
 800d28a:	4632      	mov	r2, r6
 800d28c:	463b      	mov	r3, r7
 800d28e:	f7f2 ffad 	bl	80001ec <__adddf3>
 800d292:	9802      	ldr	r0, [sp, #8]
 800d294:	460d      	mov	r5, r1
 800d296:	4604      	mov	r4, r0
 800d298:	4602      	mov	r2, r0
 800d29a:	460b      	mov	r3, r1
 800d29c:	4640      	mov	r0, r8
 800d29e:	4649      	mov	r1, r9
 800d2a0:	f7f3 f95a 	bl	8000558 <__aeabi_dmul>
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	4680      	mov	r8, r0
 800d2a8:	4689      	mov	r9, r1
 800d2aa:	4b5e      	ldr	r3, [pc, #376]	; (800d424 <__ieee754_pow+0x734>)
 800d2ac:	4620      	mov	r0, r4
 800d2ae:	4629      	mov	r1, r5
 800d2b0:	f7f2 ff9a 	bl	80001e8 <__aeabi_dsub>
 800d2b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d2b8:	f7f2 ff96 	bl	80001e8 <__aeabi_dsub>
 800d2bc:	4602      	mov	r2, r0
 800d2be:	460b      	mov	r3, r1
 800d2c0:	4630      	mov	r0, r6
 800d2c2:	4639      	mov	r1, r7
 800d2c4:	f7f2 ff90 	bl	80001e8 <__aeabi_dsub>
 800d2c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2cc:	f7f3 f944 	bl	8000558 <__aeabi_dmul>
 800d2d0:	4622      	mov	r2, r4
 800d2d2:	4606      	mov	r6, r0
 800d2d4:	460f      	mov	r7, r1
 800d2d6:	462b      	mov	r3, r5
 800d2d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d2dc:	f7f3 f93c 	bl	8000558 <__aeabi_dmul>
 800d2e0:	4602      	mov	r2, r0
 800d2e2:	460b      	mov	r3, r1
 800d2e4:	4630      	mov	r0, r6
 800d2e6:	4639      	mov	r1, r7
 800d2e8:	f7f2 ff80 	bl	80001ec <__adddf3>
 800d2ec:	4606      	mov	r6, r0
 800d2ee:	460f      	mov	r7, r1
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	460b      	mov	r3, r1
 800d2f4:	4640      	mov	r0, r8
 800d2f6:	4649      	mov	r1, r9
 800d2f8:	f7f2 ff78 	bl	80001ec <__adddf3>
 800d2fc:	9802      	ldr	r0, [sp, #8]
 800d2fe:	a33c      	add	r3, pc, #240	; (adr r3, 800d3f0 <__ieee754_pow+0x700>)
 800d300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d304:	4604      	mov	r4, r0
 800d306:	460d      	mov	r5, r1
 800d308:	f7f3 f926 	bl	8000558 <__aeabi_dmul>
 800d30c:	4642      	mov	r2, r8
 800d30e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d312:	464b      	mov	r3, r9
 800d314:	4620      	mov	r0, r4
 800d316:	4629      	mov	r1, r5
 800d318:	f7f2 ff66 	bl	80001e8 <__aeabi_dsub>
 800d31c:	4602      	mov	r2, r0
 800d31e:	460b      	mov	r3, r1
 800d320:	4630      	mov	r0, r6
 800d322:	4639      	mov	r1, r7
 800d324:	f7f2 ff60 	bl	80001e8 <__aeabi_dsub>
 800d328:	a333      	add	r3, pc, #204	; (adr r3, 800d3f8 <__ieee754_pow+0x708>)
 800d32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d32e:	f7f3 f913 	bl	8000558 <__aeabi_dmul>
 800d332:	a333      	add	r3, pc, #204	; (adr r3, 800d400 <__ieee754_pow+0x710>)
 800d334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d338:	4606      	mov	r6, r0
 800d33a:	460f      	mov	r7, r1
 800d33c:	4620      	mov	r0, r4
 800d33e:	4629      	mov	r1, r5
 800d340:	f7f3 f90a 	bl	8000558 <__aeabi_dmul>
 800d344:	4602      	mov	r2, r0
 800d346:	460b      	mov	r3, r1
 800d348:	4630      	mov	r0, r6
 800d34a:	4639      	mov	r1, r7
 800d34c:	f7f2 ff4e 	bl	80001ec <__adddf3>
 800d350:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d352:	4b35      	ldr	r3, [pc, #212]	; (800d428 <__ieee754_pow+0x738>)
 800d354:	4413      	add	r3, r2
 800d356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35a:	f7f2 ff47 	bl	80001ec <__adddf3>
 800d35e:	4604      	mov	r4, r0
 800d360:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d362:	460d      	mov	r5, r1
 800d364:	f7f3 f88e 	bl	8000484 <__aeabi_i2d>
 800d368:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d36a:	4b30      	ldr	r3, [pc, #192]	; (800d42c <__ieee754_pow+0x73c>)
 800d36c:	4413      	add	r3, r2
 800d36e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d372:	4606      	mov	r6, r0
 800d374:	460f      	mov	r7, r1
 800d376:	4622      	mov	r2, r4
 800d378:	462b      	mov	r3, r5
 800d37a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d37e:	f7f2 ff35 	bl	80001ec <__adddf3>
 800d382:	4642      	mov	r2, r8
 800d384:	464b      	mov	r3, r9
 800d386:	f7f2 ff31 	bl	80001ec <__adddf3>
 800d38a:	4632      	mov	r2, r6
 800d38c:	463b      	mov	r3, r7
 800d38e:	f7f2 ff2d 	bl	80001ec <__adddf3>
 800d392:	9802      	ldr	r0, [sp, #8]
 800d394:	4632      	mov	r2, r6
 800d396:	463b      	mov	r3, r7
 800d398:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d39c:	f7f2 ff24 	bl	80001e8 <__aeabi_dsub>
 800d3a0:	4642      	mov	r2, r8
 800d3a2:	464b      	mov	r3, r9
 800d3a4:	f7f2 ff20 	bl	80001e8 <__aeabi_dsub>
 800d3a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d3ac:	e607      	b.n	800cfbe <__ieee754_pow+0x2ce>
 800d3ae:	f04f 0a01 	mov.w	sl, #1
 800d3b2:	e6a5      	b.n	800d100 <__ieee754_pow+0x410>
 800d3b4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800d408 <__ieee754_pow+0x718>
 800d3b8:	e613      	b.n	800cfe2 <__ieee754_pow+0x2f2>
 800d3ba:	bf00      	nop
 800d3bc:	f3af 8000 	nop.w
 800d3c0:	4a454eef 	.word	0x4a454eef
 800d3c4:	3fca7e28 	.word	0x3fca7e28
 800d3c8:	93c9db65 	.word	0x93c9db65
 800d3cc:	3fcd864a 	.word	0x3fcd864a
 800d3d0:	a91d4101 	.word	0xa91d4101
 800d3d4:	3fd17460 	.word	0x3fd17460
 800d3d8:	518f264d 	.word	0x518f264d
 800d3dc:	3fd55555 	.word	0x3fd55555
 800d3e0:	db6fabff 	.word	0xdb6fabff
 800d3e4:	3fdb6db6 	.word	0x3fdb6db6
 800d3e8:	33333303 	.word	0x33333303
 800d3ec:	3fe33333 	.word	0x3fe33333
 800d3f0:	e0000000 	.word	0xe0000000
 800d3f4:	3feec709 	.word	0x3feec709
 800d3f8:	dc3a03fd 	.word	0xdc3a03fd
 800d3fc:	3feec709 	.word	0x3feec709
 800d400:	145b01f5 	.word	0x145b01f5
 800d404:	be3e2fe0 	.word	0xbe3e2fe0
 800d408:	00000000 	.word	0x00000000
 800d40c:	3ff00000 	.word	0x3ff00000
 800d410:	43400000 	.word	0x43400000
 800d414:	0003988e 	.word	0x0003988e
 800d418:	000bb679 	.word	0x000bb679
 800d41c:	08013be0 	.word	0x08013be0
 800d420:	3ff00000 	.word	0x3ff00000
 800d424:	40080000 	.word	0x40080000
 800d428:	08013c00 	.word	0x08013c00
 800d42c:	08013bf0 	.word	0x08013bf0
 800d430:	a3b4      	add	r3, pc, #720	; (adr r3, 800d704 <__ieee754_pow+0xa14>)
 800d432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d436:	4640      	mov	r0, r8
 800d438:	4649      	mov	r1, r9
 800d43a:	f7f2 fed7 	bl	80001ec <__adddf3>
 800d43e:	4622      	mov	r2, r4
 800d440:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d444:	462b      	mov	r3, r5
 800d446:	4630      	mov	r0, r6
 800d448:	4639      	mov	r1, r7
 800d44a:	f7f2 fecd 	bl	80001e8 <__aeabi_dsub>
 800d44e:	4602      	mov	r2, r0
 800d450:	460b      	mov	r3, r1
 800d452:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d456:	f7f3 fb0f 	bl	8000a78 <__aeabi_dcmpgt>
 800d45a:	2800      	cmp	r0, #0
 800d45c:	f47f adfe 	bne.w	800d05c <__ieee754_pow+0x36c>
 800d460:	4aa3      	ldr	r2, [pc, #652]	; (800d6f0 <__ieee754_pow+0xa00>)
 800d462:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d466:	4293      	cmp	r3, r2
 800d468:	f340 810a 	ble.w	800d680 <__ieee754_pow+0x990>
 800d46c:	151b      	asrs	r3, r3, #20
 800d46e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800d472:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800d476:	fa4a f303 	asr.w	r3, sl, r3
 800d47a:	445b      	add	r3, fp
 800d47c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d480:	4e9c      	ldr	r6, [pc, #624]	; (800d6f4 <__ieee754_pow+0xa04>)
 800d482:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800d486:	4116      	asrs	r6, r2
 800d488:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800d48c:	2000      	movs	r0, #0
 800d48e:	ea23 0106 	bic.w	r1, r3, r6
 800d492:	f1c2 0214 	rsb	r2, r2, #20
 800d496:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800d49a:	fa4a fa02 	asr.w	sl, sl, r2
 800d49e:	f1bb 0f00 	cmp.w	fp, #0
 800d4a2:	4602      	mov	r2, r0
 800d4a4:	460b      	mov	r3, r1
 800d4a6:	4620      	mov	r0, r4
 800d4a8:	4629      	mov	r1, r5
 800d4aa:	bfb8      	it	lt
 800d4ac:	f1ca 0a00 	rsblt	sl, sl, #0
 800d4b0:	f7f2 fe9a 	bl	80001e8 <__aeabi_dsub>
 800d4b4:	e9cd 0100 	strd	r0, r1, [sp]
 800d4b8:	4642      	mov	r2, r8
 800d4ba:	464b      	mov	r3, r9
 800d4bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d4c0:	f7f2 fe94 	bl	80001ec <__adddf3>
 800d4c4:	2000      	movs	r0, #0
 800d4c6:	a378      	add	r3, pc, #480	; (adr r3, 800d6a8 <__ieee754_pow+0x9b8>)
 800d4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4cc:	4604      	mov	r4, r0
 800d4ce:	460d      	mov	r5, r1
 800d4d0:	f7f3 f842 	bl	8000558 <__aeabi_dmul>
 800d4d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d4d8:	4606      	mov	r6, r0
 800d4da:	460f      	mov	r7, r1
 800d4dc:	4620      	mov	r0, r4
 800d4de:	4629      	mov	r1, r5
 800d4e0:	f7f2 fe82 	bl	80001e8 <__aeabi_dsub>
 800d4e4:	4602      	mov	r2, r0
 800d4e6:	460b      	mov	r3, r1
 800d4e8:	4640      	mov	r0, r8
 800d4ea:	4649      	mov	r1, r9
 800d4ec:	f7f2 fe7c 	bl	80001e8 <__aeabi_dsub>
 800d4f0:	a36f      	add	r3, pc, #444	; (adr r3, 800d6b0 <__ieee754_pow+0x9c0>)
 800d4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f6:	f7f3 f82f 	bl	8000558 <__aeabi_dmul>
 800d4fa:	a36f      	add	r3, pc, #444	; (adr r3, 800d6b8 <__ieee754_pow+0x9c8>)
 800d4fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d500:	4680      	mov	r8, r0
 800d502:	4689      	mov	r9, r1
 800d504:	4620      	mov	r0, r4
 800d506:	4629      	mov	r1, r5
 800d508:	f7f3 f826 	bl	8000558 <__aeabi_dmul>
 800d50c:	4602      	mov	r2, r0
 800d50e:	460b      	mov	r3, r1
 800d510:	4640      	mov	r0, r8
 800d512:	4649      	mov	r1, r9
 800d514:	f7f2 fe6a 	bl	80001ec <__adddf3>
 800d518:	4604      	mov	r4, r0
 800d51a:	460d      	mov	r5, r1
 800d51c:	4602      	mov	r2, r0
 800d51e:	460b      	mov	r3, r1
 800d520:	4630      	mov	r0, r6
 800d522:	4639      	mov	r1, r7
 800d524:	f7f2 fe62 	bl	80001ec <__adddf3>
 800d528:	4632      	mov	r2, r6
 800d52a:	463b      	mov	r3, r7
 800d52c:	4680      	mov	r8, r0
 800d52e:	4689      	mov	r9, r1
 800d530:	f7f2 fe5a 	bl	80001e8 <__aeabi_dsub>
 800d534:	4602      	mov	r2, r0
 800d536:	460b      	mov	r3, r1
 800d538:	4620      	mov	r0, r4
 800d53a:	4629      	mov	r1, r5
 800d53c:	f7f2 fe54 	bl	80001e8 <__aeabi_dsub>
 800d540:	4642      	mov	r2, r8
 800d542:	4606      	mov	r6, r0
 800d544:	460f      	mov	r7, r1
 800d546:	464b      	mov	r3, r9
 800d548:	4640      	mov	r0, r8
 800d54a:	4649      	mov	r1, r9
 800d54c:	f7f3 f804 	bl	8000558 <__aeabi_dmul>
 800d550:	a35b      	add	r3, pc, #364	; (adr r3, 800d6c0 <__ieee754_pow+0x9d0>)
 800d552:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d556:	4604      	mov	r4, r0
 800d558:	460d      	mov	r5, r1
 800d55a:	f7f2 fffd 	bl	8000558 <__aeabi_dmul>
 800d55e:	a35a      	add	r3, pc, #360	; (adr r3, 800d6c8 <__ieee754_pow+0x9d8>)
 800d560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d564:	f7f2 fe40 	bl	80001e8 <__aeabi_dsub>
 800d568:	4622      	mov	r2, r4
 800d56a:	462b      	mov	r3, r5
 800d56c:	f7f2 fff4 	bl	8000558 <__aeabi_dmul>
 800d570:	a357      	add	r3, pc, #348	; (adr r3, 800d6d0 <__ieee754_pow+0x9e0>)
 800d572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d576:	f7f2 fe39 	bl	80001ec <__adddf3>
 800d57a:	4622      	mov	r2, r4
 800d57c:	462b      	mov	r3, r5
 800d57e:	f7f2 ffeb 	bl	8000558 <__aeabi_dmul>
 800d582:	a355      	add	r3, pc, #340	; (adr r3, 800d6d8 <__ieee754_pow+0x9e8>)
 800d584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d588:	f7f2 fe2e 	bl	80001e8 <__aeabi_dsub>
 800d58c:	4622      	mov	r2, r4
 800d58e:	462b      	mov	r3, r5
 800d590:	f7f2 ffe2 	bl	8000558 <__aeabi_dmul>
 800d594:	a352      	add	r3, pc, #328	; (adr r3, 800d6e0 <__ieee754_pow+0x9f0>)
 800d596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d59a:	f7f2 fe27 	bl	80001ec <__adddf3>
 800d59e:	4622      	mov	r2, r4
 800d5a0:	462b      	mov	r3, r5
 800d5a2:	f7f2 ffd9 	bl	8000558 <__aeabi_dmul>
 800d5a6:	4602      	mov	r2, r0
 800d5a8:	460b      	mov	r3, r1
 800d5aa:	4640      	mov	r0, r8
 800d5ac:	4649      	mov	r1, r9
 800d5ae:	f7f2 fe1b 	bl	80001e8 <__aeabi_dsub>
 800d5b2:	4604      	mov	r4, r0
 800d5b4:	460d      	mov	r5, r1
 800d5b6:	4602      	mov	r2, r0
 800d5b8:	460b      	mov	r3, r1
 800d5ba:	4640      	mov	r0, r8
 800d5bc:	4649      	mov	r1, r9
 800d5be:	f7f2 ffcb 	bl	8000558 <__aeabi_dmul>
 800d5c2:	2200      	movs	r2, #0
 800d5c4:	e9cd 0100 	strd	r0, r1, [sp]
 800d5c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d5cc:	4620      	mov	r0, r4
 800d5ce:	4629      	mov	r1, r5
 800d5d0:	f7f2 fe0a 	bl	80001e8 <__aeabi_dsub>
 800d5d4:	4602      	mov	r2, r0
 800d5d6:	460b      	mov	r3, r1
 800d5d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d5dc:	f7f3 f8e6 	bl	80007ac <__aeabi_ddiv>
 800d5e0:	4632      	mov	r2, r6
 800d5e2:	4604      	mov	r4, r0
 800d5e4:	460d      	mov	r5, r1
 800d5e6:	463b      	mov	r3, r7
 800d5e8:	4640      	mov	r0, r8
 800d5ea:	4649      	mov	r1, r9
 800d5ec:	f7f2 ffb4 	bl	8000558 <__aeabi_dmul>
 800d5f0:	4632      	mov	r2, r6
 800d5f2:	463b      	mov	r3, r7
 800d5f4:	f7f2 fdfa 	bl	80001ec <__adddf3>
 800d5f8:	4602      	mov	r2, r0
 800d5fa:	460b      	mov	r3, r1
 800d5fc:	4620      	mov	r0, r4
 800d5fe:	4629      	mov	r1, r5
 800d600:	f7f2 fdf2 	bl	80001e8 <__aeabi_dsub>
 800d604:	4642      	mov	r2, r8
 800d606:	464b      	mov	r3, r9
 800d608:	f7f2 fdee 	bl	80001e8 <__aeabi_dsub>
 800d60c:	4602      	mov	r2, r0
 800d60e:	460b      	mov	r3, r1
 800d610:	2000      	movs	r0, #0
 800d612:	4939      	ldr	r1, [pc, #228]	; (800d6f8 <__ieee754_pow+0xa08>)
 800d614:	f7f2 fde8 	bl	80001e8 <__aeabi_dsub>
 800d618:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800d61c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800d620:	4602      	mov	r2, r0
 800d622:	460b      	mov	r3, r1
 800d624:	da2f      	bge.n	800d686 <__ieee754_pow+0x996>
 800d626:	4650      	mov	r0, sl
 800d628:	ec43 2b10 	vmov	d0, r2, r3
 800d62c:	f001 f8fc 	bl	800e828 <scalbn>
 800d630:	ec51 0b10 	vmov	r0, r1, d0
 800d634:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d638:	f7ff bbf1 	b.w	800ce1e <__ieee754_pow+0x12e>
 800d63c:	4b2f      	ldr	r3, [pc, #188]	; (800d6fc <__ieee754_pow+0xa0c>)
 800d63e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d642:	429e      	cmp	r6, r3
 800d644:	f77f af0c 	ble.w	800d460 <__ieee754_pow+0x770>
 800d648:	4b2d      	ldr	r3, [pc, #180]	; (800d700 <__ieee754_pow+0xa10>)
 800d64a:	440b      	add	r3, r1
 800d64c:	4303      	orrs	r3, r0
 800d64e:	d00b      	beq.n	800d668 <__ieee754_pow+0x978>
 800d650:	a325      	add	r3, pc, #148	; (adr r3, 800d6e8 <__ieee754_pow+0x9f8>)
 800d652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d65a:	f7f2 ff7d 	bl	8000558 <__aeabi_dmul>
 800d65e:	a322      	add	r3, pc, #136	; (adr r3, 800d6e8 <__ieee754_pow+0x9f8>)
 800d660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d664:	f7ff bbdb 	b.w	800ce1e <__ieee754_pow+0x12e>
 800d668:	4622      	mov	r2, r4
 800d66a:	462b      	mov	r3, r5
 800d66c:	f7f2 fdbc 	bl	80001e8 <__aeabi_dsub>
 800d670:	4642      	mov	r2, r8
 800d672:	464b      	mov	r3, r9
 800d674:	f7f3 f9f6 	bl	8000a64 <__aeabi_dcmpge>
 800d678:	2800      	cmp	r0, #0
 800d67a:	f43f aef1 	beq.w	800d460 <__ieee754_pow+0x770>
 800d67e:	e7e7      	b.n	800d650 <__ieee754_pow+0x960>
 800d680:	f04f 0a00 	mov.w	sl, #0
 800d684:	e718      	b.n	800d4b8 <__ieee754_pow+0x7c8>
 800d686:	4621      	mov	r1, r4
 800d688:	e7d4      	b.n	800d634 <__ieee754_pow+0x944>
 800d68a:	2000      	movs	r0, #0
 800d68c:	491a      	ldr	r1, [pc, #104]	; (800d6f8 <__ieee754_pow+0xa08>)
 800d68e:	f7ff bb8f 	b.w	800cdb0 <__ieee754_pow+0xc0>
 800d692:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d696:	f7ff bb8b 	b.w	800cdb0 <__ieee754_pow+0xc0>
 800d69a:	4630      	mov	r0, r6
 800d69c:	4639      	mov	r1, r7
 800d69e:	f7ff bb87 	b.w	800cdb0 <__ieee754_pow+0xc0>
 800d6a2:	4693      	mov	fp, r2
 800d6a4:	f7ff bb98 	b.w	800cdd8 <__ieee754_pow+0xe8>
 800d6a8:	00000000 	.word	0x00000000
 800d6ac:	3fe62e43 	.word	0x3fe62e43
 800d6b0:	fefa39ef 	.word	0xfefa39ef
 800d6b4:	3fe62e42 	.word	0x3fe62e42
 800d6b8:	0ca86c39 	.word	0x0ca86c39
 800d6bc:	be205c61 	.word	0xbe205c61
 800d6c0:	72bea4d0 	.word	0x72bea4d0
 800d6c4:	3e663769 	.word	0x3e663769
 800d6c8:	c5d26bf1 	.word	0xc5d26bf1
 800d6cc:	3ebbbd41 	.word	0x3ebbbd41
 800d6d0:	af25de2c 	.word	0xaf25de2c
 800d6d4:	3f11566a 	.word	0x3f11566a
 800d6d8:	16bebd93 	.word	0x16bebd93
 800d6dc:	3f66c16c 	.word	0x3f66c16c
 800d6e0:	5555553e 	.word	0x5555553e
 800d6e4:	3fc55555 	.word	0x3fc55555
 800d6e8:	c2f8f359 	.word	0xc2f8f359
 800d6ec:	01a56e1f 	.word	0x01a56e1f
 800d6f0:	3fe00000 	.word	0x3fe00000
 800d6f4:	000fffff 	.word	0x000fffff
 800d6f8:	3ff00000 	.word	0x3ff00000
 800d6fc:	4090cbff 	.word	0x4090cbff
 800d700:	3f6f3400 	.word	0x3f6f3400
 800d704:	652b82fe 	.word	0x652b82fe
 800d708:	3c971547 	.word	0x3c971547
 800d70c:	00000000 	.word	0x00000000

0800d710 <__ieee754_rem_pio2>:
 800d710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d714:	ec57 6b10 	vmov	r6, r7, d0
 800d718:	4bc3      	ldr	r3, [pc, #780]	; (800da28 <__ieee754_rem_pio2+0x318>)
 800d71a:	b08d      	sub	sp, #52	; 0x34
 800d71c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d720:	4598      	cmp	r8, r3
 800d722:	4604      	mov	r4, r0
 800d724:	9704      	str	r7, [sp, #16]
 800d726:	dc07      	bgt.n	800d738 <__ieee754_rem_pio2+0x28>
 800d728:	2200      	movs	r2, #0
 800d72a:	2300      	movs	r3, #0
 800d72c:	ed84 0b00 	vstr	d0, [r4]
 800d730:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d734:	2500      	movs	r5, #0
 800d736:	e027      	b.n	800d788 <__ieee754_rem_pio2+0x78>
 800d738:	4bbc      	ldr	r3, [pc, #752]	; (800da2c <__ieee754_rem_pio2+0x31c>)
 800d73a:	4598      	cmp	r8, r3
 800d73c:	dc75      	bgt.n	800d82a <__ieee754_rem_pio2+0x11a>
 800d73e:	9b04      	ldr	r3, [sp, #16]
 800d740:	4dbb      	ldr	r5, [pc, #748]	; (800da30 <__ieee754_rem_pio2+0x320>)
 800d742:	2b00      	cmp	r3, #0
 800d744:	ee10 0a10 	vmov	r0, s0
 800d748:	a3a9      	add	r3, pc, #676	; (adr r3, 800d9f0 <__ieee754_rem_pio2+0x2e0>)
 800d74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d74e:	4639      	mov	r1, r7
 800d750:	dd36      	ble.n	800d7c0 <__ieee754_rem_pio2+0xb0>
 800d752:	f7f2 fd49 	bl	80001e8 <__aeabi_dsub>
 800d756:	45a8      	cmp	r8, r5
 800d758:	4606      	mov	r6, r0
 800d75a:	460f      	mov	r7, r1
 800d75c:	d018      	beq.n	800d790 <__ieee754_rem_pio2+0x80>
 800d75e:	a3a6      	add	r3, pc, #664	; (adr r3, 800d9f8 <__ieee754_rem_pio2+0x2e8>)
 800d760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d764:	f7f2 fd40 	bl	80001e8 <__aeabi_dsub>
 800d768:	4602      	mov	r2, r0
 800d76a:	460b      	mov	r3, r1
 800d76c:	e9c4 2300 	strd	r2, r3, [r4]
 800d770:	4630      	mov	r0, r6
 800d772:	4639      	mov	r1, r7
 800d774:	f7f2 fd38 	bl	80001e8 <__aeabi_dsub>
 800d778:	a39f      	add	r3, pc, #636	; (adr r3, 800d9f8 <__ieee754_rem_pio2+0x2e8>)
 800d77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d77e:	f7f2 fd33 	bl	80001e8 <__aeabi_dsub>
 800d782:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d786:	2501      	movs	r5, #1
 800d788:	4628      	mov	r0, r5
 800d78a:	b00d      	add	sp, #52	; 0x34
 800d78c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d790:	a39b      	add	r3, pc, #620	; (adr r3, 800da00 <__ieee754_rem_pio2+0x2f0>)
 800d792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d796:	f7f2 fd27 	bl	80001e8 <__aeabi_dsub>
 800d79a:	a39b      	add	r3, pc, #620	; (adr r3, 800da08 <__ieee754_rem_pio2+0x2f8>)
 800d79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a0:	4606      	mov	r6, r0
 800d7a2:	460f      	mov	r7, r1
 800d7a4:	f7f2 fd20 	bl	80001e8 <__aeabi_dsub>
 800d7a8:	4602      	mov	r2, r0
 800d7aa:	460b      	mov	r3, r1
 800d7ac:	e9c4 2300 	strd	r2, r3, [r4]
 800d7b0:	4630      	mov	r0, r6
 800d7b2:	4639      	mov	r1, r7
 800d7b4:	f7f2 fd18 	bl	80001e8 <__aeabi_dsub>
 800d7b8:	a393      	add	r3, pc, #588	; (adr r3, 800da08 <__ieee754_rem_pio2+0x2f8>)
 800d7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7be:	e7de      	b.n	800d77e <__ieee754_rem_pio2+0x6e>
 800d7c0:	f7f2 fd14 	bl	80001ec <__adddf3>
 800d7c4:	45a8      	cmp	r8, r5
 800d7c6:	4606      	mov	r6, r0
 800d7c8:	460f      	mov	r7, r1
 800d7ca:	d016      	beq.n	800d7fa <__ieee754_rem_pio2+0xea>
 800d7cc:	a38a      	add	r3, pc, #552	; (adr r3, 800d9f8 <__ieee754_rem_pio2+0x2e8>)
 800d7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7d2:	f7f2 fd0b 	bl	80001ec <__adddf3>
 800d7d6:	4602      	mov	r2, r0
 800d7d8:	460b      	mov	r3, r1
 800d7da:	e9c4 2300 	strd	r2, r3, [r4]
 800d7de:	4630      	mov	r0, r6
 800d7e0:	4639      	mov	r1, r7
 800d7e2:	f7f2 fd01 	bl	80001e8 <__aeabi_dsub>
 800d7e6:	a384      	add	r3, pc, #528	; (adr r3, 800d9f8 <__ieee754_rem_pio2+0x2e8>)
 800d7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7ec:	f7f2 fcfe 	bl	80001ec <__adddf3>
 800d7f0:	f04f 35ff 	mov.w	r5, #4294967295
 800d7f4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d7f8:	e7c6      	b.n	800d788 <__ieee754_rem_pio2+0x78>
 800d7fa:	a381      	add	r3, pc, #516	; (adr r3, 800da00 <__ieee754_rem_pio2+0x2f0>)
 800d7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d800:	f7f2 fcf4 	bl	80001ec <__adddf3>
 800d804:	a380      	add	r3, pc, #512	; (adr r3, 800da08 <__ieee754_rem_pio2+0x2f8>)
 800d806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d80a:	4606      	mov	r6, r0
 800d80c:	460f      	mov	r7, r1
 800d80e:	f7f2 fced 	bl	80001ec <__adddf3>
 800d812:	4602      	mov	r2, r0
 800d814:	460b      	mov	r3, r1
 800d816:	e9c4 2300 	strd	r2, r3, [r4]
 800d81a:	4630      	mov	r0, r6
 800d81c:	4639      	mov	r1, r7
 800d81e:	f7f2 fce3 	bl	80001e8 <__aeabi_dsub>
 800d822:	a379      	add	r3, pc, #484	; (adr r3, 800da08 <__ieee754_rem_pio2+0x2f8>)
 800d824:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d828:	e7e0      	b.n	800d7ec <__ieee754_rem_pio2+0xdc>
 800d82a:	4b82      	ldr	r3, [pc, #520]	; (800da34 <__ieee754_rem_pio2+0x324>)
 800d82c:	4598      	cmp	r8, r3
 800d82e:	f300 80d0 	bgt.w	800d9d2 <__ieee754_rem_pio2+0x2c2>
 800d832:	f000 fed3 	bl	800e5dc <fabs>
 800d836:	ec57 6b10 	vmov	r6, r7, d0
 800d83a:	ee10 0a10 	vmov	r0, s0
 800d83e:	a374      	add	r3, pc, #464	; (adr r3, 800da10 <__ieee754_rem_pio2+0x300>)
 800d840:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d844:	4639      	mov	r1, r7
 800d846:	f7f2 fe87 	bl	8000558 <__aeabi_dmul>
 800d84a:	2200      	movs	r2, #0
 800d84c:	4b7a      	ldr	r3, [pc, #488]	; (800da38 <__ieee754_rem_pio2+0x328>)
 800d84e:	f7f2 fccd 	bl	80001ec <__adddf3>
 800d852:	f7f3 f931 	bl	8000ab8 <__aeabi_d2iz>
 800d856:	4605      	mov	r5, r0
 800d858:	f7f2 fe14 	bl	8000484 <__aeabi_i2d>
 800d85c:	a364      	add	r3, pc, #400	; (adr r3, 800d9f0 <__ieee754_rem_pio2+0x2e0>)
 800d85e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d862:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d866:	f7f2 fe77 	bl	8000558 <__aeabi_dmul>
 800d86a:	4602      	mov	r2, r0
 800d86c:	460b      	mov	r3, r1
 800d86e:	4630      	mov	r0, r6
 800d870:	4639      	mov	r1, r7
 800d872:	f7f2 fcb9 	bl	80001e8 <__aeabi_dsub>
 800d876:	a360      	add	r3, pc, #384	; (adr r3, 800d9f8 <__ieee754_rem_pio2+0x2e8>)
 800d878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d87c:	4682      	mov	sl, r0
 800d87e:	468b      	mov	fp, r1
 800d880:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d884:	f7f2 fe68 	bl	8000558 <__aeabi_dmul>
 800d888:	2d1f      	cmp	r5, #31
 800d88a:	4606      	mov	r6, r0
 800d88c:	460f      	mov	r7, r1
 800d88e:	dc0c      	bgt.n	800d8aa <__ieee754_rem_pio2+0x19a>
 800d890:	1e6a      	subs	r2, r5, #1
 800d892:	4b6a      	ldr	r3, [pc, #424]	; (800da3c <__ieee754_rem_pio2+0x32c>)
 800d894:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d898:	4543      	cmp	r3, r8
 800d89a:	d006      	beq.n	800d8aa <__ieee754_rem_pio2+0x19a>
 800d89c:	4632      	mov	r2, r6
 800d89e:	463b      	mov	r3, r7
 800d8a0:	4650      	mov	r0, sl
 800d8a2:	4659      	mov	r1, fp
 800d8a4:	f7f2 fca0 	bl	80001e8 <__aeabi_dsub>
 800d8a8:	e00e      	b.n	800d8c8 <__ieee754_rem_pio2+0x1b8>
 800d8aa:	4632      	mov	r2, r6
 800d8ac:	463b      	mov	r3, r7
 800d8ae:	4650      	mov	r0, sl
 800d8b0:	4659      	mov	r1, fp
 800d8b2:	f7f2 fc99 	bl	80001e8 <__aeabi_dsub>
 800d8b6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d8ba:	9305      	str	r3, [sp, #20]
 800d8bc:	9a05      	ldr	r2, [sp, #20]
 800d8be:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d8c2:	1ad3      	subs	r3, r2, r3
 800d8c4:	2b10      	cmp	r3, #16
 800d8c6:	dc02      	bgt.n	800d8ce <__ieee754_rem_pio2+0x1be>
 800d8c8:	e9c4 0100 	strd	r0, r1, [r4]
 800d8cc:	e039      	b.n	800d942 <__ieee754_rem_pio2+0x232>
 800d8ce:	a34c      	add	r3, pc, #304	; (adr r3, 800da00 <__ieee754_rem_pio2+0x2f0>)
 800d8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8d8:	f7f2 fe3e 	bl	8000558 <__aeabi_dmul>
 800d8dc:	4606      	mov	r6, r0
 800d8de:	460f      	mov	r7, r1
 800d8e0:	4602      	mov	r2, r0
 800d8e2:	460b      	mov	r3, r1
 800d8e4:	4650      	mov	r0, sl
 800d8e6:	4659      	mov	r1, fp
 800d8e8:	f7f2 fc7e 	bl	80001e8 <__aeabi_dsub>
 800d8ec:	4602      	mov	r2, r0
 800d8ee:	460b      	mov	r3, r1
 800d8f0:	4680      	mov	r8, r0
 800d8f2:	4689      	mov	r9, r1
 800d8f4:	4650      	mov	r0, sl
 800d8f6:	4659      	mov	r1, fp
 800d8f8:	f7f2 fc76 	bl	80001e8 <__aeabi_dsub>
 800d8fc:	4632      	mov	r2, r6
 800d8fe:	463b      	mov	r3, r7
 800d900:	f7f2 fc72 	bl	80001e8 <__aeabi_dsub>
 800d904:	a340      	add	r3, pc, #256	; (adr r3, 800da08 <__ieee754_rem_pio2+0x2f8>)
 800d906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d90a:	4606      	mov	r6, r0
 800d90c:	460f      	mov	r7, r1
 800d90e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d912:	f7f2 fe21 	bl	8000558 <__aeabi_dmul>
 800d916:	4632      	mov	r2, r6
 800d918:	463b      	mov	r3, r7
 800d91a:	f7f2 fc65 	bl	80001e8 <__aeabi_dsub>
 800d91e:	4602      	mov	r2, r0
 800d920:	460b      	mov	r3, r1
 800d922:	4606      	mov	r6, r0
 800d924:	460f      	mov	r7, r1
 800d926:	4640      	mov	r0, r8
 800d928:	4649      	mov	r1, r9
 800d92a:	f7f2 fc5d 	bl	80001e8 <__aeabi_dsub>
 800d92e:	9a05      	ldr	r2, [sp, #20]
 800d930:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d934:	1ad3      	subs	r3, r2, r3
 800d936:	2b31      	cmp	r3, #49	; 0x31
 800d938:	dc20      	bgt.n	800d97c <__ieee754_rem_pio2+0x26c>
 800d93a:	e9c4 0100 	strd	r0, r1, [r4]
 800d93e:	46c2      	mov	sl, r8
 800d940:	46cb      	mov	fp, r9
 800d942:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d946:	4650      	mov	r0, sl
 800d948:	4642      	mov	r2, r8
 800d94a:	464b      	mov	r3, r9
 800d94c:	4659      	mov	r1, fp
 800d94e:	f7f2 fc4b 	bl	80001e8 <__aeabi_dsub>
 800d952:	463b      	mov	r3, r7
 800d954:	4632      	mov	r2, r6
 800d956:	f7f2 fc47 	bl	80001e8 <__aeabi_dsub>
 800d95a:	9b04      	ldr	r3, [sp, #16]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d962:	f6bf af11 	bge.w	800d788 <__ieee754_rem_pio2+0x78>
 800d966:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d96a:	6063      	str	r3, [r4, #4]
 800d96c:	f8c4 8000 	str.w	r8, [r4]
 800d970:	60a0      	str	r0, [r4, #8]
 800d972:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d976:	60e3      	str	r3, [r4, #12]
 800d978:	426d      	negs	r5, r5
 800d97a:	e705      	b.n	800d788 <__ieee754_rem_pio2+0x78>
 800d97c:	a326      	add	r3, pc, #152	; (adr r3, 800da18 <__ieee754_rem_pio2+0x308>)
 800d97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d982:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d986:	f7f2 fde7 	bl	8000558 <__aeabi_dmul>
 800d98a:	4606      	mov	r6, r0
 800d98c:	460f      	mov	r7, r1
 800d98e:	4602      	mov	r2, r0
 800d990:	460b      	mov	r3, r1
 800d992:	4640      	mov	r0, r8
 800d994:	4649      	mov	r1, r9
 800d996:	f7f2 fc27 	bl	80001e8 <__aeabi_dsub>
 800d99a:	4602      	mov	r2, r0
 800d99c:	460b      	mov	r3, r1
 800d99e:	4682      	mov	sl, r0
 800d9a0:	468b      	mov	fp, r1
 800d9a2:	4640      	mov	r0, r8
 800d9a4:	4649      	mov	r1, r9
 800d9a6:	f7f2 fc1f 	bl	80001e8 <__aeabi_dsub>
 800d9aa:	4632      	mov	r2, r6
 800d9ac:	463b      	mov	r3, r7
 800d9ae:	f7f2 fc1b 	bl	80001e8 <__aeabi_dsub>
 800d9b2:	a31b      	add	r3, pc, #108	; (adr r3, 800da20 <__ieee754_rem_pio2+0x310>)
 800d9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9b8:	4606      	mov	r6, r0
 800d9ba:	460f      	mov	r7, r1
 800d9bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d9c0:	f7f2 fdca 	bl	8000558 <__aeabi_dmul>
 800d9c4:	4632      	mov	r2, r6
 800d9c6:	463b      	mov	r3, r7
 800d9c8:	f7f2 fc0e 	bl	80001e8 <__aeabi_dsub>
 800d9cc:	4606      	mov	r6, r0
 800d9ce:	460f      	mov	r7, r1
 800d9d0:	e764      	b.n	800d89c <__ieee754_rem_pio2+0x18c>
 800d9d2:	4b1b      	ldr	r3, [pc, #108]	; (800da40 <__ieee754_rem_pio2+0x330>)
 800d9d4:	4598      	cmp	r8, r3
 800d9d6:	dd35      	ble.n	800da44 <__ieee754_rem_pio2+0x334>
 800d9d8:	ee10 2a10 	vmov	r2, s0
 800d9dc:	463b      	mov	r3, r7
 800d9de:	4630      	mov	r0, r6
 800d9e0:	4639      	mov	r1, r7
 800d9e2:	f7f2 fc01 	bl	80001e8 <__aeabi_dsub>
 800d9e6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d9ea:	e9c4 0100 	strd	r0, r1, [r4]
 800d9ee:	e6a1      	b.n	800d734 <__ieee754_rem_pio2+0x24>
 800d9f0:	54400000 	.word	0x54400000
 800d9f4:	3ff921fb 	.word	0x3ff921fb
 800d9f8:	1a626331 	.word	0x1a626331
 800d9fc:	3dd0b461 	.word	0x3dd0b461
 800da00:	1a600000 	.word	0x1a600000
 800da04:	3dd0b461 	.word	0x3dd0b461
 800da08:	2e037073 	.word	0x2e037073
 800da0c:	3ba3198a 	.word	0x3ba3198a
 800da10:	6dc9c883 	.word	0x6dc9c883
 800da14:	3fe45f30 	.word	0x3fe45f30
 800da18:	2e000000 	.word	0x2e000000
 800da1c:	3ba3198a 	.word	0x3ba3198a
 800da20:	252049c1 	.word	0x252049c1
 800da24:	397b839a 	.word	0x397b839a
 800da28:	3fe921fb 	.word	0x3fe921fb
 800da2c:	4002d97b 	.word	0x4002d97b
 800da30:	3ff921fb 	.word	0x3ff921fb
 800da34:	413921fb 	.word	0x413921fb
 800da38:	3fe00000 	.word	0x3fe00000
 800da3c:	08013c10 	.word	0x08013c10
 800da40:	7fefffff 	.word	0x7fefffff
 800da44:	ea4f 5528 	mov.w	r5, r8, asr #20
 800da48:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800da4c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800da50:	4630      	mov	r0, r6
 800da52:	460f      	mov	r7, r1
 800da54:	f7f3 f830 	bl	8000ab8 <__aeabi_d2iz>
 800da58:	f7f2 fd14 	bl	8000484 <__aeabi_i2d>
 800da5c:	4602      	mov	r2, r0
 800da5e:	460b      	mov	r3, r1
 800da60:	4630      	mov	r0, r6
 800da62:	4639      	mov	r1, r7
 800da64:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800da68:	f7f2 fbbe 	bl	80001e8 <__aeabi_dsub>
 800da6c:	2200      	movs	r2, #0
 800da6e:	4b1f      	ldr	r3, [pc, #124]	; (800daec <__ieee754_rem_pio2+0x3dc>)
 800da70:	f7f2 fd72 	bl	8000558 <__aeabi_dmul>
 800da74:	460f      	mov	r7, r1
 800da76:	4606      	mov	r6, r0
 800da78:	f7f3 f81e 	bl	8000ab8 <__aeabi_d2iz>
 800da7c:	f7f2 fd02 	bl	8000484 <__aeabi_i2d>
 800da80:	4602      	mov	r2, r0
 800da82:	460b      	mov	r3, r1
 800da84:	4630      	mov	r0, r6
 800da86:	4639      	mov	r1, r7
 800da88:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800da8c:	f7f2 fbac 	bl	80001e8 <__aeabi_dsub>
 800da90:	2200      	movs	r2, #0
 800da92:	4b16      	ldr	r3, [pc, #88]	; (800daec <__ieee754_rem_pio2+0x3dc>)
 800da94:	f7f2 fd60 	bl	8000558 <__aeabi_dmul>
 800da98:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800da9c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800daa0:	f04f 0803 	mov.w	r8, #3
 800daa4:	2600      	movs	r6, #0
 800daa6:	2700      	movs	r7, #0
 800daa8:	4632      	mov	r2, r6
 800daaa:	463b      	mov	r3, r7
 800daac:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800dab0:	f108 3aff 	add.w	sl, r8, #4294967295
 800dab4:	f7f2 ffb8 	bl	8000a28 <__aeabi_dcmpeq>
 800dab8:	b9b0      	cbnz	r0, 800dae8 <__ieee754_rem_pio2+0x3d8>
 800daba:	4b0d      	ldr	r3, [pc, #52]	; (800daf0 <__ieee754_rem_pio2+0x3e0>)
 800dabc:	9301      	str	r3, [sp, #4]
 800dabe:	2302      	movs	r3, #2
 800dac0:	9300      	str	r3, [sp, #0]
 800dac2:	462a      	mov	r2, r5
 800dac4:	4643      	mov	r3, r8
 800dac6:	4621      	mov	r1, r4
 800dac8:	a806      	add	r0, sp, #24
 800daca:	f000 f98d 	bl	800dde8 <__kernel_rem_pio2>
 800dace:	9b04      	ldr	r3, [sp, #16]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	4605      	mov	r5, r0
 800dad4:	f6bf ae58 	bge.w	800d788 <__ieee754_rem_pio2+0x78>
 800dad8:	6863      	ldr	r3, [r4, #4]
 800dada:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800dade:	6063      	str	r3, [r4, #4]
 800dae0:	68e3      	ldr	r3, [r4, #12]
 800dae2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800dae6:	e746      	b.n	800d976 <__ieee754_rem_pio2+0x266>
 800dae8:	46d0      	mov	r8, sl
 800daea:	e7dd      	b.n	800daa8 <__ieee754_rem_pio2+0x398>
 800daec:	41700000 	.word	0x41700000
 800daf0:	08013c90 	.word	0x08013c90

0800daf4 <__ieee754_sqrt>:
 800daf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daf8:	4955      	ldr	r1, [pc, #340]	; (800dc50 <__ieee754_sqrt+0x15c>)
 800dafa:	ec55 4b10 	vmov	r4, r5, d0
 800dafe:	43a9      	bics	r1, r5
 800db00:	462b      	mov	r3, r5
 800db02:	462a      	mov	r2, r5
 800db04:	d112      	bne.n	800db2c <__ieee754_sqrt+0x38>
 800db06:	ee10 2a10 	vmov	r2, s0
 800db0a:	ee10 0a10 	vmov	r0, s0
 800db0e:	4629      	mov	r1, r5
 800db10:	f7f2 fd22 	bl	8000558 <__aeabi_dmul>
 800db14:	4602      	mov	r2, r0
 800db16:	460b      	mov	r3, r1
 800db18:	4620      	mov	r0, r4
 800db1a:	4629      	mov	r1, r5
 800db1c:	f7f2 fb66 	bl	80001ec <__adddf3>
 800db20:	4604      	mov	r4, r0
 800db22:	460d      	mov	r5, r1
 800db24:	ec45 4b10 	vmov	d0, r4, r5
 800db28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db2c:	2d00      	cmp	r5, #0
 800db2e:	ee10 0a10 	vmov	r0, s0
 800db32:	4621      	mov	r1, r4
 800db34:	dc0f      	bgt.n	800db56 <__ieee754_sqrt+0x62>
 800db36:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800db3a:	4330      	orrs	r0, r6
 800db3c:	d0f2      	beq.n	800db24 <__ieee754_sqrt+0x30>
 800db3e:	b155      	cbz	r5, 800db56 <__ieee754_sqrt+0x62>
 800db40:	ee10 2a10 	vmov	r2, s0
 800db44:	4620      	mov	r0, r4
 800db46:	4629      	mov	r1, r5
 800db48:	f7f2 fb4e 	bl	80001e8 <__aeabi_dsub>
 800db4c:	4602      	mov	r2, r0
 800db4e:	460b      	mov	r3, r1
 800db50:	f7f2 fe2c 	bl	80007ac <__aeabi_ddiv>
 800db54:	e7e4      	b.n	800db20 <__ieee754_sqrt+0x2c>
 800db56:	151b      	asrs	r3, r3, #20
 800db58:	d073      	beq.n	800dc42 <__ieee754_sqrt+0x14e>
 800db5a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800db5e:	07dd      	lsls	r5, r3, #31
 800db60:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800db64:	bf48      	it	mi
 800db66:	0fc8      	lsrmi	r0, r1, #31
 800db68:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800db6c:	bf44      	itt	mi
 800db6e:	0049      	lslmi	r1, r1, #1
 800db70:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800db74:	2500      	movs	r5, #0
 800db76:	1058      	asrs	r0, r3, #1
 800db78:	0fcb      	lsrs	r3, r1, #31
 800db7a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800db7e:	0049      	lsls	r1, r1, #1
 800db80:	2316      	movs	r3, #22
 800db82:	462c      	mov	r4, r5
 800db84:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800db88:	19a7      	adds	r7, r4, r6
 800db8a:	4297      	cmp	r7, r2
 800db8c:	bfde      	ittt	le
 800db8e:	19bc      	addle	r4, r7, r6
 800db90:	1bd2      	suble	r2, r2, r7
 800db92:	19ad      	addle	r5, r5, r6
 800db94:	0fcf      	lsrs	r7, r1, #31
 800db96:	3b01      	subs	r3, #1
 800db98:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800db9c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800dba0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800dba4:	d1f0      	bne.n	800db88 <__ieee754_sqrt+0x94>
 800dba6:	f04f 0c20 	mov.w	ip, #32
 800dbaa:	469e      	mov	lr, r3
 800dbac:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800dbb0:	42a2      	cmp	r2, r4
 800dbb2:	eb06 070e 	add.w	r7, r6, lr
 800dbb6:	dc02      	bgt.n	800dbbe <__ieee754_sqrt+0xca>
 800dbb8:	d112      	bne.n	800dbe0 <__ieee754_sqrt+0xec>
 800dbba:	428f      	cmp	r7, r1
 800dbbc:	d810      	bhi.n	800dbe0 <__ieee754_sqrt+0xec>
 800dbbe:	2f00      	cmp	r7, #0
 800dbc0:	eb07 0e06 	add.w	lr, r7, r6
 800dbc4:	da42      	bge.n	800dc4c <__ieee754_sqrt+0x158>
 800dbc6:	f1be 0f00 	cmp.w	lr, #0
 800dbca:	db3f      	blt.n	800dc4c <__ieee754_sqrt+0x158>
 800dbcc:	f104 0801 	add.w	r8, r4, #1
 800dbd0:	1b12      	subs	r2, r2, r4
 800dbd2:	428f      	cmp	r7, r1
 800dbd4:	bf88      	it	hi
 800dbd6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800dbda:	1bc9      	subs	r1, r1, r7
 800dbdc:	4433      	add	r3, r6
 800dbde:	4644      	mov	r4, r8
 800dbe0:	0052      	lsls	r2, r2, #1
 800dbe2:	f1bc 0c01 	subs.w	ip, ip, #1
 800dbe6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800dbea:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800dbee:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800dbf2:	d1dd      	bne.n	800dbb0 <__ieee754_sqrt+0xbc>
 800dbf4:	430a      	orrs	r2, r1
 800dbf6:	d006      	beq.n	800dc06 <__ieee754_sqrt+0x112>
 800dbf8:	1c5c      	adds	r4, r3, #1
 800dbfa:	bf13      	iteet	ne
 800dbfc:	3301      	addne	r3, #1
 800dbfe:	3501      	addeq	r5, #1
 800dc00:	4663      	moveq	r3, ip
 800dc02:	f023 0301 	bicne.w	r3, r3, #1
 800dc06:	106a      	asrs	r2, r5, #1
 800dc08:	085b      	lsrs	r3, r3, #1
 800dc0a:	07e9      	lsls	r1, r5, #31
 800dc0c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800dc10:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800dc14:	bf48      	it	mi
 800dc16:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800dc1a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800dc1e:	461c      	mov	r4, r3
 800dc20:	e780      	b.n	800db24 <__ieee754_sqrt+0x30>
 800dc22:	0aca      	lsrs	r2, r1, #11
 800dc24:	3815      	subs	r0, #21
 800dc26:	0549      	lsls	r1, r1, #21
 800dc28:	2a00      	cmp	r2, #0
 800dc2a:	d0fa      	beq.n	800dc22 <__ieee754_sqrt+0x12e>
 800dc2c:	02d6      	lsls	r6, r2, #11
 800dc2e:	d50a      	bpl.n	800dc46 <__ieee754_sqrt+0x152>
 800dc30:	f1c3 0420 	rsb	r4, r3, #32
 800dc34:	fa21 f404 	lsr.w	r4, r1, r4
 800dc38:	1e5d      	subs	r5, r3, #1
 800dc3a:	4099      	lsls	r1, r3
 800dc3c:	4322      	orrs	r2, r4
 800dc3e:	1b43      	subs	r3, r0, r5
 800dc40:	e78b      	b.n	800db5a <__ieee754_sqrt+0x66>
 800dc42:	4618      	mov	r0, r3
 800dc44:	e7f0      	b.n	800dc28 <__ieee754_sqrt+0x134>
 800dc46:	0052      	lsls	r2, r2, #1
 800dc48:	3301      	adds	r3, #1
 800dc4a:	e7ef      	b.n	800dc2c <__ieee754_sqrt+0x138>
 800dc4c:	46a0      	mov	r8, r4
 800dc4e:	e7bf      	b.n	800dbd0 <__ieee754_sqrt+0xdc>
 800dc50:	7ff00000 	.word	0x7ff00000
 800dc54:	00000000 	.word	0x00000000

0800dc58 <__kernel_cos>:
 800dc58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc5c:	ec59 8b10 	vmov	r8, r9, d0
 800dc60:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800dc64:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800dc68:	ed2d 8b02 	vpush	{d8}
 800dc6c:	eeb0 8a41 	vmov.f32	s16, s2
 800dc70:	eef0 8a61 	vmov.f32	s17, s3
 800dc74:	da07      	bge.n	800dc86 <__kernel_cos+0x2e>
 800dc76:	ee10 0a10 	vmov	r0, s0
 800dc7a:	4649      	mov	r1, r9
 800dc7c:	f7f2 ff1c 	bl	8000ab8 <__aeabi_d2iz>
 800dc80:	2800      	cmp	r0, #0
 800dc82:	f000 8089 	beq.w	800dd98 <__kernel_cos+0x140>
 800dc86:	4642      	mov	r2, r8
 800dc88:	464b      	mov	r3, r9
 800dc8a:	4640      	mov	r0, r8
 800dc8c:	4649      	mov	r1, r9
 800dc8e:	f7f2 fc63 	bl	8000558 <__aeabi_dmul>
 800dc92:	2200      	movs	r2, #0
 800dc94:	4b4e      	ldr	r3, [pc, #312]	; (800ddd0 <__kernel_cos+0x178>)
 800dc96:	4604      	mov	r4, r0
 800dc98:	460d      	mov	r5, r1
 800dc9a:	f7f2 fc5d 	bl	8000558 <__aeabi_dmul>
 800dc9e:	a340      	add	r3, pc, #256	; (adr r3, 800dda0 <__kernel_cos+0x148>)
 800dca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dca4:	4682      	mov	sl, r0
 800dca6:	468b      	mov	fp, r1
 800dca8:	4620      	mov	r0, r4
 800dcaa:	4629      	mov	r1, r5
 800dcac:	f7f2 fc54 	bl	8000558 <__aeabi_dmul>
 800dcb0:	a33d      	add	r3, pc, #244	; (adr r3, 800dda8 <__kernel_cos+0x150>)
 800dcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcb6:	f7f2 fa99 	bl	80001ec <__adddf3>
 800dcba:	4622      	mov	r2, r4
 800dcbc:	462b      	mov	r3, r5
 800dcbe:	f7f2 fc4b 	bl	8000558 <__aeabi_dmul>
 800dcc2:	a33b      	add	r3, pc, #236	; (adr r3, 800ddb0 <__kernel_cos+0x158>)
 800dcc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcc8:	f7f2 fa8e 	bl	80001e8 <__aeabi_dsub>
 800dccc:	4622      	mov	r2, r4
 800dcce:	462b      	mov	r3, r5
 800dcd0:	f7f2 fc42 	bl	8000558 <__aeabi_dmul>
 800dcd4:	a338      	add	r3, pc, #224	; (adr r3, 800ddb8 <__kernel_cos+0x160>)
 800dcd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcda:	f7f2 fa87 	bl	80001ec <__adddf3>
 800dcde:	4622      	mov	r2, r4
 800dce0:	462b      	mov	r3, r5
 800dce2:	f7f2 fc39 	bl	8000558 <__aeabi_dmul>
 800dce6:	a336      	add	r3, pc, #216	; (adr r3, 800ddc0 <__kernel_cos+0x168>)
 800dce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcec:	f7f2 fa7c 	bl	80001e8 <__aeabi_dsub>
 800dcf0:	4622      	mov	r2, r4
 800dcf2:	462b      	mov	r3, r5
 800dcf4:	f7f2 fc30 	bl	8000558 <__aeabi_dmul>
 800dcf8:	a333      	add	r3, pc, #204	; (adr r3, 800ddc8 <__kernel_cos+0x170>)
 800dcfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcfe:	f7f2 fa75 	bl	80001ec <__adddf3>
 800dd02:	4622      	mov	r2, r4
 800dd04:	462b      	mov	r3, r5
 800dd06:	f7f2 fc27 	bl	8000558 <__aeabi_dmul>
 800dd0a:	4622      	mov	r2, r4
 800dd0c:	462b      	mov	r3, r5
 800dd0e:	f7f2 fc23 	bl	8000558 <__aeabi_dmul>
 800dd12:	ec53 2b18 	vmov	r2, r3, d8
 800dd16:	4604      	mov	r4, r0
 800dd18:	460d      	mov	r5, r1
 800dd1a:	4640      	mov	r0, r8
 800dd1c:	4649      	mov	r1, r9
 800dd1e:	f7f2 fc1b 	bl	8000558 <__aeabi_dmul>
 800dd22:	460b      	mov	r3, r1
 800dd24:	4602      	mov	r2, r0
 800dd26:	4629      	mov	r1, r5
 800dd28:	4620      	mov	r0, r4
 800dd2a:	f7f2 fa5d 	bl	80001e8 <__aeabi_dsub>
 800dd2e:	4b29      	ldr	r3, [pc, #164]	; (800ddd4 <__kernel_cos+0x17c>)
 800dd30:	429e      	cmp	r6, r3
 800dd32:	4680      	mov	r8, r0
 800dd34:	4689      	mov	r9, r1
 800dd36:	dc11      	bgt.n	800dd5c <__kernel_cos+0x104>
 800dd38:	4602      	mov	r2, r0
 800dd3a:	460b      	mov	r3, r1
 800dd3c:	4650      	mov	r0, sl
 800dd3e:	4659      	mov	r1, fp
 800dd40:	f7f2 fa52 	bl	80001e8 <__aeabi_dsub>
 800dd44:	460b      	mov	r3, r1
 800dd46:	4924      	ldr	r1, [pc, #144]	; (800ddd8 <__kernel_cos+0x180>)
 800dd48:	4602      	mov	r2, r0
 800dd4a:	2000      	movs	r0, #0
 800dd4c:	f7f2 fa4c 	bl	80001e8 <__aeabi_dsub>
 800dd50:	ecbd 8b02 	vpop	{d8}
 800dd54:	ec41 0b10 	vmov	d0, r0, r1
 800dd58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd5c:	4b1f      	ldr	r3, [pc, #124]	; (800dddc <__kernel_cos+0x184>)
 800dd5e:	491e      	ldr	r1, [pc, #120]	; (800ddd8 <__kernel_cos+0x180>)
 800dd60:	429e      	cmp	r6, r3
 800dd62:	bfcc      	ite	gt
 800dd64:	4d1e      	ldrgt	r5, [pc, #120]	; (800dde0 <__kernel_cos+0x188>)
 800dd66:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800dd6a:	2400      	movs	r4, #0
 800dd6c:	4622      	mov	r2, r4
 800dd6e:	462b      	mov	r3, r5
 800dd70:	2000      	movs	r0, #0
 800dd72:	f7f2 fa39 	bl	80001e8 <__aeabi_dsub>
 800dd76:	4622      	mov	r2, r4
 800dd78:	4606      	mov	r6, r0
 800dd7a:	460f      	mov	r7, r1
 800dd7c:	462b      	mov	r3, r5
 800dd7e:	4650      	mov	r0, sl
 800dd80:	4659      	mov	r1, fp
 800dd82:	f7f2 fa31 	bl	80001e8 <__aeabi_dsub>
 800dd86:	4642      	mov	r2, r8
 800dd88:	464b      	mov	r3, r9
 800dd8a:	f7f2 fa2d 	bl	80001e8 <__aeabi_dsub>
 800dd8e:	4602      	mov	r2, r0
 800dd90:	460b      	mov	r3, r1
 800dd92:	4630      	mov	r0, r6
 800dd94:	4639      	mov	r1, r7
 800dd96:	e7d9      	b.n	800dd4c <__kernel_cos+0xf4>
 800dd98:	2000      	movs	r0, #0
 800dd9a:	490f      	ldr	r1, [pc, #60]	; (800ddd8 <__kernel_cos+0x180>)
 800dd9c:	e7d8      	b.n	800dd50 <__kernel_cos+0xf8>
 800dd9e:	bf00      	nop
 800dda0:	be8838d4 	.word	0xbe8838d4
 800dda4:	bda8fae9 	.word	0xbda8fae9
 800dda8:	bdb4b1c4 	.word	0xbdb4b1c4
 800ddac:	3e21ee9e 	.word	0x3e21ee9e
 800ddb0:	809c52ad 	.word	0x809c52ad
 800ddb4:	3e927e4f 	.word	0x3e927e4f
 800ddb8:	19cb1590 	.word	0x19cb1590
 800ddbc:	3efa01a0 	.word	0x3efa01a0
 800ddc0:	16c15177 	.word	0x16c15177
 800ddc4:	3f56c16c 	.word	0x3f56c16c
 800ddc8:	5555554c 	.word	0x5555554c
 800ddcc:	3fa55555 	.word	0x3fa55555
 800ddd0:	3fe00000 	.word	0x3fe00000
 800ddd4:	3fd33332 	.word	0x3fd33332
 800ddd8:	3ff00000 	.word	0x3ff00000
 800dddc:	3fe90000 	.word	0x3fe90000
 800dde0:	3fd20000 	.word	0x3fd20000
 800dde4:	00000000 	.word	0x00000000

0800dde8 <__kernel_rem_pio2>:
 800dde8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddec:	ed2d 8b02 	vpush	{d8}
 800ddf0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800ddf4:	1ed4      	subs	r4, r2, #3
 800ddf6:	9308      	str	r3, [sp, #32]
 800ddf8:	9101      	str	r1, [sp, #4]
 800ddfa:	4bc5      	ldr	r3, [pc, #788]	; (800e110 <__kernel_rem_pio2+0x328>)
 800ddfc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800ddfe:	9009      	str	r0, [sp, #36]	; 0x24
 800de00:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800de04:	9304      	str	r3, [sp, #16]
 800de06:	9b08      	ldr	r3, [sp, #32]
 800de08:	3b01      	subs	r3, #1
 800de0a:	9307      	str	r3, [sp, #28]
 800de0c:	2318      	movs	r3, #24
 800de0e:	fb94 f4f3 	sdiv	r4, r4, r3
 800de12:	f06f 0317 	mvn.w	r3, #23
 800de16:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800de1a:	fb04 3303 	mla	r3, r4, r3, r3
 800de1e:	eb03 0a02 	add.w	sl, r3, r2
 800de22:	9b04      	ldr	r3, [sp, #16]
 800de24:	9a07      	ldr	r2, [sp, #28]
 800de26:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800e100 <__kernel_rem_pio2+0x318>
 800de2a:	eb03 0802 	add.w	r8, r3, r2
 800de2e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800de30:	1aa7      	subs	r7, r4, r2
 800de32:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800de36:	ae22      	add	r6, sp, #136	; 0x88
 800de38:	2500      	movs	r5, #0
 800de3a:	4545      	cmp	r5, r8
 800de3c:	dd13      	ble.n	800de66 <__kernel_rem_pio2+0x7e>
 800de3e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800e100 <__kernel_rem_pio2+0x318>
 800de42:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800de46:	2600      	movs	r6, #0
 800de48:	9b04      	ldr	r3, [sp, #16]
 800de4a:	429e      	cmp	r6, r3
 800de4c:	dc32      	bgt.n	800deb4 <__kernel_rem_pio2+0xcc>
 800de4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de50:	9302      	str	r3, [sp, #8]
 800de52:	9b08      	ldr	r3, [sp, #32]
 800de54:	199d      	adds	r5, r3, r6
 800de56:	ab22      	add	r3, sp, #136	; 0x88
 800de58:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800de5c:	9306      	str	r3, [sp, #24]
 800de5e:	ec59 8b18 	vmov	r8, r9, d8
 800de62:	2700      	movs	r7, #0
 800de64:	e01f      	b.n	800dea6 <__kernel_rem_pio2+0xbe>
 800de66:	42ef      	cmn	r7, r5
 800de68:	d407      	bmi.n	800de7a <__kernel_rem_pio2+0x92>
 800de6a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800de6e:	f7f2 fb09 	bl	8000484 <__aeabi_i2d>
 800de72:	e8e6 0102 	strd	r0, r1, [r6], #8
 800de76:	3501      	adds	r5, #1
 800de78:	e7df      	b.n	800de3a <__kernel_rem_pio2+0x52>
 800de7a:	ec51 0b18 	vmov	r0, r1, d8
 800de7e:	e7f8      	b.n	800de72 <__kernel_rem_pio2+0x8a>
 800de80:	9906      	ldr	r1, [sp, #24]
 800de82:	9d02      	ldr	r5, [sp, #8]
 800de84:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800de88:	9106      	str	r1, [sp, #24]
 800de8a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800de8e:	9502      	str	r5, [sp, #8]
 800de90:	f7f2 fb62 	bl	8000558 <__aeabi_dmul>
 800de94:	4602      	mov	r2, r0
 800de96:	460b      	mov	r3, r1
 800de98:	4640      	mov	r0, r8
 800de9a:	4649      	mov	r1, r9
 800de9c:	f7f2 f9a6 	bl	80001ec <__adddf3>
 800dea0:	3701      	adds	r7, #1
 800dea2:	4680      	mov	r8, r0
 800dea4:	4689      	mov	r9, r1
 800dea6:	9b07      	ldr	r3, [sp, #28]
 800dea8:	429f      	cmp	r7, r3
 800deaa:	dde9      	ble.n	800de80 <__kernel_rem_pio2+0x98>
 800deac:	e8eb 8902 	strd	r8, r9, [fp], #8
 800deb0:	3601      	adds	r6, #1
 800deb2:	e7c9      	b.n	800de48 <__kernel_rem_pio2+0x60>
 800deb4:	9b04      	ldr	r3, [sp, #16]
 800deb6:	aa0e      	add	r2, sp, #56	; 0x38
 800deb8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800debc:	930c      	str	r3, [sp, #48]	; 0x30
 800debe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800dec0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800dec4:	9c04      	ldr	r4, [sp, #16]
 800dec6:	930b      	str	r3, [sp, #44]	; 0x2c
 800dec8:	ab9a      	add	r3, sp, #616	; 0x268
 800deca:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800dece:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ded2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ded6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800deda:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800dede:	ab9a      	add	r3, sp, #616	; 0x268
 800dee0:	445b      	add	r3, fp
 800dee2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800dee6:	2500      	movs	r5, #0
 800dee8:	1b63      	subs	r3, r4, r5
 800deea:	2b00      	cmp	r3, #0
 800deec:	dc78      	bgt.n	800dfe0 <__kernel_rem_pio2+0x1f8>
 800deee:	4650      	mov	r0, sl
 800def0:	ec49 8b10 	vmov	d0, r8, r9
 800def4:	f000 fc98 	bl	800e828 <scalbn>
 800def8:	ec57 6b10 	vmov	r6, r7, d0
 800defc:	2200      	movs	r2, #0
 800defe:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800df02:	ee10 0a10 	vmov	r0, s0
 800df06:	4639      	mov	r1, r7
 800df08:	f7f2 fb26 	bl	8000558 <__aeabi_dmul>
 800df0c:	ec41 0b10 	vmov	d0, r0, r1
 800df10:	f000 fb76 	bl	800e600 <floor>
 800df14:	2200      	movs	r2, #0
 800df16:	ec51 0b10 	vmov	r0, r1, d0
 800df1a:	4b7e      	ldr	r3, [pc, #504]	; (800e114 <__kernel_rem_pio2+0x32c>)
 800df1c:	f7f2 fb1c 	bl	8000558 <__aeabi_dmul>
 800df20:	4602      	mov	r2, r0
 800df22:	460b      	mov	r3, r1
 800df24:	4630      	mov	r0, r6
 800df26:	4639      	mov	r1, r7
 800df28:	f7f2 f95e 	bl	80001e8 <__aeabi_dsub>
 800df2c:	460f      	mov	r7, r1
 800df2e:	4606      	mov	r6, r0
 800df30:	f7f2 fdc2 	bl	8000ab8 <__aeabi_d2iz>
 800df34:	9006      	str	r0, [sp, #24]
 800df36:	f7f2 faa5 	bl	8000484 <__aeabi_i2d>
 800df3a:	4602      	mov	r2, r0
 800df3c:	460b      	mov	r3, r1
 800df3e:	4630      	mov	r0, r6
 800df40:	4639      	mov	r1, r7
 800df42:	f7f2 f951 	bl	80001e8 <__aeabi_dsub>
 800df46:	f1ba 0f00 	cmp.w	sl, #0
 800df4a:	4606      	mov	r6, r0
 800df4c:	460f      	mov	r7, r1
 800df4e:	dd6c      	ble.n	800e02a <__kernel_rem_pio2+0x242>
 800df50:	1e62      	subs	r2, r4, #1
 800df52:	ab0e      	add	r3, sp, #56	; 0x38
 800df54:	f1ca 0118 	rsb	r1, sl, #24
 800df58:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800df5c:	9d06      	ldr	r5, [sp, #24]
 800df5e:	fa40 f301 	asr.w	r3, r0, r1
 800df62:	441d      	add	r5, r3
 800df64:	408b      	lsls	r3, r1
 800df66:	1ac0      	subs	r0, r0, r3
 800df68:	ab0e      	add	r3, sp, #56	; 0x38
 800df6a:	9506      	str	r5, [sp, #24]
 800df6c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800df70:	f1ca 0317 	rsb	r3, sl, #23
 800df74:	fa40 f303 	asr.w	r3, r0, r3
 800df78:	9302      	str	r3, [sp, #8]
 800df7a:	9b02      	ldr	r3, [sp, #8]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	dd62      	ble.n	800e046 <__kernel_rem_pio2+0x25e>
 800df80:	9b06      	ldr	r3, [sp, #24]
 800df82:	2200      	movs	r2, #0
 800df84:	3301      	adds	r3, #1
 800df86:	9306      	str	r3, [sp, #24]
 800df88:	4615      	mov	r5, r2
 800df8a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800df8e:	4294      	cmp	r4, r2
 800df90:	f300 8095 	bgt.w	800e0be <__kernel_rem_pio2+0x2d6>
 800df94:	f1ba 0f00 	cmp.w	sl, #0
 800df98:	dd07      	ble.n	800dfaa <__kernel_rem_pio2+0x1c2>
 800df9a:	f1ba 0f01 	cmp.w	sl, #1
 800df9e:	f000 80a2 	beq.w	800e0e6 <__kernel_rem_pio2+0x2fe>
 800dfa2:	f1ba 0f02 	cmp.w	sl, #2
 800dfa6:	f000 80c1 	beq.w	800e12c <__kernel_rem_pio2+0x344>
 800dfaa:	9b02      	ldr	r3, [sp, #8]
 800dfac:	2b02      	cmp	r3, #2
 800dfae:	d14a      	bne.n	800e046 <__kernel_rem_pio2+0x25e>
 800dfb0:	4632      	mov	r2, r6
 800dfb2:	463b      	mov	r3, r7
 800dfb4:	2000      	movs	r0, #0
 800dfb6:	4958      	ldr	r1, [pc, #352]	; (800e118 <__kernel_rem_pio2+0x330>)
 800dfb8:	f7f2 f916 	bl	80001e8 <__aeabi_dsub>
 800dfbc:	4606      	mov	r6, r0
 800dfbe:	460f      	mov	r7, r1
 800dfc0:	2d00      	cmp	r5, #0
 800dfc2:	d040      	beq.n	800e046 <__kernel_rem_pio2+0x25e>
 800dfc4:	4650      	mov	r0, sl
 800dfc6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800e108 <__kernel_rem_pio2+0x320>
 800dfca:	f000 fc2d 	bl	800e828 <scalbn>
 800dfce:	4630      	mov	r0, r6
 800dfd0:	4639      	mov	r1, r7
 800dfd2:	ec53 2b10 	vmov	r2, r3, d0
 800dfd6:	f7f2 f907 	bl	80001e8 <__aeabi_dsub>
 800dfda:	4606      	mov	r6, r0
 800dfdc:	460f      	mov	r7, r1
 800dfde:	e032      	b.n	800e046 <__kernel_rem_pio2+0x25e>
 800dfe0:	2200      	movs	r2, #0
 800dfe2:	4b4e      	ldr	r3, [pc, #312]	; (800e11c <__kernel_rem_pio2+0x334>)
 800dfe4:	4640      	mov	r0, r8
 800dfe6:	4649      	mov	r1, r9
 800dfe8:	f7f2 fab6 	bl	8000558 <__aeabi_dmul>
 800dfec:	f7f2 fd64 	bl	8000ab8 <__aeabi_d2iz>
 800dff0:	f7f2 fa48 	bl	8000484 <__aeabi_i2d>
 800dff4:	2200      	movs	r2, #0
 800dff6:	4b4a      	ldr	r3, [pc, #296]	; (800e120 <__kernel_rem_pio2+0x338>)
 800dff8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dffc:	f7f2 faac 	bl	8000558 <__aeabi_dmul>
 800e000:	4602      	mov	r2, r0
 800e002:	460b      	mov	r3, r1
 800e004:	4640      	mov	r0, r8
 800e006:	4649      	mov	r1, r9
 800e008:	f7f2 f8ee 	bl	80001e8 <__aeabi_dsub>
 800e00c:	f7f2 fd54 	bl	8000ab8 <__aeabi_d2iz>
 800e010:	ab0e      	add	r3, sp, #56	; 0x38
 800e012:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800e016:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800e01a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e01e:	f7f2 f8e5 	bl	80001ec <__adddf3>
 800e022:	3501      	adds	r5, #1
 800e024:	4680      	mov	r8, r0
 800e026:	4689      	mov	r9, r1
 800e028:	e75e      	b.n	800dee8 <__kernel_rem_pio2+0x100>
 800e02a:	d105      	bne.n	800e038 <__kernel_rem_pio2+0x250>
 800e02c:	1e63      	subs	r3, r4, #1
 800e02e:	aa0e      	add	r2, sp, #56	; 0x38
 800e030:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e034:	15c3      	asrs	r3, r0, #23
 800e036:	e79f      	b.n	800df78 <__kernel_rem_pio2+0x190>
 800e038:	2200      	movs	r2, #0
 800e03a:	4b3a      	ldr	r3, [pc, #232]	; (800e124 <__kernel_rem_pio2+0x33c>)
 800e03c:	f7f2 fd12 	bl	8000a64 <__aeabi_dcmpge>
 800e040:	2800      	cmp	r0, #0
 800e042:	d139      	bne.n	800e0b8 <__kernel_rem_pio2+0x2d0>
 800e044:	9002      	str	r0, [sp, #8]
 800e046:	2200      	movs	r2, #0
 800e048:	2300      	movs	r3, #0
 800e04a:	4630      	mov	r0, r6
 800e04c:	4639      	mov	r1, r7
 800e04e:	f7f2 fceb 	bl	8000a28 <__aeabi_dcmpeq>
 800e052:	2800      	cmp	r0, #0
 800e054:	f000 80c7 	beq.w	800e1e6 <__kernel_rem_pio2+0x3fe>
 800e058:	1e65      	subs	r5, r4, #1
 800e05a:	462b      	mov	r3, r5
 800e05c:	2200      	movs	r2, #0
 800e05e:	9904      	ldr	r1, [sp, #16]
 800e060:	428b      	cmp	r3, r1
 800e062:	da6a      	bge.n	800e13a <__kernel_rem_pio2+0x352>
 800e064:	2a00      	cmp	r2, #0
 800e066:	f000 8088 	beq.w	800e17a <__kernel_rem_pio2+0x392>
 800e06a:	ab0e      	add	r3, sp, #56	; 0x38
 800e06c:	f1aa 0a18 	sub.w	sl, sl, #24
 800e070:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800e074:	2b00      	cmp	r3, #0
 800e076:	f000 80b4 	beq.w	800e1e2 <__kernel_rem_pio2+0x3fa>
 800e07a:	4650      	mov	r0, sl
 800e07c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800e108 <__kernel_rem_pio2+0x320>
 800e080:	f000 fbd2 	bl	800e828 <scalbn>
 800e084:	00ec      	lsls	r4, r5, #3
 800e086:	ab72      	add	r3, sp, #456	; 0x1c8
 800e088:	191e      	adds	r6, r3, r4
 800e08a:	ec59 8b10 	vmov	r8, r9, d0
 800e08e:	f106 0a08 	add.w	sl, r6, #8
 800e092:	462f      	mov	r7, r5
 800e094:	2f00      	cmp	r7, #0
 800e096:	f280 80df 	bge.w	800e258 <__kernel_rem_pio2+0x470>
 800e09a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800e100 <__kernel_rem_pio2+0x318>
 800e09e:	f04f 0a00 	mov.w	sl, #0
 800e0a2:	eba5 030a 	sub.w	r3, r5, sl
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	f2c0 810a 	blt.w	800e2c0 <__kernel_rem_pio2+0x4d8>
 800e0ac:	f8df b078 	ldr.w	fp, [pc, #120]	; 800e128 <__kernel_rem_pio2+0x340>
 800e0b0:	ec59 8b18 	vmov	r8, r9, d8
 800e0b4:	2700      	movs	r7, #0
 800e0b6:	e0f5      	b.n	800e2a4 <__kernel_rem_pio2+0x4bc>
 800e0b8:	2302      	movs	r3, #2
 800e0ba:	9302      	str	r3, [sp, #8]
 800e0bc:	e760      	b.n	800df80 <__kernel_rem_pio2+0x198>
 800e0be:	ab0e      	add	r3, sp, #56	; 0x38
 800e0c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0c4:	b94d      	cbnz	r5, 800e0da <__kernel_rem_pio2+0x2f2>
 800e0c6:	b12b      	cbz	r3, 800e0d4 <__kernel_rem_pio2+0x2ec>
 800e0c8:	a80e      	add	r0, sp, #56	; 0x38
 800e0ca:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800e0ce:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800e0d2:	2301      	movs	r3, #1
 800e0d4:	3201      	adds	r2, #1
 800e0d6:	461d      	mov	r5, r3
 800e0d8:	e759      	b.n	800df8e <__kernel_rem_pio2+0x1a6>
 800e0da:	a80e      	add	r0, sp, #56	; 0x38
 800e0dc:	1acb      	subs	r3, r1, r3
 800e0de:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800e0e2:	462b      	mov	r3, r5
 800e0e4:	e7f6      	b.n	800e0d4 <__kernel_rem_pio2+0x2ec>
 800e0e6:	1e62      	subs	r2, r4, #1
 800e0e8:	ab0e      	add	r3, sp, #56	; 0x38
 800e0ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0ee:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e0f2:	a90e      	add	r1, sp, #56	; 0x38
 800e0f4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e0f8:	e757      	b.n	800dfaa <__kernel_rem_pio2+0x1c2>
 800e0fa:	bf00      	nop
 800e0fc:	f3af 8000 	nop.w
	...
 800e10c:	3ff00000 	.word	0x3ff00000
 800e110:	08013dd8 	.word	0x08013dd8
 800e114:	40200000 	.word	0x40200000
 800e118:	3ff00000 	.word	0x3ff00000
 800e11c:	3e700000 	.word	0x3e700000
 800e120:	41700000 	.word	0x41700000
 800e124:	3fe00000 	.word	0x3fe00000
 800e128:	08013d98 	.word	0x08013d98
 800e12c:	1e62      	subs	r2, r4, #1
 800e12e:	ab0e      	add	r3, sp, #56	; 0x38
 800e130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e134:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e138:	e7db      	b.n	800e0f2 <__kernel_rem_pio2+0x30a>
 800e13a:	a90e      	add	r1, sp, #56	; 0x38
 800e13c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e140:	3b01      	subs	r3, #1
 800e142:	430a      	orrs	r2, r1
 800e144:	e78b      	b.n	800e05e <__kernel_rem_pio2+0x276>
 800e146:	3301      	adds	r3, #1
 800e148:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800e14c:	2900      	cmp	r1, #0
 800e14e:	d0fa      	beq.n	800e146 <__kernel_rem_pio2+0x35e>
 800e150:	9a08      	ldr	r2, [sp, #32]
 800e152:	4422      	add	r2, r4
 800e154:	00d2      	lsls	r2, r2, #3
 800e156:	a922      	add	r1, sp, #136	; 0x88
 800e158:	18e3      	adds	r3, r4, r3
 800e15a:	9206      	str	r2, [sp, #24]
 800e15c:	440a      	add	r2, r1
 800e15e:	9302      	str	r3, [sp, #8]
 800e160:	f10b 0108 	add.w	r1, fp, #8
 800e164:	f102 0308 	add.w	r3, r2, #8
 800e168:	1c66      	adds	r6, r4, #1
 800e16a:	910a      	str	r1, [sp, #40]	; 0x28
 800e16c:	2500      	movs	r5, #0
 800e16e:	930d      	str	r3, [sp, #52]	; 0x34
 800e170:	9b02      	ldr	r3, [sp, #8]
 800e172:	42b3      	cmp	r3, r6
 800e174:	da04      	bge.n	800e180 <__kernel_rem_pio2+0x398>
 800e176:	461c      	mov	r4, r3
 800e178:	e6a6      	b.n	800dec8 <__kernel_rem_pio2+0xe0>
 800e17a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e17c:	2301      	movs	r3, #1
 800e17e:	e7e3      	b.n	800e148 <__kernel_rem_pio2+0x360>
 800e180:	9b06      	ldr	r3, [sp, #24]
 800e182:	18ef      	adds	r7, r5, r3
 800e184:	ab22      	add	r3, sp, #136	; 0x88
 800e186:	441f      	add	r7, r3
 800e188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e18a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e18e:	f7f2 f979 	bl	8000484 <__aeabi_i2d>
 800e192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e194:	461c      	mov	r4, r3
 800e196:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e198:	e9c7 0100 	strd	r0, r1, [r7]
 800e19c:	eb03 0b05 	add.w	fp, r3, r5
 800e1a0:	2700      	movs	r7, #0
 800e1a2:	f04f 0800 	mov.w	r8, #0
 800e1a6:	f04f 0900 	mov.w	r9, #0
 800e1aa:	9b07      	ldr	r3, [sp, #28]
 800e1ac:	429f      	cmp	r7, r3
 800e1ae:	dd08      	ble.n	800e1c2 <__kernel_rem_pio2+0x3da>
 800e1b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e1b2:	aa72      	add	r2, sp, #456	; 0x1c8
 800e1b4:	18eb      	adds	r3, r5, r3
 800e1b6:	4413      	add	r3, r2
 800e1b8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800e1bc:	3601      	adds	r6, #1
 800e1be:	3508      	adds	r5, #8
 800e1c0:	e7d6      	b.n	800e170 <__kernel_rem_pio2+0x388>
 800e1c2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800e1c6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800e1ca:	f7f2 f9c5 	bl	8000558 <__aeabi_dmul>
 800e1ce:	4602      	mov	r2, r0
 800e1d0:	460b      	mov	r3, r1
 800e1d2:	4640      	mov	r0, r8
 800e1d4:	4649      	mov	r1, r9
 800e1d6:	f7f2 f809 	bl	80001ec <__adddf3>
 800e1da:	3701      	adds	r7, #1
 800e1dc:	4680      	mov	r8, r0
 800e1de:	4689      	mov	r9, r1
 800e1e0:	e7e3      	b.n	800e1aa <__kernel_rem_pio2+0x3c2>
 800e1e2:	3d01      	subs	r5, #1
 800e1e4:	e741      	b.n	800e06a <__kernel_rem_pio2+0x282>
 800e1e6:	f1ca 0000 	rsb	r0, sl, #0
 800e1ea:	ec47 6b10 	vmov	d0, r6, r7
 800e1ee:	f000 fb1b 	bl	800e828 <scalbn>
 800e1f2:	ec57 6b10 	vmov	r6, r7, d0
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	4b99      	ldr	r3, [pc, #612]	; (800e460 <__kernel_rem_pio2+0x678>)
 800e1fa:	ee10 0a10 	vmov	r0, s0
 800e1fe:	4639      	mov	r1, r7
 800e200:	f7f2 fc30 	bl	8000a64 <__aeabi_dcmpge>
 800e204:	b1f8      	cbz	r0, 800e246 <__kernel_rem_pio2+0x45e>
 800e206:	2200      	movs	r2, #0
 800e208:	4b96      	ldr	r3, [pc, #600]	; (800e464 <__kernel_rem_pio2+0x67c>)
 800e20a:	4630      	mov	r0, r6
 800e20c:	4639      	mov	r1, r7
 800e20e:	f7f2 f9a3 	bl	8000558 <__aeabi_dmul>
 800e212:	f7f2 fc51 	bl	8000ab8 <__aeabi_d2iz>
 800e216:	4680      	mov	r8, r0
 800e218:	f7f2 f934 	bl	8000484 <__aeabi_i2d>
 800e21c:	2200      	movs	r2, #0
 800e21e:	4b90      	ldr	r3, [pc, #576]	; (800e460 <__kernel_rem_pio2+0x678>)
 800e220:	f7f2 f99a 	bl	8000558 <__aeabi_dmul>
 800e224:	460b      	mov	r3, r1
 800e226:	4602      	mov	r2, r0
 800e228:	4639      	mov	r1, r7
 800e22a:	4630      	mov	r0, r6
 800e22c:	f7f1 ffdc 	bl	80001e8 <__aeabi_dsub>
 800e230:	f7f2 fc42 	bl	8000ab8 <__aeabi_d2iz>
 800e234:	1c65      	adds	r5, r4, #1
 800e236:	ab0e      	add	r3, sp, #56	; 0x38
 800e238:	f10a 0a18 	add.w	sl, sl, #24
 800e23c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e240:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800e244:	e719      	b.n	800e07a <__kernel_rem_pio2+0x292>
 800e246:	4630      	mov	r0, r6
 800e248:	4639      	mov	r1, r7
 800e24a:	f7f2 fc35 	bl	8000ab8 <__aeabi_d2iz>
 800e24e:	ab0e      	add	r3, sp, #56	; 0x38
 800e250:	4625      	mov	r5, r4
 800e252:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e256:	e710      	b.n	800e07a <__kernel_rem_pio2+0x292>
 800e258:	ab0e      	add	r3, sp, #56	; 0x38
 800e25a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800e25e:	f7f2 f911 	bl	8000484 <__aeabi_i2d>
 800e262:	4642      	mov	r2, r8
 800e264:	464b      	mov	r3, r9
 800e266:	f7f2 f977 	bl	8000558 <__aeabi_dmul>
 800e26a:	2200      	movs	r2, #0
 800e26c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800e270:	4b7c      	ldr	r3, [pc, #496]	; (800e464 <__kernel_rem_pio2+0x67c>)
 800e272:	4640      	mov	r0, r8
 800e274:	4649      	mov	r1, r9
 800e276:	f7f2 f96f 	bl	8000558 <__aeabi_dmul>
 800e27a:	3f01      	subs	r7, #1
 800e27c:	4680      	mov	r8, r0
 800e27e:	4689      	mov	r9, r1
 800e280:	e708      	b.n	800e094 <__kernel_rem_pio2+0x2ac>
 800e282:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800e286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e28a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800e28e:	f7f2 f963 	bl	8000558 <__aeabi_dmul>
 800e292:	4602      	mov	r2, r0
 800e294:	460b      	mov	r3, r1
 800e296:	4640      	mov	r0, r8
 800e298:	4649      	mov	r1, r9
 800e29a:	f7f1 ffa7 	bl	80001ec <__adddf3>
 800e29e:	3701      	adds	r7, #1
 800e2a0:	4680      	mov	r8, r0
 800e2a2:	4689      	mov	r9, r1
 800e2a4:	9b04      	ldr	r3, [sp, #16]
 800e2a6:	429f      	cmp	r7, r3
 800e2a8:	dc01      	bgt.n	800e2ae <__kernel_rem_pio2+0x4c6>
 800e2aa:	45ba      	cmp	sl, r7
 800e2ac:	dae9      	bge.n	800e282 <__kernel_rem_pio2+0x49a>
 800e2ae:	ab4a      	add	r3, sp, #296	; 0x128
 800e2b0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e2b4:	e9c3 8900 	strd	r8, r9, [r3]
 800e2b8:	f10a 0a01 	add.w	sl, sl, #1
 800e2bc:	3e08      	subs	r6, #8
 800e2be:	e6f0      	b.n	800e0a2 <__kernel_rem_pio2+0x2ba>
 800e2c0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800e2c2:	2b03      	cmp	r3, #3
 800e2c4:	d85b      	bhi.n	800e37e <__kernel_rem_pio2+0x596>
 800e2c6:	e8df f003 	tbb	[pc, r3]
 800e2ca:	264a      	.short	0x264a
 800e2cc:	0226      	.short	0x0226
 800e2ce:	ab9a      	add	r3, sp, #616	; 0x268
 800e2d0:	441c      	add	r4, r3
 800e2d2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800e2d6:	46a2      	mov	sl, r4
 800e2d8:	46ab      	mov	fp, r5
 800e2da:	f1bb 0f00 	cmp.w	fp, #0
 800e2de:	dc6c      	bgt.n	800e3ba <__kernel_rem_pio2+0x5d2>
 800e2e0:	46a2      	mov	sl, r4
 800e2e2:	46ab      	mov	fp, r5
 800e2e4:	f1bb 0f01 	cmp.w	fp, #1
 800e2e8:	f300 8086 	bgt.w	800e3f8 <__kernel_rem_pio2+0x610>
 800e2ec:	2000      	movs	r0, #0
 800e2ee:	2100      	movs	r1, #0
 800e2f0:	2d01      	cmp	r5, #1
 800e2f2:	f300 80a0 	bgt.w	800e436 <__kernel_rem_pio2+0x64e>
 800e2f6:	9b02      	ldr	r3, [sp, #8]
 800e2f8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800e2fc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800e300:	2b00      	cmp	r3, #0
 800e302:	f040 809e 	bne.w	800e442 <__kernel_rem_pio2+0x65a>
 800e306:	9b01      	ldr	r3, [sp, #4]
 800e308:	e9c3 7800 	strd	r7, r8, [r3]
 800e30c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800e310:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800e314:	e033      	b.n	800e37e <__kernel_rem_pio2+0x596>
 800e316:	3408      	adds	r4, #8
 800e318:	ab4a      	add	r3, sp, #296	; 0x128
 800e31a:	441c      	add	r4, r3
 800e31c:	462e      	mov	r6, r5
 800e31e:	2000      	movs	r0, #0
 800e320:	2100      	movs	r1, #0
 800e322:	2e00      	cmp	r6, #0
 800e324:	da3a      	bge.n	800e39c <__kernel_rem_pio2+0x5b4>
 800e326:	9b02      	ldr	r3, [sp, #8]
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d03d      	beq.n	800e3a8 <__kernel_rem_pio2+0x5c0>
 800e32c:	4602      	mov	r2, r0
 800e32e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e332:	9c01      	ldr	r4, [sp, #4]
 800e334:	e9c4 2300 	strd	r2, r3, [r4]
 800e338:	4602      	mov	r2, r0
 800e33a:	460b      	mov	r3, r1
 800e33c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800e340:	f7f1 ff52 	bl	80001e8 <__aeabi_dsub>
 800e344:	ae4c      	add	r6, sp, #304	; 0x130
 800e346:	2401      	movs	r4, #1
 800e348:	42a5      	cmp	r5, r4
 800e34a:	da30      	bge.n	800e3ae <__kernel_rem_pio2+0x5c6>
 800e34c:	9b02      	ldr	r3, [sp, #8]
 800e34e:	b113      	cbz	r3, 800e356 <__kernel_rem_pio2+0x56e>
 800e350:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e354:	4619      	mov	r1, r3
 800e356:	9b01      	ldr	r3, [sp, #4]
 800e358:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800e35c:	e00f      	b.n	800e37e <__kernel_rem_pio2+0x596>
 800e35e:	ab9a      	add	r3, sp, #616	; 0x268
 800e360:	441c      	add	r4, r3
 800e362:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800e366:	2000      	movs	r0, #0
 800e368:	2100      	movs	r1, #0
 800e36a:	2d00      	cmp	r5, #0
 800e36c:	da10      	bge.n	800e390 <__kernel_rem_pio2+0x5a8>
 800e36e:	9b02      	ldr	r3, [sp, #8]
 800e370:	b113      	cbz	r3, 800e378 <__kernel_rem_pio2+0x590>
 800e372:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e376:	4619      	mov	r1, r3
 800e378:	9b01      	ldr	r3, [sp, #4]
 800e37a:	e9c3 0100 	strd	r0, r1, [r3]
 800e37e:	9b06      	ldr	r3, [sp, #24]
 800e380:	f003 0007 	and.w	r0, r3, #7
 800e384:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800e388:	ecbd 8b02 	vpop	{d8}
 800e38c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e390:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e394:	f7f1 ff2a 	bl	80001ec <__adddf3>
 800e398:	3d01      	subs	r5, #1
 800e39a:	e7e6      	b.n	800e36a <__kernel_rem_pio2+0x582>
 800e39c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e3a0:	f7f1 ff24 	bl	80001ec <__adddf3>
 800e3a4:	3e01      	subs	r6, #1
 800e3a6:	e7bc      	b.n	800e322 <__kernel_rem_pio2+0x53a>
 800e3a8:	4602      	mov	r2, r0
 800e3aa:	460b      	mov	r3, r1
 800e3ac:	e7c1      	b.n	800e332 <__kernel_rem_pio2+0x54a>
 800e3ae:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800e3b2:	f7f1 ff1b 	bl	80001ec <__adddf3>
 800e3b6:	3401      	adds	r4, #1
 800e3b8:	e7c6      	b.n	800e348 <__kernel_rem_pio2+0x560>
 800e3ba:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800e3be:	ed3a 7b02 	vldmdb	sl!, {d7}
 800e3c2:	4640      	mov	r0, r8
 800e3c4:	ec53 2b17 	vmov	r2, r3, d7
 800e3c8:	4649      	mov	r1, r9
 800e3ca:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e3ce:	f7f1 ff0d 	bl	80001ec <__adddf3>
 800e3d2:	4602      	mov	r2, r0
 800e3d4:	460b      	mov	r3, r1
 800e3d6:	4606      	mov	r6, r0
 800e3d8:	460f      	mov	r7, r1
 800e3da:	4640      	mov	r0, r8
 800e3dc:	4649      	mov	r1, r9
 800e3de:	f7f1 ff03 	bl	80001e8 <__aeabi_dsub>
 800e3e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e3e6:	f7f1 ff01 	bl	80001ec <__adddf3>
 800e3ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e3ee:	e9ca 0100 	strd	r0, r1, [sl]
 800e3f2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800e3f6:	e770      	b.n	800e2da <__kernel_rem_pio2+0x4f2>
 800e3f8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800e3fc:	ed3a 7b02 	vldmdb	sl!, {d7}
 800e400:	4630      	mov	r0, r6
 800e402:	ec53 2b17 	vmov	r2, r3, d7
 800e406:	4639      	mov	r1, r7
 800e408:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e40c:	f7f1 feee 	bl	80001ec <__adddf3>
 800e410:	4602      	mov	r2, r0
 800e412:	460b      	mov	r3, r1
 800e414:	4680      	mov	r8, r0
 800e416:	4689      	mov	r9, r1
 800e418:	4630      	mov	r0, r6
 800e41a:	4639      	mov	r1, r7
 800e41c:	f7f1 fee4 	bl	80001e8 <__aeabi_dsub>
 800e420:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e424:	f7f1 fee2 	bl	80001ec <__adddf3>
 800e428:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e42c:	e9ca 0100 	strd	r0, r1, [sl]
 800e430:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800e434:	e756      	b.n	800e2e4 <__kernel_rem_pio2+0x4fc>
 800e436:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e43a:	f7f1 fed7 	bl	80001ec <__adddf3>
 800e43e:	3d01      	subs	r5, #1
 800e440:	e756      	b.n	800e2f0 <__kernel_rem_pio2+0x508>
 800e442:	9b01      	ldr	r3, [sp, #4]
 800e444:	9a01      	ldr	r2, [sp, #4]
 800e446:	601f      	str	r7, [r3, #0]
 800e448:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800e44c:	605c      	str	r4, [r3, #4]
 800e44e:	609d      	str	r5, [r3, #8]
 800e450:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e454:	60d3      	str	r3, [r2, #12]
 800e456:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e45a:	6110      	str	r0, [r2, #16]
 800e45c:	6153      	str	r3, [r2, #20]
 800e45e:	e78e      	b.n	800e37e <__kernel_rem_pio2+0x596>
 800e460:	41700000 	.word	0x41700000
 800e464:	3e700000 	.word	0x3e700000

0800e468 <__kernel_sin>:
 800e468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e46c:	ec55 4b10 	vmov	r4, r5, d0
 800e470:	b085      	sub	sp, #20
 800e472:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e476:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800e47a:	ed8d 1b00 	vstr	d1, [sp]
 800e47e:	9002      	str	r0, [sp, #8]
 800e480:	da06      	bge.n	800e490 <__kernel_sin+0x28>
 800e482:	ee10 0a10 	vmov	r0, s0
 800e486:	4629      	mov	r1, r5
 800e488:	f7f2 fb16 	bl	8000ab8 <__aeabi_d2iz>
 800e48c:	2800      	cmp	r0, #0
 800e48e:	d051      	beq.n	800e534 <__kernel_sin+0xcc>
 800e490:	4622      	mov	r2, r4
 800e492:	462b      	mov	r3, r5
 800e494:	4620      	mov	r0, r4
 800e496:	4629      	mov	r1, r5
 800e498:	f7f2 f85e 	bl	8000558 <__aeabi_dmul>
 800e49c:	4682      	mov	sl, r0
 800e49e:	468b      	mov	fp, r1
 800e4a0:	4602      	mov	r2, r0
 800e4a2:	460b      	mov	r3, r1
 800e4a4:	4620      	mov	r0, r4
 800e4a6:	4629      	mov	r1, r5
 800e4a8:	f7f2 f856 	bl	8000558 <__aeabi_dmul>
 800e4ac:	a341      	add	r3, pc, #260	; (adr r3, 800e5b4 <__kernel_sin+0x14c>)
 800e4ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4b2:	4680      	mov	r8, r0
 800e4b4:	4689      	mov	r9, r1
 800e4b6:	4650      	mov	r0, sl
 800e4b8:	4659      	mov	r1, fp
 800e4ba:	f7f2 f84d 	bl	8000558 <__aeabi_dmul>
 800e4be:	a33f      	add	r3, pc, #252	; (adr r3, 800e5bc <__kernel_sin+0x154>)
 800e4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4c4:	f7f1 fe90 	bl	80001e8 <__aeabi_dsub>
 800e4c8:	4652      	mov	r2, sl
 800e4ca:	465b      	mov	r3, fp
 800e4cc:	f7f2 f844 	bl	8000558 <__aeabi_dmul>
 800e4d0:	a33c      	add	r3, pc, #240	; (adr r3, 800e5c4 <__kernel_sin+0x15c>)
 800e4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4d6:	f7f1 fe89 	bl	80001ec <__adddf3>
 800e4da:	4652      	mov	r2, sl
 800e4dc:	465b      	mov	r3, fp
 800e4de:	f7f2 f83b 	bl	8000558 <__aeabi_dmul>
 800e4e2:	a33a      	add	r3, pc, #232	; (adr r3, 800e5cc <__kernel_sin+0x164>)
 800e4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4e8:	f7f1 fe7e 	bl	80001e8 <__aeabi_dsub>
 800e4ec:	4652      	mov	r2, sl
 800e4ee:	465b      	mov	r3, fp
 800e4f0:	f7f2 f832 	bl	8000558 <__aeabi_dmul>
 800e4f4:	a337      	add	r3, pc, #220	; (adr r3, 800e5d4 <__kernel_sin+0x16c>)
 800e4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4fa:	f7f1 fe77 	bl	80001ec <__adddf3>
 800e4fe:	9b02      	ldr	r3, [sp, #8]
 800e500:	4606      	mov	r6, r0
 800e502:	460f      	mov	r7, r1
 800e504:	b9db      	cbnz	r3, 800e53e <__kernel_sin+0xd6>
 800e506:	4602      	mov	r2, r0
 800e508:	460b      	mov	r3, r1
 800e50a:	4650      	mov	r0, sl
 800e50c:	4659      	mov	r1, fp
 800e50e:	f7f2 f823 	bl	8000558 <__aeabi_dmul>
 800e512:	a325      	add	r3, pc, #148	; (adr r3, 800e5a8 <__kernel_sin+0x140>)
 800e514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e518:	f7f1 fe66 	bl	80001e8 <__aeabi_dsub>
 800e51c:	4642      	mov	r2, r8
 800e51e:	464b      	mov	r3, r9
 800e520:	f7f2 f81a 	bl	8000558 <__aeabi_dmul>
 800e524:	4602      	mov	r2, r0
 800e526:	460b      	mov	r3, r1
 800e528:	4620      	mov	r0, r4
 800e52a:	4629      	mov	r1, r5
 800e52c:	f7f1 fe5e 	bl	80001ec <__adddf3>
 800e530:	4604      	mov	r4, r0
 800e532:	460d      	mov	r5, r1
 800e534:	ec45 4b10 	vmov	d0, r4, r5
 800e538:	b005      	add	sp, #20
 800e53a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e53e:	2200      	movs	r2, #0
 800e540:	4b1b      	ldr	r3, [pc, #108]	; (800e5b0 <__kernel_sin+0x148>)
 800e542:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e546:	f7f2 f807 	bl	8000558 <__aeabi_dmul>
 800e54a:	4632      	mov	r2, r6
 800e54c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e550:	463b      	mov	r3, r7
 800e552:	4640      	mov	r0, r8
 800e554:	4649      	mov	r1, r9
 800e556:	f7f1 ffff 	bl	8000558 <__aeabi_dmul>
 800e55a:	4602      	mov	r2, r0
 800e55c:	460b      	mov	r3, r1
 800e55e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e562:	f7f1 fe41 	bl	80001e8 <__aeabi_dsub>
 800e566:	4652      	mov	r2, sl
 800e568:	465b      	mov	r3, fp
 800e56a:	f7f1 fff5 	bl	8000558 <__aeabi_dmul>
 800e56e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e572:	f7f1 fe39 	bl	80001e8 <__aeabi_dsub>
 800e576:	a30c      	add	r3, pc, #48	; (adr r3, 800e5a8 <__kernel_sin+0x140>)
 800e578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e57c:	4606      	mov	r6, r0
 800e57e:	460f      	mov	r7, r1
 800e580:	4640      	mov	r0, r8
 800e582:	4649      	mov	r1, r9
 800e584:	f7f1 ffe8 	bl	8000558 <__aeabi_dmul>
 800e588:	4602      	mov	r2, r0
 800e58a:	460b      	mov	r3, r1
 800e58c:	4630      	mov	r0, r6
 800e58e:	4639      	mov	r1, r7
 800e590:	f7f1 fe2c 	bl	80001ec <__adddf3>
 800e594:	4602      	mov	r2, r0
 800e596:	460b      	mov	r3, r1
 800e598:	4620      	mov	r0, r4
 800e59a:	4629      	mov	r1, r5
 800e59c:	f7f1 fe24 	bl	80001e8 <__aeabi_dsub>
 800e5a0:	e7c6      	b.n	800e530 <__kernel_sin+0xc8>
 800e5a2:	bf00      	nop
 800e5a4:	f3af 8000 	nop.w
 800e5a8:	55555549 	.word	0x55555549
 800e5ac:	3fc55555 	.word	0x3fc55555
 800e5b0:	3fe00000 	.word	0x3fe00000
 800e5b4:	5acfd57c 	.word	0x5acfd57c
 800e5b8:	3de5d93a 	.word	0x3de5d93a
 800e5bc:	8a2b9ceb 	.word	0x8a2b9ceb
 800e5c0:	3e5ae5e6 	.word	0x3e5ae5e6
 800e5c4:	57b1fe7d 	.word	0x57b1fe7d
 800e5c8:	3ec71de3 	.word	0x3ec71de3
 800e5cc:	19c161d5 	.word	0x19c161d5
 800e5d0:	3f2a01a0 	.word	0x3f2a01a0
 800e5d4:	1110f8a6 	.word	0x1110f8a6
 800e5d8:	3f811111 	.word	0x3f811111

0800e5dc <fabs>:
 800e5dc:	ec51 0b10 	vmov	r0, r1, d0
 800e5e0:	ee10 2a10 	vmov	r2, s0
 800e5e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e5e8:	ec43 2b10 	vmov	d0, r2, r3
 800e5ec:	4770      	bx	lr

0800e5ee <finite>:
 800e5ee:	ee10 3a90 	vmov	r3, s1
 800e5f2:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800e5f6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e5fa:	0fc0      	lsrs	r0, r0, #31
 800e5fc:	4770      	bx	lr
	...

0800e600 <floor>:
 800e600:	ec51 0b10 	vmov	r0, r1, d0
 800e604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e608:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800e60c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800e610:	2e13      	cmp	r6, #19
 800e612:	460c      	mov	r4, r1
 800e614:	ee10 5a10 	vmov	r5, s0
 800e618:	4680      	mov	r8, r0
 800e61a:	dc34      	bgt.n	800e686 <floor+0x86>
 800e61c:	2e00      	cmp	r6, #0
 800e61e:	da16      	bge.n	800e64e <floor+0x4e>
 800e620:	a335      	add	r3, pc, #212	; (adr r3, 800e6f8 <floor+0xf8>)
 800e622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e626:	f7f1 fde1 	bl	80001ec <__adddf3>
 800e62a:	2200      	movs	r2, #0
 800e62c:	2300      	movs	r3, #0
 800e62e:	f7f2 fa23 	bl	8000a78 <__aeabi_dcmpgt>
 800e632:	b148      	cbz	r0, 800e648 <floor+0x48>
 800e634:	2c00      	cmp	r4, #0
 800e636:	da59      	bge.n	800e6ec <floor+0xec>
 800e638:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e63c:	4a30      	ldr	r2, [pc, #192]	; (800e700 <floor+0x100>)
 800e63e:	432b      	orrs	r3, r5
 800e640:	2500      	movs	r5, #0
 800e642:	42ab      	cmp	r3, r5
 800e644:	bf18      	it	ne
 800e646:	4614      	movne	r4, r2
 800e648:	4621      	mov	r1, r4
 800e64a:	4628      	mov	r0, r5
 800e64c:	e025      	b.n	800e69a <floor+0x9a>
 800e64e:	4f2d      	ldr	r7, [pc, #180]	; (800e704 <floor+0x104>)
 800e650:	4137      	asrs	r7, r6
 800e652:	ea01 0307 	and.w	r3, r1, r7
 800e656:	4303      	orrs	r3, r0
 800e658:	d01f      	beq.n	800e69a <floor+0x9a>
 800e65a:	a327      	add	r3, pc, #156	; (adr r3, 800e6f8 <floor+0xf8>)
 800e65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e660:	f7f1 fdc4 	bl	80001ec <__adddf3>
 800e664:	2200      	movs	r2, #0
 800e666:	2300      	movs	r3, #0
 800e668:	f7f2 fa06 	bl	8000a78 <__aeabi_dcmpgt>
 800e66c:	2800      	cmp	r0, #0
 800e66e:	d0eb      	beq.n	800e648 <floor+0x48>
 800e670:	2c00      	cmp	r4, #0
 800e672:	bfbe      	ittt	lt
 800e674:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800e678:	fa43 f606 	asrlt.w	r6, r3, r6
 800e67c:	19a4      	addlt	r4, r4, r6
 800e67e:	ea24 0407 	bic.w	r4, r4, r7
 800e682:	2500      	movs	r5, #0
 800e684:	e7e0      	b.n	800e648 <floor+0x48>
 800e686:	2e33      	cmp	r6, #51	; 0x33
 800e688:	dd0b      	ble.n	800e6a2 <floor+0xa2>
 800e68a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e68e:	d104      	bne.n	800e69a <floor+0x9a>
 800e690:	ee10 2a10 	vmov	r2, s0
 800e694:	460b      	mov	r3, r1
 800e696:	f7f1 fda9 	bl	80001ec <__adddf3>
 800e69a:	ec41 0b10 	vmov	d0, r0, r1
 800e69e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6a2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800e6a6:	f04f 33ff 	mov.w	r3, #4294967295
 800e6aa:	fa23 f707 	lsr.w	r7, r3, r7
 800e6ae:	4207      	tst	r7, r0
 800e6b0:	d0f3      	beq.n	800e69a <floor+0x9a>
 800e6b2:	a311      	add	r3, pc, #68	; (adr r3, 800e6f8 <floor+0xf8>)
 800e6b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b8:	f7f1 fd98 	bl	80001ec <__adddf3>
 800e6bc:	2200      	movs	r2, #0
 800e6be:	2300      	movs	r3, #0
 800e6c0:	f7f2 f9da 	bl	8000a78 <__aeabi_dcmpgt>
 800e6c4:	2800      	cmp	r0, #0
 800e6c6:	d0bf      	beq.n	800e648 <floor+0x48>
 800e6c8:	2c00      	cmp	r4, #0
 800e6ca:	da02      	bge.n	800e6d2 <floor+0xd2>
 800e6cc:	2e14      	cmp	r6, #20
 800e6ce:	d103      	bne.n	800e6d8 <floor+0xd8>
 800e6d0:	3401      	adds	r4, #1
 800e6d2:	ea25 0507 	bic.w	r5, r5, r7
 800e6d6:	e7b7      	b.n	800e648 <floor+0x48>
 800e6d8:	2301      	movs	r3, #1
 800e6da:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e6de:	fa03 f606 	lsl.w	r6, r3, r6
 800e6e2:	4435      	add	r5, r6
 800e6e4:	4545      	cmp	r5, r8
 800e6e6:	bf38      	it	cc
 800e6e8:	18e4      	addcc	r4, r4, r3
 800e6ea:	e7f2      	b.n	800e6d2 <floor+0xd2>
 800e6ec:	2500      	movs	r5, #0
 800e6ee:	462c      	mov	r4, r5
 800e6f0:	e7aa      	b.n	800e648 <floor+0x48>
 800e6f2:	bf00      	nop
 800e6f4:	f3af 8000 	nop.w
 800e6f8:	8800759c 	.word	0x8800759c
 800e6fc:	7e37e43c 	.word	0x7e37e43c
 800e700:	bff00000 	.word	0xbff00000
 800e704:	000fffff 	.word	0x000fffff

0800e708 <matherr>:
 800e708:	2000      	movs	r0, #0
 800e70a:	4770      	bx	lr
 800e70c:	0000      	movs	r0, r0
	...

0800e710 <nan>:
 800e710:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e718 <nan+0x8>
 800e714:	4770      	bx	lr
 800e716:	bf00      	nop
 800e718:	00000000 	.word	0x00000000
 800e71c:	7ff80000 	.word	0x7ff80000

0800e720 <rint>:
 800e720:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e722:	ec51 0b10 	vmov	r0, r1, d0
 800e726:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e72a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800e72e:	2e13      	cmp	r6, #19
 800e730:	460b      	mov	r3, r1
 800e732:	ee10 4a10 	vmov	r4, s0
 800e736:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800e73a:	dc56      	bgt.n	800e7ea <rint+0xca>
 800e73c:	2e00      	cmp	r6, #0
 800e73e:	da2b      	bge.n	800e798 <rint+0x78>
 800e740:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800e744:	4302      	orrs	r2, r0
 800e746:	d023      	beq.n	800e790 <rint+0x70>
 800e748:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800e74c:	4302      	orrs	r2, r0
 800e74e:	4254      	negs	r4, r2
 800e750:	4314      	orrs	r4, r2
 800e752:	0c4b      	lsrs	r3, r1, #17
 800e754:	0b24      	lsrs	r4, r4, #12
 800e756:	045b      	lsls	r3, r3, #17
 800e758:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800e75c:	ea44 0103 	orr.w	r1, r4, r3
 800e760:	460b      	mov	r3, r1
 800e762:	492f      	ldr	r1, [pc, #188]	; (800e820 <rint+0x100>)
 800e764:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800e768:	e9d1 6700 	ldrd	r6, r7, [r1]
 800e76c:	4602      	mov	r2, r0
 800e76e:	4639      	mov	r1, r7
 800e770:	4630      	mov	r0, r6
 800e772:	f7f1 fd3b 	bl	80001ec <__adddf3>
 800e776:	e9cd 0100 	strd	r0, r1, [sp]
 800e77a:	463b      	mov	r3, r7
 800e77c:	4632      	mov	r2, r6
 800e77e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e782:	f7f1 fd31 	bl	80001e8 <__aeabi_dsub>
 800e786:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e78a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800e78e:	4639      	mov	r1, r7
 800e790:	ec41 0b10 	vmov	d0, r0, r1
 800e794:	b003      	add	sp, #12
 800e796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e798:	4a22      	ldr	r2, [pc, #136]	; (800e824 <rint+0x104>)
 800e79a:	4132      	asrs	r2, r6
 800e79c:	ea01 0702 	and.w	r7, r1, r2
 800e7a0:	4307      	orrs	r7, r0
 800e7a2:	d0f5      	beq.n	800e790 <rint+0x70>
 800e7a4:	0852      	lsrs	r2, r2, #1
 800e7a6:	4011      	ands	r1, r2
 800e7a8:	430c      	orrs	r4, r1
 800e7aa:	d00b      	beq.n	800e7c4 <rint+0xa4>
 800e7ac:	ea23 0202 	bic.w	r2, r3, r2
 800e7b0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e7b4:	2e13      	cmp	r6, #19
 800e7b6:	fa43 f306 	asr.w	r3, r3, r6
 800e7ba:	bf0c      	ite	eq
 800e7bc:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800e7c0:	2400      	movne	r4, #0
 800e7c2:	4313      	orrs	r3, r2
 800e7c4:	4916      	ldr	r1, [pc, #88]	; (800e820 <rint+0x100>)
 800e7c6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800e7ca:	4622      	mov	r2, r4
 800e7cc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e7d0:	4620      	mov	r0, r4
 800e7d2:	4629      	mov	r1, r5
 800e7d4:	f7f1 fd0a 	bl	80001ec <__adddf3>
 800e7d8:	e9cd 0100 	strd	r0, r1, [sp]
 800e7dc:	4622      	mov	r2, r4
 800e7de:	462b      	mov	r3, r5
 800e7e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e7e4:	f7f1 fd00 	bl	80001e8 <__aeabi_dsub>
 800e7e8:	e7d2      	b.n	800e790 <rint+0x70>
 800e7ea:	2e33      	cmp	r6, #51	; 0x33
 800e7ec:	dd07      	ble.n	800e7fe <rint+0xde>
 800e7ee:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e7f2:	d1cd      	bne.n	800e790 <rint+0x70>
 800e7f4:	ee10 2a10 	vmov	r2, s0
 800e7f8:	f7f1 fcf8 	bl	80001ec <__adddf3>
 800e7fc:	e7c8      	b.n	800e790 <rint+0x70>
 800e7fe:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800e802:	f04f 32ff 	mov.w	r2, #4294967295
 800e806:	40f2      	lsrs	r2, r6
 800e808:	4210      	tst	r0, r2
 800e80a:	d0c1      	beq.n	800e790 <rint+0x70>
 800e80c:	0852      	lsrs	r2, r2, #1
 800e80e:	4210      	tst	r0, r2
 800e810:	bf1f      	itttt	ne
 800e812:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800e816:	ea20 0202 	bicne.w	r2, r0, r2
 800e81a:	4134      	asrne	r4, r6
 800e81c:	4314      	orrne	r4, r2
 800e81e:	e7d1      	b.n	800e7c4 <rint+0xa4>
 800e820:	08013de8 	.word	0x08013de8
 800e824:	000fffff 	.word	0x000fffff

0800e828 <scalbn>:
 800e828:	b570      	push	{r4, r5, r6, lr}
 800e82a:	ec55 4b10 	vmov	r4, r5, d0
 800e82e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e832:	4606      	mov	r6, r0
 800e834:	462b      	mov	r3, r5
 800e836:	b9aa      	cbnz	r2, 800e864 <scalbn+0x3c>
 800e838:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e83c:	4323      	orrs	r3, r4
 800e83e:	d03b      	beq.n	800e8b8 <scalbn+0x90>
 800e840:	4b31      	ldr	r3, [pc, #196]	; (800e908 <scalbn+0xe0>)
 800e842:	4629      	mov	r1, r5
 800e844:	2200      	movs	r2, #0
 800e846:	ee10 0a10 	vmov	r0, s0
 800e84a:	f7f1 fe85 	bl	8000558 <__aeabi_dmul>
 800e84e:	4b2f      	ldr	r3, [pc, #188]	; (800e90c <scalbn+0xe4>)
 800e850:	429e      	cmp	r6, r3
 800e852:	4604      	mov	r4, r0
 800e854:	460d      	mov	r5, r1
 800e856:	da12      	bge.n	800e87e <scalbn+0x56>
 800e858:	a327      	add	r3, pc, #156	; (adr r3, 800e8f8 <scalbn+0xd0>)
 800e85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e85e:	f7f1 fe7b 	bl	8000558 <__aeabi_dmul>
 800e862:	e009      	b.n	800e878 <scalbn+0x50>
 800e864:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e868:	428a      	cmp	r2, r1
 800e86a:	d10c      	bne.n	800e886 <scalbn+0x5e>
 800e86c:	ee10 2a10 	vmov	r2, s0
 800e870:	4620      	mov	r0, r4
 800e872:	4629      	mov	r1, r5
 800e874:	f7f1 fcba 	bl	80001ec <__adddf3>
 800e878:	4604      	mov	r4, r0
 800e87a:	460d      	mov	r5, r1
 800e87c:	e01c      	b.n	800e8b8 <scalbn+0x90>
 800e87e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e882:	460b      	mov	r3, r1
 800e884:	3a36      	subs	r2, #54	; 0x36
 800e886:	4432      	add	r2, r6
 800e888:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e88c:	428a      	cmp	r2, r1
 800e88e:	dd0b      	ble.n	800e8a8 <scalbn+0x80>
 800e890:	ec45 4b11 	vmov	d1, r4, r5
 800e894:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800e900 <scalbn+0xd8>
 800e898:	f000 f83c 	bl	800e914 <copysign>
 800e89c:	a318      	add	r3, pc, #96	; (adr r3, 800e900 <scalbn+0xd8>)
 800e89e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8a2:	ec51 0b10 	vmov	r0, r1, d0
 800e8a6:	e7da      	b.n	800e85e <scalbn+0x36>
 800e8a8:	2a00      	cmp	r2, #0
 800e8aa:	dd08      	ble.n	800e8be <scalbn+0x96>
 800e8ac:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e8b0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e8b4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e8b8:	ec45 4b10 	vmov	d0, r4, r5
 800e8bc:	bd70      	pop	{r4, r5, r6, pc}
 800e8be:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e8c2:	da0d      	bge.n	800e8e0 <scalbn+0xb8>
 800e8c4:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e8c8:	429e      	cmp	r6, r3
 800e8ca:	ec45 4b11 	vmov	d1, r4, r5
 800e8ce:	dce1      	bgt.n	800e894 <scalbn+0x6c>
 800e8d0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800e8f8 <scalbn+0xd0>
 800e8d4:	f000 f81e 	bl	800e914 <copysign>
 800e8d8:	a307      	add	r3, pc, #28	; (adr r3, 800e8f8 <scalbn+0xd0>)
 800e8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8de:	e7e0      	b.n	800e8a2 <scalbn+0x7a>
 800e8e0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e8e4:	3236      	adds	r2, #54	; 0x36
 800e8e6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e8ea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e8ee:	4620      	mov	r0, r4
 800e8f0:	4629      	mov	r1, r5
 800e8f2:	2200      	movs	r2, #0
 800e8f4:	4b06      	ldr	r3, [pc, #24]	; (800e910 <scalbn+0xe8>)
 800e8f6:	e7b2      	b.n	800e85e <scalbn+0x36>
 800e8f8:	c2f8f359 	.word	0xc2f8f359
 800e8fc:	01a56e1f 	.word	0x01a56e1f
 800e900:	8800759c 	.word	0x8800759c
 800e904:	7e37e43c 	.word	0x7e37e43c
 800e908:	43500000 	.word	0x43500000
 800e90c:	ffff3cb0 	.word	0xffff3cb0
 800e910:	3c900000 	.word	0x3c900000

0800e914 <copysign>:
 800e914:	ec51 0b10 	vmov	r0, r1, d0
 800e918:	ee11 0a90 	vmov	r0, s3
 800e91c:	ee10 2a10 	vmov	r2, s0
 800e920:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e924:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800e928:	ea41 0300 	orr.w	r3, r1, r0
 800e92c:	ec43 2b10 	vmov	d0, r2, r3
 800e930:	4770      	bx	lr
	...

0800e934 <_init>:
 800e934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e936:	bf00      	nop
 800e938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e93a:	bc08      	pop	{r3}
 800e93c:	469e      	mov	lr, r3
 800e93e:	4770      	bx	lr

0800e940 <_fini>:
 800e940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e942:	bf00      	nop
 800e944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e946:	bc08      	pop	{r3}
 800e948:	469e      	mov	lr, r3
 800e94a:	4770      	bx	lr
