<profile>

<section name = "Vivado HLS Report for 'Layer12_Maxpool_read'" level="0">
<item name = "Date">Sun Jul  1 02:49:24 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">Conv12</item>
<item name = "Solution">A_Otra</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.42, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2034, 2034, 2034, 2034, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop_Padding_Before">4, 4, 1, -, -, 4, no</column>
<column name="- Loop_Padding_Before">4, 4, 1, -, -, 4, no</column>
<column name="- Loop_Padding_Before">4, 4, 1, -, -, 4, no</column>
<column name="- Loop_Padding_Before">4, 4, 1, -, -, 4, no</column>
<column name="- Loop_Padding_Before">4, 4, 1, -, -, 4, no</column>
<column name="- Loop_Padding_Before">4, 4, 1, -, -, 4, no</column>
<column name="- Loop_Padding_Before">4, 4, 1, -, -, 4, no</column>
<column name="- Loop_Padding_Before">4, 4, 1, -, -, 4, no</column>
<column name="- Loop_Padding_Before">4, 4, 1, -, -, 4, no</column>
<column name="- Loop_Padding_Before">4, 4, 1, -, -, 4, no</column>
<column name="- L_Loop_Padding_Read">1921, 1921, 4, 2, 1, 960, yes</column>
<column name="- Loop 12">60, 60, 6, -, -, 10, no</column>
<column name=" + Loop_Padding_After">4, 4, 1, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 769</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 2900</column>
<column name="Register">-, -, 179, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 6</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_5_1_fu_1451_p2">+, 0, 0, 12, 3, 1</column>
<column name="col_5_2_fu_1463_p2">+, 0, 0, 12, 3, 1</column>
<column name="col_5_3_fu_1475_p2">+, 0, 0, 12, 3, 1</column>
<column name="col_5_4_fu_1487_p2">+, 0, 0, 12, 3, 1</column>
<column name="col_5_5_fu_1499_p2">+, 0, 0, 12, 3, 1</column>
<column name="col_5_6_fu_1511_p2">+, 0, 0, 12, 3, 1</column>
<column name="col_5_7_fu_1523_p2">+, 0, 0, 12, 3, 1</column>
<column name="col_5_8_fu_1535_p2">+, 0, 0, 12, 3, 1</column>
<column name="col_5_9_fu_1547_p2">+, 0, 0, 12, 3, 1</column>
<column name="col_5_fu_1439_p2">+, 0, 0, 12, 3, 1</column>
<column name="col_6_fu_1796_p2">+, 0, 0, 12, 3, 1</column>
<column name="col_7_fu_1593_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_2_fu_1565_p2">+, 0, 0, 13, 4, 1</column>
<column name="i_fu_1784_p2">+, 0, 0, 13, 4, 1</column>
<column name="indvar_flatten_next_fu_1559_p2">+, 0, 0, 17, 10, 1</column>
<column name="tmp_56_fu_1633_p2">+, 0, 0, 19, 12, 12</column>
<column name="tmp_57_fu_1654_p2">+, 0, 0, 19, 12, 12</column>
<column name="tmp_55_fu_1616_p2">-, 0, 0, 19, 12, 12</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_1581">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_595">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op353_read_state13">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op355_read_state13">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op357_read_state13">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op359_read_state13">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op361_read_state13">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op363_read_state13">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op365_read_state13">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op367_read_state13">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op369_read_state13">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op531_write_state15">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op637_write_state18">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op639_write_state18">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op641_write_state18">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op643_write_state18">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op645_write_state18">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op647_write_state18">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op649_write_state18">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op651_write_state18">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op653_write_state18">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op655_write_state18">and, 0, 0, 8, 1, 1</column>
<column name="exitcond1_fu_1571_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="exitcond7_1_fu_1445_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond7_2_fu_1457_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond7_3_fu_1469_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond7_4_fu_1481_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond7_5_fu_1493_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond7_6_fu_1505_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond7_7_fu_1517_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond7_8_fu_1529_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond7_9_fu_1541_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond7_fu_1433_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond8_fu_1778_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond_flatten_fu_1553_p2">icmp, 0, 0, 13, 10, 8</column>
<column name="exitcond_fu_1790_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="tmp_23_fu_1664_p2">icmp, 0, 0, 18, 18, 18</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state10">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state11">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state13_pp0_stage1_iter0">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state14_pp0_stage0_iter1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state15_pp0_stage1_iter1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state18">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state3">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state4">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state6">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state7">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state8">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state9">or, 0, 0, 8, 1, 1</column>
<column name="tmp_21_fu_1644_p2">or, 0, 0, 15, 8, 1</column>
<column name="col2_mid2_fu_1577_p3">select, 0, 0, 7, 1, 1</column>
<column name="tmp_V_9_fu_1670_p3">select, 0, 0, 18, 1, 18</column>
<column name="tmp_mid2_v_fu_1585_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">85, 17, 1, 17</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_col2_phi_fu_1350_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_i1_phi_fu_1339_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_1328_p4">9, 2, 10, 20</column>
<column name="ap_phi_reg_pp0_iter1_tmp_V_5_reg_1357">50, 11, 18, 198</column>
<column name="ap_phi_reg_pp0_iter1_tmp_V_7_reg_1384">50, 11, 18, 198</column>
<column name="col2_reg_1346">9, 2, 7, 14</column>
<column name="col5_reg_1422">9, 2, 3, 6</column>
<column name="col_10_reg_1280">9, 2, 3, 6</column>
<column name="col_11_reg_1291">9, 2, 3, 6</column>
<column name="col_1_reg_1225">9, 2, 3, 6</column>
<column name="col_2_reg_1236">9, 2, 3, 6</column>
<column name="col_3_reg_1247">9, 2, 3, 6</column>
<column name="col_4_reg_1258">9, 2, 3, 6</column>
<column name="col_8_reg_1302">9, 2, 3, 6</column>
<column name="col_9_reg_1313">9, 2, 3, 6</column>
<column name="col_reg_1214">9, 2, 3, 6</column>
<column name="col_s_reg_1269">9, 2, 3, 6</column>
<column name="dst_0_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_0_0_V_V_din">15, 3, 18, 54</column>
<column name="dst_0_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_0_1_V_V_din">15, 3, 18, 54</column>
<column name="dst_0_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_0_2_V_V_din">15, 3, 18, 54</column>
<column name="dst_0_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_0_3_V_V_din">15, 3, 18, 54</column>
<column name="dst_0_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_0_4_V_V_din">15, 3, 18, 54</column>
<column name="dst_0_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_0_5_V_V_din">15, 3, 18, 54</column>
<column name="dst_0_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_0_6_V_V_din">15, 3, 18, 54</column>
<column name="dst_0_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_0_7_V_V_din">15, 3, 18, 54</column>
<column name="dst_0_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_0_8_V_V_din">15, 3, 18, 54</column>
<column name="dst_0_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_0_9_V_V_din">15, 3, 18, 54</column>
<column name="dst_1_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_1_0_V_V_din">15, 3, 18, 54</column>
<column name="dst_1_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_1_1_V_V_din">15, 3, 18, 54</column>
<column name="dst_1_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_1_2_V_V_din">15, 3, 18, 54</column>
<column name="dst_1_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_1_3_V_V_din">15, 3, 18, 54</column>
<column name="dst_1_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_1_4_V_V_din">15, 3, 18, 54</column>
<column name="dst_1_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_1_5_V_V_din">15, 3, 18, 54</column>
<column name="dst_1_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_1_6_V_V_din">15, 3, 18, 54</column>
<column name="dst_1_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_1_7_V_V_din">15, 3, 18, 54</column>
<column name="dst_1_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_1_8_V_V_din">15, 3, 18, 54</column>
<column name="dst_1_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_1_9_V_V_din">15, 3, 18, 54</column>
<column name="dst_2_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_0_V_V_din">15, 3, 18, 54</column>
<column name="dst_2_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_1_V_V_din">15, 3, 18, 54</column>
<column name="dst_2_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_2_V_V_din">15, 3, 18, 54</column>
<column name="dst_2_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_3_V_V_din">15, 3, 18, 54</column>
<column name="dst_2_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_4_V_V_din">15, 3, 18, 54</column>
<column name="dst_2_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_5_V_V_din">15, 3, 18, 54</column>
<column name="dst_2_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_6_V_V_din">15, 3, 18, 54</column>
<column name="dst_2_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_7_V_V_din">15, 3, 18, 54</column>
<column name="dst_2_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_8_V_V_din">15, 3, 18, 54</column>
<column name="dst_2_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_2_9_V_V_din">15, 3, 18, 54</column>
<column name="dst_3_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_0_V_V_din">15, 3, 18, 54</column>
<column name="dst_3_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_1_V_V_din">15, 3, 18, 54</column>
<column name="dst_3_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_2_V_V_din">15, 3, 18, 54</column>
<column name="dst_3_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_3_V_V_din">15, 3, 18, 54</column>
<column name="dst_3_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_4_V_V_din">15, 3, 18, 54</column>
<column name="dst_3_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_5_V_V_din">15, 3, 18, 54</column>
<column name="dst_3_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_6_V_V_din">15, 3, 18, 54</column>
<column name="dst_3_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_7_V_V_din">15, 3, 18, 54</column>
<column name="dst_3_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_8_V_V_din">15, 3, 18, 54</column>
<column name="dst_3_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_3_9_V_V_din">15, 3, 18, 54</column>
<column name="dst_4_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_0_V_V_din">15, 3, 18, 54</column>
<column name="dst_4_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_1_V_V_din">15, 3, 18, 54</column>
<column name="dst_4_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_2_V_V_din">15, 3, 18, 54</column>
<column name="dst_4_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_3_V_V_din">15, 3, 18, 54</column>
<column name="dst_4_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_4_V_V_din">15, 3, 18, 54</column>
<column name="dst_4_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_5_V_V_din">15, 3, 18, 54</column>
<column name="dst_4_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_6_V_V_din">15, 3, 18, 54</column>
<column name="dst_4_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_7_V_V_din">15, 3, 18, 54</column>
<column name="dst_4_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_8_V_V_din">15, 3, 18, 54</column>
<column name="dst_4_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_4_9_V_V_din">15, 3, 18, 54</column>
<column name="dst_5_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_5_0_V_V_din">15, 3, 18, 54</column>
<column name="dst_5_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_5_1_V_V_din">15, 3, 18, 54</column>
<column name="dst_5_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_5_2_V_V_din">15, 3, 18, 54</column>
<column name="dst_5_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_5_3_V_V_din">15, 3, 18, 54</column>
<column name="dst_5_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_5_4_V_V_din">15, 3, 18, 54</column>
<column name="dst_5_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_5_5_V_V_din">15, 3, 18, 54</column>
<column name="dst_5_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_5_6_V_V_din">15, 3, 18, 54</column>
<column name="dst_5_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_5_7_V_V_din">15, 3, 18, 54</column>
<column name="dst_5_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_5_8_V_V_din">15, 3, 18, 54</column>
<column name="dst_5_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_5_9_V_V_din">15, 3, 18, 54</column>
<column name="dst_6_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_6_0_V_V_din">15, 3, 18, 54</column>
<column name="dst_6_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_6_1_V_V_din">15, 3, 18, 54</column>
<column name="dst_6_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_6_2_V_V_din">15, 3, 18, 54</column>
<column name="dst_6_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_6_3_V_V_din">15, 3, 18, 54</column>
<column name="dst_6_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_6_4_V_V_din">15, 3, 18, 54</column>
<column name="dst_6_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_6_5_V_V_din">15, 3, 18, 54</column>
<column name="dst_6_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_6_6_V_V_din">15, 3, 18, 54</column>
<column name="dst_6_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_6_7_V_V_din">15, 3, 18, 54</column>
<column name="dst_6_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_6_8_V_V_din">15, 3, 18, 54</column>
<column name="dst_6_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_6_9_V_V_din">15, 3, 18, 54</column>
<column name="dst_7_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_7_0_V_V_din">15, 3, 18, 54</column>
<column name="dst_7_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_7_1_V_V_din">15, 3, 18, 54</column>
<column name="dst_7_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_7_2_V_V_din">15, 3, 18, 54</column>
<column name="dst_7_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_7_3_V_V_din">15, 3, 18, 54</column>
<column name="dst_7_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_7_4_V_V_din">15, 3, 18, 54</column>
<column name="dst_7_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_7_5_V_V_din">15, 3, 18, 54</column>
<column name="dst_7_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_7_6_V_V_din">15, 3, 18, 54</column>
<column name="dst_7_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_7_7_V_V_din">15, 3, 18, 54</column>
<column name="dst_7_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_7_8_V_V_din">15, 3, 18, 54</column>
<column name="dst_7_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_7_9_V_V_din">15, 3, 18, 54</column>
<column name="dst_8_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_8_0_V_V_din">15, 3, 18, 54</column>
<column name="dst_8_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_8_1_V_V_din">15, 3, 18, 54</column>
<column name="dst_8_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_8_2_V_V_din">15, 3, 18, 54</column>
<column name="dst_8_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_8_3_V_V_din">15, 3, 18, 54</column>
<column name="dst_8_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_8_4_V_V_din">15, 3, 18, 54</column>
<column name="dst_8_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_8_5_V_V_din">15, 3, 18, 54</column>
<column name="dst_8_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_8_6_V_V_din">15, 3, 18, 54</column>
<column name="dst_8_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_8_7_V_V_din">15, 3, 18, 54</column>
<column name="dst_8_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_8_8_V_V_din">15, 3, 18, 54</column>
<column name="dst_8_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_8_9_V_V_din">15, 3, 18, 54</column>
<column name="dst_9_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_9_0_V_V_din">15, 3, 18, 54</column>
<column name="dst_9_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_9_1_V_V_din">15, 3, 18, 54</column>
<column name="dst_9_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_9_2_V_V_din">15, 3, 18, 54</column>
<column name="dst_9_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_9_3_V_V_din">15, 3, 18, 54</column>
<column name="dst_9_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_9_4_V_V_din">15, 3, 18, 54</column>
<column name="dst_9_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_9_5_V_V_din">15, 3, 18, 54</column>
<column name="dst_9_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_9_6_V_V_din">15, 3, 18, 54</column>
<column name="dst_9_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_9_7_V_V_din">15, 3, 18, 54</column>
<column name="dst_9_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_9_8_V_V_din">15, 3, 18, 54</column>
<column name="dst_9_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_9_9_V_V_din">15, 3, 18, 54</column>
<column name="i1_reg_1335">9, 2, 4, 8</column>
<column name="i4_reg_1410">9, 2, 4, 8</column>
<column name="indvar_flatten_reg_1324">9, 2, 10, 20</column>
<column name="saveValueLayer1_V_Addr_A_orig">15, 3, 32, 96</column>
<column name="saveValueLayer1_V_Din_A">15, 3, 32, 96</column>
<column name="saveValueLayer1_V_WEN_A">9, 2, 4, 8</column>
<column name="src_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="src_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="src_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="src_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="src_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="src_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="src_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="src_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="src_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="src_9_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_V_5_reg_1357">18, 0, 18, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_V_7_reg_1384">18, 0, 18, 0</column>
<column name="ap_reg_pp0_iter1_tmp_mid2_v_reg_1898">4, 0, 4, 0</column>
<column name="col2_mid2_reg_1892">7, 0, 7, 0</column>
<column name="col2_reg_1346">7, 0, 7, 0</column>
<column name="col5_reg_1422">3, 0, 3, 0</column>
<column name="col_10_reg_1280">3, 0, 3, 0</column>
<column name="col_11_reg_1291">3, 0, 3, 0</column>
<column name="col_1_reg_1225">3, 0, 3, 0</column>
<column name="col_2_reg_1236">3, 0, 3, 0</column>
<column name="col_3_reg_1247">3, 0, 3, 0</column>
<column name="col_4_reg_1258">3, 0, 3, 0</column>
<column name="col_7_reg_1955">7, 0, 7, 0</column>
<column name="col_8_reg_1302">3, 0, 3, 0</column>
<column name="col_9_reg_1313">3, 0, 3, 0</column>
<column name="col_reg_1214">3, 0, 3, 0</column>
<column name="col_s_reg_1269">3, 0, 3, 0</column>
<column name="exitcond_flatten_reg_1883">1, 0, 1, 0</column>
<column name="i1_reg_1335">4, 0, 4, 0</column>
<column name="i4_reg_1410">4, 0, 4, 0</column>
<column name="i_reg_2018">4, 0, 4, 0</column>
<column name="indvar_flatten_next_reg_1887">10, 0, 10, 0</column>
<column name="indvar_flatten_reg_1324">10, 0, 10, 0</column>
<column name="tmp_57_reg_2010">11, 0, 12, 1</column>
<column name="tmp_V_5_reg_1357">18, 0, 18, 0</column>
<column name="tmp_mid2_v_reg_1898">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Layer12_Maxpool_read, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Layer12_Maxpool_read, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Layer12_Maxpool_read, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Layer12_Maxpool_read, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Layer12_Maxpool_read, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Layer12_Maxpool_read, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Layer12_Maxpool_read, return value</column>
<column name="src_0_V_V_dout">in, 18, ap_fifo, src_0_V_V, pointer</column>
<column name="src_0_V_V_empty_n">in, 1, ap_fifo, src_0_V_V, pointer</column>
<column name="src_0_V_V_read">out, 1, ap_fifo, src_0_V_V, pointer</column>
<column name="src_1_V_V_dout">in, 18, ap_fifo, src_1_V_V, pointer</column>
<column name="src_1_V_V_empty_n">in, 1, ap_fifo, src_1_V_V, pointer</column>
<column name="src_1_V_V_read">out, 1, ap_fifo, src_1_V_V, pointer</column>
<column name="src_2_V_V_dout">in, 18, ap_fifo, src_2_V_V, pointer</column>
<column name="src_2_V_V_empty_n">in, 1, ap_fifo, src_2_V_V, pointer</column>
<column name="src_2_V_V_read">out, 1, ap_fifo, src_2_V_V, pointer</column>
<column name="src_3_V_V_dout">in, 18, ap_fifo, src_3_V_V, pointer</column>
<column name="src_3_V_V_empty_n">in, 1, ap_fifo, src_3_V_V, pointer</column>
<column name="src_3_V_V_read">out, 1, ap_fifo, src_3_V_V, pointer</column>
<column name="src_4_V_V_dout">in, 18, ap_fifo, src_4_V_V, pointer</column>
<column name="src_4_V_V_empty_n">in, 1, ap_fifo, src_4_V_V, pointer</column>
<column name="src_4_V_V_read">out, 1, ap_fifo, src_4_V_V, pointer</column>
<column name="src_5_V_V_dout">in, 18, ap_fifo, src_5_V_V, pointer</column>
<column name="src_5_V_V_empty_n">in, 1, ap_fifo, src_5_V_V, pointer</column>
<column name="src_5_V_V_read">out, 1, ap_fifo, src_5_V_V, pointer</column>
<column name="src_6_V_V_dout">in, 18, ap_fifo, src_6_V_V, pointer</column>
<column name="src_6_V_V_empty_n">in, 1, ap_fifo, src_6_V_V, pointer</column>
<column name="src_6_V_V_read">out, 1, ap_fifo, src_6_V_V, pointer</column>
<column name="src_7_V_V_dout">in, 18, ap_fifo, src_7_V_V, pointer</column>
<column name="src_7_V_V_empty_n">in, 1, ap_fifo, src_7_V_V, pointer</column>
<column name="src_7_V_V_read">out, 1, ap_fifo, src_7_V_V, pointer</column>
<column name="src_8_V_V_dout">in, 18, ap_fifo, src_8_V_V, pointer</column>
<column name="src_8_V_V_empty_n">in, 1, ap_fifo, src_8_V_V, pointer</column>
<column name="src_8_V_V_read">out, 1, ap_fifo, src_8_V_V, pointer</column>
<column name="src_9_V_V_dout">in, 18, ap_fifo, src_9_V_V, pointer</column>
<column name="src_9_V_V_empty_n">in, 1, ap_fifo, src_9_V_V, pointer</column>
<column name="src_9_V_V_read">out, 1, ap_fifo, src_9_V_V, pointer</column>
<column name="dst_0_0_V_V_din">out, 18, ap_fifo, dst_0_0_V_V, pointer</column>
<column name="dst_0_0_V_V_full_n">in, 1, ap_fifo, dst_0_0_V_V, pointer</column>
<column name="dst_0_0_V_V_write">out, 1, ap_fifo, dst_0_0_V_V, pointer</column>
<column name="dst_0_1_V_V_din">out, 18, ap_fifo, dst_0_1_V_V, pointer</column>
<column name="dst_0_1_V_V_full_n">in, 1, ap_fifo, dst_0_1_V_V, pointer</column>
<column name="dst_0_1_V_V_write">out, 1, ap_fifo, dst_0_1_V_V, pointer</column>
<column name="dst_0_2_V_V_din">out, 18, ap_fifo, dst_0_2_V_V, pointer</column>
<column name="dst_0_2_V_V_full_n">in, 1, ap_fifo, dst_0_2_V_V, pointer</column>
<column name="dst_0_2_V_V_write">out, 1, ap_fifo, dst_0_2_V_V, pointer</column>
<column name="dst_0_3_V_V_din">out, 18, ap_fifo, dst_0_3_V_V, pointer</column>
<column name="dst_0_3_V_V_full_n">in, 1, ap_fifo, dst_0_3_V_V, pointer</column>
<column name="dst_0_3_V_V_write">out, 1, ap_fifo, dst_0_3_V_V, pointer</column>
<column name="dst_0_4_V_V_din">out, 18, ap_fifo, dst_0_4_V_V, pointer</column>
<column name="dst_0_4_V_V_full_n">in, 1, ap_fifo, dst_0_4_V_V, pointer</column>
<column name="dst_0_4_V_V_write">out, 1, ap_fifo, dst_0_4_V_V, pointer</column>
<column name="dst_0_5_V_V_din">out, 18, ap_fifo, dst_0_5_V_V, pointer</column>
<column name="dst_0_5_V_V_full_n">in, 1, ap_fifo, dst_0_5_V_V, pointer</column>
<column name="dst_0_5_V_V_write">out, 1, ap_fifo, dst_0_5_V_V, pointer</column>
<column name="dst_0_6_V_V_din">out, 18, ap_fifo, dst_0_6_V_V, pointer</column>
<column name="dst_0_6_V_V_full_n">in, 1, ap_fifo, dst_0_6_V_V, pointer</column>
<column name="dst_0_6_V_V_write">out, 1, ap_fifo, dst_0_6_V_V, pointer</column>
<column name="dst_0_7_V_V_din">out, 18, ap_fifo, dst_0_7_V_V, pointer</column>
<column name="dst_0_7_V_V_full_n">in, 1, ap_fifo, dst_0_7_V_V, pointer</column>
<column name="dst_0_7_V_V_write">out, 1, ap_fifo, dst_0_7_V_V, pointer</column>
<column name="dst_0_8_V_V_din">out, 18, ap_fifo, dst_0_8_V_V, pointer</column>
<column name="dst_0_8_V_V_full_n">in, 1, ap_fifo, dst_0_8_V_V, pointer</column>
<column name="dst_0_8_V_V_write">out, 1, ap_fifo, dst_0_8_V_V, pointer</column>
<column name="dst_0_9_V_V_din">out, 18, ap_fifo, dst_0_9_V_V, pointer</column>
<column name="dst_0_9_V_V_full_n">in, 1, ap_fifo, dst_0_9_V_V, pointer</column>
<column name="dst_0_9_V_V_write">out, 1, ap_fifo, dst_0_9_V_V, pointer</column>
<column name="dst_1_0_V_V_din">out, 18, ap_fifo, dst_1_0_V_V, pointer</column>
<column name="dst_1_0_V_V_full_n">in, 1, ap_fifo, dst_1_0_V_V, pointer</column>
<column name="dst_1_0_V_V_write">out, 1, ap_fifo, dst_1_0_V_V, pointer</column>
<column name="dst_1_1_V_V_din">out, 18, ap_fifo, dst_1_1_V_V, pointer</column>
<column name="dst_1_1_V_V_full_n">in, 1, ap_fifo, dst_1_1_V_V, pointer</column>
<column name="dst_1_1_V_V_write">out, 1, ap_fifo, dst_1_1_V_V, pointer</column>
<column name="dst_1_2_V_V_din">out, 18, ap_fifo, dst_1_2_V_V, pointer</column>
<column name="dst_1_2_V_V_full_n">in, 1, ap_fifo, dst_1_2_V_V, pointer</column>
<column name="dst_1_2_V_V_write">out, 1, ap_fifo, dst_1_2_V_V, pointer</column>
<column name="dst_1_3_V_V_din">out, 18, ap_fifo, dst_1_3_V_V, pointer</column>
<column name="dst_1_3_V_V_full_n">in, 1, ap_fifo, dst_1_3_V_V, pointer</column>
<column name="dst_1_3_V_V_write">out, 1, ap_fifo, dst_1_3_V_V, pointer</column>
<column name="dst_1_4_V_V_din">out, 18, ap_fifo, dst_1_4_V_V, pointer</column>
<column name="dst_1_4_V_V_full_n">in, 1, ap_fifo, dst_1_4_V_V, pointer</column>
<column name="dst_1_4_V_V_write">out, 1, ap_fifo, dst_1_4_V_V, pointer</column>
<column name="dst_1_5_V_V_din">out, 18, ap_fifo, dst_1_5_V_V, pointer</column>
<column name="dst_1_5_V_V_full_n">in, 1, ap_fifo, dst_1_5_V_V, pointer</column>
<column name="dst_1_5_V_V_write">out, 1, ap_fifo, dst_1_5_V_V, pointer</column>
<column name="dst_1_6_V_V_din">out, 18, ap_fifo, dst_1_6_V_V, pointer</column>
<column name="dst_1_6_V_V_full_n">in, 1, ap_fifo, dst_1_6_V_V, pointer</column>
<column name="dst_1_6_V_V_write">out, 1, ap_fifo, dst_1_6_V_V, pointer</column>
<column name="dst_1_7_V_V_din">out, 18, ap_fifo, dst_1_7_V_V, pointer</column>
<column name="dst_1_7_V_V_full_n">in, 1, ap_fifo, dst_1_7_V_V, pointer</column>
<column name="dst_1_7_V_V_write">out, 1, ap_fifo, dst_1_7_V_V, pointer</column>
<column name="dst_1_8_V_V_din">out, 18, ap_fifo, dst_1_8_V_V, pointer</column>
<column name="dst_1_8_V_V_full_n">in, 1, ap_fifo, dst_1_8_V_V, pointer</column>
<column name="dst_1_8_V_V_write">out, 1, ap_fifo, dst_1_8_V_V, pointer</column>
<column name="dst_1_9_V_V_din">out, 18, ap_fifo, dst_1_9_V_V, pointer</column>
<column name="dst_1_9_V_V_full_n">in, 1, ap_fifo, dst_1_9_V_V, pointer</column>
<column name="dst_1_9_V_V_write">out, 1, ap_fifo, dst_1_9_V_V, pointer</column>
<column name="dst_2_0_V_V_din">out, 18, ap_fifo, dst_2_0_V_V, pointer</column>
<column name="dst_2_0_V_V_full_n">in, 1, ap_fifo, dst_2_0_V_V, pointer</column>
<column name="dst_2_0_V_V_write">out, 1, ap_fifo, dst_2_0_V_V, pointer</column>
<column name="dst_2_1_V_V_din">out, 18, ap_fifo, dst_2_1_V_V, pointer</column>
<column name="dst_2_1_V_V_full_n">in, 1, ap_fifo, dst_2_1_V_V, pointer</column>
<column name="dst_2_1_V_V_write">out, 1, ap_fifo, dst_2_1_V_V, pointer</column>
<column name="dst_2_2_V_V_din">out, 18, ap_fifo, dst_2_2_V_V, pointer</column>
<column name="dst_2_2_V_V_full_n">in, 1, ap_fifo, dst_2_2_V_V, pointer</column>
<column name="dst_2_2_V_V_write">out, 1, ap_fifo, dst_2_2_V_V, pointer</column>
<column name="dst_2_3_V_V_din">out, 18, ap_fifo, dst_2_3_V_V, pointer</column>
<column name="dst_2_3_V_V_full_n">in, 1, ap_fifo, dst_2_3_V_V, pointer</column>
<column name="dst_2_3_V_V_write">out, 1, ap_fifo, dst_2_3_V_V, pointer</column>
<column name="dst_2_4_V_V_din">out, 18, ap_fifo, dst_2_4_V_V, pointer</column>
<column name="dst_2_4_V_V_full_n">in, 1, ap_fifo, dst_2_4_V_V, pointer</column>
<column name="dst_2_4_V_V_write">out, 1, ap_fifo, dst_2_4_V_V, pointer</column>
<column name="dst_2_5_V_V_din">out, 18, ap_fifo, dst_2_5_V_V, pointer</column>
<column name="dst_2_5_V_V_full_n">in, 1, ap_fifo, dst_2_5_V_V, pointer</column>
<column name="dst_2_5_V_V_write">out, 1, ap_fifo, dst_2_5_V_V, pointer</column>
<column name="dst_2_6_V_V_din">out, 18, ap_fifo, dst_2_6_V_V, pointer</column>
<column name="dst_2_6_V_V_full_n">in, 1, ap_fifo, dst_2_6_V_V, pointer</column>
<column name="dst_2_6_V_V_write">out, 1, ap_fifo, dst_2_6_V_V, pointer</column>
<column name="dst_2_7_V_V_din">out, 18, ap_fifo, dst_2_7_V_V, pointer</column>
<column name="dst_2_7_V_V_full_n">in, 1, ap_fifo, dst_2_7_V_V, pointer</column>
<column name="dst_2_7_V_V_write">out, 1, ap_fifo, dst_2_7_V_V, pointer</column>
<column name="dst_2_8_V_V_din">out, 18, ap_fifo, dst_2_8_V_V, pointer</column>
<column name="dst_2_8_V_V_full_n">in, 1, ap_fifo, dst_2_8_V_V, pointer</column>
<column name="dst_2_8_V_V_write">out, 1, ap_fifo, dst_2_8_V_V, pointer</column>
<column name="dst_2_9_V_V_din">out, 18, ap_fifo, dst_2_9_V_V, pointer</column>
<column name="dst_2_9_V_V_full_n">in, 1, ap_fifo, dst_2_9_V_V, pointer</column>
<column name="dst_2_9_V_V_write">out, 1, ap_fifo, dst_2_9_V_V, pointer</column>
<column name="dst_3_0_V_V_din">out, 18, ap_fifo, dst_3_0_V_V, pointer</column>
<column name="dst_3_0_V_V_full_n">in, 1, ap_fifo, dst_3_0_V_V, pointer</column>
<column name="dst_3_0_V_V_write">out, 1, ap_fifo, dst_3_0_V_V, pointer</column>
<column name="dst_3_1_V_V_din">out, 18, ap_fifo, dst_3_1_V_V, pointer</column>
<column name="dst_3_1_V_V_full_n">in, 1, ap_fifo, dst_3_1_V_V, pointer</column>
<column name="dst_3_1_V_V_write">out, 1, ap_fifo, dst_3_1_V_V, pointer</column>
<column name="dst_3_2_V_V_din">out, 18, ap_fifo, dst_3_2_V_V, pointer</column>
<column name="dst_3_2_V_V_full_n">in, 1, ap_fifo, dst_3_2_V_V, pointer</column>
<column name="dst_3_2_V_V_write">out, 1, ap_fifo, dst_3_2_V_V, pointer</column>
<column name="dst_3_3_V_V_din">out, 18, ap_fifo, dst_3_3_V_V, pointer</column>
<column name="dst_3_3_V_V_full_n">in, 1, ap_fifo, dst_3_3_V_V, pointer</column>
<column name="dst_3_3_V_V_write">out, 1, ap_fifo, dst_3_3_V_V, pointer</column>
<column name="dst_3_4_V_V_din">out, 18, ap_fifo, dst_3_4_V_V, pointer</column>
<column name="dst_3_4_V_V_full_n">in, 1, ap_fifo, dst_3_4_V_V, pointer</column>
<column name="dst_3_4_V_V_write">out, 1, ap_fifo, dst_3_4_V_V, pointer</column>
<column name="dst_3_5_V_V_din">out, 18, ap_fifo, dst_3_5_V_V, pointer</column>
<column name="dst_3_5_V_V_full_n">in, 1, ap_fifo, dst_3_5_V_V, pointer</column>
<column name="dst_3_5_V_V_write">out, 1, ap_fifo, dst_3_5_V_V, pointer</column>
<column name="dst_3_6_V_V_din">out, 18, ap_fifo, dst_3_6_V_V, pointer</column>
<column name="dst_3_6_V_V_full_n">in, 1, ap_fifo, dst_3_6_V_V, pointer</column>
<column name="dst_3_6_V_V_write">out, 1, ap_fifo, dst_3_6_V_V, pointer</column>
<column name="dst_3_7_V_V_din">out, 18, ap_fifo, dst_3_7_V_V, pointer</column>
<column name="dst_3_7_V_V_full_n">in, 1, ap_fifo, dst_3_7_V_V, pointer</column>
<column name="dst_3_7_V_V_write">out, 1, ap_fifo, dst_3_7_V_V, pointer</column>
<column name="dst_3_8_V_V_din">out, 18, ap_fifo, dst_3_8_V_V, pointer</column>
<column name="dst_3_8_V_V_full_n">in, 1, ap_fifo, dst_3_8_V_V, pointer</column>
<column name="dst_3_8_V_V_write">out, 1, ap_fifo, dst_3_8_V_V, pointer</column>
<column name="dst_3_9_V_V_din">out, 18, ap_fifo, dst_3_9_V_V, pointer</column>
<column name="dst_3_9_V_V_full_n">in, 1, ap_fifo, dst_3_9_V_V, pointer</column>
<column name="dst_3_9_V_V_write">out, 1, ap_fifo, dst_3_9_V_V, pointer</column>
<column name="dst_4_0_V_V_din">out, 18, ap_fifo, dst_4_0_V_V, pointer</column>
<column name="dst_4_0_V_V_full_n">in, 1, ap_fifo, dst_4_0_V_V, pointer</column>
<column name="dst_4_0_V_V_write">out, 1, ap_fifo, dst_4_0_V_V, pointer</column>
<column name="dst_4_1_V_V_din">out, 18, ap_fifo, dst_4_1_V_V, pointer</column>
<column name="dst_4_1_V_V_full_n">in, 1, ap_fifo, dst_4_1_V_V, pointer</column>
<column name="dst_4_1_V_V_write">out, 1, ap_fifo, dst_4_1_V_V, pointer</column>
<column name="dst_4_2_V_V_din">out, 18, ap_fifo, dst_4_2_V_V, pointer</column>
<column name="dst_4_2_V_V_full_n">in, 1, ap_fifo, dst_4_2_V_V, pointer</column>
<column name="dst_4_2_V_V_write">out, 1, ap_fifo, dst_4_2_V_V, pointer</column>
<column name="dst_4_3_V_V_din">out, 18, ap_fifo, dst_4_3_V_V, pointer</column>
<column name="dst_4_3_V_V_full_n">in, 1, ap_fifo, dst_4_3_V_V, pointer</column>
<column name="dst_4_3_V_V_write">out, 1, ap_fifo, dst_4_3_V_V, pointer</column>
<column name="dst_4_4_V_V_din">out, 18, ap_fifo, dst_4_4_V_V, pointer</column>
<column name="dst_4_4_V_V_full_n">in, 1, ap_fifo, dst_4_4_V_V, pointer</column>
<column name="dst_4_4_V_V_write">out, 1, ap_fifo, dst_4_4_V_V, pointer</column>
<column name="dst_4_5_V_V_din">out, 18, ap_fifo, dst_4_5_V_V, pointer</column>
<column name="dst_4_5_V_V_full_n">in, 1, ap_fifo, dst_4_5_V_V, pointer</column>
<column name="dst_4_5_V_V_write">out, 1, ap_fifo, dst_4_5_V_V, pointer</column>
<column name="dst_4_6_V_V_din">out, 18, ap_fifo, dst_4_6_V_V, pointer</column>
<column name="dst_4_6_V_V_full_n">in, 1, ap_fifo, dst_4_6_V_V, pointer</column>
<column name="dst_4_6_V_V_write">out, 1, ap_fifo, dst_4_6_V_V, pointer</column>
<column name="dst_4_7_V_V_din">out, 18, ap_fifo, dst_4_7_V_V, pointer</column>
<column name="dst_4_7_V_V_full_n">in, 1, ap_fifo, dst_4_7_V_V, pointer</column>
<column name="dst_4_7_V_V_write">out, 1, ap_fifo, dst_4_7_V_V, pointer</column>
<column name="dst_4_8_V_V_din">out, 18, ap_fifo, dst_4_8_V_V, pointer</column>
<column name="dst_4_8_V_V_full_n">in, 1, ap_fifo, dst_4_8_V_V, pointer</column>
<column name="dst_4_8_V_V_write">out, 1, ap_fifo, dst_4_8_V_V, pointer</column>
<column name="dst_4_9_V_V_din">out, 18, ap_fifo, dst_4_9_V_V, pointer</column>
<column name="dst_4_9_V_V_full_n">in, 1, ap_fifo, dst_4_9_V_V, pointer</column>
<column name="dst_4_9_V_V_write">out, 1, ap_fifo, dst_4_9_V_V, pointer</column>
<column name="dst_5_0_V_V_din">out, 18, ap_fifo, dst_5_0_V_V, pointer</column>
<column name="dst_5_0_V_V_full_n">in, 1, ap_fifo, dst_5_0_V_V, pointer</column>
<column name="dst_5_0_V_V_write">out, 1, ap_fifo, dst_5_0_V_V, pointer</column>
<column name="dst_5_1_V_V_din">out, 18, ap_fifo, dst_5_1_V_V, pointer</column>
<column name="dst_5_1_V_V_full_n">in, 1, ap_fifo, dst_5_1_V_V, pointer</column>
<column name="dst_5_1_V_V_write">out, 1, ap_fifo, dst_5_1_V_V, pointer</column>
<column name="dst_5_2_V_V_din">out, 18, ap_fifo, dst_5_2_V_V, pointer</column>
<column name="dst_5_2_V_V_full_n">in, 1, ap_fifo, dst_5_2_V_V, pointer</column>
<column name="dst_5_2_V_V_write">out, 1, ap_fifo, dst_5_2_V_V, pointer</column>
<column name="dst_5_3_V_V_din">out, 18, ap_fifo, dst_5_3_V_V, pointer</column>
<column name="dst_5_3_V_V_full_n">in, 1, ap_fifo, dst_5_3_V_V, pointer</column>
<column name="dst_5_3_V_V_write">out, 1, ap_fifo, dst_5_3_V_V, pointer</column>
<column name="dst_5_4_V_V_din">out, 18, ap_fifo, dst_5_4_V_V, pointer</column>
<column name="dst_5_4_V_V_full_n">in, 1, ap_fifo, dst_5_4_V_V, pointer</column>
<column name="dst_5_4_V_V_write">out, 1, ap_fifo, dst_5_4_V_V, pointer</column>
<column name="dst_5_5_V_V_din">out, 18, ap_fifo, dst_5_5_V_V, pointer</column>
<column name="dst_5_5_V_V_full_n">in, 1, ap_fifo, dst_5_5_V_V, pointer</column>
<column name="dst_5_5_V_V_write">out, 1, ap_fifo, dst_5_5_V_V, pointer</column>
<column name="dst_5_6_V_V_din">out, 18, ap_fifo, dst_5_6_V_V, pointer</column>
<column name="dst_5_6_V_V_full_n">in, 1, ap_fifo, dst_5_6_V_V, pointer</column>
<column name="dst_5_6_V_V_write">out, 1, ap_fifo, dst_5_6_V_V, pointer</column>
<column name="dst_5_7_V_V_din">out, 18, ap_fifo, dst_5_7_V_V, pointer</column>
<column name="dst_5_7_V_V_full_n">in, 1, ap_fifo, dst_5_7_V_V, pointer</column>
<column name="dst_5_7_V_V_write">out, 1, ap_fifo, dst_5_7_V_V, pointer</column>
<column name="dst_5_8_V_V_din">out, 18, ap_fifo, dst_5_8_V_V, pointer</column>
<column name="dst_5_8_V_V_full_n">in, 1, ap_fifo, dst_5_8_V_V, pointer</column>
<column name="dst_5_8_V_V_write">out, 1, ap_fifo, dst_5_8_V_V, pointer</column>
<column name="dst_5_9_V_V_din">out, 18, ap_fifo, dst_5_9_V_V, pointer</column>
<column name="dst_5_9_V_V_full_n">in, 1, ap_fifo, dst_5_9_V_V, pointer</column>
<column name="dst_5_9_V_V_write">out, 1, ap_fifo, dst_5_9_V_V, pointer</column>
<column name="dst_6_0_V_V_din">out, 18, ap_fifo, dst_6_0_V_V, pointer</column>
<column name="dst_6_0_V_V_full_n">in, 1, ap_fifo, dst_6_0_V_V, pointer</column>
<column name="dst_6_0_V_V_write">out, 1, ap_fifo, dst_6_0_V_V, pointer</column>
<column name="dst_6_1_V_V_din">out, 18, ap_fifo, dst_6_1_V_V, pointer</column>
<column name="dst_6_1_V_V_full_n">in, 1, ap_fifo, dst_6_1_V_V, pointer</column>
<column name="dst_6_1_V_V_write">out, 1, ap_fifo, dst_6_1_V_V, pointer</column>
<column name="dst_6_2_V_V_din">out, 18, ap_fifo, dst_6_2_V_V, pointer</column>
<column name="dst_6_2_V_V_full_n">in, 1, ap_fifo, dst_6_2_V_V, pointer</column>
<column name="dst_6_2_V_V_write">out, 1, ap_fifo, dst_6_2_V_V, pointer</column>
<column name="dst_6_3_V_V_din">out, 18, ap_fifo, dst_6_3_V_V, pointer</column>
<column name="dst_6_3_V_V_full_n">in, 1, ap_fifo, dst_6_3_V_V, pointer</column>
<column name="dst_6_3_V_V_write">out, 1, ap_fifo, dst_6_3_V_V, pointer</column>
<column name="dst_6_4_V_V_din">out, 18, ap_fifo, dst_6_4_V_V, pointer</column>
<column name="dst_6_4_V_V_full_n">in, 1, ap_fifo, dst_6_4_V_V, pointer</column>
<column name="dst_6_4_V_V_write">out, 1, ap_fifo, dst_6_4_V_V, pointer</column>
<column name="dst_6_5_V_V_din">out, 18, ap_fifo, dst_6_5_V_V, pointer</column>
<column name="dst_6_5_V_V_full_n">in, 1, ap_fifo, dst_6_5_V_V, pointer</column>
<column name="dst_6_5_V_V_write">out, 1, ap_fifo, dst_6_5_V_V, pointer</column>
<column name="dst_6_6_V_V_din">out, 18, ap_fifo, dst_6_6_V_V, pointer</column>
<column name="dst_6_6_V_V_full_n">in, 1, ap_fifo, dst_6_6_V_V, pointer</column>
<column name="dst_6_6_V_V_write">out, 1, ap_fifo, dst_6_6_V_V, pointer</column>
<column name="dst_6_7_V_V_din">out, 18, ap_fifo, dst_6_7_V_V, pointer</column>
<column name="dst_6_7_V_V_full_n">in, 1, ap_fifo, dst_6_7_V_V, pointer</column>
<column name="dst_6_7_V_V_write">out, 1, ap_fifo, dst_6_7_V_V, pointer</column>
<column name="dst_6_8_V_V_din">out, 18, ap_fifo, dst_6_8_V_V, pointer</column>
<column name="dst_6_8_V_V_full_n">in, 1, ap_fifo, dst_6_8_V_V, pointer</column>
<column name="dst_6_8_V_V_write">out, 1, ap_fifo, dst_6_8_V_V, pointer</column>
<column name="dst_6_9_V_V_din">out, 18, ap_fifo, dst_6_9_V_V, pointer</column>
<column name="dst_6_9_V_V_full_n">in, 1, ap_fifo, dst_6_9_V_V, pointer</column>
<column name="dst_6_9_V_V_write">out, 1, ap_fifo, dst_6_9_V_V, pointer</column>
<column name="dst_7_0_V_V_din">out, 18, ap_fifo, dst_7_0_V_V, pointer</column>
<column name="dst_7_0_V_V_full_n">in, 1, ap_fifo, dst_7_0_V_V, pointer</column>
<column name="dst_7_0_V_V_write">out, 1, ap_fifo, dst_7_0_V_V, pointer</column>
<column name="dst_7_1_V_V_din">out, 18, ap_fifo, dst_7_1_V_V, pointer</column>
<column name="dst_7_1_V_V_full_n">in, 1, ap_fifo, dst_7_1_V_V, pointer</column>
<column name="dst_7_1_V_V_write">out, 1, ap_fifo, dst_7_1_V_V, pointer</column>
<column name="dst_7_2_V_V_din">out, 18, ap_fifo, dst_7_2_V_V, pointer</column>
<column name="dst_7_2_V_V_full_n">in, 1, ap_fifo, dst_7_2_V_V, pointer</column>
<column name="dst_7_2_V_V_write">out, 1, ap_fifo, dst_7_2_V_V, pointer</column>
<column name="dst_7_3_V_V_din">out, 18, ap_fifo, dst_7_3_V_V, pointer</column>
<column name="dst_7_3_V_V_full_n">in, 1, ap_fifo, dst_7_3_V_V, pointer</column>
<column name="dst_7_3_V_V_write">out, 1, ap_fifo, dst_7_3_V_V, pointer</column>
<column name="dst_7_4_V_V_din">out, 18, ap_fifo, dst_7_4_V_V, pointer</column>
<column name="dst_7_4_V_V_full_n">in, 1, ap_fifo, dst_7_4_V_V, pointer</column>
<column name="dst_7_4_V_V_write">out, 1, ap_fifo, dst_7_4_V_V, pointer</column>
<column name="dst_7_5_V_V_din">out, 18, ap_fifo, dst_7_5_V_V, pointer</column>
<column name="dst_7_5_V_V_full_n">in, 1, ap_fifo, dst_7_5_V_V, pointer</column>
<column name="dst_7_5_V_V_write">out, 1, ap_fifo, dst_7_5_V_V, pointer</column>
<column name="dst_7_6_V_V_din">out, 18, ap_fifo, dst_7_6_V_V, pointer</column>
<column name="dst_7_6_V_V_full_n">in, 1, ap_fifo, dst_7_6_V_V, pointer</column>
<column name="dst_7_6_V_V_write">out, 1, ap_fifo, dst_7_6_V_V, pointer</column>
<column name="dst_7_7_V_V_din">out, 18, ap_fifo, dst_7_7_V_V, pointer</column>
<column name="dst_7_7_V_V_full_n">in, 1, ap_fifo, dst_7_7_V_V, pointer</column>
<column name="dst_7_7_V_V_write">out, 1, ap_fifo, dst_7_7_V_V, pointer</column>
<column name="dst_7_8_V_V_din">out, 18, ap_fifo, dst_7_8_V_V, pointer</column>
<column name="dst_7_8_V_V_full_n">in, 1, ap_fifo, dst_7_8_V_V, pointer</column>
<column name="dst_7_8_V_V_write">out, 1, ap_fifo, dst_7_8_V_V, pointer</column>
<column name="dst_7_9_V_V_din">out, 18, ap_fifo, dst_7_9_V_V, pointer</column>
<column name="dst_7_9_V_V_full_n">in, 1, ap_fifo, dst_7_9_V_V, pointer</column>
<column name="dst_7_9_V_V_write">out, 1, ap_fifo, dst_7_9_V_V, pointer</column>
<column name="dst_8_0_V_V_din">out, 18, ap_fifo, dst_8_0_V_V, pointer</column>
<column name="dst_8_0_V_V_full_n">in, 1, ap_fifo, dst_8_0_V_V, pointer</column>
<column name="dst_8_0_V_V_write">out, 1, ap_fifo, dst_8_0_V_V, pointer</column>
<column name="dst_8_1_V_V_din">out, 18, ap_fifo, dst_8_1_V_V, pointer</column>
<column name="dst_8_1_V_V_full_n">in, 1, ap_fifo, dst_8_1_V_V, pointer</column>
<column name="dst_8_1_V_V_write">out, 1, ap_fifo, dst_8_1_V_V, pointer</column>
<column name="dst_8_2_V_V_din">out, 18, ap_fifo, dst_8_2_V_V, pointer</column>
<column name="dst_8_2_V_V_full_n">in, 1, ap_fifo, dst_8_2_V_V, pointer</column>
<column name="dst_8_2_V_V_write">out, 1, ap_fifo, dst_8_2_V_V, pointer</column>
<column name="dst_8_3_V_V_din">out, 18, ap_fifo, dst_8_3_V_V, pointer</column>
<column name="dst_8_3_V_V_full_n">in, 1, ap_fifo, dst_8_3_V_V, pointer</column>
<column name="dst_8_3_V_V_write">out, 1, ap_fifo, dst_8_3_V_V, pointer</column>
<column name="dst_8_4_V_V_din">out, 18, ap_fifo, dst_8_4_V_V, pointer</column>
<column name="dst_8_4_V_V_full_n">in, 1, ap_fifo, dst_8_4_V_V, pointer</column>
<column name="dst_8_4_V_V_write">out, 1, ap_fifo, dst_8_4_V_V, pointer</column>
<column name="dst_8_5_V_V_din">out, 18, ap_fifo, dst_8_5_V_V, pointer</column>
<column name="dst_8_5_V_V_full_n">in, 1, ap_fifo, dst_8_5_V_V, pointer</column>
<column name="dst_8_5_V_V_write">out, 1, ap_fifo, dst_8_5_V_V, pointer</column>
<column name="dst_8_6_V_V_din">out, 18, ap_fifo, dst_8_6_V_V, pointer</column>
<column name="dst_8_6_V_V_full_n">in, 1, ap_fifo, dst_8_6_V_V, pointer</column>
<column name="dst_8_6_V_V_write">out, 1, ap_fifo, dst_8_6_V_V, pointer</column>
<column name="dst_8_7_V_V_din">out, 18, ap_fifo, dst_8_7_V_V, pointer</column>
<column name="dst_8_7_V_V_full_n">in, 1, ap_fifo, dst_8_7_V_V, pointer</column>
<column name="dst_8_7_V_V_write">out, 1, ap_fifo, dst_8_7_V_V, pointer</column>
<column name="dst_8_8_V_V_din">out, 18, ap_fifo, dst_8_8_V_V, pointer</column>
<column name="dst_8_8_V_V_full_n">in, 1, ap_fifo, dst_8_8_V_V, pointer</column>
<column name="dst_8_8_V_V_write">out, 1, ap_fifo, dst_8_8_V_V, pointer</column>
<column name="dst_8_9_V_V_din">out, 18, ap_fifo, dst_8_9_V_V, pointer</column>
<column name="dst_8_9_V_V_full_n">in, 1, ap_fifo, dst_8_9_V_V, pointer</column>
<column name="dst_8_9_V_V_write">out, 1, ap_fifo, dst_8_9_V_V, pointer</column>
<column name="dst_9_0_V_V_din">out, 18, ap_fifo, dst_9_0_V_V, pointer</column>
<column name="dst_9_0_V_V_full_n">in, 1, ap_fifo, dst_9_0_V_V, pointer</column>
<column name="dst_9_0_V_V_write">out, 1, ap_fifo, dst_9_0_V_V, pointer</column>
<column name="dst_9_1_V_V_din">out, 18, ap_fifo, dst_9_1_V_V, pointer</column>
<column name="dst_9_1_V_V_full_n">in, 1, ap_fifo, dst_9_1_V_V, pointer</column>
<column name="dst_9_1_V_V_write">out, 1, ap_fifo, dst_9_1_V_V, pointer</column>
<column name="dst_9_2_V_V_din">out, 18, ap_fifo, dst_9_2_V_V, pointer</column>
<column name="dst_9_2_V_V_full_n">in, 1, ap_fifo, dst_9_2_V_V, pointer</column>
<column name="dst_9_2_V_V_write">out, 1, ap_fifo, dst_9_2_V_V, pointer</column>
<column name="dst_9_3_V_V_din">out, 18, ap_fifo, dst_9_3_V_V, pointer</column>
<column name="dst_9_3_V_V_full_n">in, 1, ap_fifo, dst_9_3_V_V, pointer</column>
<column name="dst_9_3_V_V_write">out, 1, ap_fifo, dst_9_3_V_V, pointer</column>
<column name="dst_9_4_V_V_din">out, 18, ap_fifo, dst_9_4_V_V, pointer</column>
<column name="dst_9_4_V_V_full_n">in, 1, ap_fifo, dst_9_4_V_V, pointer</column>
<column name="dst_9_4_V_V_write">out, 1, ap_fifo, dst_9_4_V_V, pointer</column>
<column name="dst_9_5_V_V_din">out, 18, ap_fifo, dst_9_5_V_V, pointer</column>
<column name="dst_9_5_V_V_full_n">in, 1, ap_fifo, dst_9_5_V_V, pointer</column>
<column name="dst_9_5_V_V_write">out, 1, ap_fifo, dst_9_5_V_V, pointer</column>
<column name="dst_9_6_V_V_din">out, 18, ap_fifo, dst_9_6_V_V, pointer</column>
<column name="dst_9_6_V_V_full_n">in, 1, ap_fifo, dst_9_6_V_V, pointer</column>
<column name="dst_9_6_V_V_write">out, 1, ap_fifo, dst_9_6_V_V, pointer</column>
<column name="dst_9_7_V_V_din">out, 18, ap_fifo, dst_9_7_V_V, pointer</column>
<column name="dst_9_7_V_V_full_n">in, 1, ap_fifo, dst_9_7_V_V, pointer</column>
<column name="dst_9_7_V_V_write">out, 1, ap_fifo, dst_9_7_V_V, pointer</column>
<column name="dst_9_8_V_V_din">out, 18, ap_fifo, dst_9_8_V_V, pointer</column>
<column name="dst_9_8_V_V_full_n">in, 1, ap_fifo, dst_9_8_V_V, pointer</column>
<column name="dst_9_8_V_V_write">out, 1, ap_fifo, dst_9_8_V_V, pointer</column>
<column name="dst_9_9_V_V_din">out, 18, ap_fifo, dst_9_9_V_V, pointer</column>
<column name="dst_9_9_V_V_full_n">in, 1, ap_fifo, dst_9_9_V_V, pointer</column>
<column name="dst_9_9_V_V_write">out, 1, ap_fifo, dst_9_9_V_V, pointer</column>
<column name="saveValueLayer1_V_Addr_A">out, 32, bram, saveValueLayer1_V, array</column>
<column name="saveValueLayer1_V_EN_A">out, 1, bram, saveValueLayer1_V, array</column>
<column name="saveValueLayer1_V_WEN_A">out, 4, bram, saveValueLayer1_V, array</column>
<column name="saveValueLayer1_V_Din_A">out, 32, bram, saveValueLayer1_V, array</column>
<column name="saveValueLayer1_V_Dout_A">in, 32, bram, saveValueLayer1_V, array</column>
</table>
</item>
</section>
</profile>
