#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24a8c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24a8e10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x249a2d0 .functor NOT 1, L_0x25052c0, C4<0>, C4<0>, C4<0>;
L_0x25050a0 .functor XOR 2, L_0x2504f40, L_0x2505000, C4<00>, C4<00>;
L_0x25051b0 .functor XOR 2, L_0x25050a0, L_0x2505110, C4<00>, C4<00>;
v0x24fcef0_0 .net *"_ivl_10", 1 0, L_0x2505110;  1 drivers
v0x24fcff0_0 .net *"_ivl_12", 1 0, L_0x25051b0;  1 drivers
v0x24fd0d0_0 .net *"_ivl_2", 1 0, L_0x2500210;  1 drivers
v0x24fd190_0 .net *"_ivl_4", 1 0, L_0x2504f40;  1 drivers
v0x24fd270_0 .net *"_ivl_6", 1 0, L_0x2505000;  1 drivers
v0x24fd3a0_0 .net *"_ivl_8", 1 0, L_0x25050a0;  1 drivers
v0x24fd480_0 .net "a", 0 0, v0x24f7c90_0;  1 drivers
v0x24fd520_0 .net "b", 0 0, v0x24f7d30_0;  1 drivers
v0x24fd5c0_0 .net "c", 0 0, v0x24f7dd0_0;  1 drivers
v0x24fd660_0 .var "clk", 0 0;
v0x24fd700_0 .net "d", 0 0, v0x24f7f10_0;  1 drivers
v0x24fd7a0_0 .net "out_pos_dut", 0 0, L_0x2504dc0;  1 drivers
v0x24fd840_0 .net "out_pos_ref", 0 0, L_0x24fed70;  1 drivers
v0x24fd8e0_0 .net "out_sop_dut", 0 0, L_0x25020f0;  1 drivers
v0x24fd980_0 .net "out_sop_ref", 0 0, L_0x24d2440;  1 drivers
v0x24fda20_0 .var/2u "stats1", 223 0;
v0x24fdac0_0 .var/2u "strobe", 0 0;
v0x24fdb60_0 .net "tb_match", 0 0, L_0x25052c0;  1 drivers
v0x24fdc30_0 .net "tb_mismatch", 0 0, L_0x249a2d0;  1 drivers
v0x24fdcd0_0 .net "wavedrom_enable", 0 0, v0x24f81e0_0;  1 drivers
v0x24fdda0_0 .net "wavedrom_title", 511 0, v0x24f8280_0;  1 drivers
L_0x2500210 .concat [ 1 1 0 0], L_0x24fed70, L_0x24d2440;
L_0x2504f40 .concat [ 1 1 0 0], L_0x24fed70, L_0x24d2440;
L_0x2505000 .concat [ 1 1 0 0], L_0x2504dc0, L_0x25020f0;
L_0x2505110 .concat [ 1 1 0 0], L_0x24fed70, L_0x24d2440;
L_0x25052c0 .cmp/eeq 2, L_0x2500210, L_0x25051b0;
S_0x24a8fa0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x24a8e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x249a6b0 .functor AND 1, v0x24f7dd0_0, v0x24f7f10_0, C4<1>, C4<1>;
L_0x249aa90 .functor NOT 1, v0x24f7c90_0, C4<0>, C4<0>, C4<0>;
L_0x249ae70 .functor NOT 1, v0x24f7d30_0, C4<0>, C4<0>, C4<0>;
L_0x249b0f0 .functor AND 1, L_0x249aa90, L_0x249ae70, C4<1>, C4<1>;
L_0x24b3920 .functor AND 1, L_0x249b0f0, v0x24f7dd0_0, C4<1>, C4<1>;
L_0x24d2440 .functor OR 1, L_0x249a6b0, L_0x24b3920, C4<0>, C4<0>;
L_0x24fe1f0 .functor NOT 1, v0x24f7d30_0, C4<0>, C4<0>, C4<0>;
L_0x24fe260 .functor OR 1, L_0x24fe1f0, v0x24f7f10_0, C4<0>, C4<0>;
L_0x24fe370 .functor AND 1, v0x24f7dd0_0, L_0x24fe260, C4<1>, C4<1>;
L_0x24fe430 .functor NOT 1, v0x24f7c90_0, C4<0>, C4<0>, C4<0>;
L_0x24fe500 .functor OR 1, L_0x24fe430, v0x24f7d30_0, C4<0>, C4<0>;
L_0x24fe570 .functor AND 1, L_0x24fe370, L_0x24fe500, C4<1>, C4<1>;
L_0x24fe6f0 .functor NOT 1, v0x24f7d30_0, C4<0>, C4<0>, C4<0>;
L_0x24fe760 .functor OR 1, L_0x24fe6f0, v0x24f7f10_0, C4<0>, C4<0>;
L_0x24fe680 .functor AND 1, v0x24f7dd0_0, L_0x24fe760, C4<1>, C4<1>;
L_0x24fe8f0 .functor NOT 1, v0x24f7c90_0, C4<0>, C4<0>, C4<0>;
L_0x24fe9f0 .functor OR 1, L_0x24fe8f0, v0x24f7f10_0, C4<0>, C4<0>;
L_0x24feab0 .functor AND 1, L_0x24fe680, L_0x24fe9f0, C4<1>, C4<1>;
L_0x24fec60 .functor XNOR 1, L_0x24fe570, L_0x24feab0, C4<0>, C4<0>;
v0x2499c00_0 .net *"_ivl_0", 0 0, L_0x249a6b0;  1 drivers
v0x249a000_0 .net *"_ivl_12", 0 0, L_0x24fe1f0;  1 drivers
v0x249a3e0_0 .net *"_ivl_14", 0 0, L_0x24fe260;  1 drivers
v0x249a7c0_0 .net *"_ivl_16", 0 0, L_0x24fe370;  1 drivers
v0x249aba0_0 .net *"_ivl_18", 0 0, L_0x24fe430;  1 drivers
v0x249af80_0 .net *"_ivl_2", 0 0, L_0x249aa90;  1 drivers
v0x249b200_0 .net *"_ivl_20", 0 0, L_0x24fe500;  1 drivers
v0x24f6200_0 .net *"_ivl_24", 0 0, L_0x24fe6f0;  1 drivers
v0x24f62e0_0 .net *"_ivl_26", 0 0, L_0x24fe760;  1 drivers
v0x24f63c0_0 .net *"_ivl_28", 0 0, L_0x24fe680;  1 drivers
v0x24f64a0_0 .net *"_ivl_30", 0 0, L_0x24fe8f0;  1 drivers
v0x24f6580_0 .net *"_ivl_32", 0 0, L_0x24fe9f0;  1 drivers
v0x24f6660_0 .net *"_ivl_36", 0 0, L_0x24fec60;  1 drivers
L_0x7f5685224018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24f6720_0 .net *"_ivl_38", 0 0, L_0x7f5685224018;  1 drivers
v0x24f6800_0 .net *"_ivl_4", 0 0, L_0x249ae70;  1 drivers
v0x24f68e0_0 .net *"_ivl_6", 0 0, L_0x249b0f0;  1 drivers
v0x24f69c0_0 .net *"_ivl_8", 0 0, L_0x24b3920;  1 drivers
v0x24f6aa0_0 .net "a", 0 0, v0x24f7c90_0;  alias, 1 drivers
v0x24f6b60_0 .net "b", 0 0, v0x24f7d30_0;  alias, 1 drivers
v0x24f6c20_0 .net "c", 0 0, v0x24f7dd0_0;  alias, 1 drivers
v0x24f6ce0_0 .net "d", 0 0, v0x24f7f10_0;  alias, 1 drivers
v0x24f6da0_0 .net "out_pos", 0 0, L_0x24fed70;  alias, 1 drivers
v0x24f6e60_0 .net "out_sop", 0 0, L_0x24d2440;  alias, 1 drivers
v0x24f6f20_0 .net "pos0", 0 0, L_0x24fe570;  1 drivers
v0x24f6fe0_0 .net "pos1", 0 0, L_0x24feab0;  1 drivers
L_0x24fed70 .functor MUXZ 1, L_0x7f5685224018, L_0x24fe570, L_0x24fec60, C4<>;
S_0x24f7160 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x24a8e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x24f7c90_0 .var "a", 0 0;
v0x24f7d30_0 .var "b", 0 0;
v0x24f7dd0_0 .var "c", 0 0;
v0x24f7e70_0 .net "clk", 0 0, v0x24fd660_0;  1 drivers
v0x24f7f10_0 .var "d", 0 0;
v0x24f8000_0 .var/2u "fail", 0 0;
v0x24f80a0_0 .var/2u "fail1", 0 0;
v0x24f8140_0 .net "tb_match", 0 0, L_0x25052c0;  alias, 1 drivers
v0x24f81e0_0 .var "wavedrom_enable", 0 0;
v0x24f8280_0 .var "wavedrom_title", 511 0;
E_0x24a75f0/0 .event negedge, v0x24f7e70_0;
E_0x24a75f0/1 .event posedge, v0x24f7e70_0;
E_0x24a75f0 .event/or E_0x24a75f0/0, E_0x24a75f0/1;
S_0x24f7490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x24f7160;
 .timescale -12 -12;
v0x24f76d0_0 .var/2s "i", 31 0;
E_0x24a7490 .event posedge, v0x24f7e70_0;
S_0x24f77d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x24f7160;
 .timescale -12 -12;
v0x24f79d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24f7ab0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x24f7160;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24f8460 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x24a8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24fef20 .functor NOT 1, v0x24f7d30_0, C4<0>, C4<0>, C4<0>;
L_0x24ff0c0 .functor AND 1, v0x24f7c90_0, L_0x24fef20, C4<1>, C4<1>;
L_0x24ff1a0 .functor NOT 1, v0x24f7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x24ff320 .functor AND 1, L_0x24ff0c0, L_0x24ff1a0, C4<1>, C4<1>;
L_0x24ff460 .functor NOT 1, v0x24f7f10_0, C4<0>, C4<0>, C4<0>;
L_0x24ff5e0 .functor AND 1, L_0x24ff320, L_0x24ff460, C4<1>, C4<1>;
L_0x24ff730 .functor NOT 1, v0x24f7c90_0, C4<0>, C4<0>, C4<0>;
L_0x24ff8b0 .functor AND 1, L_0x24ff730, v0x24f7d30_0, C4<1>, C4<1>;
L_0x24ff9c0 .functor NOT 1, v0x24f7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x24ffa30 .functor AND 1, L_0x24ff8b0, L_0x24ff9c0, C4<1>, C4<1>;
L_0x24ffba0 .functor NOT 1, v0x24f7f10_0, C4<0>, C4<0>, C4<0>;
L_0x24ffc10 .functor AND 1, L_0x24ffa30, L_0x24ffba0, C4<1>, C4<1>;
L_0x24ffd40 .functor OR 1, L_0x24ff5e0, L_0x24ffc10, C4<0>, C4<0>;
L_0x24ffe50 .functor NOT 1, v0x24f7c90_0, C4<0>, C4<0>, C4<0>;
L_0x24ffcd0 .functor NOT 1, v0x24f7d30_0, C4<0>, C4<0>, C4<0>;
L_0x24fff40 .functor AND 1, L_0x24ffe50, L_0x24ffcd0, C4<1>, C4<1>;
L_0x25000e0 .functor AND 1, L_0x24fff40, v0x24f7dd0_0, C4<1>, C4<1>;
L_0x25001a0 .functor NOT 1, v0x24f7f10_0, C4<0>, C4<0>, C4<0>;
L_0x25002b0 .functor AND 1, L_0x25000e0, L_0x25001a0, C4<1>, C4<1>;
L_0x25003c0 .functor OR 1, L_0x24ffd40, L_0x25002b0, C4<0>, C4<0>;
L_0x2500580 .functor NOT 1, v0x24f7c90_0, C4<0>, C4<0>, C4<0>;
L_0x25005f0 .functor NOT 1, v0x24f7d30_0, C4<0>, C4<0>, C4<0>;
L_0x2500720 .functor AND 1, L_0x2500580, L_0x25005f0, C4<1>, C4<1>;
L_0x2500830 .functor NOT 1, v0x24f7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x2500970 .functor AND 1, L_0x2500720, L_0x2500830, C4<1>, C4<1>;
L_0x2500a80 .functor AND 1, L_0x2500970, v0x24f7f10_0, C4<1>, C4<1>;
L_0x2500c20 .functor OR 1, L_0x25003c0, L_0x2500a80, C4<0>, C4<0>;
L_0x2500d30 .functor NOT 1, v0x24f7c90_0, C4<0>, C4<0>, C4<0>;
L_0x2500e90 .functor NOT 1, v0x24f7d30_0, C4<0>, C4<0>, C4<0>;
L_0x2500f00 .functor AND 1, L_0x2500d30, L_0x2500e90, C4<1>, C4<1>;
L_0x2501110 .functor NOT 1, v0x24f7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x2501180 .functor AND 1, L_0x2500f00, L_0x2501110, C4<1>, C4<1>;
L_0x25013a0 .functor NOT 1, v0x24f7f10_0, C4<0>, C4<0>, C4<0>;
L_0x2501410 .functor AND 1, L_0x2501180, L_0x25013a0, C4<1>, C4<1>;
L_0x2501640 .functor OR 1, L_0x2500c20, L_0x2501410, C4<0>, C4<0>;
L_0x2501750 .functor NOT 1, v0x24f7c90_0, C4<0>, C4<0>, C4<0>;
L_0x25018f0 .functor AND 1, L_0x2501750, v0x24f7d30_0, C4<1>, C4<1>;
L_0x25019b0 .functor AND 1, L_0x25018f0, v0x24f7dd0_0, C4<1>, C4<1>;
L_0x25017c0 .functor AND 1, L_0x25019b0, v0x24f7f10_0, C4<1>, C4<1>;
L_0x2501880 .functor OR 1, L_0x2501640, L_0x25017c0, C4<0>, C4<0>;
L_0x2501da0 .functor AND 1, v0x24f7c90_0, v0x24f7d30_0, C4<1>, C4<1>;
L_0x2501e10 .functor AND 1, L_0x2501da0, v0x24f7dd0_0, C4<1>, C4<1>;
L_0x2502030 .functor AND 1, L_0x2501e10, v0x24f7f10_0, C4<1>, C4<1>;
L_0x25020f0 .functor OR 1, L_0x2501880, L_0x2502030, C4<0>, C4<0>;
L_0x25023c0 .functor NOT 1, v0x24f7c90_0, C4<0>, C4<0>, C4<0>;
L_0x2502430 .functor NOT 1, v0x24f7d30_0, C4<0>, C4<0>, C4<0>;
L_0x2502620 .functor OR 1, L_0x25023c0, L_0x2502430, C4<0>, C4<0>;
L_0x2502730 .functor NOT 1, v0x24f7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x2502930 .functor OR 1, L_0x2502620, L_0x2502730, C4<0>, C4<0>;
L_0x2502a40 .functor NOT 1, v0x24f7f10_0, C4<0>, C4<0>, C4<0>;
L_0x2502c50 .functor OR 1, L_0x2502930, L_0x2502a40, C4<0>, C4<0>;
L_0x2502d60 .functor NOT 1, v0x24f7d30_0, C4<0>, C4<0>, C4<0>;
L_0x2502f80 .functor OR 1, v0x24f7c90_0, L_0x2502d60, C4<0>, C4<0>;
L_0x2503040 .functor NOT 1, v0x24f7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x2503480 .functor OR 1, L_0x2502f80, L_0x2503040, C4<0>, C4<0>;
L_0x2503590 .functor OR 1, L_0x2503480, v0x24f7f10_0, C4<0>, C4<0>;
L_0x2503a30 .functor AND 1, L_0x2502c50, L_0x2503590, C4<1>, C4<1>;
L_0x2503b40 .functor OR 1, v0x24f7c90_0, v0x24f7d30_0, C4<0>, C4<0>;
L_0x2503fa0 .functor NOT 1, v0x24f7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x2504010 .functor OR 1, L_0x2503b40, L_0x2503fa0, C4<0>, C4<0>;
L_0x2504310 .functor OR 1, L_0x2504010, v0x24f7f10_0, C4<0>, C4<0>;
L_0x25043d0 .functor AND 1, L_0x2503a30, L_0x2504310, C4<1>, C4<1>;
L_0x25046e0 .functor OR 1, v0x24f7c90_0, v0x24f7d30_0, C4<0>, C4<0>;
L_0x2504750 .functor OR 1, L_0x25046e0, v0x24f7dd0_0, C4<0>, C4<0>;
L_0x2504a20 .functor NOT 1, v0x24f7f10_0, C4<0>, C4<0>, C4<0>;
L_0x2504a90 .functor OR 1, L_0x2504750, L_0x2504a20, C4<0>, C4<0>;
L_0x2504dc0 .functor AND 1, L_0x25043d0, L_0x2504a90, C4<1>, C4<1>;
v0x24f8620_0 .net *"_ivl_0", 0 0, L_0x24fef20;  1 drivers
v0x24f8700_0 .net *"_ivl_10", 0 0, L_0x24ff5e0;  1 drivers
v0x24f87e0_0 .net *"_ivl_100", 0 0, L_0x2502c50;  1 drivers
v0x24f88d0_0 .net *"_ivl_102", 0 0, L_0x2502d60;  1 drivers
v0x24f89b0_0 .net *"_ivl_104", 0 0, L_0x2502f80;  1 drivers
v0x24f8ae0_0 .net *"_ivl_106", 0 0, L_0x2503040;  1 drivers
v0x24f8bc0_0 .net *"_ivl_108", 0 0, L_0x2503480;  1 drivers
v0x24f8ca0_0 .net *"_ivl_110", 0 0, L_0x2503590;  1 drivers
v0x24f8d80_0 .net *"_ivl_112", 0 0, L_0x2503a30;  1 drivers
v0x24f8ef0_0 .net *"_ivl_114", 0 0, L_0x2503b40;  1 drivers
v0x24f8fd0_0 .net *"_ivl_116", 0 0, L_0x2503fa0;  1 drivers
v0x24f90b0_0 .net *"_ivl_118", 0 0, L_0x2504010;  1 drivers
v0x24f9190_0 .net *"_ivl_12", 0 0, L_0x24ff730;  1 drivers
v0x24f9270_0 .net *"_ivl_120", 0 0, L_0x2504310;  1 drivers
v0x24f9350_0 .net *"_ivl_122", 0 0, L_0x25043d0;  1 drivers
v0x24f9430_0 .net *"_ivl_124", 0 0, L_0x25046e0;  1 drivers
v0x24f9510_0 .net *"_ivl_126", 0 0, L_0x2504750;  1 drivers
v0x24f9700_0 .net *"_ivl_128", 0 0, L_0x2504a20;  1 drivers
v0x24f97e0_0 .net *"_ivl_130", 0 0, L_0x2504a90;  1 drivers
v0x24f98c0_0 .net *"_ivl_14", 0 0, L_0x24ff8b0;  1 drivers
v0x24f99a0_0 .net *"_ivl_16", 0 0, L_0x24ff9c0;  1 drivers
v0x24f9a80_0 .net *"_ivl_18", 0 0, L_0x24ffa30;  1 drivers
v0x24f9b60_0 .net *"_ivl_2", 0 0, L_0x24ff0c0;  1 drivers
v0x24f9c40_0 .net *"_ivl_20", 0 0, L_0x24ffba0;  1 drivers
v0x24f9d20_0 .net *"_ivl_22", 0 0, L_0x24ffc10;  1 drivers
v0x24f9e00_0 .net *"_ivl_24", 0 0, L_0x24ffd40;  1 drivers
v0x24f9ee0_0 .net *"_ivl_26", 0 0, L_0x24ffe50;  1 drivers
v0x24f9fc0_0 .net *"_ivl_28", 0 0, L_0x24ffcd0;  1 drivers
v0x24fa0a0_0 .net *"_ivl_30", 0 0, L_0x24fff40;  1 drivers
v0x24fa180_0 .net *"_ivl_32", 0 0, L_0x25000e0;  1 drivers
v0x24fa260_0 .net *"_ivl_34", 0 0, L_0x25001a0;  1 drivers
v0x24fa340_0 .net *"_ivl_36", 0 0, L_0x25002b0;  1 drivers
v0x24fa420_0 .net *"_ivl_38", 0 0, L_0x25003c0;  1 drivers
v0x24fa710_0 .net *"_ivl_4", 0 0, L_0x24ff1a0;  1 drivers
v0x24fa7f0_0 .net *"_ivl_40", 0 0, L_0x2500580;  1 drivers
v0x24fa8d0_0 .net *"_ivl_42", 0 0, L_0x25005f0;  1 drivers
v0x24fa9b0_0 .net *"_ivl_44", 0 0, L_0x2500720;  1 drivers
v0x24faa90_0 .net *"_ivl_46", 0 0, L_0x2500830;  1 drivers
v0x24fab70_0 .net *"_ivl_48", 0 0, L_0x2500970;  1 drivers
v0x24fac50_0 .net *"_ivl_50", 0 0, L_0x2500a80;  1 drivers
v0x24fad30_0 .net *"_ivl_52", 0 0, L_0x2500c20;  1 drivers
v0x24fae10_0 .net *"_ivl_54", 0 0, L_0x2500d30;  1 drivers
v0x24faef0_0 .net *"_ivl_56", 0 0, L_0x2500e90;  1 drivers
v0x24fafd0_0 .net *"_ivl_58", 0 0, L_0x2500f00;  1 drivers
v0x24fb0b0_0 .net *"_ivl_6", 0 0, L_0x24ff320;  1 drivers
v0x24fb190_0 .net *"_ivl_60", 0 0, L_0x2501110;  1 drivers
v0x24fb270_0 .net *"_ivl_62", 0 0, L_0x2501180;  1 drivers
v0x24fb350_0 .net *"_ivl_64", 0 0, L_0x25013a0;  1 drivers
v0x24fb430_0 .net *"_ivl_66", 0 0, L_0x2501410;  1 drivers
v0x24fb510_0 .net *"_ivl_68", 0 0, L_0x2501640;  1 drivers
v0x24fb5f0_0 .net *"_ivl_70", 0 0, L_0x2501750;  1 drivers
v0x24fb6d0_0 .net *"_ivl_72", 0 0, L_0x25018f0;  1 drivers
v0x24fb7b0_0 .net *"_ivl_74", 0 0, L_0x25019b0;  1 drivers
v0x24fb890_0 .net *"_ivl_76", 0 0, L_0x25017c0;  1 drivers
v0x24fb970_0 .net *"_ivl_78", 0 0, L_0x2501880;  1 drivers
v0x24fba50_0 .net *"_ivl_8", 0 0, L_0x24ff460;  1 drivers
v0x24fbb30_0 .net *"_ivl_80", 0 0, L_0x2501da0;  1 drivers
v0x24fbc10_0 .net *"_ivl_82", 0 0, L_0x2501e10;  1 drivers
v0x24fbcf0_0 .net *"_ivl_84", 0 0, L_0x2502030;  1 drivers
v0x24fbdd0_0 .net *"_ivl_88", 0 0, L_0x25023c0;  1 drivers
v0x24fbeb0_0 .net *"_ivl_90", 0 0, L_0x2502430;  1 drivers
v0x24fbf90_0 .net *"_ivl_92", 0 0, L_0x2502620;  1 drivers
v0x24fc070_0 .net *"_ivl_94", 0 0, L_0x2502730;  1 drivers
v0x24fc150_0 .net *"_ivl_96", 0 0, L_0x2502930;  1 drivers
v0x24fc230_0 .net *"_ivl_98", 0 0, L_0x2502a40;  1 drivers
v0x24fc720_0 .net "a", 0 0, v0x24f7c90_0;  alias, 1 drivers
v0x24fc7c0_0 .net "b", 0 0, v0x24f7d30_0;  alias, 1 drivers
v0x24fc8b0_0 .net "c", 0 0, v0x24f7dd0_0;  alias, 1 drivers
v0x24fc9a0_0 .net "d", 0 0, v0x24f7f10_0;  alias, 1 drivers
v0x24fca90_0 .net "out_pos", 0 0, L_0x2504dc0;  alias, 1 drivers
v0x24fcb50_0 .net "out_sop", 0 0, L_0x25020f0;  alias, 1 drivers
S_0x24fccd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x24a8e10;
 .timescale -12 -12;
E_0x248f9f0 .event anyedge, v0x24fdac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24fdac0_0;
    %nor/r;
    %assign/vec4 v0x24fdac0_0, 0;
    %wait E_0x248f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24f7160;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f8000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f80a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24f7160;
T_4 ;
    %wait E_0x24a75f0;
    %load/vec4 v0x24f8140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24f8000_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24f7160;
T_5 ;
    %wait E_0x24a7490;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %wait E_0x24a7490;
    %load/vec4 v0x24f8000_0;
    %store/vec4 v0x24f80a0_0, 0, 1;
    %fork t_1, S_0x24f7490;
    %jmp t_0;
    .scope S_0x24f7490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24f76d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x24f76d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x24a7490;
    %load/vec4 v0x24f76d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24f76d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24f76d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x24f7160;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24a75f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24f7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f7d30_0, 0;
    %assign/vec4 v0x24f7c90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24f8000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x24f80a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x24a8e10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24fd660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24fdac0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x24a8e10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24fd660_0;
    %inv;
    %store/vec4 v0x24fd660_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x24a8e10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24f7e70_0, v0x24fdc30_0, v0x24fd480_0, v0x24fd520_0, v0x24fd5c0_0, v0x24fd700_0, v0x24fd980_0, v0x24fd8e0_0, v0x24fd840_0, v0x24fd7a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x24a8e10;
T_9 ;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x24a8e10;
T_10 ;
    %wait E_0x24a75f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fda20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fda20_0, 4, 32;
    %load/vec4 v0x24fdb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fda20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fda20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fda20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24fd980_0;
    %load/vec4 v0x24fd980_0;
    %load/vec4 v0x24fd8e0_0;
    %xor;
    %load/vec4 v0x24fd980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fda20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fda20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24fd840_0;
    %load/vec4 v0x24fd840_0;
    %load/vec4 v0x24fd7a0_0;
    %xor;
    %load/vec4 v0x24fd840_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fda20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24fda20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fda20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/ece241_2013_q2/iter1/response4/top_module.sv";
