strict digraph "" {
	node [label="\N"];
	"3989:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b46f10>",
		fillcolor=turquoise,
		label="3989:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3990:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b46f50>",
		fillcolor=springgreen,
		label="3990:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3989:BL" -> "3990:IF"	 [cond="[]",
		lineno=None];
	"Leaf_3988:AL"	 [def_var="['error_capture_code']",
		label="Leaf_3988:AL"];
	"3991:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b52810>",
		fillcolor=firebrick,
		label="3991:NS
error_capture_code <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b52810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3991:NS" -> "Leaf_3988:AL"	 [cond="[]",
		lineno=None];
	"3992:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b46f90>",
		fillcolor=springgreen,
		label="3992:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3994:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b46fd0>",
		fillcolor=springgreen,
		label="3994:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3992:IF" -> "3994:IF"	 [cond="['read_error_code_capture_reg']",
		label="!(read_error_code_capture_reg)",
		lineno=3992];
	"3993:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b52590>",
		fillcolor=firebrick,
		label="3993:NS
error_capture_code <= #Tp 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b52590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3992:IF" -> "3993:NS"	 [cond="['read_error_code_capture_reg']",
		label=read_error_code_capture_reg,
		lineno=3992];
	"3995:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b52050>",
		fillcolor=firebrick,
		label="3995:NS
error_capture_code <= #Tp { error_capture_code_type[7:6], error_capture_code_direction, error_capture_code_segment[4:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b52050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3994:IF" -> "3995:NS"	 [cond="['set_bus_error_irq']",
		label=set_bus_error_irq,
		lineno=3994];
	"3988:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6b52a10>",
		clk_sens=True,
		fillcolor=gold,
		label="3988:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['error_capture_code_segment', 'set_bus_error_irq', 'error_capture_code_type', 'read_error_code_capture_reg', 'error_capture_code_\
direction', 'rst']"];
	"3988:AL" -> "3989:BL"	 [cond="[]",
		lineno=None];
	"3990:IF" -> "3991:NS"	 [cond="['rst']",
		label=rst,
		lineno=3990];
	"3990:IF" -> "3992:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3990];
	"3993:NS" -> "Leaf_3988:AL"	 [cond="[]",
		lineno=None];
	"3995:NS" -> "Leaf_3988:AL"	 [cond="[]",
		lineno=None];
}
