m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/vagrant/verilog_lab/lab1
vcounter
!s110 1507101105
!i10b 1
!s100 CzMZH?P5i6EG041VdT;F11
I81`FI<Qem5EX9>[VRGnkd0
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 d/vagrant/verilog_lab/dcounter
w1507101406
8/vagrant/verilog_lab/dcounter/counter.v
F/vagrant/verilog_lab/dcounter/counter.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1507101105.000000
!s107 /vagrant/verilog_lab/dcounter/counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|/vagrant/verilog_lab/dcounter/counter.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vcounter_sim
!s110 1507101106
!i10b 1
!s100 38:HcYEKSi_bg29zoIBm`1
IMoY9HT@4081e72?aDSVa02
R0
R1
w1507101165
8/vagrant/verilog_lab/dcounter/counter_sim.v
F/vagrant/verilog_lab/dcounter/counter_sim.v
L0 1
R2
r1
!s85 0
31
!s108 1507101106.000000
!s107 /vagrant/verilog_lab/dcounter/counter_sim.v|
!s90 -reportprogress|300|-work|work|-stats=none|/vagrant/verilog_lab/dcounter/counter_sim.v|
!i113 1
R3
R4
