Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 18:21:23 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.769        0.000                      0                 1552        0.035        0.000                      0                 1552       48.750        0.000                       0                   575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.769        0.000                      0                 1548        0.035        0.000                      0                 1548       48.750        0.000                       0                   575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.126        0.000                      0                    4        1.435        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.769ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.953ns  (logic 4.399ns (17.629%)  route 20.554ns (82.371%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X51Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.035     7.621    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.150     7.771 f  sm/D_states_q[4]_i_6/O
                         net (fo=24, routed)          2.479    10.250    sm/D_states_q[4]_i_6_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.326    10.576 r  sm/D_registers_q[7][24]_i_16/O
                         net (fo=1, routed)           0.158    10.734    sm/D_registers_q[7][24]_i_16_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.858 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=47, routed)          0.889    11.747    sm/M_sm_bsel[3]
    SLICE_X44Y65         MUXF7 (Prop_muxf7_S_O)       0.276    12.023 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=76, routed)          3.124    15.147    sm/D_states_q_reg[7]_rep__0_0[1]
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.325    15.472 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.635    16.107    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    16.433 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.670    17.103    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.227 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.517    17.744    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.868 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.289    18.158    sm/D_registers_q[7][22]_i_27_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.282 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.700    18.982    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    19.106 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.574    19.680    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.581    20.386    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.510 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.303    20.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.124    20.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.655    21.592    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.152    21.744 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=4, routed)           0.651    22.395    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.332    22.727 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.476    23.203    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.116    23.319 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.652    23.971    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.328    24.299 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.652    24.950    sm/M_alum_out[26]
    SLICE_X51Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.074 r  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.630    25.704    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    25.828 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.627    26.455    sm/D_states_q[7]_i_40_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.579 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.413    27.992    sm/D_states_q[7]_i_18_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.116 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.665    28.781    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    28.905 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.178    30.083    sm/accel_edge_n_0
    SLICE_X57Y71         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X57Y71         FDRE (Setup_fdre_C_CE)      -0.205   104.853    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        104.853    
                         arrival time                         -30.083    
  -------------------------------------------------------------------
                         slack                                 74.769    

Slack (MET) :             74.769ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.953ns  (logic 4.399ns (17.629%)  route 20.554ns (82.371%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X51Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.035     7.621    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.150     7.771 f  sm/D_states_q[4]_i_6/O
                         net (fo=24, routed)          2.479    10.250    sm/D_states_q[4]_i_6_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.326    10.576 r  sm/D_registers_q[7][24]_i_16/O
                         net (fo=1, routed)           0.158    10.734    sm/D_registers_q[7][24]_i_16_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.858 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=47, routed)          0.889    11.747    sm/M_sm_bsel[3]
    SLICE_X44Y65         MUXF7 (Prop_muxf7_S_O)       0.276    12.023 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=76, routed)          3.124    15.147    sm/D_states_q_reg[7]_rep__0_0[1]
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.325    15.472 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.635    16.107    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    16.433 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.670    17.103    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.227 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.517    17.744    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.868 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.289    18.158    sm/D_registers_q[7][22]_i_27_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.282 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.700    18.982    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    19.106 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.574    19.680    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.581    20.386    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.510 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.303    20.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.124    20.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.655    21.592    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.152    21.744 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=4, routed)           0.651    22.395    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.332    22.727 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.476    23.203    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.116    23.319 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.652    23.971    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.328    24.299 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.652    24.950    sm/M_alum_out[26]
    SLICE_X51Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.074 r  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.630    25.704    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    25.828 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.627    26.455    sm/D_states_q[7]_i_40_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.579 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.413    27.992    sm/D_states_q[7]_i_18_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.116 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.665    28.781    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    28.905 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.178    30.083    sm/accel_edge_n_0
    SLICE_X57Y71         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X57Y71         FDRE (Setup_fdre_C_CE)      -0.205   104.853    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        104.853    
                         arrival time                         -30.083    
  -------------------------------------------------------------------
                         slack                                 74.769    

Slack (MET) :             74.827ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.891ns  (logic 4.399ns (17.673%)  route 20.492ns (82.327%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X51Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.035     7.621    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.150     7.771 f  sm/D_states_q[4]_i_6/O
                         net (fo=24, routed)          2.479    10.250    sm/D_states_q[4]_i_6_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.326    10.576 r  sm/D_registers_q[7][24]_i_16/O
                         net (fo=1, routed)           0.158    10.734    sm/D_registers_q[7][24]_i_16_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.858 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=47, routed)          0.889    11.747    sm/M_sm_bsel[3]
    SLICE_X44Y65         MUXF7 (Prop_muxf7_S_O)       0.276    12.023 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=76, routed)          3.124    15.147    sm/D_states_q_reg[7]_rep__0_0[1]
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.325    15.472 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.635    16.107    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    16.433 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.670    17.103    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.227 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.517    17.744    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.868 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.289    18.158    sm/D_registers_q[7][22]_i_27_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.282 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.700    18.982    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    19.106 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.574    19.680    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.581    20.386    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.510 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.303    20.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.124    20.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.655    21.592    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.152    21.744 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=4, routed)           0.651    22.395    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.332    22.727 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.476    23.203    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.116    23.319 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.652    23.971    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.328    24.299 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.652    24.950    sm/M_alum_out[26]
    SLICE_X51Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.074 r  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.630    25.704    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    25.828 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.627    26.455    sm/D_states_q[7]_i_40_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.579 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.413    27.992    sm/D_states_q[7]_i_18_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.116 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.665    28.781    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    28.905 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.117    30.021    sm/accel_edge_n_0
    SLICE_X55Y73         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   104.831    sm/clk_IBUF_BUFG
    SLICE_X55Y73         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X55Y73         FDSE (Setup_fdse_C_CE)      -0.205   104.849    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.849    
                         arrival time                         -30.021    
  -------------------------------------------------------------------
                         slack                                 74.827    

Slack (MET) :             74.827ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.891ns  (logic 4.399ns (17.673%)  route 20.492ns (82.327%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X51Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.035     7.621    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.150     7.771 f  sm/D_states_q[4]_i_6/O
                         net (fo=24, routed)          2.479    10.250    sm/D_states_q[4]_i_6_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.326    10.576 r  sm/D_registers_q[7][24]_i_16/O
                         net (fo=1, routed)           0.158    10.734    sm/D_registers_q[7][24]_i_16_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.858 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=47, routed)          0.889    11.747    sm/M_sm_bsel[3]
    SLICE_X44Y65         MUXF7 (Prop_muxf7_S_O)       0.276    12.023 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=76, routed)          3.124    15.147    sm/D_states_q_reg[7]_rep__0_0[1]
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.325    15.472 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.635    16.107    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    16.433 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.670    17.103    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.227 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.517    17.744    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.868 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.289    18.158    sm/D_registers_q[7][22]_i_27_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.282 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.700    18.982    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    19.106 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.574    19.680    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.581    20.386    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.510 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.303    20.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.124    20.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.655    21.592    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.152    21.744 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=4, routed)           0.651    22.395    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.332    22.727 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.476    23.203    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.116    23.319 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.652    23.971    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.328    24.299 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.652    24.950    sm/M_alum_out[26]
    SLICE_X51Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.074 r  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.630    25.704    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    25.828 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.627    26.455    sm/D_states_q[7]_i_40_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.579 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.413    27.992    sm/D_states_q[7]_i_18_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.116 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.665    28.781    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    28.905 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.117    30.021    sm/accel_edge_n_0
    SLICE_X55Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   104.831    sm/clk_IBUF_BUFG
    SLICE_X55Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X55Y73         FDSE (Setup_fdse_C_CE)      -0.205   104.849    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        104.849    
                         arrival time                         -30.021    
  -------------------------------------------------------------------
                         slack                                 74.827    

Slack (MET) :             74.827ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.891ns  (logic 4.399ns (17.673%)  route 20.492ns (82.327%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X51Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.035     7.621    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.150     7.771 f  sm/D_states_q[4]_i_6/O
                         net (fo=24, routed)          2.479    10.250    sm/D_states_q[4]_i_6_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.326    10.576 r  sm/D_registers_q[7][24]_i_16/O
                         net (fo=1, routed)           0.158    10.734    sm/D_registers_q[7][24]_i_16_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.858 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=47, routed)          0.889    11.747    sm/M_sm_bsel[3]
    SLICE_X44Y65         MUXF7 (Prop_muxf7_S_O)       0.276    12.023 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=76, routed)          3.124    15.147    sm/D_states_q_reg[7]_rep__0_0[1]
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.325    15.472 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.635    16.107    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    16.433 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.670    17.103    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.227 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.517    17.744    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.868 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.289    18.158    sm/D_registers_q[7][22]_i_27_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.282 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.700    18.982    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    19.106 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.574    19.680    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.581    20.386    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.510 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.303    20.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.124    20.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.655    21.592    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.152    21.744 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=4, routed)           0.651    22.395    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.332    22.727 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.476    23.203    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.116    23.319 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.652    23.971    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.328    24.299 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.652    24.950    sm/M_alum_out[26]
    SLICE_X51Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.074 r  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.630    25.704    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    25.828 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.627    26.455    sm/D_states_q[7]_i_40_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.579 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.413    27.992    sm/D_states_q[7]_i_18_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.116 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.665    28.781    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    28.905 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.117    30.021    sm/accel_edge_n_0
    SLICE_X55Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   104.831    sm/clk_IBUF_BUFG
    SLICE_X55Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X55Y73         FDSE (Setup_fdse_C_CE)      -0.205   104.849    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                        104.849    
                         arrival time                         -30.021    
  -------------------------------------------------------------------
                         slack                                 74.827    

Slack (MET) :             74.827ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.891ns  (logic 4.399ns (17.673%)  route 20.492ns (82.327%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X51Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.035     7.621    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.150     7.771 f  sm/D_states_q[4]_i_6/O
                         net (fo=24, routed)          2.479    10.250    sm/D_states_q[4]_i_6_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.326    10.576 r  sm/D_registers_q[7][24]_i_16/O
                         net (fo=1, routed)           0.158    10.734    sm/D_registers_q[7][24]_i_16_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.858 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=47, routed)          0.889    11.747    sm/M_sm_bsel[3]
    SLICE_X44Y65         MUXF7 (Prop_muxf7_S_O)       0.276    12.023 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=76, routed)          3.124    15.147    sm/D_states_q_reg[7]_rep__0_0[1]
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.325    15.472 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.635    16.107    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    16.433 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.670    17.103    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.227 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.517    17.744    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.868 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.289    18.158    sm/D_registers_q[7][22]_i_27_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.282 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.700    18.982    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    19.106 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.574    19.680    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.581    20.386    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.510 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.303    20.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.124    20.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.655    21.592    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.152    21.744 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=4, routed)           0.651    22.395    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.332    22.727 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.476    23.203    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.116    23.319 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.652    23.971    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.328    24.299 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.652    24.950    sm/M_alum_out[26]
    SLICE_X51Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.074 r  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.630    25.704    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    25.828 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.627    26.455    sm/D_states_q[7]_i_40_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.579 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.413    27.992    sm/D_states_q[7]_i_18_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.116 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.665    28.781    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    28.905 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.117    30.021    sm/accel_edge_n_0
    SLICE_X55Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   104.831    sm/clk_IBUF_BUFG
    SLICE_X55Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X55Y73         FDSE (Setup_fdse_C_CE)      -0.205   104.849    sm/D_states_q_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                        104.849    
                         arrival time                         -30.021    
  -------------------------------------------------------------------
                         slack                                 74.827    

Slack (MET) :             74.941ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.781ns  (logic 4.399ns (17.751%)  route 20.382ns (82.249%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X51Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.035     7.621    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.150     7.771 f  sm/D_states_q[4]_i_6/O
                         net (fo=24, routed)          2.479    10.250    sm/D_states_q[4]_i_6_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.326    10.576 r  sm/D_registers_q[7][24]_i_16/O
                         net (fo=1, routed)           0.158    10.734    sm/D_registers_q[7][24]_i_16_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.858 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=47, routed)          0.889    11.747    sm/M_sm_bsel[3]
    SLICE_X44Y65         MUXF7 (Prop_muxf7_S_O)       0.276    12.023 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=76, routed)          3.124    15.147    sm/D_states_q_reg[7]_rep__0_0[1]
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.325    15.472 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.635    16.107    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    16.433 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.670    17.103    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.227 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.517    17.744    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.868 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.289    18.158    sm/D_registers_q[7][22]_i_27_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.282 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.700    18.982    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    19.106 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.574    19.680    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.581    20.386    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.510 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.303    20.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.124    20.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.655    21.592    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.152    21.744 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=4, routed)           0.651    22.395    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.332    22.727 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.476    23.203    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.116    23.319 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.652    23.971    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.328    24.299 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.652    24.950    sm/M_alum_out[26]
    SLICE_X51Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.074 r  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.630    25.704    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    25.828 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.627    26.455    sm/D_states_q[7]_i_40_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.579 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.413    27.992    sm/D_states_q[7]_i_18_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.116 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.665    28.781    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    28.905 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.006    29.911    sm/accel_edge_n_0
    SLICE_X55Y70         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X55Y70         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X55Y70         FDSE (Setup_fdse_C_CE)      -0.205   104.853    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.853    
                         arrival time                         -29.911    
  -------------------------------------------------------------------
                         slack                                 74.941    

Slack (MET) :             74.995ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.764ns  (logic 4.399ns (17.764%)  route 20.365ns (82.236%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X51Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.035     7.621    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.150     7.771 f  sm/D_states_q[4]_i_6/O
                         net (fo=24, routed)          2.479    10.250    sm/D_states_q[4]_i_6_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.326    10.576 r  sm/D_registers_q[7][24]_i_16/O
                         net (fo=1, routed)           0.158    10.734    sm/D_registers_q[7][24]_i_16_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.858 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=47, routed)          0.889    11.747    sm/M_sm_bsel[3]
    SLICE_X44Y65         MUXF7 (Prop_muxf7_S_O)       0.276    12.023 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=76, routed)          3.124    15.147    sm/D_states_q_reg[7]_rep__0_0[1]
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.325    15.472 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.635    16.107    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    16.433 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.670    17.103    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.227 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.517    17.744    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.868 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.289    18.158    sm/D_registers_q[7][22]_i_27_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.282 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.700    18.982    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    19.106 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.574    19.680    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.581    20.386    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.510 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.303    20.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.124    20.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.655    21.592    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.152    21.744 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=4, routed)           0.651    22.395    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.332    22.727 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.476    23.203    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.116    23.319 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.652    23.971    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.328    24.299 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.652    24.950    sm/M_alum_out[26]
    SLICE_X51Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.074 r  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.630    25.704    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    25.828 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.627    26.455    sm/D_states_q[7]_i_40_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.579 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.413    27.992    sm/D_states_q[7]_i_18_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.116 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.665    28.781    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    28.905 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          0.989    29.894    sm/accel_edge_n_0
    SLICE_X56Y71         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X56Y71         FDRE (Setup_fdre_C_CE)      -0.169   104.889    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.889    
                         arrival time                         -29.894    
  -------------------------------------------------------------------
                         slack                                 74.995    

Slack (MET) :             74.995ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.764ns  (logic 4.399ns (17.764%)  route 20.365ns (82.236%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X51Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.035     7.621    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.150     7.771 f  sm/D_states_q[4]_i_6/O
                         net (fo=24, routed)          2.479    10.250    sm/D_states_q[4]_i_6_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.326    10.576 r  sm/D_registers_q[7][24]_i_16/O
                         net (fo=1, routed)           0.158    10.734    sm/D_registers_q[7][24]_i_16_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.858 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=47, routed)          0.889    11.747    sm/M_sm_bsel[3]
    SLICE_X44Y65         MUXF7 (Prop_muxf7_S_O)       0.276    12.023 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=76, routed)          3.124    15.147    sm/D_states_q_reg[7]_rep__0_0[1]
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.325    15.472 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.635    16.107    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    16.433 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.670    17.103    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.227 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.517    17.744    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.868 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.289    18.158    sm/D_registers_q[7][22]_i_27_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.282 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.700    18.982    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    19.106 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.574    19.680    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.581    20.386    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.510 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.303    20.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.124    20.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.655    21.592    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.152    21.744 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=4, routed)           0.651    22.395    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.332    22.727 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.476    23.203    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.116    23.319 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.652    23.971    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.328    24.299 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.652    24.950    sm/M_alum_out[26]
    SLICE_X51Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.074 r  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.630    25.704    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    25.828 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.627    26.455    sm/D_states_q[7]_i_40_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.579 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.413    27.992    sm/D_states_q[7]_i_18_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.116 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.665    28.781    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    28.905 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          0.989    29.894    sm/accel_edge_n_0
    SLICE_X56Y71         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X56Y71         FDRE (Setup_fdre_C_CE)      -0.169   104.889    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        104.889    
                         arrival time                         -29.894    
  -------------------------------------------------------------------
                         slack                                 74.995    

Slack (MET) :             75.041ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.696ns  (logic 4.399ns (17.813%)  route 20.297ns (82.187%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X51Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.035     7.621    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.150     7.771 f  sm/D_states_q[4]_i_6/O
                         net (fo=24, routed)          2.479    10.250    sm/D_states_q[4]_i_6_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.326    10.576 r  sm/D_registers_q[7][24]_i_16/O
                         net (fo=1, routed)           0.158    10.734    sm/D_registers_q[7][24]_i_16_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.858 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=47, routed)          0.889    11.747    sm/M_sm_bsel[3]
    SLICE_X44Y65         MUXF7 (Prop_muxf7_S_O)       0.276    12.023 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=76, routed)          3.124    15.147    sm/D_states_q_reg[7]_rep__0_0[1]
    SLICE_X51Y55         LUT5 (Prop_lut5_I0_O)        0.325    15.472 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.635    16.107    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    16.433 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.670    17.103    L_reg/D_registers_q[7][17]_i_27_1
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.124    17.227 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.517    17.744    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    17.868 f  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.289    18.158    sm/D_registers_q[7][22]_i_27_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.282 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.700    18.982    sm/D_registers_q[7][17]_i_25_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    19.106 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.574    19.680    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.581    20.386    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X52Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.510 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.303    20.813    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.124    20.937 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.655    21.592    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.152    21.744 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=4, routed)           0.651    22.395    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.332    22.727 r  sm/D_registers_q[7][26]_i_11/O
                         net (fo=3, routed)           0.476    23.203    sm/D_registers_q[7][26]_i_11_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.116    23.319 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.652    23.971    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.328    24.299 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.652    24.950    sm/M_alum_out[26]
    SLICE_X51Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.074 r  sm/D_states_q[7]_i_55/O
                         net (fo=1, routed)           0.630    25.704    sm/D_states_q[7]_i_55_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    25.828 r  sm/D_states_q[7]_i_40/O
                         net (fo=1, routed)           0.627    26.455    sm/D_states_q[7]_i_40_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.579 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.413    27.992    sm/D_states_q[7]_i_18_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.116 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.665    28.781    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124    28.905 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          0.921    29.826    sm/accel_edge_n_0
    SLICE_X51Y69         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.431   104.835    sm/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.272   105.107    
                         clock uncertainty           -0.035   105.072    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.205   104.867    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.867    
                         arrival time                         -29.826    
  -------------------------------------------------------------------
                         slack                                 75.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.548     1.492    sr1/clk_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.850    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.813     2.003    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.505    
    SLICE_X34Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.548     1.492    sr1/clk_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.850    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.813     2.003    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.505    
    SLICE_X34Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.548     1.492    sr1/clk_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.850    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.813     2.003    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.505    
    SLICE_X34Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.548     1.492    sr1/clk_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.850    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.813     2.003    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.505    
    SLICE_X34Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.059%)  route 0.261ns (64.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.551     1.495    sr2/clk_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.897    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.816     2.006    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.508    
    SLICE_X38Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.059%)  route 0.261ns (64.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.551     1.495    sr2/clk_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.897    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.816     2.006    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.508    
    SLICE_X38Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.059%)  route 0.261ns (64.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.551     1.495    sr2/clk_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.897    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.816     2.006    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.508    
    SLICE_X38Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.059%)  route 0.261ns (64.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.551     1.495    sr2/clk_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.897    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.816     2.006    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.508    
    SLICE_X38Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.549     1.493    sr3/clk_IBUF_BUFG
    SLICE_X39Y76         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.910    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.814     2.004    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.506    
    SLICE_X38Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.815    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.549     1.493    sr3/clk_IBUF_BUFG
    SLICE_X39Y76         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.910    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.814     2.004    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.506    
    SLICE_X38Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.815    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y66   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y63   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y62   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y60   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y62   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y61   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y61   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.126ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.996ns (18.319%)  route 4.441ns (81.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=126, routed)         2.650     8.298    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.150     8.448 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.063     9.511    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.839 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.728    10.567    fifo_reset_cond/AS[0]
    SLICE_X40Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.425   104.829    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.087    
                         clock uncertainty           -0.035   105.052    
    SLICE_X40Y78         FDPE (Recov_fdpe_C_PRE)     -0.359   104.693    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.693    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 94.126    

Slack (MET) :             94.126ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.996ns (18.319%)  route 4.441ns (81.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=126, routed)         2.650     8.298    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.150     8.448 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.063     9.511    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.839 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.728    10.567    fifo_reset_cond/AS[0]
    SLICE_X40Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.425   104.829    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.087    
                         clock uncertainty           -0.035   105.052    
    SLICE_X40Y78         FDPE (Recov_fdpe_C_PRE)     -0.359   104.693    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.693    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 94.126    

Slack (MET) :             94.126ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.996ns (18.319%)  route 4.441ns (81.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=126, routed)         2.650     8.298    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.150     8.448 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.063     9.511    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.839 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.728    10.567    fifo_reset_cond/AS[0]
    SLICE_X40Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.425   104.829    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.087    
                         clock uncertainty           -0.035   105.052    
    SLICE_X40Y78         FDPE (Recov_fdpe_C_PRE)     -0.359   104.693    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.693    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 94.126    

Slack (MET) :             94.126ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.996ns (18.319%)  route 4.441ns (81.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 104.829 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=126, routed)         2.650     8.298    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.150     8.448 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.063     9.511    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.839 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.728    10.567    fifo_reset_cond/AS[0]
    SLICE_X40Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.425   104.829    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.087    
                         clock uncertainty           -0.035   105.052    
    SLICE_X40Y78         FDPE (Recov_fdpe_C_PRE)     -0.359   104.693    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.693    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 94.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.186ns (13.566%)  route 1.185ns (86.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X49Y72         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         0.929     2.568    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.613 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.256     2.869    fifo_reset_cond/AS[0]
    SLICE_X40Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.529    
    SLICE_X40Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.186ns (13.566%)  route 1.185ns (86.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X49Y72         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         0.929     2.568    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.613 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.256     2.869    fifo_reset_cond/AS[0]
    SLICE_X40Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.529    
    SLICE_X40Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.186ns (13.566%)  route 1.185ns (86.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X49Y72         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         0.929     2.568    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.613 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.256     2.869    fifo_reset_cond/AS[0]
    SLICE_X40Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.529    
    SLICE_X40Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.186ns (13.566%)  route 1.185ns (86.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X49Y72         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         0.929     2.568    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.613 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.256     2.869    fifo_reset_cond/AS[0]
    SLICE_X40Y78         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y78         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.529    
    SLICE_X40Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  1.435    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.833ns  (logic 12.223ns (32.307%)  route 25.610ns (67.693%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          1.795     7.383    L_reg/M_sm_pbc[4]
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.154     7.537 r  L_reg/L_3e11ce32_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.817     8.353    L_reg/L_3e11ce32_remainder0_carry_i_27__0_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.327     8.680 f  L_reg/L_3e11ce32_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.894     9.574    L_reg/L_3e11ce32_remainder0_carry_i_13__0_n_0
    SLICE_X36Y64         LUT3 (Prop_lut3_I1_O)        0.150     9.724 f  L_reg/L_3e11ce32_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.935    10.659    L_reg/L_3e11ce32_remainder0_carry_i_19__0_n_0
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.354    11.013 r  L_reg/L_3e11ce32_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.137    12.150    L_reg/L_3e11ce32_remainder0_carry_i_10__0_n_0
    SLICE_X34Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.476 r  L_reg/L_3e11ce32_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.476    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.009 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.009    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.228 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.433    14.661    L_reg/L_3e11ce32_remainder0_1[4]
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.317    14.978 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.943    15.922    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I4_O)        0.328    16.250 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.655    16.904    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.152    17.056 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.841    17.898    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y66         LUT5 (Prop_lut5_I4_O)        0.358    18.256 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.458    18.713    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.321    19.034 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.862    19.896    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.358    20.254 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.502    20.756    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.467 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.467    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.581    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.803 f  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.986    22.789    L_reg/L_3e11ce32_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X32Y67         LUT5 (Prop_lut5_I2_O)        0.299    23.088 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.521    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.645 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.158    24.803    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.149    24.952 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.948    25.900    L_reg/i__carry_i_13__1_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.332    26.232 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.808    27.040    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.164 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.976    28.140    L_reg/i__carry_i_13__1_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.146    28.286 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.671    28.958    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y65         LUT5 (Prop_lut5_I0_O)        0.328    29.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.286    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.819 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.819    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.936 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.936    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.259 f  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.960    31.219    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.306    31.525 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.333    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.457 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.126    33.583    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124    33.707 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.720    34.428    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.124    34.552 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.015    35.567    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    35.691 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.729    39.419    bseg_OBUF[6]
    R1                   OBUF (Prop_obuf_I_O)         3.546    42.965 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.965    bseg[6]
    R1                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.593ns  (logic 12.481ns (33.199%)  route 25.113ns (66.801%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          1.795     7.383    L_reg/M_sm_pbc[4]
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.154     7.537 r  L_reg/L_3e11ce32_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.817     8.353    L_reg/L_3e11ce32_remainder0_carry_i_27__0_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.327     8.680 f  L_reg/L_3e11ce32_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.894     9.574    L_reg/L_3e11ce32_remainder0_carry_i_13__0_n_0
    SLICE_X36Y64         LUT3 (Prop_lut3_I1_O)        0.150     9.724 f  L_reg/L_3e11ce32_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.935    10.659    L_reg/L_3e11ce32_remainder0_carry_i_19__0_n_0
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.354    11.013 r  L_reg/L_3e11ce32_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.137    12.150    L_reg/L_3e11ce32_remainder0_carry_i_10__0_n_0
    SLICE_X34Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.476 r  L_reg/L_3e11ce32_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.476    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.009 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.009    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.228 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.433    14.661    L_reg/L_3e11ce32_remainder0_1[4]
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.317    14.978 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.943    15.922    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I4_O)        0.328    16.250 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.655    16.904    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.152    17.056 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.841    17.898    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y66         LUT5 (Prop_lut5_I4_O)        0.358    18.256 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.458    18.713    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.321    19.034 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.862    19.896    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.358    20.254 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.502    20.756    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.467 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.467    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.581    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.803 f  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.986    22.789    L_reg/L_3e11ce32_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X32Y67         LUT5 (Prop_lut5_I2_O)        0.299    23.088 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.521    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.645 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.158    24.803    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.149    24.952 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.948    25.900    L_reg/i__carry_i_13__1_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.332    26.232 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.808    27.040    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.164 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.976    28.140    L_reg/i__carry_i_13__1_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.146    28.286 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.671    28.958    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y65         LUT5 (Prop_lut5_I0_O)        0.328    29.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.286    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.819 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.819    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.936 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.936    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.259 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.960    31.219    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.306    31.525 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.333    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.457 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.126    33.583    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124    33.707 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.715    34.423    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.124    34.547 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.827    35.374    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I0_O)        0.152    35.526 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.424    38.950    bseg_OBUF[4]
    N11                  OBUF (Prop_obuf_I_O)         3.776    42.725 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.725    bseg[4]
    N11                                                               r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.537ns  (logic 12.484ns (33.258%)  route 25.053ns (66.742%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          1.795     7.383    L_reg/M_sm_pbc[4]
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.154     7.537 r  L_reg/L_3e11ce32_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.817     8.353    L_reg/L_3e11ce32_remainder0_carry_i_27__0_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.327     8.680 f  L_reg/L_3e11ce32_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.894     9.574    L_reg/L_3e11ce32_remainder0_carry_i_13__0_n_0
    SLICE_X36Y64         LUT3 (Prop_lut3_I1_O)        0.150     9.724 f  L_reg/L_3e11ce32_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.935    10.659    L_reg/L_3e11ce32_remainder0_carry_i_19__0_n_0
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.354    11.013 r  L_reg/L_3e11ce32_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.137    12.150    L_reg/L_3e11ce32_remainder0_carry_i_10__0_n_0
    SLICE_X34Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.476 r  L_reg/L_3e11ce32_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.476    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.009 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.009    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.228 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.433    14.661    L_reg/L_3e11ce32_remainder0_1[4]
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.317    14.978 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.943    15.922    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I4_O)        0.328    16.250 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.655    16.904    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.152    17.056 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.841    17.898    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y66         LUT5 (Prop_lut5_I4_O)        0.358    18.256 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.458    18.713    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.321    19.034 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.862    19.896    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.358    20.254 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.502    20.756    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.467 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.467    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.581    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.803 f  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.986    22.789    L_reg/L_3e11ce32_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X32Y67         LUT5 (Prop_lut5_I2_O)        0.299    23.088 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.521    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.645 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.158    24.803    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.149    24.952 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.948    25.900    L_reg/i__carry_i_13__1_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.332    26.232 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.808    27.040    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.164 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.976    28.140    L_reg/i__carry_i_13__1_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.146    28.286 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.671    28.958    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y65         LUT5 (Prop_lut5_I0_O)        0.328    29.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.286    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.819 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.819    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.936 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.936    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.259 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.960    31.219    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.306    31.525 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.333    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.457 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.126    33.583    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124    33.707 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.715    34.423    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.124    34.547 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.830    35.376    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I1_O)        0.152    35.528 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.362    38.890    bseg_OBUF[3]
    N13                  OBUF (Prop_obuf_I_O)         3.779    42.669 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.669    bseg[3]
    N13                                                               r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.487ns  (logic 12.486ns (33.307%)  route 25.001ns (66.693%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          1.795     7.383    L_reg/M_sm_pbc[4]
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.154     7.537 r  L_reg/L_3e11ce32_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.817     8.353    L_reg/L_3e11ce32_remainder0_carry_i_27__0_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.327     8.680 f  L_reg/L_3e11ce32_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.894     9.574    L_reg/L_3e11ce32_remainder0_carry_i_13__0_n_0
    SLICE_X36Y64         LUT3 (Prop_lut3_I1_O)        0.150     9.724 f  L_reg/L_3e11ce32_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.935    10.659    L_reg/L_3e11ce32_remainder0_carry_i_19__0_n_0
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.354    11.013 r  L_reg/L_3e11ce32_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.137    12.150    L_reg/L_3e11ce32_remainder0_carry_i_10__0_n_0
    SLICE_X34Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.476 r  L_reg/L_3e11ce32_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.476    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.009 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.009    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.228 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.433    14.661    L_reg/L_3e11ce32_remainder0_1[4]
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.317    14.978 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.943    15.922    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I4_O)        0.328    16.250 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.655    16.904    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.152    17.056 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.841    17.898    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y66         LUT5 (Prop_lut5_I4_O)        0.358    18.256 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.458    18.713    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.321    19.034 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.862    19.896    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.358    20.254 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.502    20.756    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.467 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.467    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.581    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.803 f  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.986    22.789    L_reg/L_3e11ce32_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X32Y67         LUT5 (Prop_lut5_I2_O)        0.299    23.088 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.521    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.645 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.158    24.803    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.149    24.952 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.948    25.900    L_reg/i__carry_i_13__1_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.332    26.232 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.808    27.040    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.164 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.976    28.140    L_reg/i__carry_i_13__1_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.146    28.286 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.671    28.958    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y65         LUT5 (Prop_lut5_I0_O)        0.328    29.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.286    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.819 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.819    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.936 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.936    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.259 f  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.960    31.219    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.306    31.525 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.333    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.457 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.126    33.583    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124    33.707 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.720    34.428    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.124    34.552 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.015    35.567    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.154    35.721 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.119    38.840    bseg_OBUF[9]
    P13                  OBUF (Prop_obuf_I_O)         3.779    42.619 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.619    bseg[9]
    P13                                                               r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.481ns  (logic 12.219ns (32.602%)  route 25.261ns (67.398%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          1.795     7.383    L_reg/M_sm_pbc[4]
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.154     7.537 r  L_reg/L_3e11ce32_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.817     8.353    L_reg/L_3e11ce32_remainder0_carry_i_27__0_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.327     8.680 f  L_reg/L_3e11ce32_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.894     9.574    L_reg/L_3e11ce32_remainder0_carry_i_13__0_n_0
    SLICE_X36Y64         LUT3 (Prop_lut3_I1_O)        0.150     9.724 f  L_reg/L_3e11ce32_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.935    10.659    L_reg/L_3e11ce32_remainder0_carry_i_19__0_n_0
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.354    11.013 r  L_reg/L_3e11ce32_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.137    12.150    L_reg/L_3e11ce32_remainder0_carry_i_10__0_n_0
    SLICE_X34Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.476 r  L_reg/L_3e11ce32_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.476    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.009 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.009    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.228 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.433    14.661    L_reg/L_3e11ce32_remainder0_1[4]
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.317    14.978 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.943    15.922    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I4_O)        0.328    16.250 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.655    16.904    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.152    17.056 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.841    17.898    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y66         LUT5 (Prop_lut5_I4_O)        0.358    18.256 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.458    18.713    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.321    19.034 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.862    19.896    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.358    20.254 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.502    20.756    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.467 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.467    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.581    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.803 f  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.986    22.789    L_reg/L_3e11ce32_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X32Y67         LUT5 (Prop_lut5_I2_O)        0.299    23.088 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.521    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.645 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.158    24.803    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.149    24.952 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.948    25.900    L_reg/i__carry_i_13__1_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.332    26.232 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.808    27.040    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.164 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.976    28.140    L_reg/i__carry_i_13__1_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.146    28.286 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.671    28.958    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y65         LUT5 (Prop_lut5_I0_O)        0.328    29.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.286    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.819 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.819    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.936 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.936    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.259 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.960    31.219    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.306    31.525 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.333    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.457 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.126    33.583    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124    33.707 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.715    34.423    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.124    34.547 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.842    35.389    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X28Y62         LUT3 (Prop_lut3_I1_O)        0.124    35.513 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.558    39.070    bseg_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         3.542    42.613 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.613    bseg[0]
    R2                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.356ns  (logic 12.249ns (32.791%)  route 25.107ns (67.209%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          1.795     7.383    L_reg/M_sm_pbc[4]
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.154     7.537 r  L_reg/L_3e11ce32_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.817     8.353    L_reg/L_3e11ce32_remainder0_carry_i_27__0_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.327     8.680 f  L_reg/L_3e11ce32_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.894     9.574    L_reg/L_3e11ce32_remainder0_carry_i_13__0_n_0
    SLICE_X36Y64         LUT3 (Prop_lut3_I1_O)        0.150     9.724 f  L_reg/L_3e11ce32_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.935    10.659    L_reg/L_3e11ce32_remainder0_carry_i_19__0_n_0
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.354    11.013 r  L_reg/L_3e11ce32_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.137    12.150    L_reg/L_3e11ce32_remainder0_carry_i_10__0_n_0
    SLICE_X34Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.476 r  L_reg/L_3e11ce32_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.476    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.009 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.009    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.228 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.433    14.661    L_reg/L_3e11ce32_remainder0_1[4]
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.317    14.978 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.943    15.922    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I4_O)        0.328    16.250 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.655    16.904    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.152    17.056 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.841    17.898    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y66         LUT5 (Prop_lut5_I4_O)        0.358    18.256 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.458    18.713    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.321    19.034 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.862    19.896    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.358    20.254 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.502    20.756    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.467 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.467    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.581    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.803 f  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.986    22.789    L_reg/L_3e11ce32_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X32Y67         LUT5 (Prop_lut5_I2_O)        0.299    23.088 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.521    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.645 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.158    24.803    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.149    24.952 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.948    25.900    L_reg/i__carry_i_13__1_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.332    26.232 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.808    27.040    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.164 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.976    28.140    L_reg/i__carry_i_13__1_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.146    28.286 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.671    28.958    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y65         LUT5 (Prop_lut5_I0_O)        0.328    29.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.286    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.819 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.819    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.936 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.936    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.259 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.960    31.219    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.306    31.525 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.333    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.457 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.126    33.583    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124    33.707 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.715    34.423    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.124    34.547 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.827    35.374    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I1_O)        0.124    35.498 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.418    38.916    bseg_OBUF[10]
    N12                  OBUF (Prop_obuf_I_O)         3.572    42.488 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.488    bseg[10]
    N12                                                               r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.108ns  (logic 12.213ns (32.913%)  route 24.894ns (67.087%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          1.795     7.383    L_reg/M_sm_pbc[4]
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.154     7.537 r  L_reg/L_3e11ce32_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.817     8.353    L_reg/L_3e11ce32_remainder0_carry_i_27__0_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I5_O)        0.327     8.680 f  L_reg/L_3e11ce32_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.894     9.574    L_reg/L_3e11ce32_remainder0_carry_i_13__0_n_0
    SLICE_X36Y64         LUT3 (Prop_lut3_I1_O)        0.150     9.724 f  L_reg/L_3e11ce32_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.935    10.659    L_reg/L_3e11ce32_remainder0_carry_i_19__0_n_0
    SLICE_X35Y64         LUT5 (Prop_lut5_I3_O)        0.354    11.013 r  L_reg/L_3e11ce32_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.137    12.150    L_reg/L_3e11ce32_remainder0_carry_i_10__0_n_0
    SLICE_X34Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.476 r  L_reg/L_3e11ce32_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.476    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.009 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.009    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.228 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.433    14.661    L_reg/L_3e11ce32_remainder0_1[4]
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.317    14.978 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.943    15.922    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I4_O)        0.328    16.250 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.655    16.904    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.152    17.056 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.841    17.898    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X33Y66         LUT5 (Prop_lut5_I4_O)        0.358    18.256 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.458    18.713    L_reg/i__carry_i_19__1_n_0
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.321    19.034 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.862    19.896    L_reg/i__carry_i_11__1_n_0
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.358    20.254 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.502    20.756    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    21.467 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.467    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.581 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.581    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.803 f  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.986    22.789    L_reg/L_3e11ce32_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X32Y67         LUT5 (Prop_lut5_I2_O)        0.299    23.088 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.521    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.645 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.158    24.803    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.149    24.952 f  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.948    25.900    L_reg/i__carry_i_13__1_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I0_O)        0.332    26.232 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.808    27.040    L_reg/i__carry_i_24__1_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.164 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.976    28.140    L_reg/i__carry_i_13__1_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.146    28.286 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.671    28.958    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y65         LUT5 (Prop_lut5_I0_O)        0.328    29.286 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.286    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.819 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.819    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.936 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.936    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.259 r  bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.960    31.219    bseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.306    31.525 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.333    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.457 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.126    33.583    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124    33.707 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.715    34.423    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.124    34.547 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.830    35.376    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I2_O)        0.124    35.500 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.203    38.703    bseg_OBUF[1]
    N1                   OBUF (Prop_obuf_I_O)         3.536    42.240 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.240    bseg[1]
    N1                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.189ns  (logic 11.981ns (33.107%)  route 24.208ns (66.893%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=4 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.516     7.103    L_reg/M_sm_pac[4]
    SLICE_X40Y62         LUT5 (Prop_lut5_I3_O)        0.150     7.253 r  L_reg/L_3e11ce32_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.451     7.704    L_reg/L_3e11ce32_remainder0_carry_i_27_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.332     8.036 f  L_reg/L_3e11ce32_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.990     9.026    L_reg/L_3e11ce32_remainder0_carry_i_13_n_0
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.150     9.176 f  L_reg/L_3e11ce32_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.800     9.976    L_reg/L_3e11ce32_remainder0_carry_i_19_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.354    10.330 r  L_reg/L_3e11ce32_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.013    11.342    L_reg/L_3e11ce32_remainder0_carry_i_10_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I1_O)        0.326    11.668 r  L_reg/L_3e11ce32_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.668    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.218 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.218    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.552 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.157    13.709    L_reg/L_3e11ce32_remainder0[5]
    SLICE_X38Y66         LUT3 (Prop_lut3_I2_O)        0.303    14.012 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.997    15.010    L_reg/i__carry__0_i_18_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.134 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.666    15.799    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I3_O)        0.148    15.947 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.444    16.392    L_reg/i__carry__1_i_9_n_0
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.322    16.714 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.581    17.295    L_reg/i__carry_i_19_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I1_O)        0.326    17.621 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.681    18.301    L_reg/i__carry__0_i_11_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.425 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           1.104    19.529    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.653 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.653    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.051 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.051    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.364 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.645    21.009    L_reg/L_3e11ce32_remainder0_inferred__1/i__carry__2[3]
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.306    21.315 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    21.749    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.124    21.873 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.126    22.999    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y68         LUT2 (Prop_lut2_I0_O)        0.157    23.156 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.185    24.341    L_reg/i__carry_i_13_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I1_O)        0.381    24.722 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.799    25.520    L_reg/i__carry_i_18_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326    25.846 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.737    26.584    L_reg/i__carry_i_13_n_0
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.150    26.734 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.485    27.219    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.332    27.551 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.551    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.101 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.101    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.323 f  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.956    29.279    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.299    29.578 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    30.030    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.154 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    31.269    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I1_O)        0.124    31.393 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.652    32.045    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.124    32.169 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.034    33.203    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X32Y68         LUT4 (Prop_lut4_I2_O)        0.152    33.355 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.188    37.544    aseg_OBUF[9]
    R11                  OBUF (Prop_obuf_I_O)         3.776    41.320 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.320    aseg[9]
    R11                                                               r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.921ns  (logic 11.982ns (33.358%)  route 23.938ns (66.642%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=4 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.516     7.103    L_reg/M_sm_pac[4]
    SLICE_X40Y62         LUT5 (Prop_lut5_I3_O)        0.150     7.253 r  L_reg/L_3e11ce32_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.451     7.704    L_reg/L_3e11ce32_remainder0_carry_i_27_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.332     8.036 f  L_reg/L_3e11ce32_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.990     9.026    L_reg/L_3e11ce32_remainder0_carry_i_13_n_0
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.150     9.176 f  L_reg/L_3e11ce32_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.800     9.976    L_reg/L_3e11ce32_remainder0_carry_i_19_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.354    10.330 r  L_reg/L_3e11ce32_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.013    11.342    L_reg/L_3e11ce32_remainder0_carry_i_10_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I1_O)        0.326    11.668 r  L_reg/L_3e11ce32_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.668    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.218 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.218    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.552 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.157    13.709    L_reg/L_3e11ce32_remainder0[5]
    SLICE_X38Y66         LUT3 (Prop_lut3_I2_O)        0.303    14.012 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.997    15.010    L_reg/i__carry__0_i_18_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.134 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.666    15.799    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I3_O)        0.148    15.947 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.444    16.392    L_reg/i__carry__1_i_9_n_0
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.322    16.714 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.581    17.295    L_reg/i__carry_i_19_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I1_O)        0.326    17.621 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.681    18.301    L_reg/i__carry__0_i_11_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.425 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           1.104    19.529    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.653 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.653    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.051 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.051    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.364 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.645    21.009    L_reg/L_3e11ce32_remainder0_inferred__1/i__carry__2[3]
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.306    21.315 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    21.749    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.124    21.873 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.126    22.999    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y68         LUT2 (Prop_lut2_I0_O)        0.157    23.156 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.185    24.341    L_reg/i__carry_i_13_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I1_O)        0.381    24.722 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.799    25.520    L_reg/i__carry_i_18_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326    25.846 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.737    26.584    L_reg/i__carry_i_13_n_0
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.150    26.734 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.485    27.219    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.332    27.551 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.551    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.101 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.101    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.323 f  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.956    29.279    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.299    29.578 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    30.030    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.154 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    31.269    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I1_O)        0.124    31.393 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.652    32.045    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.124    32.169 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.985    33.155    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y68         LUT4 (Prop_lut4_I3_O)        0.152    33.307 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.968    37.274    aseg_OBUF[10]
    T12                  OBUF (Prop_obuf_I_O)         3.777    41.052 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.052    aseg[10]
    T12                                                               r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.827ns  (logic 11.980ns (33.439%)  route 23.847ns (66.561%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=4 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.516     7.103    L_reg/M_sm_pac[4]
    SLICE_X40Y62         LUT5 (Prop_lut5_I3_O)        0.150     7.253 r  L_reg/L_3e11ce32_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.451     7.704    L_reg/L_3e11ce32_remainder0_carry_i_27_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.332     8.036 f  L_reg/L_3e11ce32_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.990     9.026    L_reg/L_3e11ce32_remainder0_carry_i_13_n_0
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.150     9.176 f  L_reg/L_3e11ce32_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.800     9.976    L_reg/L_3e11ce32_remainder0_carry_i_19_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.354    10.330 r  L_reg/L_3e11ce32_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.013    11.342    L_reg/L_3e11ce32_remainder0_carry_i_10_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I1_O)        0.326    11.668 r  L_reg/L_3e11ce32_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.668    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.218 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.218    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.552 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.157    13.709    L_reg/L_3e11ce32_remainder0[5]
    SLICE_X38Y66         LUT3 (Prop_lut3_I2_O)        0.303    14.012 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.997    15.010    L_reg/i__carry__0_i_18_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.134 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.666    15.799    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I3_O)        0.148    15.947 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.444    16.392    L_reg/i__carry__1_i_9_n_0
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.322    16.714 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.581    17.295    L_reg/i__carry_i_19_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I1_O)        0.326    17.621 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.681    18.301    L_reg/i__carry__0_i_11_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.425 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           1.104    19.529    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.653 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.653    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.051 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.051    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.364 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.645    21.009    L_reg/L_3e11ce32_remainder0_inferred__1/i__carry__2[3]
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.306    21.315 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    21.749    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.124    21.873 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.126    22.999    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y68         LUT2 (Prop_lut2_I0_O)        0.157    23.156 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.185    24.341    L_reg/i__carry_i_13_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I1_O)        0.381    24.722 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.799    25.520    L_reg/i__carry_i_18_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I5_O)        0.326    25.846 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.737    26.584    L_reg/i__carry_i_13_n_0
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.150    26.734 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.485    27.219    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.332    27.551 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.551    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.101 r  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.101    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.323 f  aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.956    29.279    aseg_driver/decimal_renderer/L_3e11ce32_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.299    29.578 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    30.030    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.154 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    31.269    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I1_O)        0.124    31.393 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.652    32.045    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.124    32.169 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.983    33.153    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y68         LUT4 (Prop_lut4_I2_O)        0.152    33.305 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.878    37.183    aseg_OBUF[3]
    R10                  OBUF (Prop_obuf_I_O)         3.775    40.958 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.958    aseg[3]
    R10                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1589579672[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.444ns (77.631%)  route 0.416ns (22.369%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    forLoop_idx_0_1589579672[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_1589579672[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1589579672[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.061     1.762    forLoop_idx_0_1589579672[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  forLoop_idx_0_1589579672[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=8, routed)           0.355     2.162    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.396 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.396    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_770965848[2].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.408ns (74.951%)  route 0.471ns (25.049%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    forLoop_idx_0_770965848[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_770965848[2].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_770965848[2].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.133     1.810    forLoop_idx_0_770965848[2].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  forLoop_idx_0_770965848[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.338     2.192    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.415 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.415    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_770965848[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.413ns (74.948%)  route 0.472ns (25.052%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    forLoop_idx_0_770965848[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  forLoop_idx_0_770965848[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_770965848[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.123     1.796    forLoop_idx_0_770965848[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  forLoop_idx_0_770965848[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=27, routed)          0.349     2.190    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.417 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.417    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_770965848[3].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.409ns (74.789%)  route 0.475ns (25.211%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    forLoop_idx_0_770965848[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  forLoop_idx_0_770965848[3].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_770965848[3].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.062     1.736    forLoop_idx_0_770965848[3].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  forLoop_idx_0_770965848[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=26, routed)          0.413     2.194    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.417 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.417    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_770965848[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.412ns (73.250%)  route 0.516ns (26.750%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.583     1.527    forLoop_idx_0_770965848[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  forLoop_idx_0_770965848[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_770965848[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.108     1.776    forLoop_idx_0_770965848[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X63Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  forLoop_idx_0_770965848[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=28, routed)          0.408     2.228    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.454 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.454    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1589579672[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.438ns (70.811%)  route 0.593ns (29.189%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.590     1.534    forLoop_idx_0_1589579672[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_1589579672[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_1589579672[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.159     1.857    forLoop_idx_0_1589579672[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  forLoop_idx_0_1589579672[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.434     2.336    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.565 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.565    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.386ns (65.746%)  route 0.722ns (34.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.722     2.368    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.612 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.612    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.369ns (64.597%)  route 0.750ns (35.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.750     2.396    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.624 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.624    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.383ns (63.764%)  route 0.786ns (36.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X44Y56         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.786     2.433    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.675 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.675    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.373ns (62.923%)  route 0.809ns (37.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X44Y57         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.809     2.455    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.687 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.687    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.705ns  (logic 1.575ns (33.471%)  route 3.130ns (66.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N4                   IBUF (Prop_ibuf_I_O)         1.451     1.451 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.778     4.229    reset_cond/butt_reset_IBUF
    SLICE_X49Y70         LUT1 (Prop_lut1_I0_O)        0.124     4.353 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.352     4.705    reset_cond/M_reset_cond_in
    SLICE_X48Y71         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.429     4.833    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y71         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.575ns (33.502%)  route 3.126ns (66.498%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N4                   IBUF (Prop_ibuf_I_O)         1.451     1.451 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.778     4.229    reset_cond/butt_reset_IBUF
    SLICE_X49Y70         LUT1 (Prop_lut1_I0_O)        0.124     4.353 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.347     4.700    reset_cond/M_reset_cond_in
    SLICE_X49Y71         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.429     4.833    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y71         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.575ns (33.502%)  route 3.126ns (66.498%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N4                   IBUF (Prop_ibuf_I_O)         1.451     1.451 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.778     4.229    reset_cond/butt_reset_IBUF
    SLICE_X49Y70         LUT1 (Prop_lut1_I0_O)        0.124     4.353 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.347     4.700    reset_cond/M_reset_cond_in
    SLICE_X49Y71         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.429     4.833    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y71         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.575ns (33.502%)  route 3.126ns (66.498%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N4                   IBUF (Prop_ibuf_I_O)         1.451     1.451 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.778     4.229    reset_cond/butt_reset_IBUF
    SLICE_X49Y70         LUT1 (Prop_lut1_I0_O)        0.124     4.353 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.347     4.700    reset_cond/M_reset_cond_in
    SLICE_X49Y71         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.429     4.833    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y71         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.575ns (33.502%)  route 3.126ns (66.498%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N4                   IBUF (Prop_ibuf_I_O)         1.451     1.451 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.778     4.229    reset_cond/butt_reset_IBUF
    SLICE_X49Y70         LUT1 (Prop_lut1_I0_O)        0.124     4.353 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.347     4.700    reset_cond/M_reset_cond_in
    SLICE_X49Y71         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.429     4.833    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y71         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_770965848[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.613ns (37.447%)  route 2.695ns (62.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.317     3.806    forLoop_idx_0_770965848[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.124     3.930 r  forLoop_idx_0_770965848[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.378     4.308    forLoop_idx_0_770965848[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y71         SRLC32E                                      r  forLoop_idx_0_770965848[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.497     4.901    forLoop_idx_0_770965848[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y71         SRLC32E                                      r  forLoop_idx_0_770965848[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_770965848[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.613ns (40.998%)  route 2.321ns (59.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T4                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.968     3.457    forLoop_idx_0_770965848[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.581 r  forLoop_idx_0_770965848[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.353     3.934    forLoop_idx_0_770965848[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y64         SRLC32E                                      r  forLoop_idx_0_770965848[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.503     4.907    forLoop_idx_0_770965848[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         SRLC32E                                      r  forLoop_idx_0_770965848[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.874ns  (logic 1.576ns (40.677%)  route 2.298ns (59.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    M5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.758     3.210    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X61Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.334 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.540     3.874    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y64         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.503     4.907    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y64         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.800ns  (logic 1.614ns (42.485%)  route 2.185ns (57.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.854     3.344    forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.468 r  forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.331     3.800    forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_770965848[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 1.586ns (43.897%)  route 2.027ns (56.103%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.413     2.875    forLoop_idx_0_770965848[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.124     2.999 r  forLoop_idx_0_770965848[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.614     3.613    forLoop_idx_0_770965848[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_770965848[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    forLoop_idx_0_770965848[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_770965848[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_770965848[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.253ns (27.994%)  route 0.650ns (72.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    L5                   IBUF (Prop_ibuf_I_O)         0.208     0.208 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.538     0.746    forLoop_idx_0_770965848[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.791 r  forLoop_idx_0_770965848[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.112     0.903    forLoop_idx_0_770965848[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_770965848[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    forLoop_idx_0_770965848[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_770965848[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1589579672[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.304ns (28.675%)  route 0.757ns (71.325%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    T2                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.642     0.901    forLoop_idx_0_1589579672[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  forLoop_idx_0_1589579672[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.115     1.062    forLoop_idx_0_1589579672[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y52         SRLC32E                                      r  forLoop_idx_0_1589579672[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    forLoop_idx_0_1589579672[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y52         SRLC32E                                      r  forLoop_idx_0_1589579672[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_770965848[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.275ns (25.897%)  route 0.787ns (74.103%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.562     0.792    forLoop_idx_0_770965848[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.837 r  forLoop_idx_0_770965848[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.225     1.062    forLoop_idx_0_770965848[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_770965848[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    forLoop_idx_0_770965848[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_770965848[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.265ns (23.741%)  route 0.851ns (76.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    M5                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.667     0.887    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X61Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.932 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.184     1.116    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y64         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y64         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.303ns (26.641%)  route 0.834ns (73.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    R3                   IBUF (Prop_ibuf_I_O)         0.258     0.258 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.723     0.981    forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.026 r  forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.111     1.137    forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1589579672[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_770965848[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.302ns (25.870%)  route 0.864ns (74.130%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.749     1.006    forLoop_idx_0_770965848[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.051 r  forLoop_idx_0_770965848[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.115     1.166    forLoop_idx_0_770965848[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y64         SRLC32E                                      r  forLoop_idx_0_770965848[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    forLoop_idx_0_770965848[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         SRLC32E                                      r  forLoop_idx_0_770965848[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_770965848[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.302ns (22.746%)  route 1.026ns (77.254%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.911     1.168    forLoop_idx_0_770965848[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.213 r  forLoop_idx_0_770965848[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.115     1.328    forLoop_idx_0_770965848[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y71         SRLC32E                                      r  forLoop_idx_0_770965848[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.851     2.041    forLoop_idx_0_770965848[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y71         SRLC32E                                      r  forLoop_idx_0_770965848[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.264ns (17.488%)  route 1.245ns (82.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N4                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.340    reset_cond/butt_reset_IBUF
    SLICE_X49Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.385 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.123     1.508    reset_cond/M_reset_cond_in
    SLICE_X49Y71         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.822     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y71         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.264ns (17.488%)  route 1.245ns (82.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N4                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.340    reset_cond/butt_reset_IBUF
    SLICE_X49Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.385 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.123     1.508    reset_cond/M_reset_cond_in
    SLICE_X49Y71         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.822     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y71         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.264ns (17.488%)  route 1.245ns (82.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N4                   IBUF (Prop_ibuf_I_O)         0.219     0.219 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.340    reset_cond/butt_reset_IBUF
    SLICE_X49Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.385 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.123     1.508    reset_cond/M_reset_cond_in
    SLICE_X49Y71         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.822     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y71         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





