(footprint "SOD-123FL" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp ec48c685-952f-41e4-8739-f47c39b1a3b2)
  )
  (fp_text value "SOD-123FL" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp dffb2013-8782-42ff-9bb7-2c1b4e51f879)
  )
  (fp_poly (pts
      (xy -2.2 -0.71)
      (xy -1.7 -0.71)
      (xy -1.7 -1.15)
      (xy 1.7 -1.15)
      (xy 1.7 -0.71)
      (xy 2.2 -0.71)
      (xy 2.2 0.71)
      (xy 1.7 0.71)
      (xy 1.7 1.15)
      (xy -1.7 1.15)
      (xy -1.7 0.71)
      (xy -2.2 0.71)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp d1e689a9-9f4d-454d-8d60-c56fed52a249))
  (fp_text reference ">NAME" (at -0.2 -2.2 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 9a67e4db-5ec7-41d9-b8c6-04e916cf8663)
  )
  (fp_text value ">VALUE" (at -0.2 -1.3 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 2c23e85e-1b58-483c-8e4d-4c75c533d5a5)
  )
  (fp_line (start -1.45 -0.9) (end -1.45 -0.71) (layer "F.SilkS") (width 0.1016) (tstamp 7bddbf65-bae4-4c2b-9c89-40b8249f4728))
  (fp_line (start -1.45 0.9) (end 1.45 0.9) (layer "F.SilkS") (width 0.1016) (tstamp 8c7d4ac1-4061-40cb-8e98-6642ddc638c3))
  (fp_line (start 1.45 0.9) (end 1.45 0.71) (layer "F.SilkS") (width 0.1016) (tstamp ee18c883-e6df-4a1f-9d90-3fc882b36c01))
  (fp_line (start 1.45 -0.71) (end 1.45 -0.9) (layer "F.SilkS") (width 0.1016) (tstamp 1689bef9-3232-479f-bc04-802119727ee0))
  (fp_line (start 1.45 -0.9) (end -1.45 -0.9) (layer "F.SilkS") (width 0.1016) (tstamp 332ff46c-439e-472f-bab7-993f6057fa3e))
  (fp_line (start -1.45 0.71) (end -1.45 0.9) (layer "F.SilkS") (width 0.1016) (tstamp 01e1d54c-e599-4429-bedb-98b3eea71fce))
  (fp_line (start -0.58 -0.83) (end -0.58 0.83) (layer "F.SilkS") (width 0.254) (tstamp 8eb25014-b64f-4238-a19b-f2d279bce993))
  (pad "CATHODE" smd rect (at -1.475 0) (size 1.25 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp c2e09d6b-f514-4199-b1c6-8541335f1026))
  (pad "ANODE" smd rect (at 1.475 0) (size 1.25 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 32959096-789a-43a7-8c7e-d3f9d8e64ebc))
)
