Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec 11 20:29:35 2022
| Host         : DESKTOP-SIDF053 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RiscDiag_CanFd_timing_summary_routed.rpt -pb RiscDiag_CanFd_timing_summary_routed.pb -rpx RiscDiag_CanFd_timing_summary_routed.rpx -warn_on_violation
| Design       : RiscDiag_CanFd
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1           
HPDR-1     Warning           Port pin direction inconsistency            1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  4           
TIMING-18  Warning           Missing input or output delay               45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (6)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Diagnose_Module/i_FC1001_RMII/n1382/n555_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.129        0.000                      0                85346        0.037        0.000                      0                85346        3.750        0.000                       0                 14998  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.129        0.000                      0                84223        0.037        0.000                      0                84223        3.750        0.000                       0                 14998  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.483        0.000                      0                 1123        0.262        0.000                      0                 1123  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/pc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 2.530ns (27.313%)  route 6.733ns (72.687%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.817     5.420    RiscCanFd_CPU/clk
    SLICE_X19Y39         FDRE                                         r  RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.419     5.839 r  RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/Q
                         net (fo=85, routed)          2.023     7.862    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][31]_i_6_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.299     8.161 r  RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_11/O
                         net (fo=1, routed)           0.000     8.161    RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_11_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     8.378 r  RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_5/O
                         net (fo=1, routed)           0.000     8.378    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_5_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094     8.472 r  RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_2/O
                         net (fo=1, routed)           0.960     9.432    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_2_n_0
    SLICE_X16Y26         LUT5 (Prop_lut5_I1_O)        0.316     9.748 r  RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_1/O
                         net (fo=2, routed)           0.980    10.728    RiscCanFd_CPU/reg_file/if_id_reg_reg[instruction][rs2][4][23]
    SLICE_X21Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.852 r  RiscCanFd_CPU/reg_file/pc_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    10.852    RiscCanFd_CPU/reg_file/pc_reg[11]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.253 r  RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.253    RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_11_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.481 r  RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_10/CO[2]
                         net (fo=1, routed)           0.492    11.973    RiscCanFd_CPU/id_r1_equals_r2
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.313    12.286 r  RiscCanFd_CPU/pc_reg[11]_i_4/O
                         net (fo=30, routed)          1.608    13.895    RiscCanFd_CPU/pc_src
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.119    14.014 r  RiscCanFd_CPU/pc_reg[7]_i_1/O
                         net (fo=1, routed)           0.669    14.683    RiscCanFd_CPU/pc_next[7]
    SLICE_X51Y50         FDRE                                         r  RiscCanFd_CPU/pc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.512    14.935    RiscCanFd_CPU/clk
    SLICE_X51Y50         FDRE                                         r  RiscCanFd_CPU/pc_reg_reg[7]/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X51Y50         FDRE (Setup_fdre_C_D)       -0.275    14.811    RiscCanFd_CPU/pc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/ex_mem_reg_reg[register_file_rd][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/ex_mem_reg_reg[alu_result][5]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 1.682ns (17.313%)  route 8.033ns (82.687%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.801     5.404    RiscCanFd_CPU/clk
    SLICE_X26Y27         FDRE                                         r  RiscCanFd_CPU/ex_mem_reg_reg[register_file_rd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.456     5.860 r  RiscCanFd_CPU/ex_mem_reg_reg[register_file_rd][1]/Q
                         net (fo=4, routed)           0.850     6.710    RiscCanFd_CPU/cfd_unit/ex_mem_reg_reg[register_file_data2][0]_0[1]
    SLICE_X26Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  RiscCanFd_CPU/cfd_unit/ex_mem_reg[register_file_data2][31]_i_4/O
                         net (fo=1, routed)           0.805     7.638    RiscCanFd_CPU/cfd_unit/ex_mem_reg[register_file_data2][31]_i_4_n_0
    SLICE_X26Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.762 r  RiscCanFd_CPU/cfd_unit/ex_mem_reg[register_file_data2][31]_i_2/O
                         net (fo=34, routed)          1.197     8.960    RiscCanFd_CPU/cfd_unit/forward_control[ex_forward_mux_right_operand][0]
    SLICE_X32Y23         LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  RiscCanFd_CPU/cfd_unit/ex_mem_reg[register_file_data2][4]_i_1/O
                         net (fo=34, routed)          0.819     9.903    RiscCanFd_CPU/cfd_unit/ex_mem_reg_reg[alu_result][31][4]
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.150    10.053 r  RiscCanFd_CPU/cfd_unit/DBR[4]_i_1/O
                         net (fo=77, routed)          0.938    10.990    RiscCanFd_CPU/ex_alu_right_operand[4]
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.332    11.322 r  RiscCanFd_CPU/ex_mem_reg[alu_result][8]_i_10/O
                         net (fo=4, routed)           0.883    12.205    RiscCanFd_CPU/ex_mem_reg[alu_result][8]_i_10_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124    12.329 r  RiscCanFd_CPU/ex_mem_reg[alu_result][6]_i_6/O
                         net (fo=2, routed)           0.713    13.042    RiscCanFd_CPU/ex_mem_reg[alu_result][6]_i_6_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124    13.166 r  RiscCanFd_CPU/ex_mem_reg[alu_result][5]_i_3/O
                         net (fo=23, routed)          1.829    14.995    RiscCanFd_CPU/alu_unit/ex_mem_reg_reg[alu_result][5]
    SLICE_X67Y2          LUT6 (Prop_lut6_I1_O)        0.124    15.119 r  RiscCanFd_CPU/alu_unit/ex_mem_reg[alu_result][5]_rep__11_i_1/O
                         net (fo=1, routed)           0.000    15.119    RiscCanFd_CPU/alu_unit_n_142
    SLICE_X67Y2          FDRE                                         r  RiscCanFd_CPU/ex_mem_reg_reg[alu_result][5]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.678    15.100    RiscCanFd_CPU/clk
    SLICE_X67Y2          FDRE                                         r  RiscCanFd_CPU/ex_mem_reg_reg[alu_result][5]_rep__11/C
                         clock pessimism              0.195    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X67Y2          FDRE (Setup_fdre_C_D)        0.031    15.291    RiscCanFd_CPU/ex_mem_reg_reg[alu_result][5]_rep__11
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/pc_reg_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 2.528ns (27.425%)  route 6.690ns (72.575%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.817     5.420    RiscCanFd_CPU/clk
    SLICE_X19Y39         FDRE                                         r  RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.419     5.839 r  RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/Q
                         net (fo=85, routed)          2.023     7.862    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][31]_i_6_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.299     8.161 r  RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_11/O
                         net (fo=1, routed)           0.000     8.161    RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_11_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     8.378 r  RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_5/O
                         net (fo=1, routed)           0.000     8.378    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_5_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094     8.472 r  RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_2/O
                         net (fo=1, routed)           0.960     9.432    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_2_n_0
    SLICE_X16Y26         LUT5 (Prop_lut5_I1_O)        0.316     9.748 r  RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_1/O
                         net (fo=2, routed)           0.980    10.728    RiscCanFd_CPU/reg_file/if_id_reg_reg[instruction][rs2][4][23]
    SLICE_X21Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.852 r  RiscCanFd_CPU/reg_file/pc_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    10.852    RiscCanFd_CPU/reg_file/pc_reg[11]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.253 r  RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.253    RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_11_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.481 r  RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_10/CO[2]
                         net (fo=1, routed)           0.492    11.973    RiscCanFd_CPU/id_r1_equals_r2
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.313    12.286 r  RiscCanFd_CPU/pc_reg[11]_i_4/O
                         net (fo=30, routed)          1.472    13.758    RiscCanFd_CPU/pc_src
    SLICE_X43Y44         LUT3 (Prop_lut3_I2_O)        0.117    13.875 r  RiscCanFd_CPU/pc_reg[6]_rep_i_1/O
                         net (fo=1, routed)           0.762    14.637    RiscCanFd_CPU/pc_reg[6]_rep_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  RiscCanFd_CPU/pc_reg_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.516    14.939    RiscCanFd_CPU/clk
    SLICE_X43Y50         FDRE                                         r  RiscCanFd_CPU/pc_reg_reg[6]_rep/C
                         clock pessimism              0.187    15.126    
                         clock uncertainty           -0.035    15.090    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)       -0.275    14.815    RiscCanFd_CPU/pc_reg_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/ex_mem_reg_reg[alu_result][0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Memory/ram_reg_r1_1984_2047_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 1.463ns (15.827%)  route 7.781ns (84.173%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.819     5.422    RiscCanFd_CPU/clk
    SLICE_X15Y8          FDRE                                         r  RiscCanFd_CPU/ex_mem_reg_reg[alu_result][0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.456     5.878 r  RiscCanFd_CPU/ex_mem_reg_reg[alu_result][0]_rep__5/Q
                         net (fo=96, routed)          1.784     7.662    Data_Memory/ram_reg_r2_1728_1791_21_23/ADDRA0
    SLICE_X8Y24          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.786 r  Data_Memory/ram_reg_r2_1728_1791_21_23/RAMA/O
                         net (fo=1, routed)           1.480     9.266    Data_Memory/ram_reg_r2_1728_1791_21_23_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.390 r  Data_Memory/mem_wb_reg[memory_data][21]_i_24/O
                         net (fo=1, routed)           0.000     9.390    Data_Memory/mem_wb_reg[memory_data][21]_i_24_n_0
    SLICE_X31Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.602 r  Data_Memory/mem_wb_reg_reg[memory_data][21]_i_11/O
                         net (fo=2, routed)           0.810    10.412    RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_10_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.711 r  RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_14/O
                         net (fo=1, routed)           0.785    11.496    RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_14_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    11.620 r  RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_10/O
                         net (fo=1, routed)           0.490    12.109    RiscCanFd_CPU/cfd_unit/ram_reg_r1_0_63_21_23
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    12.233 r  RiscCanFd_CPU/cfd_unit/ram_reg_r1_0_63_21_23_i_1/O
                         net (fo=129, routed)         2.432    14.665    Data_Memory/ram_reg_r1_1984_2047_21_23/DIA
    SLICE_X2Y60          RAMD64E                                      r  Data_Memory/ram_reg_r1_1984_2047_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.603    15.026    Data_Memory/ram_reg_r1_1984_2047_21_23/WCLK
    SLICE_X2Y60          RAMD64E                                      r  Data_Memory/ram_reg_r1_1984_2047_21_23/RAMA/CLK
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X2Y60          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    14.850    Data_Memory/ram_reg_r1_1984_2047_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -14.665    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/ex_mem_reg_reg[alu_result][0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Memory/ram_reg_r1_1024_1087_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 1.463ns (15.829%)  route 7.780ns (84.171%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.819     5.422    RiscCanFd_CPU/clk
    SLICE_X15Y8          FDRE                                         r  RiscCanFd_CPU/ex_mem_reg_reg[alu_result][0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.456     5.878 r  RiscCanFd_CPU/ex_mem_reg_reg[alu_result][0]_rep__5/Q
                         net (fo=96, routed)          1.784     7.662    Data_Memory/ram_reg_r2_1728_1791_21_23/ADDRA0
    SLICE_X8Y24          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.786 r  Data_Memory/ram_reg_r2_1728_1791_21_23/RAMA/O
                         net (fo=1, routed)           1.480     9.266    Data_Memory/ram_reg_r2_1728_1791_21_23_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.390 r  Data_Memory/mem_wb_reg[memory_data][21]_i_24/O
                         net (fo=1, routed)           0.000     9.390    Data_Memory/mem_wb_reg[memory_data][21]_i_24_n_0
    SLICE_X31Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.602 r  Data_Memory/mem_wb_reg_reg[memory_data][21]_i_11/O
                         net (fo=2, routed)           0.810    10.412    RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_10_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.711 r  RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_14/O
                         net (fo=1, routed)           0.785    11.496    RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_14_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    11.620 r  RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_10/O
                         net (fo=1, routed)           0.490    12.109    RiscCanFd_CPU/cfd_unit/ram_reg_r1_0_63_21_23
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    12.233 r  RiscCanFd_CPU/cfd_unit/ram_reg_r1_0_63_21_23_i_1/O
                         net (fo=129, routed)         2.431    14.664    Data_Memory/ram_reg_r1_1024_1087_21_23/DIA
    SLICE_X2Y58          RAMD64E                                      r  Data_Memory/ram_reg_r1_1024_1087_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.604    15.027    Data_Memory/ram_reg_r1_1024_1087_21_23/WCLK
    SLICE_X2Y58          RAMD64E                                      r  Data_Memory/ram_reg_r1_1024_1087_21_23/RAMA/CLK
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X2Y58          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    14.851    Data_Memory/ram_reg_r1_1024_1087_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -14.664    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/pc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 2.529ns (27.432%)  route 6.690ns (72.568%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.817     5.420    RiscCanFd_CPU/clk
    SLICE_X19Y39         FDRE                                         r  RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.419     5.839 r  RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/Q
                         net (fo=85, routed)          2.023     7.862    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][31]_i_6_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.299     8.161 r  RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_11/O
                         net (fo=1, routed)           0.000     8.161    RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_11_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     8.378 r  RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_5/O
                         net (fo=1, routed)           0.000     8.378    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_5_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094     8.472 r  RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_2/O
                         net (fo=1, routed)           0.960     9.432    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_2_n_0
    SLICE_X16Y26         LUT5 (Prop_lut5_I1_O)        0.316     9.748 r  RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_1/O
                         net (fo=2, routed)           0.980    10.728    RiscCanFd_CPU/reg_file/if_id_reg_reg[instruction][rs2][4][23]
    SLICE_X21Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.852 r  RiscCanFd_CPU/reg_file/pc_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    10.852    RiscCanFd_CPU/reg_file/pc_reg[11]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.253 r  RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.253    RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_11_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.481 r  RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_10/CO[2]
                         net (fo=1, routed)           0.492    11.973    RiscCanFd_CPU/id_r1_equals_r2
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.313    12.286 r  RiscCanFd_CPU/pc_reg[11]_i_4/O
                         net (fo=30, routed)          1.497    13.783    RiscCanFd_CPU/pc_src
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.118    13.901 r  RiscCanFd_CPU/pc_reg[5]_i_1/O
                         net (fo=1, routed)           0.738    14.639    RiscCanFd_CPU/pc_next[5]
    SLICE_X48Y51         FDRE                                         r  RiscCanFd_CPU/pc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.514    14.937    RiscCanFd_CPU/clk
    SLICE_X48Y51         FDRE                                         r  RiscCanFd_CPU/pc_reg_reg[5]/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X48Y51         FDRE (Setup_fdre_C_D)       -0.260    14.828    RiscCanFd_CPU/pc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.639    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/pc_reg_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 2.531ns (27.476%)  route 6.681ns (72.524%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.817     5.420    RiscCanFd_CPU/clk
    SLICE_X19Y39         FDRE                                         r  RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.419     5.839 r  RiscCanFd_CPU/if_id_reg_reg[instruction][rs2][1]_rep__1/Q
                         net (fo=85, routed)          2.023     7.862    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][31]_i_6_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.299     8.161 r  RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_11/O
                         net (fo=1, routed)           0.000     8.161    RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_11_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     8.378 r  RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_5/O
                         net (fo=1, routed)           0.000     8.378    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_5_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094     8.472 r  RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_2/O
                         net (fo=1, routed)           0.960     9.432    RiscCanFd_CPU/reg_file/id_ex_reg_reg[register_file_data2][23]_i_2_n_0
    SLICE_X16Y26         LUT5 (Prop_lut5_I1_O)        0.316     9.748 r  RiscCanFd_CPU/reg_file/id_ex_reg[register_file_data2][23]_i_1/O
                         net (fo=2, routed)           0.980    10.728    RiscCanFd_CPU/reg_file/if_id_reg_reg[instruction][rs2][4][23]
    SLICE_X21Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.852 r  RiscCanFd_CPU/reg_file/pc_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    10.852    RiscCanFd_CPU/reg_file/pc_reg[11]_i_16_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.253 r  RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.253    RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_11_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.481 r  RiscCanFd_CPU/reg_file/pc_reg_reg[11]_i_10/CO[2]
                         net (fo=1, routed)           0.492    11.973    RiscCanFd_CPU/id_r1_equals_r2
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.313    12.286 r  RiscCanFd_CPU/pc_reg[11]_i_4/O
                         net (fo=30, routed)          1.473    13.759    RiscCanFd_CPU/pc_src
    SLICE_X43Y44         LUT3 (Prop_lut3_I2_O)        0.120    13.879 r  RiscCanFd_CPU/pc_reg[2]_rep_i_1/O
                         net (fo=1, routed)           0.752    14.631    RiscCanFd_CPU/pc_reg[2]_rep_i_1_n_0
    SLICE_X41Y56         FDRE                                         r  RiscCanFd_CPU/pc_reg_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.518    14.941    RiscCanFd_CPU/clk
    SLICE_X41Y56         FDRE                                         r  RiscCanFd_CPU/pc_reg_reg[2]_rep/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)       -0.261    14.831    RiscCanFd_CPU/pc_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -14.631    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/ex_mem_reg_reg[alu_result][2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Memory/ram_reg_r1_1920_1983_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 1.488ns (16.141%)  route 7.731ns (83.859%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.795     5.398    RiscCanFd_CPU/clk
    SLICE_X35Y23         FDRE                                         r  RiscCanFd_CPU/ex_mem_reg_reg[alu_result][2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  RiscCanFd_CPU/ex_mem_reg_reg[alu_result][2]_rep__5/Q
                         net (fo=96, routed)          1.898     7.751    Data_Memory/ram_reg_r2_128_191_21_23/ADDRB2
    SLICE_X12Y6          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.875 r  Data_Memory/ram_reg_r2_128_191_21_23/RAMB/O
                         net (fo=1, routed)           1.199     9.074    Data_Memory/ram_reg_r2_128_191_21_23_n_1
    SLICE_X15Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.198 r  Data_Memory/mem_wb_reg[memory_data][22]_i_26/O
                         net (fo=1, routed)           0.000     9.198    Data_Memory/mem_wb_reg[memory_data][22]_i_26_n_0
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I0_O)      0.238     9.436 r  Data_Memory/mem_wb_reg_reg[memory_data][22]_i_12/O
                         net (fo=2, routed)           1.076    10.512    Data_Memory/mem_wb_reg_reg[memory_data][22]_i_12_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I5_O)        0.298    10.810 r  Data_Memory/ram_reg_r1_0_63_21_23_i_16/O
                         net (fo=1, routed)           0.776    11.586    RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_2_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.710 r  RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_11/O
                         net (fo=1, routed)           0.489    12.199    RiscCanFd_CPU/cfd_unit/ram_reg_r1_0_63_21_23_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    12.323 r  RiscCanFd_CPU/cfd_unit/ram_reg_r1_0_63_21_23_i_2/O
                         net (fo=129, routed)         2.293    14.617    Data_Memory/ram_reg_r1_1920_1983_21_23/DIB
    SLICE_X2Y61          RAMD64E                                      r  Data_Memory/ram_reg_r1_1920_1983_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.602    15.025    Data_Memory/ram_reg_r1_1920_1983_21_23/WCLK
    SLICE_X2Y61          RAMD64E                                      r  Data_Memory/ram_reg_r1_1920_1983_21_23/RAMB/CLK
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X2Y61          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    14.841    Data_Memory/ram_reg_r1_1920_1983_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 Uart_Debugger/Command_Translator/comm_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_Debugger/Dbgr/progmem_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 0.456ns (4.866%)  route 8.915ns (95.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.799     5.402    Uart_Debugger/Command_Translator/clk
    SLICE_X55Y49         FDRE                                         r  Uart_Debugger/Command_Translator/comm_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  Uart_Debugger/Command_Translator/comm_addr_reg[0]/Q
                         net (fo=44, routed)          8.915    14.773    Uart_Debugger/Dbgr/datamem_addr_reg[11]_6[0]
    SLICE_X52Y81         FDRE                                         r  Uart_Debugger/Dbgr/progmem_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.494    14.917    Uart_Debugger/Dbgr/clk
    SLICE_X52Y81         FDRE                                         r  Uart_Debugger/Dbgr/progmem_addr_reg[0]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X52Y81         FDRE (Setup_fdre_C_D)       -0.067    15.001    Uart_Debugger/Dbgr/progmem_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/ex_mem_reg_reg[alu_result][0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Memory/ram_reg_r1_1152_1215_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 1.463ns (15.916%)  route 7.729ns (84.084%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.819     5.422    RiscCanFd_CPU/clk
    SLICE_X15Y8          FDRE                                         r  RiscCanFd_CPU/ex_mem_reg_reg[alu_result][0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.456     5.878 r  RiscCanFd_CPU/ex_mem_reg_reg[alu_result][0]_rep__5/Q
                         net (fo=96, routed)          1.784     7.662    Data_Memory/ram_reg_r2_1728_1791_21_23/ADDRA0
    SLICE_X8Y24          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.786 r  Data_Memory/ram_reg_r2_1728_1791_21_23/RAMA/O
                         net (fo=1, routed)           1.480     9.266    Data_Memory/ram_reg_r2_1728_1791_21_23_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.390 r  Data_Memory/mem_wb_reg[memory_data][21]_i_24/O
                         net (fo=1, routed)           0.000     9.390    Data_Memory/mem_wb_reg[memory_data][21]_i_24_n_0
    SLICE_X31Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.602 r  Data_Memory/mem_wb_reg_reg[memory_data][21]_i_11/O
                         net (fo=2, routed)           0.810    10.412    RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_10_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.299    10.711 r  RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_14/O
                         net (fo=1, routed)           0.785    11.496    RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_14_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    11.620 r  RiscCanFd_CPU/ram_reg_r1_0_63_21_23_i_10/O
                         net (fo=1, routed)           0.490    12.109    RiscCanFd_CPU/cfd_unit/ram_reg_r1_0_63_21_23
    SLICE_X32Y29         LUT5 (Prop_lut5_I4_O)        0.124    12.233 r  RiscCanFd_CPU/cfd_unit/ram_reg_r1_0_63_21_23_i_1/O
                         net (fo=129, routed)         2.381    14.614    Data_Memory/ram_reg_r1_1152_1215_21_23/DIA
    SLICE_X2Y57          RAMD64E                                      r  Data_Memory/ram_reg_r1_1152_1215_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.604    15.027    Data_Memory/ram_reg_r1_1152_1215_21_23/WCLK
    SLICE_X2Y57          RAMD64E                                      r  Data_Memory/ram_reg_r1_1152_1215_21_23/RAMA/CLK
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X2Y57          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    14.851    Data_Memory/ram_reg_r1_1152_1215_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                  0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Uart_Debugger/Command_Translator/BytesReceived_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_Debugger/Command_Translator/comm_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.141%)  route 0.165ns (53.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.631     1.551    Uart_Debugger/Command_Translator/clk
    SLICE_X52Y49         FDRE                                         r  Uart_Debugger/Command_Translator/BytesReceived_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  Uart_Debugger/Command_Translator/BytesReceived_reg[1][2]/Q
                         net (fo=1, routed)           0.165     1.857    Uart_Debugger/Command_Translator/BytesReceived_reg[1]_2[2]
    SLICE_X55Y50         FDRE                                         r  Uart_Debugger/Command_Translator/comm_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.835     2.000    Uart_Debugger/Command_Translator/clk
    SLICE_X55Y50         FDRE                                         r  Uart_Debugger/Command_Translator/comm_addr_reg[10]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.070     1.819    Uart_Debugger/Command_Translator/comm_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Diagnose_Module/i_FC1001_RMII/n1383/n688/n574_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diagnose_Module/i_FC1001_RMII/Diagnose_Module/i_FC1001_RMII/n1383/n688/n766/n580_reg_cooolgate_en_gate_3_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.581%)  route 0.234ns (62.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.549     1.468    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X51Y122        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n688/n574_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Diagnose_Module/i_FC1001_RMII/n1383/n688/n574_reg/Q
                         net (fo=3, routed)           0.234     1.844    Diagnose_Module/i_FC1001_RMII/n1383/n688/n574
    SLICE_X55Y122        FDCE                                         r  Diagnose_Module/i_FC1001_RMII/Diagnose_Module/i_FC1001_RMII/n1383/n688/n766/n580_reg_cooolgate_en_gate_3_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.814     1.980    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X55Y122        FDCE                                         r  Diagnose_Module/i_FC1001_RMII/Diagnose_Module/i_FC1001_RMII/n1383/n688/n766/n580_reg_cooolgate_en_gate_3_cooolDelFlop/C
                         clock pessimism             -0.250     1.729    
    SLICE_X55Y122        FDCE (Hold_fdce_C_D)         0.070     1.799    Diagnose_Module/i_FC1001_RMII/Diagnose_Module/i_FC1001_RMII/n1383/n688/n766/n580_reg_cooolgate_en_gate_3_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Diagnose_Module/i_FC1001_RMII/n1383/n654_reg[n5][43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diagnose_Module/i_FC1001_RMII/n1384/n248_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.391%)  route 0.236ns (62.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.552     1.471    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X49Y130        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n654_reg[n5][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Diagnose_Module/i_FC1001_RMII/n1383/n654_reg[n5][43]/Q
                         net (fo=2, routed)           0.236     1.849    Diagnose_Module/i_FC1001_RMII/n1354[n55][n30][n5][43]
    SLICE_X53Y130        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1384/n248_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.817     1.983    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X53Y130        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1384/n248_reg[43]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X53Y130        FDRE (Hold_fdre_C_D)         0.070     1.802    Diagnose_Module/i_FC1001_RMII/n1384/n248_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Diagnose_Module/i_FC1001_RMII/n1383/n654_reg[n5][43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.296%)  route 0.237ns (62.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.552     1.471    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X49Y130        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n654_reg[n5][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Diagnose_Module/i_FC1001_RMII/n1383/n654_reg[n5][43]/Q
                         net (fo=2, routed)           0.237     1.849    Diagnose_Module/i_FC1001_RMII/n1354[n55][n30][n5][43]
    SLICE_X52Y130        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.817     1.983    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X52Y130        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[43]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X52Y130        FDRE (Hold_fdre_C_D)         0.070     1.802    Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Uart_Debugger/Command_Translator/BytesReceived_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_Debugger/Command_Translator/comm_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.985%)  route 0.180ns (56.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.631     1.551    Uart_Debugger/Command_Translator/clk
    SLICE_X52Y49         FDRE                                         r  Uart_Debugger/Command_Translator/BytesReceived_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  Uart_Debugger/Command_Translator/BytesReceived_reg[1][1]/Q
                         net (fo=1, routed)           0.180     1.871    Uart_Debugger/Command_Translator/BytesReceived_reg[1]_2[1]
    SLICE_X53Y50         FDRE                                         r  Uart_Debugger/Command_Translator/comm_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.835     2.000    Uart_Debugger/Command_Translator/clk
    SLICE_X53Y50         FDRE                                         r  Uart_Debugger/Command_Translator/comm_addr_reg[9]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.072     1.821    Uart_Debugger/Command_Translator/comm_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Diagnose_Module/i_FC1001_RMII/n1383/n654_reg[n5][40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diagnose_Module/i_FC1001_RMII/n1384/n248_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.606%)  route 0.234ns (62.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.556     1.475    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X49Y134        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n654_reg[n5][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y134        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Diagnose_Module/i_FC1001_RMII/n1383/n654_reg[n5][40]/Q
                         net (fo=2, routed)           0.234     1.850    Diagnose_Module/i_FC1001_RMII/n1354[n55][n30][n5][40]
    SLICE_X56Y134        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1384/n248_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.823     1.988    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X56Y134        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1384/n248_reg[40]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X56Y134        FDRE (Hold_fdre_C_D)         0.060     1.797    Diagnose_Module/i_FC1001_RMII/n1384/n248_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Diagnose_Module/i_FC1001_RMII/n1383/n713_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diagnose_Module/i_FC1001_RMII/n1383/n655_reg[n12][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.464%)  route 0.226ns (61.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.552     1.471    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X51Y131        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n713_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Diagnose_Module/i_FC1001_RMII/n1383/n713_reg[10]/Q
                         net (fo=11, routed)          0.226     1.838    Diagnose_Module/i_FC1001_RMII/n1383/p_0_in[2]
    SLICE_X53Y133        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n655_reg[n12][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.821     1.986    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X53Y133        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n655_reg[n12][18]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X53Y133        FDRE (Hold_fdre_C_D)         0.047     1.782    Diagnose_Module/i_FC1001_RMII/n1383/n655_reg[n12][18]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Diagnose_Module/i_FC1001_RMII/n1383/n687/n732_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diagnose_Module/i_FC1001_RMII/n1383/n687/n798/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.557     1.476    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X9Y126         FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n687/n732_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Diagnose_Module/i_FC1001_RMII/n1383/n687/n732_reg[5]/Q
                         net (fo=1, routed)           0.157     1.774    Diagnose_Module/i_FC1001_RMII/n1383/n687/n732_reg_n_0_[5]
    RAMB36_X0Y25         RAMB36E1                                     r  Diagnose_Module/i_FC1001_RMII/n1383/n687/n798/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.870     2.035    Diagnose_Module/i_FC1001_RMII/Clk
    RAMB36_X0Y25         RAMB36E1                                     r  Diagnose_Module/i_FC1001_RMII/n1383/n687/n798/mem_reg/CLKARDCLK
                         clock pessimism             -0.500     1.535    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.718    Diagnose_Module/i_FC1001_RMII/n1383/n687/n798/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Diagnose_Module/i_FC1001_RMII/n1383/n713_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diagnose_Module/i_FC1001_RMII/n1383/n655_reg[n12][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.436%)  route 0.246ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.552     1.471    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X51Y131        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n713_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Diagnose_Module/i_FC1001_RMII/n1383/n713_reg[12]/Q
                         net (fo=13, routed)          0.246     1.858    Diagnose_Module/i_FC1001_RMII/n1383/p_0_in[4]
    SLICE_X55Y133        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n655_reg[n12][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.821     1.986    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X55Y133        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n655_reg[n12][20]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X55Y133        FDRE (Hold_fdre_C_D)         0.066     1.801    Diagnose_Module/i_FC1001_RMII/n1383/n655_reg[n12][20]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Diagnose_Module/i_FC1001_RMII/n1383/n656_reg[n19][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diagnose_Module/i_FC1001_RMII/n1384/n246_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.181%)  route 0.195ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.555     1.474    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X50Y136        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n656_reg[n19][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.148     1.622 r  Diagnose_Module/i_FC1001_RMII/n1383/n656_reg[n19][8]/Q
                         net (fo=3, routed)           0.195     1.817    Diagnose_Module/i_FC1001_RMII/n1354[n55][n32][n19][8]
    SLICE_X53Y136        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1384/n246_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.822     1.988    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X53Y136        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1384/n246_reg[8]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X53Y136        FDRE (Hold_fdre_C_D)         0.019     1.756    Diagnose_Module/i_FC1001_RMII/n1384/n246_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y25  Diagnose_Module/i_FC1001_RMII/n1383/n687/n798/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y52  Diagnose_Module/i_FC1001_RMII/n1383/n730/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y20  Diagnose_Module/i_FC1001_RMII/n389/n378/Mem1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/rx_buffer_ram_inst/rx_buf_RAM_inst/ram_memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/rx_buffer_ram_inst/rx_buf_RAM_inst/ram_memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y0   RiscCanFd_CPU/cfd_unit/canfdctrl/txt_buf_comp_gen[0].txt_buffer_inst/txt_buffer_ram_inst/txt_buf_ram_inst/ram_memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y0   RiscCanFd_CPU/cfd_unit/canfdctrl/txt_buf_comp_gen[0].txt_buffer_inst/txt_buffer_ram_inst/txt_buf_ram_inst/ram_memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y1   RiscCanFd_CPU/cfd_unit/canfdctrl/txt_buf_comp_gen[1].txt_buffer_inst/txt_buffer_ram_inst/txt_buf_ram_inst/ram_memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y1   RiscCanFd_CPU/cfd_unit/canfdctrl/txt_buf_comp_gen[1].txt_buffer_inst/txt_buffer_ram_inst/txt_buf_ram_inst/ram_memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25  Diagnose_Module/i_FC1001_RMII/n1383/n687/n798/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y54  Data_Memory/ram_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y54  Data_Memory/ram_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y34  Data_Memory/ram_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y54  Data_Memory/ram_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y54  Data_Memory/ram_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 0.580ns (8.235%)  route 6.463ns (91.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.809     5.412    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X41Y11         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/Q
                         net (fo=4, routed)           1.109     6.977    RiscCanFd_CPU/cfd_unit/canfdctrl/res_core_n
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.101 f  RiscCanFd_CPU/cfd_unit/canfdctrl/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=509, routed)         5.354    12.455    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/FSM_sequential_curr_state_reg[2]
    SLICE_X17Y6          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.689    15.111    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/clk
    SLICE_X17Y6          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[30]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X17Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.938    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[30]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[62]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 0.580ns (8.235%)  route 6.463ns (91.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.809     5.412    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X41Y11         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/Q
                         net (fo=4, routed)           1.109     6.977    RiscCanFd_CPU/cfd_unit/canfdctrl/res_core_n
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.101 f  RiscCanFd_CPU/cfd_unit/canfdctrl/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=509, routed)         5.354    12.455    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/FSM_sequential_curr_state_reg[2]
    SLICE_X17Y6          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.689    15.111    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/clk
    SLICE_X17Y6          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[62]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X17Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.938    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[62]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.580ns (8.243%)  route 6.456ns (91.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.809     5.412    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X41Y11         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/Q
                         net (fo=4, routed)           1.109     6.977    RiscCanFd_CPU/cfd_unit/canfdctrl/res_core_n
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.101 f  RiscCanFd_CPU/cfd_unit/canfdctrl/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=509, routed)         5.347    12.448    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/FSM_sequential_curr_state_reg[2]
    SLICE_X19Y7          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.688    15.110    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/clk
    SLICE_X19Y7          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[25]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X19Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.937    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[25]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[47]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.580ns (8.243%)  route 6.456ns (91.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.809     5.412    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X41Y11         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/Q
                         net (fo=4, routed)           1.109     6.977    RiscCanFd_CPU/cfd_unit/canfdctrl/res_core_n
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.101 f  RiscCanFd_CPU/cfd_unit/canfdctrl/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=509, routed)         5.347    12.448    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/FSM_sequential_curr_state_reg[2]
    SLICE_X19Y7          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.688    15.110    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/clk
    SLICE_X19Y7          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[47]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X19Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.937    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[47]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[57]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.580ns (8.243%)  route 6.456ns (91.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.809     5.412    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X41Y11         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/Q
                         net (fo=4, routed)           1.109     6.977    RiscCanFd_CPU/cfd_unit/canfdctrl/res_core_n
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.101 f  RiscCanFd_CPU/cfd_unit/canfdctrl/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=509, routed)         5.347    12.448    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/FSM_sequential_curr_state_reg[2]
    SLICE_X19Y7          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.688    15.110    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/clk
    SLICE_X19Y7          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[57]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X19Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.937    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[57]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 0.580ns (8.288%)  route 6.418ns (91.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.809     5.412    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X41Y11         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/Q
                         net (fo=4, routed)           1.109     6.977    RiscCanFd_CPU/cfd_unit/canfdctrl/res_core_n
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.101 f  RiscCanFd_CPU/cfd_unit/canfdctrl/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=509, routed)         5.309    12.410    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/FSM_sequential_curr_state_reg[2]
    SLICE_X15Y4          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.692    15.114    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/clk
    SLICE_X15Y4          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[11]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X15Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.941    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[11]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[45]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 0.580ns (8.288%)  route 6.418ns (91.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.809     5.412    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X41Y11         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/Q
                         net (fo=4, routed)           1.109     6.977    RiscCanFd_CPU/cfd_unit/canfdctrl/res_core_n
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.101 f  RiscCanFd_CPU/cfd_unit/canfdctrl/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=509, routed)         5.309    12.410    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/FSM_sequential_curr_state_reg[2]
    SLICE_X15Y4          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.692    15.114    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/clk
    SLICE_X15Y4          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[45]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X15Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.941    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[45]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 0.580ns (8.301%)  route 6.407ns (91.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.809     5.412    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X41Y11         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/Q
                         net (fo=4, routed)           1.109     6.977    RiscCanFd_CPU/cfd_unit/canfdctrl/res_core_n
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.101 f  RiscCanFd_CPU/cfd_unit/canfdctrl/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=509, routed)         5.298    12.399    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/FSM_sequential_curr_state_reg[2]
    SLICE_X17Y4          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.689    15.111    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/clk
    SLICE_X17Y4          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[13]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X17Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.938    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[13]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 0.580ns (8.301%)  route 6.407ns (91.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.809     5.412    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X41Y11         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/Q
                         net (fo=4, routed)           1.109     6.977    RiscCanFd_CPU/cfd_unit/canfdctrl/res_core_n
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.101 f  RiscCanFd_CPU/cfd_unit/canfdctrl/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=509, routed)         5.298    12.399    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/FSM_sequential_curr_state_reg[2]
    SLICE_X17Y4          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.689    15.111    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/clk
    SLICE_X17Y4          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[20]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X17Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.938    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[20]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 0.580ns (8.301%)  route 6.407ns (91.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.809     5.412    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X41Y11         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/res_core_n_reg/Q
                         net (fo=4, routed)           1.109     6.977    RiscCanFd_CPU/cfd_unit/canfdctrl/res_core_n
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.101 f  RiscCanFd_CPU/cfd_unit/canfdctrl/FSM_sequential_curr_state[2]_i_2__2/O
                         net (fo=509, routed)         5.298    12.399    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/FSM_sequential_curr_state_reg[2]
    SLICE_X17Y4          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.689    15.111    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/clk
    SLICE_X17Y4          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[21]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X17Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.938    RiscCanFd_CPU/cfd_unit/canfdctrl/rx_buffer_inst/timestamp_capture_reg[21]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  2.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.981%)  route 0.300ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.630     1.550    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/clk
    SLICE_X52Y4          FDPE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.691 f  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/Q
                         net (fo=74, routed)          0.300     1.991    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/res_n_i_q
    SLICE_X45Y0          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.910     2.075    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/clk
    SLICE_X45Y0          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][0]/C
                         clock pessimism             -0.254     1.821    
    SLICE_X45Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.729    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.981%)  route 0.300ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.630     1.550    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/clk
    SLICE_X52Y4          FDPE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.691 f  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/Q
                         net (fo=74, routed)          0.300     1.991    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/res_n_i_q
    SLICE_X45Y0          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.910     2.075    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/clk
    SLICE_X45Y0          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][1]/C
                         clock pessimism             -0.254     1.821    
    SLICE_X45Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.729    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.981%)  route 0.300ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.630     1.550    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/clk
    SLICE_X52Y4          FDPE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.691 f  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/Q
                         net (fo=74, routed)          0.300     1.991    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/res_n_i_q
    SLICE_X45Y0          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.910     2.075    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/clk
    SLICE_X45Y0          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][2]/C
                         clock pessimism             -0.254     1.821    
    SLICE_X45Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.729    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/shift_reg_byte_inst/byte_shift_reg_gen[0].shift_reg_q_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/fault_confinement_inst/err_counters_inst/rst_reg_inst/output_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/fault_confinement_inst/err_counters_inst/rx_err_ctr_q_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.630     1.550    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/fault_confinement_inst/err_counters_inst/rst_reg_inst/clk
    SLICE_X52Y4          FDPE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/fault_confinement_inst/err_counters_inst/rst_reg_inst/output_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.691 f  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/fault_confinement_inst/err_counters_inst/rst_reg_inst/output_reg_inv/Q
                         net (fo=50, routed)          0.169     1.859    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/fault_confinement_inst/err_counters_inst/res_err_ctrs_q
    SLICE_X57Y8          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/fault_confinement_inst/err_counters_inst/rx_err_ctr_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.904     2.069    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/fault_confinement_inst/err_counters_inst/clk
    SLICE_X57Y8          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/fault_confinement_inst/err_counters_inst/rx_err_ctr_q_reg[8]/C
                         clock pessimism             -0.483     1.586    
    SLICE_X57Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.494    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/fault_confinement_inst/err_counters_inst/rx_err_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_rst_reg_inst/output_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_ctr_q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.744%)  route 0.407ns (74.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.632     1.552    RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_rst_reg_inst/clk
    SLICE_X59Y4          FDPE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_rst_reg_inst/output_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.693 f  RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_rst_reg_inst/output_reg_inv/Q
                         net (fo=7, routed)           0.407     2.100    RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_ctr_rst_q
    SLICE_X49Y4          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_ctr_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.907     2.072    RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/clk
    SLICE_X49Y4          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_ctr_q_reg[4]/C
                         clock pessimism             -0.254     1.818    
    SLICE_X49Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.726    RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_rst_reg_inst/output_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_ctr_q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.744%)  route 0.407ns (74.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.632     1.552    RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_rst_reg_inst/clk
    SLICE_X59Y4          FDPE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_rst_reg_inst/output_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.693 f  RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_rst_reg_inst/output_reg_inv/Q
                         net (fo=7, routed)           0.407     2.100    RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_ctr_rst_q
    SLICE_X49Y4          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_ctr_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.907     2.072    RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/clk
    SLICE_X49Y4          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_ctr_q_reg[5]/C
                         clock pessimism             -0.254     1.818    
    SLICE_X49Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.726    RiscCanFd_CPU/cfd_unit/canfdctrl/bus_sampling_inst/trv_delay_measurement_inst/trv_delay_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/soft_res_q_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.301%)  route 0.177ns (55.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.637     1.557    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X22Y12         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/soft_res_q_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.698 f  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/soft_res_q_n_reg_inv/Q
                         net (fo=317, routed)         0.177     1.875    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[0]_4
    SLICE_X25Y12         FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.911     2.076    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/clk
    SLICE_X25Y12         FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[25]/C
                         clock pessimism             -0.483     1.593    
    SLICE_X25Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.501    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/soft_res_q_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.704%)  route 0.182ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.637     1.557    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X22Y12         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/soft_res_q_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.698 f  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/soft_res_q_n_reg_inv/Q
                         net (fo=317, routed)         0.182     1.880    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[0]_4
    SLICE_X24Y12         FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.911     2.076    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/clk
    SLICE_X24Y12         FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[0]/C
                         clock pessimism             -0.483     1.593    
    SLICE_X24Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.501    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/soft_res_q_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.704%)  route 0.182ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.637     1.557    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/clk
    SLICE_X22Y12         FDRE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/soft_res_q_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.698 f  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/soft_res_q_n_reg_inv/Q
                         net (fo=317, routed)         0.182     1.880    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[0]_4
    SLICE_X24Y12         FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.911     2.076    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/clk
    SLICE_X24Y12         FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[16]/C
                         clock pessimism             -0.483     1.593    
    SLICE_X24Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.501    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/data_mux_control_registers_comp/data_mux_reg_true_gen.data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rec_esi_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.177%)  route 0.419ns (74.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.630     1.550    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/clk
    SLICE_X52Y4          FDPE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.691 f  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rx_shift_res_reg_inst/output_reg_inv/Q
                         net (fo=74, routed)          0.419     2.110    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/res_n_i_q
    SLICE_X43Y0          FDCE                                         f  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rec_esi_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.910     2.075    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/clk
    SLICE_X43Y0          FDCE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rec_esi_reg/C
                         clock pessimism             -0.254     1.821    
    SLICE_X43Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.729    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/protocol_control_inst/rx_shift_reg_inst/rec_esi_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.381    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.728ns  (logic 5.354ns (36.355%)  route 9.374ns (63.645%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          3.688     5.195    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.119     5.314 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         5.685    11.000    reset_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.728    14.728 r  reset_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.728    reset_out
    H17                                                               r  reset_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.301ns  (logic 1.612ns (30.406%)  route 3.690ns (69.594%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          1.467     1.742    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.049     1.791 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         2.222     4.013    reset_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.288     5.301 r  reset_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.301    reset_out
    H17                                                               r  reset_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/bit_stuffing_inst/dff_data_out_reg/output_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            can_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.201ns  (logic 4.110ns (33.690%)  route 8.090ns (66.310%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.811     5.414    RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/bit_stuffing_inst/dff_data_out_reg/clk
    SLICE_X40Y8          FDPE                                         r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/bit_stuffing_inst/dff_data_out_reg/output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.870 r  RiscCanFd_CPU/cfd_unit/canfdctrl/can_core_inst/bit_stuffing_inst/dff_data_out_reg/output_reg/Q
                         net (fo=10, routed)          0.989     6.859    RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/settings_reg_comp/crc_data_tx_wbs
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.124     6.983 r  RiscCanFd_CPU/cfd_unit/canfdctrl/memory_registers_inst/control_registers_reg_map_comp/settings_reg_comp/can_tx_OBUF_inst_i_1/O
                         net (fo=16, routed)          7.101    14.084    can_tx_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.530    17.614 r  can_tx_OBUF_inst/O
                         net (fo=0)                   0.000    17.614    can_tx
    H1                                                                r  can_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Uart_Debugger/Dbgr/reset_out_riscv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.235ns  (logic 4.336ns (35.442%)  route 7.899ns (64.558%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.636     5.239    Uart_Debugger/Dbgr/clk
    SLICE_X44Y50         FDRE                                         r  Uart_Debugger/Dbgr/reset_out_riscv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  Uart_Debugger/Dbgr/reset_out_riscv_reg/Q
                         net (fo=8, routed)           2.214     7.908    Uart_Debugger/Dbgr/reset_out_riscv_reg_0
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.152     8.060 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         5.685    13.746    reset_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.728    17.474 r  reset_out_OBUF_inst/O
                         net (fo=0)                   0.000    17.474    reset_out
    H17                                                               r  reset_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Diagnose_Module/i_FC1001_RMII/n1383/n359_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_RSTN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.175ns  (logic 4.389ns (39.271%)  route 6.787ns (60.729%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.631     5.233    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X15Y102        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1383/n359_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.456     5.689 f  Diagnose_Module/i_FC1001_RMII/n1383/n359_reg/Q
                         net (fo=57, routed)          3.801     9.491    Diagnose_Module/i_FC1001_RMII/n1354[n50]
    SLICE_X42Y129        LUT1 (Prop_lut1_I0_O)        0.152     9.643 r  Diagnose_Module/i_FC1001_RMII/RMII_RST_N_INST_0/O
                         net (fo=35, routed)          2.985    12.628    ETH_RSTN_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.781    16.409 r  ETH_RSTN_OBUF_inst/O
                         net (fo=0)                   0.000    16.409    ETH_RSTN
    B3                                                                r  ETH_RSTN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay_8/sseg_an_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.346ns  (logic 4.112ns (39.740%)  route 6.235ns (60.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.893     5.496    SevenSegmentDisplay_8/clk
    SLICE_X5Y35          FDSE                                         r  SevenSegmentDisplay_8/sseg_an_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDSE (Prop_fdse_C_Q)         0.419     5.915 r  SevenSegmentDisplay_8/sseg_an_reg[6]/Q
                         net (fo=1, routed)           6.235    12.149    sseg_an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.693    15.842 r  sseg_an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.842    sseg_an[6]
    K2                                                                r  sseg_an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay_8/sseg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.571ns  (logic 4.006ns (41.858%)  route 5.565ns (58.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.799     5.402    SevenSegmentDisplay_8/clk
    SLICE_X16Y24         FDRE                                         r  SevenSegmentDisplay_8/sseg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  SevenSegmentDisplay_8/sseg_reg[3]/Q
                         net (fo=1, routed)           5.565    11.423    sseg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.973 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.973    sseg[3]
    K13                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RiscCanFd_CPU/reg_file/registers_reg[29][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.526ns  (logic 3.998ns (41.972%)  route 5.528ns (58.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.808     5.411    RiscCanFd_CPU/reg_file/clk
    SLICE_X35Y36         FDRE                                         r  RiscCanFd_CPU/reg_file/registers_reg[29][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  RiscCanFd_CPU/reg_file/registers_reg[29][3]_lopt_replica/Q
                         net (fo=1, routed)           5.528    11.394    lopt_12
    G6                   OBUF (Prop_obuf_I_O)         3.542    14.936 r  gpo_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.936    gpo[3]
    G6                                                                r  gpo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Uart_Debugger/Uart_RX_TX_Ctrl/UART_TX_Ctrl/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.635ns  (logic 4.011ns (41.632%)  route 5.624ns (58.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.639     5.242    Uart_Debugger/Uart_RX_TX_Ctrl/UART_TX_Ctrl/clk
    SLICE_X13Y65         FDRE                                         r  Uart_Debugger/Uart_RX_TX_Ctrl/UART_TX_Ctrl/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  Uart_Debugger/Uart_RX_TX_Ctrl/UART_TX_Ctrl/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           5.624    11.322    uart_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.877 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.877    uart_tx
    D4                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RiscCanFd_CPU/reg_file/registers_reg[29][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 3.985ns (42.152%)  route 5.469ns (57.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.811     5.414    RiscCanFd_CPU/reg_file/clk
    SLICE_X35Y40         FDRE                                         r  RiscCanFd_CPU/reg_file/registers_reg[29][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  RiscCanFd_CPU/reg_file/registers_reg[29][1]_lopt_replica/Q
                         net (fo=1, routed)           5.469    11.339    lopt_10
    F6                   OBUF (Prop_obuf_I_O)         3.529    14.868 r  gpo_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.868    gpo[1]
    F6                                                                r  gpo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RiscCanFd_CPU/reg_file/registers_reg[29][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.300ns  (logic 3.971ns (42.699%)  route 5.329ns (57.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.808     5.411    RiscCanFd_CPU/reg_file/clk
    SLICE_X35Y36         FDRE                                         r  RiscCanFd_CPU/reg_file/registers_reg[29][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  RiscCanFd_CPU/reg_file/registers_reg[29][2]_lopt_replica/Q
                         net (fo=1, routed)           5.329    11.196    lopt_11
    J2                   OBUF (Prop_obuf_I_O)         3.515    14.711 r  gpo_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.711    gpo[2]
    J2                                                                r  gpo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Diagnose_Module/i_CanUdpBridge/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            meas_perf_pin_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 4.378ns (47.689%)  route 4.802ns (52.311%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.897     5.500    Diagnose_Module/i_CanUdpBridge/clk
    SLICE_X4Y41          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.956 f  Diagnose_Module/i_CanUdpBridge/cs_reg[1]/Q
                         net (fo=13, routed)          1.285     7.240    Diagnose_Module/i_CanUdpBridge/cs[1]
    SLICE_X4Y36          LUT2 (Prop_lut2_I1_O)        0.154     7.394 r  Diagnose_Module/i_CanUdpBridge/meas_perf_pin_0_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.517    10.912    meas_perf_pin_0_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.768    14.680 r  meas_perf_pin_0_OBUF_inst/O
                         net (fo=0)                   0.000    14.680    meas_perf_pin_0
    C17                                                               r  meas_perf_pin_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Diagnose_Module/i_FC1001_RMII/n1382/n558_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diagnose_Module/i_FC1001_RMII/n1382/n561/SHIFT
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.141ns (25.434%)  route 0.413ns (74.566%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.570     1.489    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X15Y101        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1382/n558_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Diagnose_Module/i_FC1001_RMII/n1382/n558_reg/Q
                         net (fo=2, routed)           0.413     2.044    Diagnose_Module/i_FC1001_RMII/n1382/SHIFT
    DNA_PORT_X0Y0        DNA_PORT                                     r  Diagnose_Module/i_FC1001_RMII/n1382/n561/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Diagnose_Module/i_FC1001_RMII/n1382/n557_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diagnose_Module/i_FC1001_RMII/n1382/n561/READ
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.141ns (22.938%)  route 0.474ns (77.062%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.570     1.489    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X15Y101        FDSE                                         r  Diagnose_Module/i_FC1001_RMII/n1382/n557_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDSE (Prop_fdse_C_Q)         0.141     1.630 r  Diagnose_Module/i_FC1001_RMII/n1382/n557_reg/Q
                         net (fo=2, routed)           0.474     2.104    Diagnose_Module/i_FC1001_RMII/n1382/READ
    DNA_PORT_X0Y0        DNA_PORT                                     r  Diagnose_Module/i_FC1001_RMII/n1382/n561/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Diagnose_Module/i_FC1001_RMII/n1385/FD_CLK50/FD0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.423ns  (logic 1.422ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.586     1.505    Diagnose_Module/i_FC1001_RMII/Clk
    OLOGIC_X1Y128        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1385/FD_CLK50/FD0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        FDRE (Prop_fdre_C_Q)         0.177     1.682 r  Diagnose_Module/i_FC1001_RMII/n1385/FD_CLK50/FD0/Q
                         net (fo=1, routed)           0.001     1.683    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.245     2.928 r  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.928    ETH_REFCLK
    D5                                                                r  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Diagnose_Module/i_FC1001_RMII/n1385/FD_TXEN/FD0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_TXEN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.450ns  (logic 1.449ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.666     1.586    Diagnose_Module/i_FC1001_RMII/Clk
    OLOGIC_X0Y177        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1385/FD_TXEN/FD0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y177        FDRE (Prop_fdre_C_Q)         0.177     1.763 r  Diagnose_Module/i_FC1001_RMII/n1385/FD_TXEN/FD0/Q
                         net (fo=1, routed)           0.001     1.764    ETH_TXEN_OBUF
    B9                   OBUF (Prop_obuf_I_O)         1.272     3.036 r  ETH_TXEN_OBUF_inst/O
                         net (fo=0)                   0.000     3.036    ETH_TXEN
    B9                                                                r  ETH_TXEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Diagnose_Module/i_FC1001_RMII/n1385/FD_TXD0/FD0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_TXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 1.463ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.666     1.586    Diagnose_Module/i_FC1001_RMII/Clk
    OLOGIC_X0Y172        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1385/FD_TXD0/FD0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y172        FDRE (Prop_fdre_C_Q)         0.177     1.763 r  Diagnose_Module/i_FC1001_RMII/n1385/FD_TXD0/FD0/Q
                         net (fo=1, routed)           0.001     1.764    ETH_TXD_OBUF[0]
    A10                  OBUF (Prop_obuf_I_O)         1.286     3.050 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.050    ETH_TXD[0]
    A10                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Diagnose_Module/i_FC1001_RMII/n1385/FD_TXD1/FD0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_TXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.475ns  (logic 1.474ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.665     1.585    Diagnose_Module/i_FC1001_RMII/Clk
    OLOGIC_X0Y175        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n1385/FD_TXD1/FD0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y175        FDRE (Prop_fdre_C_Q)         0.177     1.762 r  Diagnose_Module/i_FC1001_RMII/n1385/FD_TXD1/FD0/Q
                         net (fo=1, routed)           0.001     1.763    ETH_TXD_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         1.297     3.059 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.059    ETH_TXD[1]
    A8                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Diagnose_Module/i_FC1001_RMII/n389/n378/n138_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            meas_perf_pin_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.397ns (61.783%)  route 0.864ns (38.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.603     1.522    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X4Y56          FDSE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n378/n138_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  Diagnose_Module/i_FC1001_RMII/n389/n378/n138_reg/Q
                         net (fo=3, routed)           0.864     2.527    meas_perf_pin_1_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.256     3.783 r  meas_perf_pin_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.783    meas_perf_pin_1
    D18                                                               r  meas_perf_pin_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay_8/sseg_an_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.395ns (61.878%)  route 0.859ns (38.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.662     1.582    SevenSegmentDisplay_8/clk
    SLICE_X4Y18          FDSE                                         r  SevenSegmentDisplay_8/sseg_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDSE (Prop_fdse_C_Q)         0.141     1.723 r  SevenSegmentDisplay_8/sseg_an_reg[7]/Q
                         net (fo=1, routed)           0.859     2.582    sseg_an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     3.836 r  sseg_an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.836    sseg_an[7]
    U13                                                               r  sseg_an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay_8/sseg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.397ns (60.533%)  route 0.911ns (39.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.627     1.547    SevenSegmentDisplay_8/clk
    SLICE_X16Y24         FDRE                                         r  SevenSegmentDisplay_8/sseg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  SevenSegmentDisplay_8/sseg_reg[1]/Q
                         net (fo=1, routed)           0.911     2.599    sseg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.855 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.855    sseg[1]
    R10                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay_8/sseg_an_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.392ns (60.047%)  route 0.926ns (39.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.660     1.580    SevenSegmentDisplay_8/clk
    SLICE_X0Y27          FDSE                                         r  SevenSegmentDisplay_8/sseg_an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDSE (Prop_fdse_C_Q)         0.141     1.721 r  SevenSegmentDisplay_8/sseg_an_reg[4]/Q
                         net (fo=1, routed)           0.926     2.647    sseg_an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.898 r  sseg_an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.898    sseg_an[4]
    P14                                                               r  sseg_an[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2675 Endpoints
Min Delay          2675 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.608ns  (logic 2.824ns (24.327%)  route 8.784ns (75.673%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          3.688     5.195    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.119     5.314 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         5.096    10.410    Diagnose_Module/i_FC1001_RMII/UDP0_Reset
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.332    10.742 r  Diagnose_Module/i_FC1001_RMII/minusOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.742    Diagnose_Module/i_FC1001_RMII/minusOp_carry__0_i_8_n_0
    SLICE_X45Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.274 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.274    Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__0_n_0
    SLICE_X45Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.608 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.608    Diagnose_Module/i_FC1001_RMII/minusOp[9]
    SLICE_X45Y132        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.491     4.913    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X45Y132        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.513ns  (logic 2.729ns (23.703%)  route 8.784ns (76.297%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          3.688     5.195    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.119     5.314 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         5.096    10.410    Diagnose_Module/i_FC1001_RMII/UDP0_Reset
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.332    10.742 r  Diagnose_Module/i_FC1001_RMII/minusOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.742    Diagnose_Module/i_FC1001_RMII/minusOp_carry__0_i_8_n_0
    SLICE_X45Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.274 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.274    Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__0_n_0
    SLICE_X45Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.513 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000    11.513    Diagnose_Module/i_FC1001_RMII/minusOp[10]
    SLICE_X45Y132        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.491     4.913    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X45Y132        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.497ns  (logic 2.713ns (23.597%)  route 8.784ns (76.403%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          3.688     5.195    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.119     5.314 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         5.096    10.410    Diagnose_Module/i_FC1001_RMII/UDP0_Reset
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.332    10.742 r  Diagnose_Module/i_FC1001_RMII/minusOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.742    Diagnose_Module/i_FC1001_RMII/minusOp_carry__0_i_8_n_0
    SLICE_X45Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.274 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.274    Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__0_n_0
    SLICE_X45Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.497 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000    11.497    Diagnose_Module/i_FC1001_RMII/minusOp[8]
    SLICE_X45Y132        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.491     4.913    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X45Y132        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.469ns  (logic 2.842ns (24.781%)  route 8.627ns (75.219%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          3.688     5.195    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.119     5.314 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         4.938    10.253    Diagnose_Module/i_FC1001_RMII/UDP0_Reset
    SLICE_X45Y130        LUT4 (Prop_lut4_I2_O)        0.332    10.585 r  Diagnose_Module/i_FC1001_RMII/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.000    10.585    Diagnose_Module/i_FC1001_RMII/minusOp_carry_i_7_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.135 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.135    Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry_n_0
    SLICE_X45Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.469 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.469    Diagnose_Module/i_FC1001_RMII/minusOp[5]
    SLICE_X45Y131        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.489     4.911    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X45Y131        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.448ns  (logic 2.821ns (24.643%)  route 8.627ns (75.357%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          3.688     5.195    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.119     5.314 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         4.938    10.253    Diagnose_Module/i_FC1001_RMII/UDP0_Reset
    SLICE_X45Y130        LUT4 (Prop_lut4_I2_O)        0.332    10.585 r  Diagnose_Module/i_FC1001_RMII/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.000    10.585    Diagnose_Module/i_FC1001_RMII/minusOp_carry_i_7_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.135 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.135    Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry_n_0
    SLICE_X45Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.448 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.448    Diagnose_Module/i_FC1001_RMII/minusOp[7]
    SLICE_X45Y131        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.489     4.911    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X45Y131        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.374ns  (logic 2.747ns (24.152%)  route 8.627ns (75.848%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          3.688     5.195    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.119     5.314 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         4.938    10.253    Diagnose_Module/i_FC1001_RMII/UDP0_Reset
    SLICE_X45Y130        LUT4 (Prop_lut4_I2_O)        0.332    10.585 r  Diagnose_Module/i_FC1001_RMII/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.000    10.585    Diagnose_Module/i_FC1001_RMII/minusOp_carry_i_7_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.135 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.135    Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry_n_0
    SLICE_X45Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.374 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.374    Diagnose_Module/i_FC1001_RMII/minusOp[6]
    SLICE_X45Y131        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.489     4.911    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X45Y131        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.358ns  (logic 2.731ns (24.046%)  route 8.627ns (75.954%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          3.688     5.195    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.119     5.314 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         4.938    10.253    Diagnose_Module/i_FC1001_RMII/UDP0_Reset
    SLICE_X45Y130        LUT4 (Prop_lut4_I2_O)        0.332    10.585 r  Diagnose_Module/i_FC1001_RMII/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.000    10.585    Diagnose_Module/i_FC1001_RMII/minusOp_carry_i_7_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.135 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.135    Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry_n_0
    SLICE_X45Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.358 r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/minusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000    11.358    Diagnose_Module/i_FC1001_RMII/minusOp[4]
    SLICE_X45Y131        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.489     4.911    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X45Y131        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.RxBuffer/n226_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.262ns  (logic 1.958ns (17.387%)  route 9.304ns (82.613%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=17, routed)          3.688     5.195    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.119     5.314 f  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         4.654     9.969    Diagnose_Module/i_FC1001_RMII/UDP0_Reset
    SLICE_X46Y132        LUT5 (Prop_lut5_I3_O)        0.332    10.301 r  Diagnose_Module/i_FC1001_RMII/hasBuffer.n246[15]_i_1/O
                         net (fo=96, routed)          0.961    11.262    Diagnose_Module/i_FC1001_RMII/hasBuffer.n246[15]_i_1_n_0
    SLICE_X57Y135        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.484     4.906    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X57Y135        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[26]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.262ns  (logic 1.958ns (17.387%)  route 9.304ns (82.613%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=17, routed)          3.688     5.195    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.119     5.314 f  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         4.654     9.969    Diagnose_Module/i_FC1001_RMII/UDP0_Reset
    SLICE_X46Y132        LUT5 (Prop_lut5_I3_O)        0.332    10.301 r  Diagnose_Module/i_FC1001_RMII/hasBuffer.n246[15]_i_1/O
                         net (fo=96, routed)          0.961    11.262    Diagnose_Module/i_FC1001_RMII/hasBuffer.n246[15]_i_1_n_0
    SLICE_X57Y135        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.484     4.906    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X57Y135        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[34]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.239ns  (logic 1.958ns (17.421%)  route 9.281ns (82.579%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=17, routed)          3.688     5.195    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.119     5.314 f  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         4.654     9.969    Diagnose_Module/i_FC1001_RMII/UDP0_Reset
    SLICE_X46Y132        LUT5 (Prop_lut5_I3_O)        0.332    10.301 r  Diagnose_Module/i_FC1001_RMII/hasBuffer.n246[15]_i_1/O
                         net (fo=96, routed)          0.939    11.239    Diagnose_Module/i_FC1001_RMII/hasBuffer.n246[15]_i_1_n_0
    SLICE_X57Y134        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       1.483     4.905    Diagnose_Module/i_FC1001_RMII/Clk
    SLICE_X57Y134        FDRE                                         r  Diagnose_Module/i_FC1001_RMII/n389/n379/hasBuffer.n248_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_RXD[1]
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n1385/n918/n553/D
                            (rising edge-triggered cell IDDR clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.236ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 7.114 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000     0.000    ETH_RXD[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.236    Diagnose_Module/i_FC1001_RMII/RMII_RXD1
    ILOGIC_X0Y161        IDDR                                         r  Diagnose_Module/i_FC1001_RMII/n1385/n918/n553/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.949     7.114    Diagnose_Module/i_FC1001_RMII/Clk
    ILOGIC_X0Y161        IDDR                                         f  Diagnose_Module/i_FC1001_RMII/n1385/n918/n553/C

Slack:                    inf
  Source:                 ETH_CRSDV
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n1385/n919/n553/D
                            (rising edge-triggered cell IDDR clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 7.114 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  ETH_CRSDV (IN)
                         net (fo=0)                   0.000     0.000    ETH_CRSDV
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  ETH_CRSDV_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.255    Diagnose_Module/i_FC1001_RMII/RMII_CRS_DV
    ILOGIC_X0Y187        IDDR                                         r  Diagnose_Module/i_FC1001_RMII/n1385/n919/n553/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.949     7.114    Diagnose_Module/i_FC1001_RMII/Clk
    ILOGIC_X0Y187        IDDR                                         f  Diagnose_Module/i_FC1001_RMII/n1385/n919/n553/C

Slack:                    inf
  Source:                 ETH_RXD[0]
                            (input port)
  Destination:            Diagnose_Module/i_FC1001_RMII/n1385/n917/n553/D
                            (rising edge-triggered cell IDDR clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.277ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns = ( 7.105 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ETH_RXD[0] (IN)
                         net (fo=0)                   0.000     0.000    ETH_RXD[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ETH_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.277    Diagnose_Module/i_FC1001_RMII/RMII_RXD0
    ILOGIC_X0Y174        IDDR                                         r  Diagnose_Module/i_FC1001_RMII/n1385/n917/n553/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.940     7.105    Diagnose_Module/i_FC1001_RMII/Clk
    ILOGIC_X0Y174        IDDR                                         f  Diagnose_Module/i_FC1001_RMII/n1385/n917/n553/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            Uart_Debugger/Uart_RX_TX_Ctrl/UART_RX_Ctrl/r_Rx_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.257ns (17.143%)  route 1.244ns (82.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.244     1.502    Uart_Debugger/Uart_RX_TX_Ctrl/UART_RX_Ctrl/uart_rx_IBUF
    SLICE_X79Y47         FDRE                                         r  Uart_Debugger/Uart_RX_TX_Ctrl/UART_RX_Ctrl/r_Rx_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.932     2.097    Uart_Debugger/Uart_RX_TX_Ctrl/UART_RX_Ctrl/clk
    SLICE_X79Y47         FDRE                                         r  Uart_Debugger/Uart_RX_TX_Ctrl/UART_RX_Ctrl/r_Rx_Data_R_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_CanUdpBridge/cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.787ns  (logic 0.320ns (17.884%)  route 1.467ns (82.116%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=17, routed)          1.467     1.742    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.787 r  Uart_Debugger/Dbgr/cs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    Diagnose_Module/i_CanUdpBridge/cs_reg[1]_0
    SLICE_X4Y41          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.945     2.110    Diagnose_Module/i_CanUdpBridge/clk
    SLICE_X4Y41          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/cs_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_CanUdpBridge/cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.320ns (16.487%)  route 1.619ns (83.513%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=17, routed)          1.619     1.893    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y34          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  Uart_Debugger/Dbgr/cs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.938    Diagnose_Module/i_CanUdpBridge/cs_reg[0]_0
    SLICE_X4Y34          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.940     2.105    Diagnose_Module/i_CanUdpBridge/clk
    SLICE_X4Y34          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/cs_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_CanUdpBridge/UDP0_TxLast_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.960ns  (logic 0.320ns (16.304%)  route 1.641ns (83.696%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=17, routed)          1.641     1.915    Diagnose_Module/i_CanUdpBridge/reset_n_IBUF
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  Diagnose_Module/i_CanUdpBridge/UDP0_TxLast_i_1/O
                         net (fo=1, routed)           0.000     1.960    Diagnose_Module/i_CanUdpBridge/UDP0_TxLast_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/UDP0_TxLast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.944     2.109    Diagnose_Module/i_CanUdpBridge/clk
    SLICE_X5Y39          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/UDP0_TxLast_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_CanUdpBridge/mem_reg[10][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.324ns (16.006%)  route 1.698ns (83.994%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          1.467     1.742    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.049     1.791 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         0.231     2.022    Diagnose_Module/i_CanUdpBridge/SR[0]
    SLICE_X4Y40          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/mem_reg[10][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.945     2.110    Diagnose_Module/i_CanUdpBridge/clk
    SLICE_X4Y40          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/mem_reg[10][6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_CanUdpBridge/mem_reg[11][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.324ns (16.006%)  route 1.698ns (83.994%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          1.467     1.742    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.049     1.791 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         0.231     2.022    Diagnose_Module/i_CanUdpBridge/SR[0]
    SLICE_X4Y40          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/mem_reg[11][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.945     2.110    Diagnose_Module/i_CanUdpBridge/clk
    SLICE_X4Y40          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/mem_reg[11][6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Diagnose_Module/i_CanUdpBridge/mem_reg[9][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.324ns (16.006%)  route 1.698ns (83.994%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=17, routed)          1.467     1.742    Uart_Debugger/Dbgr/reset_n_IBUF
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.049     1.791 r  Uart_Debugger/Dbgr/reset_out_OBUF_inst_i_1/O
                         net (fo=735, routed)         0.231     2.022    Diagnose_Module/i_CanUdpBridge/SR[0]
    SLICE_X4Y40          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/mem_reg[9][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14997, routed)       0.945     2.110    Diagnose_Module/i_CanUdpBridge/clk
    SLICE_X4Y40          FDRE                                         r  Diagnose_Module/i_CanUdpBridge/mem_reg[9][6]/C





