<session sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <multi attribute="frame size" size="2" value="1920,1033"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="320,120"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
  </global_info>
  <instance entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2016/12/14 15:45:30  #0">
      <clock name="uart_tx:uart_tx_m0|clk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="1024" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="uart_tx:uart_tx_m0|ready" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT0" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT1" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT2" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT3" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT4" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT5" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT6" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT7" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_START" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_STOP" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_en" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[0]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[1]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[2]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[3]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[4]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[5]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[6]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[7]" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="uart_tx:uart_tx_m0|ready" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT0" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT1" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT2" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT3" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT4" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT5" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT6" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT7" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_START" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_STOP" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_en" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[0]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[1]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[2]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[3]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[4]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[5]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[6]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[7]" tap_mode="classic" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="uart_tx:uart_tx_m0|ready" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT0" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT1" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT2" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT3" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT4" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT5" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT6" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_BIT7" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_IDLE" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_START" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|state.S_STOP" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_en" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[0]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[1]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[2]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[3]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[4]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[5]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[6]" tap_mode="classic" type="register"/>
          <wire name="uart_tx:uart_tx_m0|tx_data_latch[7]" tap_mode="classic" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|ready"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT0"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT1"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT2"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT3"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT4"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT5"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT6"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT7"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_IDLE"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_START"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_STOP"/>
          <bus is_signal_inverted="no" link="all" name="uart_tx:uart_tx_m0|tx_data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[7]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[6]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[5]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[4]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[3]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[2]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[1]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_en"/>
          <bus is_signal_inverted="no" link="all" name="uart_tx:uart_tx_m0|tx_data_latch" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[7]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[6]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[5]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[4]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[3]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[2]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[1]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[0]"/>
          </bus>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|ready"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT0"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT1"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT2"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT3"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT4"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT5"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT6"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_BIT7"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_IDLE"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_START"/>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|state.S_STOP"/>
          <bus is_signal_inverted="no" link="all" name="uart_tx:uart_tx_m0|tx_data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[7]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[6]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[5]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[4]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[3]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[2]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[1]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_en"/>
          <bus is_signal_inverted="no" link="all" name="uart_tx:uart_tx_m0|tx_data_latch" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[7]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[6]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[5]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[4]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[3]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[2]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[1]"/>
            <net is_signal_inverted="no" name="uart_tx:uart_tx_m0|tx_data_latch[0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2016/12/14 15:45:30  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000000000000000000000000
            <pwr_up_transitional>00000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
</session>
