// Seed: 2419501225
module module_0 (
    output logic id_0,
    input logic id_1
    , id_6, id_7,
    input logic id_2,
    output id_3,
    input id_4,
    output id_5
);
  logic id_8 (
      id_4,
      1
  );
  defparam id_9.id_10 = 1;
  assign id_7 = id_8;
  assign id_8 = id_6;
  logic id_11;
  logic id_12 = ~1;
  logic id_13;
  logic id_14;
endmodule
