module monociclo (
	input				clk_i,
	input				rst_ni,
	output	[31:0]monitor_0
);

	//Definicion de se√±ales
	wire		[31:0]pc_w;
	wire		[31:0]pcnext_w;

	//ETAPA DE FETCH
	always @(posedge clk_i, negedge rst_ni)
	begin
		if (!rst_ni)
			pc_w <= 32'b0;
		else
			pc_w <= pcnext_w;
	end
	
	assign	pcnext_w = pc_w + 4'd4;


endmodule 