<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.0" vendor="xilinx.com" name="pico_m505" display_name="Pico Computing M505" url="http://picocomputing.com/wp-content/uploads/2013/11/Product-Brief-M-505-K325T.pdf" preset_file="preset.xml" supports_ced="false">
  <images>
    <image name="m505_high.png" display_name="PICO COMPUTING M505 BOARD" sub_type="board" resolution="high">
      <description>Pico Computing M505 Board File Image (High Resolution)</description>
    </image>
    <image name="m505_med.png" display_name="PICO COMPUTING M505 BOARD" sub_type="board" resolution="medium">
      <description>Pico Computing M505 Board File Image (Medium Resolution)</description>
    </image>
    <image name="m505_low.png" display_name="PICO COMPUTING M505 BOARD" sub_type="board" resolution="low">
      <description>Pico Computing M505 Board File Image (Low Resolution)</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>Pico Computing M505</description>
  <components>
    <component name="part0" display_name="Pico Computing M505" type="fpga" part_name="xc7k325tffg900-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset">
          <description>DDR3 board interface, it can use MIG IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
        </interface>
        <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock">
          <parameters>
            <parameter name="frequency" value="200000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysclk_200mhz_0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_200MHZ_0_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysclk_200mhz_0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_200MHZ_0_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="ddr3_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="ddr3_diff_clock">
          <parameters>
            <parameter name="frequency" value="400000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="ddr3sys0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="DDR3SYS0_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="ddr3sys0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="DDR3SYS0_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="gpio_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="gpio_diff_clock">
          <parameters>
            <parameter name="frequency" value="400000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="gpioclk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIOCLK_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="gpioclk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIOCLK_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="pcie_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_diff_clock">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="refclk_1_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="REFCLK_1_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="refclk_1_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="REFCLK_1_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="linear_flash" type="xilinx.com:interface:emc_rtl:1.0" of_component="linear_flash" preset_proc="emc_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_emc" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ADDR" physical_port="linear_flash_addr" dir="inout" left="26" right="1">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_A0"/>
                <pin_map port_index="1" component_pin="FLASH_A1"/>
                <pin_map port_index="2" component_pin="FLASH_A2"/>
                <pin_map port_index="3" component_pin="FLASH_A3"/>
                <pin_map port_index="4" component_pin="FLASH_A4"/>
                <pin_map port_index="5" component_pin="FLASH_A5"/>
                <pin_map port_index="6" component_pin="FLASH_A6"/>
                <pin_map port_index="7" component_pin="FLASH_A7"/>
                <pin_map port_index="8" component_pin="FLASH_A8"/>
                <pin_map port_index="9" component_pin="FLASH_A9"/>
                <pin_map port_index="10" component_pin="FLASH_A10"/>
                <pin_map port_index="11" component_pin="FLASH_A11"/>
                <pin_map port_index="12" component_pin="FLASH_A12"/>
                <pin_map port_index="13" component_pin="FLASH_A13"/>
                <pin_map port_index="14" component_pin="FLASH_A14"/>
                <pin_map port_index="15" component_pin="FLASH_A15"/>
                <pin_map port_index="16" component_pin="FLASH_A16"/>
                <pin_map port_index="17" component_pin="FLASH_A17"/>
                <pin_map port_index="18" component_pin="FLASH_A18"/>
                <pin_map port_index="19" component_pin="FLASH_A19"/>
                <pin_map port_index="20" component_pin="FLASH_A20"/>
                <pin_map port_index="21" component_pin="FLASH_A21"/>
                <pin_map port_index="22" component_pin="FLASH_A22"/>
                <pin_map port_index="23" component_pin="FLASH_A23"/>
                <pin_map port_index="24" component_pin="FLASH_A24"/>
                <pin_map port_index="25" component_pin="FLASH_A25"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_I" physical_port="linear_flash_dq" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D0"/>
                <pin_map port_index="1" component_pin="FLASH_D1"/>
                <pin_map port_index="2" component_pin="FLASH_D2"/>
                <pin_map port_index="3" component_pin="FLASH_D3"/>
                <pin_map port_index="4" component_pin="FLASH_D4"/>
                <pin_map port_index="5" component_pin="FLASH_D5"/>
                <pin_map port_index="6" component_pin="FLASH_D6"/>
                <pin_map port_index="7" component_pin="FLASH_D7"/>
                <pin_map port_index="8" component_pin="FLASH_D8"/>
                <pin_map port_index="9" component_pin="FLASH_D9"/>
                <pin_map port_index="10" component_pin="FLASH_D10"/>
                <pin_map port_index="11" component_pin="FLASH_D11"/>
                <pin_map port_index="12" component_pin="FLASH_D12"/>
                <pin_map port_index="13" component_pin="FLASH_D13"/>
                <pin_map port_index="14" component_pin="FLASH_D14"/>
                <pin_map port_index="15" component_pin="FLASH_D15"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_O" physical_port="linear_flash_dq" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D0"/>
                <pin_map port_index="1" component_pin="FLASH_D1"/>
                <pin_map port_index="2" component_pin="FLASH_D2"/>
                <pin_map port_index="3" component_pin="FLASH_D3"/>
                <pin_map port_index="4" component_pin="FLASH_D4"/>
                <pin_map port_index="5" component_pin="FLASH_D5"/>
                <pin_map port_index="6" component_pin="FLASH_D6"/>
                <pin_map port_index="7" component_pin="FLASH_D7"/>
                <pin_map port_index="8" component_pin="FLASH_D8"/>
                <pin_map port_index="9" component_pin="FLASH_D9"/>
                <pin_map port_index="10" component_pin="FLASH_D10"/>
                <pin_map port_index="11" component_pin="FLASH_D11"/>
                <pin_map port_index="12" component_pin="FLASH_D12"/>
                <pin_map port_index="13" component_pin="FLASH_D13"/>
                <pin_map port_index="14" component_pin="FLASH_D14"/>
                <pin_map port_index="15" component_pin="FLASH_D15"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_T" physical_port="linear_flash_dq" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D0"/>
                <pin_map port_index="1" component_pin="FLASH_D1"/>
                <pin_map port_index="2" component_pin="FLASH_D2"/>
                <pin_map port_index="3" component_pin="FLASH_D3"/>
                <pin_map port_index="4" component_pin="FLASH_D4"/>
                <pin_map port_index="5" component_pin="FLASH_D5"/>
                <pin_map port_index="6" component_pin="FLASH_D6"/>
                <pin_map port_index="7" component_pin="FLASH_D7"/>
                <pin_map port_index="8" component_pin="FLASH_D8"/>
                <pin_map port_index="9" component_pin="FLASH_D9"/>
                <pin_map port_index="10" component_pin="FLASH_D10"/>
                <pin_map port_index="11" component_pin="FLASH_D11"/>
                <pin_map port_index="12" component_pin="FLASH_D12"/>
                <pin_map port_index="13" component_pin="FLASH_D13"/>
                <pin_map port_index="14" component_pin="FLASH_D14"/>
                <pin_map port_index="15" component_pin="FLASH_D15"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RPN" physical_port="linear_flash_reset" dir="inout">
              <pin_maps>
		      <pin_map port_index="0" component_pin="FLASH_RESET"/> <!--TBD-->
              </pin_maps>
            </port_map>
            <port_map logical_port="OEN" physical_port="linear_flash_oen" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_OE"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="WEN" physical_port="linear_flash_wen" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_WE"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CE_N" physical_port="linear_flash_ce_n" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_CE"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="pcie_express" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pcie_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PEX_PET0_N"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PEX_PER0_N"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PEX_PET0_P"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PEX_PER0_P"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="pcie_perst" type="xilinx.com:signal:reset_rtl:1.0" of_component="pcie_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perst_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PERST_DIV"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>
      </interfaces>
    </component>
    <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory">
      <description>8 GB DDR3 memory SODIMM </description>
      <parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="8GB"/>
      </parameters>
    </component>
    <component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
      <description>200 MHz used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </component>
    <component name="ddr3_diff_clock" display_name="DDR3 FPGA clock" type="chip" sub_type="chip" major_group="Clock Sources">
      <description>400 MHz used as ddr3 clock on the board</description>
      <parameters>
        <parameter name="frequency" value="400000000"/>
      </parameters>
    </component>
    <component name="gpio_diff_clock" display_name="GPIO FPGA clock" type="chip" sub_type="chip" major_group="Clock Sources">
      <description>400 MHz used as gpio clock on the board</description>
      <parameters>
        <parameter name="frequency" value="400000000"/>
      </parameters>
    </component>
    <component name="pcie_diff_clock" display_name="PCIe reference clock from EX-500" type="chip" sub_type="chip" major_group="Clock Sources">
      <description>100 MHz clock coming from EX-500</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
    <component name="linear_flash" display_name="Linear flash" type="chip" sub_type="memory_flash_bpi" major_group="External Memory" part_name="S29GL01G" vendor="Spansion" spec_url="www.spansion.com/products/memory/Pages/Products.aspx">
      <description>128 MB of nonvolatile storage that can be used for configuration or software storage</description>
      <component_modes>
        <component_mode name="linear_flash" display_name="Linear flash">
          <interfaces>
            <interface name="linear_flash" order="0"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_emc" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="pcie_express" display_name="PCIe" type="chip" sub_type="pcie" major_group="Miscellaneous">
      <description>PCI Express</description>
      <parameters>
        <parameter name="pcie_type" value="gen2x8"/>
        <parameter name="vendor" value="0x19de"/>
        <parameter name="device" value="0x0505"/>
        <parameter name="subsystem" value="0x1325"/>
      </parameters>
      <drivers>
        <driver name="pcie" version="1.0" vendor="xilinx" pre_compiled="true" os="linux" platform="64" processor_architecture="x86">
          <description>pre compiled driver for pcie ip</description>
          <driver_files>
            <file type="DYNAMIC_LIBRARY">libm505drv.so</file>
          </driver_files>
        </driver>
      </drivers>
      <component_modes>
        <component_mode name="pcie_express" display_name="pcie_express mode">
          <interfaces>
            <interface name="pcie_express"/>
            <interface name="pcie_perst" optional="true"/>
          </interfaces>
        </component_mode>
      </component_modes>
    </component>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
    <connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
      <connection_map name="part0_sys_diff_clock_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_ddr3_diff_clock" component1="part0" component2="ddr3_diff_clock">
      <connection_map name="part0_ddr3_diff_clock_1" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_gpio_diff_clock" component1="part0" component2="gpio_diff_clock">
      <connection_map name="part0_gpio_diff_clock_1" typical_delay="5" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_pcie_diff_clock" component1="part0" component2="pcie_diff_clock">
      <connection_map name="part0_pcie_diff_clock_1" typical_delay="5" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_linear_flash" component1="part0" component2="linear_flash" >
      <connection_map name="part0_linear_flash_1" typical_delay="5" c1_st_index="8" c1_end_index="53" c2_st_index="0" c2_end_index="45"/>
    </connection>
    <connection name="part0_pcie_express" component1="part0" component2="pcie_express">
      <connection_map name="part0_pcie_express_1" c1_st_index="54" c1_end_index="57" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_pcie_perst" component1="part0" component2="pcie_perst">
      <connection_map name="part0_pcie_perst_1" c1_st_index="58" c1_end_index="58" c2_st_index="0" c2_end_index="0"/>
    </connection>
  </connections>
</board>
