

================================================================
== Vitis HLS Report for 'recognize_character'
================================================================
* Date:           Mon May  5 05:08:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_design_output
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.125 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       20|  10.000 ns|  0.200 us|    1|   20|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_9_1  |        4|       17|         3|          -|          -|  1 ~ 5|        no|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    207|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      16|      7|    -|
|Multiplexer      |        -|    -|       0|     99|    -|
|Register         |        -|    -|      70|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      86|    313|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |char_prefix_sums_U    |recognize_character_char_prefix_sums_ROM_AUTO_1R    |        0|  9|   4|    0|    27|    9|     1|          243|
    |prefix_sum_to_char_U  |recognize_character_prefix_sum_to_char_ROM_AUTO_1R  |        0|  7|   3|    0|    27|    7|     1|          189|
    +----------------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                                    |        0| 16|   7|    0|    54|   16|     2|          432|
    +----------------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_144_p2   |         +|   0|  0|  14|           9|           9|
    |left_4_fu_179_p2     |         +|   0|  0|  15|           8|           1|
    |right_4_fu_184_p2    |         +|   0|  0|  15|           8|           2|
    |icmp_ln13_fu_169_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln15_fu_174_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln29_fu_114_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln36_fu_215_p2  |      icmp|   0|  0|  15|           8|           5|
    |icmp_ln9_fu_203_p2   |      icmp|   0|  0|  15|           8|           8|
    |left_5_fu_189_p3     |    select|   0|  0|   8|           1|           8|
    |right_5_fu_196_p3    |    select|   0|  0|   8|           1|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 207|         139|         106|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  31|          6|    1|          6|
    |ap_phi_mux_mid_phi_fu_91_p4                   |   9|          2|    8|         16|
    |ap_phi_mux_result_write_assign_phi_fu_103_p6  |   9|          2|    7|         14|
    |ap_return                                     |   9|          2|    7|         14|
    |left_fu_48                                    |   9|          2|    8|         16|
    |mid_reg_88                                    |   9|          2|    8|         16|
    |result_write_assign_reg_98                    |  14|          3|    7|         21|
    |right_fu_52                                   |   9|          2|    8|         16|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  99|         21|   54|        119|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  5|   0|    5|          0|
    |ap_return_preg              |  7|   0|    7|          0|
    |icmp_ln13_reg_268           |  1|   0|    1|          0|
    |icmp_ln29_reg_232           |  1|   0|    1|          0|
    |icmp_ln36_reg_287           |  1|   0|    1|          0|
    |left_5_reg_272              |  8|   0|    8|          0|
    |left_fu_48                  |  8|   0|    8|          0|
    |mid_reg_88                  |  8|   0|    8|          0|
    |result_write_assign_reg_98  |  7|   0|    7|          0|
    |right_5_reg_278             |  8|   0|    8|          0|
    |right_fu_52                 |  8|   0|    8|          0|
    |trunc_ln_reg_256            |  8|   0|    8|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 70|   0|   70|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  recognize_character|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  recognize_character|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  recognize_character|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  recognize_character|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  recognize_character|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  recognize_character|  return value|
|ap_return            |  out|    7|  ap_ctrl_hs|  recognize_character|  return value|
|blob_prefix_sum_val  |   in|   32|     ap_none|  blob_prefix_sum_val|        scalar|
+---------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 3 
3 --> 4 
4 --> 2 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [src/hls_recognizer.cpp:25]   --->   Operation 6 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%blob_prefix_sum_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %blob_prefix_sum_val" [src/hls_recognizer.cpp:29]   --->   Operation 7 'read' 'blob_prefix_sum_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%icmp_ln29 = icmp_eq  i32 %blob_prefix_sum_val_read, i32 0" [src/hls_recognizer.cpp:29]   --->   Operation 8 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.70ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %while.body.i.preheader, void %return" [src/hls_recognizer.cpp:29]   --->   Operation 9 'br' 'br_ln29' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%left = alloca i32 1" [src/hls_recognizer.cpp:6->src/hls_recognizer.cpp:35]   --->   Operation 10 'alloca' 'left' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%right = alloca i32 1" [src/hls_recognizer.cpp:7->src/hls_recognizer.cpp:35]   --->   Operation 11 'alloca' 'right' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln7 = store i8 26, i8 %right" [src/hls_recognizer.cpp:7->src/hls_recognizer.cpp:35]   --->   Operation 12 'store' 'store_ln7' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln6 = store i8 0, i8 %left" [src/hls_recognizer.cpp:6->src/hls_recognizer.cpp:35]   --->   Operation 13 'store' 'store_ln6' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln11 = br void %while.body.i" [src/hls_recognizer.cpp:11->src/hls_recognizer.cpp:35]   --->   Operation 14 'br' 'br_ln11' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%left_3 = load i8 %left" [src/hls_recognizer.cpp:11->src/hls_recognizer.cpp:35]   --->   Operation 15 'load' 'left_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%right_3 = load i8 %right" [src/hls_recognizer.cpp:11->src/hls_recognizer.cpp:35]   --->   Operation 16 'load' 'right_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i8 %left_3" [src/hls_recognizer.cpp:11->src/hls_recognizer.cpp:35]   --->   Operation 17 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i8 %right_3" [src/hls_recognizer.cpp:11->src/hls_recognizer.cpp:35]   --->   Operation 18 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.91ns)   --->   "%add_ln11 = add i9 %zext_ln11, i9 %zext_ln11_1" [src/hls_recognizer.cpp:11->src/hls_recognizer.cpp:35]   --->   Operation 19 'add' 'add_ln11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln11, i32 1, i32 8" [src/hls_recognizer.cpp:11->src/hls_recognizer.cpp:35]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %trunc_ln" [src/hls_recognizer.cpp:13->src/hls_recognizer.cpp:35]   --->   Operation 21 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%char_prefix_sums_addr = getelementptr i9 %char_prefix_sums, i64 0, i64 %zext_ln13" [src/hls_recognizer.cpp:13->src/hls_recognizer.cpp:35]   --->   Operation 22 'getelementptr' 'char_prefix_sums_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%char_prefix_sums_load = load i5 %char_prefix_sums_addr" [src/hls_recognizer.cpp:13->src/hls_recognizer.cpp:35]   --->   Operation 23 'load' 'char_prefix_sums_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 27> <ROM>

State 3 <SV = 2> <Delay = 6.46>
ST_3 : Operation 24 [1/2] ( I:2.32ns O:2.32ns )   --->   "%char_prefix_sums_load = load i5 %char_prefix_sums_addr" [src/hls_recognizer.cpp:13->src/hls_recognizer.cpp:35]   --->   Operation 24 'load' 'char_prefix_sums_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 27> <ROM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i9 %char_prefix_sums_load" [src/hls_recognizer.cpp:13->src/hls_recognizer.cpp:35]   --->   Operation 25 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.55ns)   --->   "%icmp_ln13 = icmp_eq  i32 %zext_ln13_1, i32 %blob_prefix_sum_val_read" [src/hls_recognizer.cpp:13->src/hls_recognizer.cpp:35]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.58ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %if.else.i, void %_Z16find_exact_matchi.exit" [src/hls_recognizer.cpp:13->src/hls_recognizer.cpp:35]   --->   Operation 27 'br' 'br_ln13' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 28 [1/1] (2.55ns)   --->   "%icmp_ln15 = icmp_slt  i32 %zext_ln13_1, i32 %blob_prefix_sum_val_read" [src/hls_recognizer.cpp:15->src/hls_recognizer.cpp:35]   --->   Operation 28 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.91ns)   --->   "%left_4 = add i8 %trunc_ln, i8 1" [src/hls_recognizer.cpp:16->src/hls_recognizer.cpp:35]   --->   Operation 29 'add' 'left_4' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.91ns)   --->   "%right_4 = add i8 %trunc_ln, i8 255" [src/hls_recognizer.cpp:18->src/hls_recognizer.cpp:35]   --->   Operation 30 'add' 'right_4' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.24ns)   --->   "%left_5 = select i1 %icmp_ln15, i8 %left_4, i8 %left_3" [src/hls_recognizer.cpp:15->src/hls_recognizer.cpp:35]   --->   Operation 31 'select' 'left_5' <Predicate = (!icmp_ln13)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.24ns)   --->   "%right_5 = select i1 %icmp_ln15, i8 %right_3, i8 %right_4" [src/hls_recognizer.cpp:15->src/hls_recognizer.cpp:35]   --->   Operation 32 'select' 'right_5' <Predicate = (!icmp_ln13)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.12>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3" [src/hls_recognizer.cpp:10->src/hls_recognizer.cpp:35]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/hls_recognizer.cpp:9->src/hls_recognizer.cpp:35]   --->   Operation 34 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.91ns)   --->   "%icmp_ln9 = icmp_ugt  i8 %left_5, i8 %right_5" [src/hls_recognizer.cpp:9->src/hls_recognizer.cpp:35]   --->   Operation 35 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln7 = store i8 %right_5, i8 %right" [src/hls_recognizer.cpp:7->src/hls_recognizer.cpp:35]   --->   Operation 36 'store' 'store_ln7' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_4 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln6 = store i8 %left_5, i8 %left" [src/hls_recognizer.cpp:6->src/hls_recognizer.cpp:35]   --->   Operation 37 'store' 'store_ln6' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_4 : Operation 38 [1/1] (1.58ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %while.body.i, void %_Z16find_exact_matchi.exit" [src/hls_recognizer.cpp:9->src/hls_recognizer.cpp:35]   --->   Operation 38 'br' 'br_ln9' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%mid = phi i8 %trunc_ln, void %while.body.i, i8 27, void %if.else.i" [src/hls_recognizer.cpp:11->src/hls_recognizer.cpp:35]   --->   Operation 39 'phi' 'mid' <Predicate = (icmp_ln9) | (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.91ns)   --->   "%icmp_ln36 = icmp_ult  i8 %mid, i8 27" [src/hls_recognizer.cpp:36]   --->   Operation 40 'icmp' 'icmp_ln36' <Predicate = (icmp_ln9) | (icmp_ln13)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.70ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %return, void %if.then2" [src/hls_recognizer.cpp:36]   --->   Operation 41 'br' 'br_ln36' <Predicate = (icmp_ln9) | (icmp_ln13)> <Delay = 1.70>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %mid" [src/hls_recognizer.cpp:37]   --->   Operation 42 'zext' 'zext_ln37' <Predicate = (icmp_ln9 & icmp_ln36) | (icmp_ln13 & icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%prefix_sum_to_char_addr = getelementptr i7 %prefix_sum_to_char, i64 0, i64 %zext_ln37" [src/hls_recognizer.cpp:37]   --->   Operation 43 'getelementptr' 'prefix_sum_to_char_addr' <Predicate = (icmp_ln9 & icmp_ln36) | (icmp_ln13 & icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (2.32ns)   --->   "%prefix_sum_to_char_load = load i5 %prefix_sum_to_char_addr" [src/hls_recognizer.cpp:37]   --->   Operation 44 'load' 'prefix_sum_to_char_load' <Predicate = (icmp_ln9 & icmp_ln36) | (icmp_ln13 & icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 27> <ROM>

State 5 <SV = 4> <Delay = 4.02>
ST_5 : Operation 45 [1/2] ( I:2.32ns O:2.32ns )   --->   "%prefix_sum_to_char_load = load i5 %prefix_sum_to_char_addr" [src/hls_recognizer.cpp:37]   --->   Operation 45 'load' 'prefix_sum_to_char_load' <Predicate = (!icmp_ln29 & icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 27> <ROM>
ST_5 : Operation 46 [1/1] (1.70ns)   --->   "%br_ln38 = br void %return" [src/hls_recognizer.cpp:38]   --->   Operation 46 'br' 'br_ln38' <Predicate = (!icmp_ln29 & icmp_ln36)> <Delay = 1.70>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%result_write_assign = phi i7 %prefix_sum_to_char_load, void %if.then2, i7 95, void %entry, i7 63, void %_Z16find_exact_matchi.exit" [src/hls_recognizer.cpp:37]   --->   Operation 47 'phi' 'result_write_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln41 = ret i7 %result_write_assign" [src/hls_recognizer.cpp:41]   --->   Operation 48 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ blob_prefix_sum_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ char_prefix_sums]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ prefix_sum_to_char]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln25        (specpipeline     ) [ 000000]
blob_prefix_sum_val_read (read             ) [ 001110]
icmp_ln29                (icmp             ) [ 011111]
br_ln29                  (br               ) [ 011111]
left                     (alloca           ) [ 011110]
right                    (alloca           ) [ 011110]
store_ln7                (store            ) [ 000000]
store_ln6                (store            ) [ 000000]
br_ln11                  (br               ) [ 000000]
left_3                   (load             ) [ 000100]
right_3                  (load             ) [ 000100]
zext_ln11                (zext             ) [ 000000]
zext_ln11_1              (zext             ) [ 000000]
add_ln11                 (add              ) [ 000000]
trunc_ln                 (partselect       ) [ 000110]
zext_ln13                (zext             ) [ 000000]
char_prefix_sums_addr    (getelementptr    ) [ 000100]
char_prefix_sums_load    (load             ) [ 000000]
zext_ln13_1              (zext             ) [ 000000]
icmp_ln13                (icmp             ) [ 001110]
br_ln13                  (br               ) [ 001110]
icmp_ln15                (icmp             ) [ 000000]
left_4                   (add              ) [ 000000]
right_4                  (add              ) [ 000000]
left_5                   (select           ) [ 000010]
right_5                  (select           ) [ 000010]
speclooptripcount_ln10   (speclooptripcount) [ 000000]
specloopname_ln9         (specloopname     ) [ 000000]
icmp_ln9                 (icmp             ) [ 001110]
store_ln7                (store            ) [ 000000]
store_ln6                (store            ) [ 000000]
br_ln9                   (br               ) [ 000000]
mid                      (phi              ) [ 000010]
icmp_ln36                (icmp             ) [ 001111]
br_ln36                  (br               ) [ 011111]
zext_ln37                (zext             ) [ 000000]
prefix_sum_to_char_addr  (getelementptr    ) [ 000001]
prefix_sum_to_char_load  (load             ) [ 000000]
br_ln38                  (br               ) [ 000000]
result_write_assign      (phi              ) [ 000001]
ret_ln41                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="blob_prefix_sum_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blob_prefix_sum_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="char_prefix_sums">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="char_prefix_sums"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prefix_sum_to_char">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prefix_sum_to_char"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="left_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="right_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="blob_prefix_sum_val_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blob_prefix_sum_val_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="char_prefix_sums_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="char_prefix_sums_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="char_prefix_sums_load/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="prefix_sum_to_char_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prefix_sum_to_char_addr/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prefix_sum_to_char_load/4 "/>
</bind>
</comp>

<comp id="88" class="1005" name="mid_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="90" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="mid (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="mid_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="2"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mid/4 "/>
</bind>
</comp>

<comp id="98" class="1005" name="result_write_assign_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="1"/>
<pin id="100" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="result_write_assign (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="result_write_assign_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="7" slack="4"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="4" bw="7" slack="1"/>
<pin id="109" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="6" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_write_assign/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln29_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln7_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln6_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="left_3_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_3/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="right_3_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="1"/>
<pin id="135" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_3/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln11_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln11_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln11_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="9" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="0" index="3" bw="5" slack="0"/>
<pin id="155" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln13_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln13_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln13_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln15_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="left_4_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="1"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="left_4/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="right_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="right_4/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="left_5_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="left_5/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="right_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_5/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln9_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="1"/>
<pin id="205" dir="0" index="1" bw="8" slack="1"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln7_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="1"/>
<pin id="209" dir="0" index="1" bw="8" slack="3"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln6_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="0" index="1" bw="8" slack="3"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln36_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln37_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/4 "/>
</bind>
</comp>

<comp id="226" class="1005" name="blob_prefix_sum_val_read_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2"/>
<pin id="228" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="blob_prefix_sum_val_read "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln29_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="4"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="236" class="1005" name="left_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="243" class="1005" name="right_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="256" class="1005" name="trunc_ln_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="263" class="1005" name="char_prefix_sums_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="char_prefix_sums_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="icmp_ln13_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="272" class="1005" name="left_5_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="left_5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="right_5_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_5 "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln36_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="291" class="1005" name="prefix_sum_to_char_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="1"/>
<pin id="293" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="prefix_sum_to_char_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="46" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="111"><net_src comp="82" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="98" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="98" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="118"><net_src comp="56" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="139"><net_src comp="130" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="136" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="150" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="168"><net_src comp="69" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="165" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="174" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="179" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="174" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="184" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="219"><net_src comp="91" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="91" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="229"><net_src comp="56" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="235"><net_src comp="114" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="48" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="246"><net_src comp="52" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="259"><net_src comp="150" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="266"><net_src comp="62" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="271"><net_src comp="169" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="189" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="281"><net_src comp="196" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="290"><net_src comp="215" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="75" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="82" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: char_prefix_sums | {}
	Port: prefix_sum_to_char | {}
 - Input state : 
	Port: recognize_character : blob_prefix_sum_val | {1 }
	Port: recognize_character : char_prefix_sums | {2 3 }
	Port: recognize_character : prefix_sum_to_char | {4 5 }
  - Chain level:
	State 1
		br_ln29 : 1
		store_ln7 : 1
		store_ln6 : 1
	State 2
		zext_ln11 : 1
		zext_ln11_1 : 1
		add_ln11 : 2
		trunc_ln : 3
		zext_ln13 : 4
		char_prefix_sums_addr : 5
		char_prefix_sums_load : 6
	State 3
		zext_ln13_1 : 1
		icmp_ln13 : 2
		br_ln13 : 3
		icmp_ln15 : 2
		left_5 : 3
		right_5 : 3
	State 4
		br_ln9 : 1
		mid : 2
		icmp_ln36 : 3
		br_ln36 : 4
		zext_ln37 : 3
		prefix_sum_to_char_addr : 4
		prefix_sum_to_char_load : 5
	State 5
		result_write_assign : 1
		ret_ln41 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |           icmp_ln29_fu_114          |    0    |    39   |
|          |           icmp_ln13_fu_169          |    0    |    39   |
|   icmp   |           icmp_ln15_fu_174          |    0    |    39   |
|          |           icmp_ln9_fu_203           |    0    |    15   |
|          |           icmp_ln36_fu_215          |    0    |    15   |
|----------|-------------------------------------|---------|---------|
|          |           add_ln11_fu_144           |    0    |    15   |
|    add   |            left_4_fu_179            |    0    |    15   |
|          |            right_4_fu_184           |    0    |    15   |
|----------|-------------------------------------|---------|---------|
|  select  |            left_5_fu_189            |    0    |    8    |
|          |            right_5_fu_196           |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|   read   | blob_prefix_sum_val_read_read_fu_56 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |           zext_ln11_fu_136          |    0    |    0    |
|          |          zext_ln11_1_fu_140         |    0    |    0    |
|   zext   |           zext_ln13_fu_160          |    0    |    0    |
|          |          zext_ln13_1_fu_165         |    0    |    0    |
|          |           zext_ln37_fu_221          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|partselect|           trunc_ln_fu_150           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   208   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|blob_prefix_sum_val_read_reg_226|   32   |
|  char_prefix_sums_addr_reg_263 |    5   |
|        icmp_ln13_reg_268       |    1   |
|        icmp_ln29_reg_232       |    1   |
|        icmp_ln36_reg_287       |    1   |
|         left_5_reg_272         |    8   |
|          left_reg_236          |    8   |
|           mid_reg_88           |    8   |
| prefix_sum_to_char_addr_reg_291|    5   |
|   result_write_assign_reg_98   |    7   |
|         right_5_reg_278        |    8   |
|          right_reg_243         |    8   |
|        trunc_ln_reg_256        |    8   |
+--------------------------------+--------+
|              Total             |   100  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------||---------|
|      grp_access_fu_69      |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|      grp_access_fu_82      |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| result_write_assign_reg_98 |  p0  |   2  |   7  |   14   |
|----------------------------|------|------|------|--------||---------||---------||---------|
|            Total           |      |      |      |   34   ||  4.764  ||    0    ||    18   |
|----------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   208  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   18   |
|  Register |    -   |   100  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   100  |   226  |
+-----------+--------+--------+--------+
