#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1898040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1889d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1899400 .functor NOT 1, L_0x18d9980, C4<0>, C4<0>, C4<0>;
L_0x18d90f0 .functor XOR 298, L_0x18d95c0, L_0x18d9780, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x18d98c0 .functor XOR 298, L_0x18d90f0, L_0x18d9820, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x18d62e0_0 .net *"_ivl_10", 297 0, L_0x18d9820;  1 drivers
v0x18d63e0_0 .net *"_ivl_12", 297 0, L_0x18d98c0;  1 drivers
v0x18d64c0_0 .net *"_ivl_2", 297 0, L_0x18d9520;  1 drivers
v0x18d6580_0 .net *"_ivl_4", 297 0, L_0x18d95c0;  1 drivers
v0x18d6660_0 .net *"_ivl_6", 297 0, L_0x18d9780;  1 drivers
v0x18d6790_0 .net *"_ivl_8", 297 0, L_0x18d90f0;  1 drivers
v0x18d6870_0 .var "clk", 0 0;
v0x18d6910_0 .net "in", 99 0, v0x18d4820_0;  1 drivers
v0x18d69b0_0 .net "out_any_dut", 99 1, L_0x18d8aa0;  1 drivers
v0x18d6a70_0 .net "out_any_ref", 99 1, L_0x18d7980;  1 drivers
v0x18d6b40_0 .net "out_both_dut", 98 0, L_0x18d8390;  1 drivers
v0x18d6c10_0 .net "out_both_ref", 98 0, L_0x18d7570;  1 drivers
v0x18d6ce0_0 .net "out_different_dut", 99 0, L_0x18d9310;  1 drivers
v0x18d6db0_0 .net "out_different_ref", 99 0, L_0x18d7ee0;  1 drivers
v0x18d6e80_0 .var/2u "stats1", 287 0;
v0x18d6f40_0 .var/2u "strobe", 0 0;
v0x18d7000_0 .net "tb_match", 0 0, L_0x18d9980;  1 drivers
v0x18d71e0_0 .net "tb_mismatch", 0 0, L_0x1899400;  1 drivers
E_0x189ccf0/0 .event negedge, v0x18d4740_0;
E_0x189ccf0/1 .event posedge, v0x18d4740_0;
E_0x189ccf0 .event/or E_0x189ccf0/0, E_0x189ccf0/1;
L_0x18d9520 .concat [ 100 99 99 0], L_0x18d7ee0, L_0x18d7980, L_0x18d7570;
L_0x18d95c0 .concat [ 100 99 99 0], L_0x18d7ee0, L_0x18d7980, L_0x18d7570;
L_0x18d9780 .concat [ 100 99 99 0], L_0x18d9310, L_0x18d8aa0, L_0x18d8390;
L_0x18d9820 .concat [ 100 99 99 0], L_0x18d7ee0, L_0x18d7980, L_0x18d7570;
L_0x18d9980 .cmp/eeq 298, L_0x18d9520, L_0x18d98c0;
S_0x1889aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1889d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x18d74b0 .functor AND 100, v0x18d4820_0, L_0x18d7370, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x18d78c0 .functor OR 100, v0x18d4820_0, L_0x18d7780, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x18d7ee0 .functor XOR 100, v0x18d4820_0, L_0x18d7da0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x18a3880_0 .net *"_ivl_1", 98 0, L_0x18d72d0;  1 drivers
v0x18d37b0_0 .net *"_ivl_11", 98 0, L_0x18d76b0;  1 drivers
v0x18d3890_0 .net *"_ivl_12", 99 0, L_0x18d7780;  1 drivers
L_0x7f95faa3b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18d3950_0 .net *"_ivl_15", 0 0, L_0x7f95faa3b060;  1 drivers
v0x18d3a30_0 .net *"_ivl_16", 99 0, L_0x18d78c0;  1 drivers
v0x18d3b60_0 .net *"_ivl_2", 99 0, L_0x18d7370;  1 drivers
v0x18d3c40_0 .net *"_ivl_21", 0 0, L_0x18d7b00;  1 drivers
v0x18d3d20_0 .net *"_ivl_23", 98 0, L_0x18d7cb0;  1 drivers
v0x18d3e00_0 .net *"_ivl_24", 99 0, L_0x18d7da0;  1 drivers
L_0x7f95faa3b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18d3f70_0 .net *"_ivl_5", 0 0, L_0x7f95faa3b018;  1 drivers
v0x18d4050_0 .net *"_ivl_6", 99 0, L_0x18d74b0;  1 drivers
v0x18d4130_0 .net "in", 99 0, v0x18d4820_0;  alias, 1 drivers
v0x18d4210_0 .net "out_any", 99 1, L_0x18d7980;  alias, 1 drivers
v0x18d42f0_0 .net "out_both", 98 0, L_0x18d7570;  alias, 1 drivers
v0x18d43d0_0 .net "out_different", 99 0, L_0x18d7ee0;  alias, 1 drivers
L_0x18d72d0 .part v0x18d4820_0, 1, 99;
L_0x18d7370 .concat [ 99 1 0 0], L_0x18d72d0, L_0x7f95faa3b018;
L_0x18d7570 .part L_0x18d74b0, 0, 99;
L_0x18d76b0 .part v0x18d4820_0, 1, 99;
L_0x18d7780 .concat [ 99 1 0 0], L_0x18d76b0, L_0x7f95faa3b060;
L_0x18d7980 .part L_0x18d78c0, 0, 99;
L_0x18d7b00 .part v0x18d4820_0, 0, 1;
L_0x18d7cb0 .part v0x18d4820_0, 1, 99;
L_0x18d7da0 .concat [ 99 1 0 0], L_0x18d7cb0, L_0x18d7b00;
S_0x18d4530 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1889d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x18d4740_0 .net "clk", 0 0, v0x18d6870_0;  1 drivers
v0x18d4820_0 .var "in", 99 0;
v0x18d48e0_0 .net "tb_match", 0 0, L_0x18d9980;  alias, 1 drivers
E_0x189c870 .event posedge, v0x18d4740_0;
E_0x189d180 .event negedge, v0x18d4740_0;
S_0x18d49e0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1889d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x18d8390 .functor AND 99, L_0x18d7ff0, L_0x18d8220, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x18d89e0 .functor OR 100, v0x18d4820_0, L_0x18d8850, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x18d8f90 .functor XOR 1, L_0x18d8be0, L_0x18d8ce0, C4<0>, C4<0>;
L_0x18d9200 .functor XOR 99, L_0x18d9050, L_0x18d9160, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x18d4c50_0 .net *"_ivl_1", 98 0, L_0x18d7ff0;  1 drivers
v0x18d4d10_0 .net *"_ivl_13", 98 0, L_0x18d84f0;  1 drivers
v0x18d4df0_0 .net *"_ivl_14", 99 0, L_0x18d8590;  1 drivers
L_0x7f95faa3b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18d4ee0_0 .net *"_ivl_17", 0 0, L_0x7f95faa3b0f0;  1 drivers
v0x18d4fc0_0 .net *"_ivl_18", 99 0, L_0x18d8850;  1 drivers
v0x18d50f0_0 .net *"_ivl_20", 98 0, L_0x18d8710;  1 drivers
L_0x7f95faa3b138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18d51d0_0 .net *"_ivl_22", 0 0, L_0x7f95faa3b138;  1 drivers
v0x18d52b0_0 .net *"_ivl_24", 99 0, L_0x18d89e0;  1 drivers
v0x18d5390_0 .net *"_ivl_29", 0 0, L_0x18d8be0;  1 drivers
v0x18d5500_0 .net *"_ivl_3", 98 0, L_0x18d8090;  1 drivers
v0x18d55e0_0 .net *"_ivl_31", 0 0, L_0x18d8ce0;  1 drivers
v0x18d56c0_0 .net *"_ivl_32", 0 0, L_0x18d8f90;  1 drivers
v0x18d57a0_0 .net *"_ivl_35", 98 0, L_0x18d9050;  1 drivers
v0x18d5880_0 .net *"_ivl_37", 98 0, L_0x18d9160;  1 drivers
v0x18d5960_0 .net *"_ivl_38", 98 0, L_0x18d9200;  1 drivers
v0x18d5a40_0 .net *"_ivl_4", 98 0, L_0x18d8220;  1 drivers
v0x18d5b20_0 .net *"_ivl_6", 97 0, L_0x18d8130;  1 drivers
L_0x7f95faa3b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18d5c00_0 .net *"_ivl_8", 0 0, L_0x7f95faa3b0a8;  1 drivers
v0x18d5ce0_0 .net "in", 99 0, v0x18d4820_0;  alias, 1 drivers
v0x18d5da0_0 .net "out_any", 99 1, L_0x18d8aa0;  alias, 1 drivers
v0x18d5e80_0 .net "out_both", 98 0, L_0x18d8390;  alias, 1 drivers
v0x18d5f60_0 .net "out_different", 99 0, L_0x18d9310;  alias, 1 drivers
L_0x18d7ff0 .part v0x18d4820_0, 1, 99;
L_0x18d8090 .part v0x18d4820_0, 0, 99;
L_0x18d8130 .part L_0x18d8090, 1, 98;
L_0x18d8220 .concat [ 98 1 0 0], L_0x18d8130, L_0x7f95faa3b0a8;
L_0x18d84f0 .part v0x18d4820_0, 0, 99;
L_0x18d8590 .concat [ 99 1 0 0], L_0x18d84f0, L_0x7f95faa3b0f0;
L_0x18d8710 .part L_0x18d8590, 0, 99;
L_0x18d8850 .concat [ 1 99 0 0], L_0x7f95faa3b138, L_0x18d8710;
L_0x18d8aa0 .part L_0x18d89e0, 0, 99;
L_0x18d8be0 .part v0x18d4820_0, 99, 1;
L_0x18d8ce0 .part v0x18d4820_0, 0, 1;
L_0x18d9050 .part v0x18d4820_0, 1, 99;
L_0x18d9160 .part v0x18d4820_0, 0, 99;
L_0x18d9310 .concat [ 99 1 0 0], L_0x18d9200, L_0x18d8f90;
S_0x18d60c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1889d00;
 .timescale -12 -12;
E_0x1886a20 .event anyedge, v0x18d6f40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18d6f40_0;
    %nor/r;
    %assign/vec4 v0x18d6f40_0, 0;
    %wait E_0x1886a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18d4530;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x18d4820_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x189d180;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x18d4820_0, 0;
    %wait E_0x189c870;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x18d4820_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1889d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d6870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d6f40_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1889d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x18d6870_0;
    %inv;
    %store/vec4 v0x18d6870_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1889d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18d4740_0, v0x18d71e0_0, v0x18d6910_0, v0x18d6c10_0, v0x18d6b40_0, v0x18d6a70_0, v0x18d69b0_0, v0x18d6db0_0, v0x18d6ce0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1889d00;
T_5 ;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1889d00;
T_6 ;
    %wait E_0x189ccf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d6e80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d6e80_0, 4, 32;
    %load/vec4 v0x18d7000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d6e80_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d6e80_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d6e80_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x18d6c10_0;
    %load/vec4 v0x18d6c10_0;
    %load/vec4 v0x18d6b40_0;
    %xor;
    %load/vec4 v0x18d6c10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d6e80_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d6e80_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x18d6a70_0;
    %load/vec4 v0x18d6a70_0;
    %load/vec4 v0x18d69b0_0;
    %xor;
    %load/vec4 v0x18d6a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d6e80_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d6e80_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x18d6db0_0;
    %load/vec4 v0x18d6db0_0;
    %load/vec4 v0x18d6ce0_0;
    %xor;
    %load/vec4 v0x18d6db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d6e80_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x18d6e80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d6e80_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/gatesv100/iter0/response9/top_module.sv";
