$date
	Mon Jan 28 20:37:36 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 2 & control [1:0] $end
$scope module lu $end
$var wire 1 ' A $end
$var wire 1 ( And $end
$var wire 1 ) B $end
$var wire 1 * Nor $end
$var wire 1 + Or $end
$var wire 1 , Xor $end
$var wire 2 - control [1:0] $end
$var wire 1 ! out $end
$scope module m4 $end
$var wire 1 ( A $end
$var wire 1 + B $end
$var wire 1 * C $end
$var wire 1 , D $end
$var wire 2 . bit [1:0] $end
$var wire 2 / control [1:0] $end
$var wire 1 ! out $end
$scope module m1 $end
$var wire 1 ( A $end
$var wire 1 + B $end
$var wire 1 0 control $end
$var wire 1 1 not_control $end
$var wire 1 2 out $end
$var wire 1 3 wA $end
$var wire 1 4 wB $end
$upscope $end
$scope module m2 $end
$var wire 1 * A $end
$var wire 1 , B $end
$var wire 1 5 control $end
$var wire 1 6 not_control $end
$var wire 1 7 out $end
$var wire 1 8 wA $end
$var wire 1 9 wB $end
$upscope $end
$scope module m3 $end
$var wire 1 : A $end
$var wire 1 ; B $end
$var wire 1 < control $end
$var wire 1 = not_control $end
$var wire 1 ! out $end
$var wire 1 > wA $end
$var wire 1 ? wB $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0?
0>
1=
0<
1;
0:
09
18
17
16
05
04
03
02
11
00
b0 /
b10 .
b0 -
0,
0+
1*
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#1
0;
07
b0 .
08
1+
0*
1,
1"
1'
#2
0"
0'
1#
1)
#3
1!
1>
1:
12
b1 .
13
1(
0,
1"
1'
#4
0!
0>
0:
1;
02
17
b10 .
03
18
0(
0+
1*
0"
0'
0#
0)
1$
#5
0;
07
b0 .
08
1+
0*
1,
1"
1'
#6
0"
0'
1#
1)
#7
1!
1>
1:
12
b1 .
13
1(
0,
1"
1'
#8
0!
0>
0:
1;
02
17
b10 .
03
18
0(
0+
1*
0"
0'
0#
0)
0$
1%
#9
0;
07
b0 .
08
1+
0*
1,
1"
1'
#10
0"
0'
1#
1)
#11
1!
1>
1:
12
b1 .
13
1(
0,
1"
1'
#12
0!
0>
0:
1;
02
17
b10 .
03
18
0(
0+
1*
0"
0'
0#
0)
1$
#13
0;
07
b0 .
08
1+
0*
1,
1"
1'
#14
0"
0'
1#
1)
#15
1!
1>
1:
12
b1 .
13
1(
0,
1"
1'
#16
0!
0>
0:
02
b0 .
03
01
06
0(
0+
1*
10
15
0"
0'
0#
0)
0$
0%
b1 &
b1 -
b1 /
#17
1!
1>
1:
1;
12
17
b11 .
14
19
1+
0*
1,
1"
1'
#18
0"
0'
1#
1)
#19
0;
07
b1 .
09
1(
0,
1"
1'
#20
0!
0>
0:
02
b0 .
04
0(
0+
1*
0"
0'
0#
0)
1$
#21
1!
1>
1:
1;
12
17
b11 .
14
19
1+
0*
1,
1"
1'
#22
0"
0'
1#
1)
#23
0;
07
b1 .
09
1(
0,
1"
1'
#24
0!
0>
0:
02
b0 .
04
0(
0+
1*
0"
0'
0#
0)
0$
1%
#25
1!
1>
1:
1;
12
17
b11 .
14
19
1+
0*
1,
1"
1'
#26
0"
0'
1#
1)
#27
0;
07
b1 .
09
1(
0,
1"
1'
#28
0!
0>
0:
02
b0 .
04
0(
0+
1*
0"
0'
0#
0)
1$
#29
1!
1>
1:
1;
12
17
b11 .
14
19
1+
0*
1,
1"
1'
#30
0"
0'
1#
1)
#31
0;
07
b1 .
09
1(
0,
1"
1'
#32
1?
1;
0:
1!
17
02
b10 .
0>
18
11
04
16
0=
0(
0+
1*
00
05
1<
0"
0'
0#
0)
0$
0%
b10 &
b10 -
b10 /
#33
0!
0?
0;
07
b0 .
08
1+
0*
1,
1"
1'
#34
0"
0'
1#
1)
#35
1:
12
b1 .
13
1(
0,
1"
1'
#36
1!
1?
0:
1;
02
17
b10 .
03
18
0(
0+
1*
0"
0'
0#
0)
1$
#37
0!
0?
0;
07
b0 .
08
1+
0*
1,
1"
1'
#38
0"
0'
1#
1)
#39
1:
12
b1 .
13
1(
0,
1"
1'
#40
1!
1?
0:
1;
02
17
b10 .
03
18
0(
0+
1*
0"
0'
0#
0)
0$
1%
#41
0!
0?
0;
07
b0 .
08
1+
0*
1,
1"
1'
#42
0"
0'
1#
1)
#43
1:
12
b1 .
13
1(
0,
1"
1'
#44
1!
1?
0:
1;
02
17
b10 .
03
18
0(
0+
1*
0"
0'
0#
0)
1$
#45
0!
0?
0;
07
b0 .
08
1+
0*
1,
1"
1'
#46
0"
0'
1#
1)
#47
1:
12
b1 .
13
1(
0,
1"
1'
#48
0:
02
b0 .
03
01
06
0(
0+
1*
10
15
0"
0'
0#
0)
0$
0%
b11 &
b11 -
b11 /
#49
1!
1?
1:
1;
12
17
b11 .
14
19
1+
0*
1,
1"
1'
#50
0"
0'
1#
1)
#51
0!
0?
0;
07
b1 .
09
1(
0,
1"
1'
#52
0:
02
b0 .
04
0(
0+
1*
0"
0'
0#
0)
1$
#53
1!
1?
1:
1;
12
17
b11 .
14
19
1+
0*
1,
1"
1'
#54
0"
0'
1#
1)
#55
0!
0?
0;
07
b1 .
09
1(
0,
1"
1'
#56
0:
02
b0 .
04
0(
0+
1*
0"
0'
0#
0)
0$
1%
#57
1!
1?
1:
1;
12
17
b11 .
14
19
1+
0*
1,
1"
1'
#58
0"
0'
1#
1)
#59
0!
0?
0;
07
b1 .
09
1(
0,
1"
1'
#60
0:
02
b0 .
04
0(
0+
1*
0"
0'
0#
0)
1$
#61
1!
1?
1:
1;
12
17
b11 .
14
19
1+
0*
1,
1"
1'
#62
0"
0'
1#
1)
#63
0!
0?
0;
07
b1 .
09
1(
0,
1"
1'
#64
0:
02
b0 .
04
0(
0+
1*
0"
0'
0#
0)
0$
0%
