TITLEPAGE
MARKTOTAL
TITLETEXT1 ECE999 - Fictional Electronics
TITLETEXT2 Midterm Examination
DURATION 90 minutes
EXAMINER C. Exavier
DATE March 2, 2021
=====
TITLE Subtraction
MARKS 10
IMAGE circuit_diagram
VAR R1 CONST 373
VAR R2 RAND 1 10
VAR R3 RANGE 1 2 3 4
VAR hot_pancakes CALC [R1]-[R2]-[R3]
TEXT subtract [R2], [R3] from [R1].
TEXT A second line of text
SOLTEXT solution is [hot_pancakes]
SOLDISPLAY ALL
=====
TITLE Addition
MARKS 10
VAR R1 CONST 373
VAR R2 RAND 1 10
VAR R3 RANGE 1 2 3 5
VAR french_toast CALC [hot_pancakes]+1
VAR hot_pancakes CALC [R1]+[R2]+[R3]
TEXT Sum const:[R1] rand:[R2] range:[R3]
TEXT A second line of text
SOLTEXT solution is [hot_pancakes]
SOLDISPLAY ALL
=====
TITLE Delay constraints - Midterm 2014
MARKS 5 
VAR Tsetup RAND 20 70
VAR Thold RAND 30 60
VAR Tpcq RAND 20 50
VAR Tskew RAND 20 50
VAR Tpd CONST 1330
VAR Output_Frequency CALC 1/([Tpd]+[Tskew]+[Tpcq]+[Tsetup])
VAR Output CALC [Output_Frequency]*1000000
TEXT In the sequential circuit below, the propagation delays of each combinational logic block is shown. Assume that the flip-flops have a setup time of [Tsetup]ps, a hold time of [Thold]ps, and a clock-to-Q propagation delay of [Tpcq]ps.  The maximum clock skew (tskew) is [Tskew] ps .Determinethe maximum clock frequency, fmax,for this sequential circuit
SOLTEXT solution is [Output]MHz
SOLDISPLAY ALL
=====
TITLE Power Dissipation - Midterm 2014
MARKS 12
VAR Cx CONST 20
VAR Cy CONST 20
VAR Cz CONST 80
VAR VDD CONST 1.5
VAR f CONST 2
VAR Pa CONST 0.4
VAR Pb CONST 0.4
VAR Ps CONST 0.5
VAR f2 CONST 1
VAR A1 CALC ([Pa]*[Ps]*(1-[Pa]*[Ps]))
VAR A2 CALC ((1-[Pb]*(1-[Ps]))*([Pb]*(1-[Ps])))
VAR A3 CALC ((1-[Pb]*(1-[Ps]))*(1-[Pa]*[Ps]))*(1-(1-[Pb]*(1-[Ps]))*(1-[Pa]*[Ps]))
VAR P_total CALC ([A1]*[Cx]+[A2]*[Cy]+[A3]*[Cz])*[f]*[VDD]^2 
VAR P_b CALC [Ps]*([Cz]+[Cx])*[f]*[VDD]^2+(1-[Ps])*([Cz]+[Cy])*[f2]*[VDD]^2
TEXT For the 2-to-1 multiplexer below, the parasitic capacitance at each node is CX=[Cx]fF, CY=[Cy]fF, and CZ=[Cz]fF, and VDD=[VDD]V.
IMAGE multiplexer
TEXT a) Find the dynamic power dissipation, Pswitching1, given that the clock frequency is 2GHz and that the inputs A, B, and S are random, independent variables with probabilities P(A=1)=[Pa] P(B=1)=[Pb] P(S=1)=[Ps]
TEXT b) Find the dynamic power dissipation, Pswitching2, if input A is now a 2GHz clock signal, input B is a 1GHz clock from a clock divider circuit, and input S is a random control signal with a probability P(S=1)=[Ps]
SOLTEXT Pswitching1 is [P_total] uW
SOLTEXT Pswitching2 is [P_b] uW
SOLDISPLAY ALL 
=====
TITLE INVERTER CHAIN SIZING - Midterm 2018F
MARKS 8
VAR Cout CONST 15000
VAR Cin CONST 3
VAR Tpar CONST 12
VAR N CALC log([Cout]/[Cin])/log(4)
VAR Nstages CALC [N]-0.143856189774725
VAR Tpd1 CALC ([Nstages]-1)*4*[Tpar]
VAR Tpd2 CALC [Tpar]*[Cout]/(3*4^([Nstages]-1))
VAR Total CALC [Tpd1]+[Tpd2]
TEXT Given that the minimum-size inverter has an input capacitance of [Cin]fF and its inherent delay is equal to [Tpar]ps find the number of inverters for an inverter chain that minimizes the prop delay to drive a [Cout] load using a fan-out factor of 4 for the inverter chain sizing. Ensure that the correct input logic value appears at the output
SOLTEXT Total delay is [Total] ps
SOLDISPLAY ALL 
=====
TITLE Voltage Divider Trend Scenario
MARKS 5
TEXT Draw a graph representing how a voltage divider voltage reading would vary as the voltage source value gets changed. Let R1 be [R1]. Let R2 be [R2]. Let the voltage value range from 0 volts to 20 volts.
SCHEMATIC sample_asc_files/volt_div.sp
SCHEMATIC sample_asc_files/simple_R_series.asc
VAR R1 CONST 2
VAR R2 RAND 1 10
VAR result SIM n002
TOSIM R1 R_1
TOSIM R2 R_2
SOLTEXT The graph is [result]
SOLTEXT Ensure the slope matches
=====