

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Tue Sep 02 11:43:36 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F45K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1
    11                           	psect	text3,global,reloc=2,class=CODE,space=0,delta=1
    12                           	psect	text4,global,reloc=2,class=CODE,space=0,delta=1
    13                           	psect	text5,global,reloc=2,class=CODE,space=0,delta=1
    14                           	psect	text6,global,reloc=2,class=CODE,space=0,delta=1
    15                           	psect	text7,global,reloc=2,class=CODE,space=0,delta=1
    16                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    17                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    18                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20   000000                     
    21                           ; Generated 13/12/2024 GMT
    22                           ; 
    23                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F45K50 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55   000FE0                     bsr             equ	4064
    56   000FE9                     fsr0            equ	4073
    57   000FEA                     fsr0h           equ	4074
    58   000FE9                     fsr0l           equ	4073
    59   000FE1                     fsr1            equ	4065
    60   000FE2                     fsr1h           equ	4066
    61   000FE1                     fsr1l           equ	4065
    62   000FD9                     fsr2            equ	4057
    63   000FDA                     fsr2h           equ	4058
    64   000FD9                     fsr2l           equ	4057
    65   000FEF                     indf0           equ	4079
    66   000FE7                     indf1           equ	4071
    67   000FDF                     indf2           equ	4063
    68   000FF2                     intcon          equ	4082
    69   000000                     nvmcon          equ	0
    70   000FF9                     pcl             equ	4089
    71   000FFA                     pclath          equ	4090
    72   000FFB                     pclatu          equ	4091
    73   000FEB                     plusw0          equ	4075
    74   000FE3                     plusw1          equ	4067
    75   000FDB                     plusw2          equ	4059
    76   000FED                     postdec0        equ	4077
    77   000FE5                     postdec1        equ	4069
    78   000FDD                     postdec2        equ	4061
    79   000FEE                     postinc0        equ	4078
    80   000FE6                     postinc1        equ	4070
    81   000FDE                     postinc2        equ	4062
    82   000FEC                     preinc0         equ	4076
    83   000FE4                     preinc1         equ	4068
    84   000FDC                     preinc2         equ	4060
    85   000FF3                     prod            equ	4083
    86   000FF4                     prodh           equ	4084
    87   000FF3                     prodl           equ	4083
    88   000FD8                     status          equ	4056
    89   000FF5                     tablat          equ	4085
    90   000FF6                     tblptr          equ	4086
    91   000FF7                     tblptrh         equ	4087
    92   000FF6                     tblptrl         equ	4086
    93   000FF8                     tblptru         equ	4088
    94   000FFD                     tosl            equ	4093
    95   000FE8                     wreg            equ	4072
    96   000F57                     SRCON1          equ	3927	;# 
    97   000F58                     SRCON0          equ	3928	;# 
    98   000F59                     CCPTMRS         equ	3929	;# 
    99   000F5A                     VREGCON         equ	3930	;# 
   100   000F5B                     ANSELA          equ	3931	;# 
   101   000F5C                     ANSELB          equ	3932	;# 
   102   000F5D                     ANSELC          equ	3933	;# 
   103   000F5E                     ANSELD          equ	3934	;# 
   104   000F5F                     ANSELE          equ	3935	;# 
   105   000F60                     UCON            equ	3936	;# 
   106   000F61                     USTAT           equ	3937	;# 
   107   000F62                     UCFG            equ	3938	;# 
   108   000F63                     UADDR           equ	3939	;# 
   109   000F64                     UIE             equ	3940	;# 
   110   000F65                     UIR             equ	3941	;# 
   111   000F66                     UEIE            equ	3942	;# 
   112   000F67                     UEIR            equ	3943	;# 
   113   000F68                     UFRM            equ	3944	;# 
   114   000F68                     UFRML           equ	3944	;# 
   115   000F69                     UFRMH           equ	3945	;# 
   116   000F6A                     UEP0            equ	3946	;# 
   117   000F6B                     UEP1            equ	3947	;# 
   118   000F6C                     UEP2            equ	3948	;# 
   119   000F6D                     UEP3            equ	3949	;# 
   120   000F6E                     UEP4            equ	3950	;# 
   121   000F6F                     UEP5            equ	3951	;# 
   122   000F70                     UEP6            equ	3952	;# 
   123   000F71                     UEP7            equ	3953	;# 
   124   000F72                     UEP8            equ	3954	;# 
   125   000F73                     UEP9            equ	3955	;# 
   126   000F74                     UEP10           equ	3956	;# 
   127   000F75                     UEP11           equ	3957	;# 
   128   000F76                     UEP12           equ	3958	;# 
   129   000F77                     UEP13           equ	3959	;# 
   130   000F78                     UEP14           equ	3960	;# 
   131   000F79                     UEP15           equ	3961	;# 
   132   000F7A                     SLRCON          equ	3962	;# 
   133   000F7B                     VREFCON2        equ	3963	;# 
   134   000F7C                     VREFCON1        equ	3964	;# 
   135   000F7D                     VREFCON0        equ	3965	;# 
   136   000F7E                     PMD0            equ	3966	;# 
   137   000F7F                     PMD1            equ	3967	;# 
   138   000F80                     PORTA           equ	3968	;# 
   139   000F81                     PORTB           equ	3969	;# 
   140   000F82                     PORTC           equ	3970	;# 
   141   000F83                     PORTD           equ	3971	;# 
   142   000F84                     PORTE           equ	3972	;# 
   143   000F85                     WPUB            equ	3973	;# 
   144   000F86                     IOCB            equ	3974	;# 
   145   000F87                     IOCC            equ	3975	;# 
   146   000F88                     CTMUICON        equ	3976	;# 
   147   000F89                     LATA            equ	3977	;# 
   148   000F8A                     LATB            equ	3978	;# 
   149   000F8B                     LATC            equ	3979	;# 
   150   000F8C                     LATD            equ	3980	;# 
   151   000F8D                     LATE            equ	3981	;# 
   152   000F8E                     CTMUCONL        equ	3982	;# 
   153   000F8E                     CTMUCON1        equ	3982	;# 
   154   000F8F                     CTMUCONH        equ	3983	;# 
   155   000F8F                     CTMUCON0        equ	3983	;# 
   156   000F90                     CCPR2           equ	3984	;# 
   157   000F90                     CCPR2L          equ	3984	;# 
   158   000F91                     CCPR2H          equ	3985	;# 
   159   000F92                     TRISA           equ	3986	;# 
   160   000F92                     DDRA            equ	3986	;# 
   161   000F93                     TRISB           equ	3987	;# 
   162   000F93                     DDRB            equ	3987	;# 
   163   000F94                     TRISC           equ	3988	;# 
   164   000F94                     DDRC            equ	3988	;# 
   165   000F95                     TRISD           equ	3989	;# 
   166   000F95                     DDRD            equ	3989	;# 
   167   000F96                     TRISE           equ	3990	;# 
   168   000F96                     DDRE            equ	3990	;# 
   169   000F97                     CCP2CON         equ	3991	;# 
   170   000F97                     ECCP2CON        equ	3991	;# 
   171   000F98                     CM1CON0         equ	3992	;# 
   172   000F99                     CM2CON0         equ	3993	;# 
   173   000F9A                     CM2CON1         equ	3994	;# 
   174   000F9B                     OSCTUNE         equ	3995	;# 
   175   000F9C                     HLVDCON         equ	3996	;# 
   176   000F9D                     PIE1            equ	3997	;# 
   177   000F9E                     PIR1            equ	3998	;# 
   178   000F9F                     IPR1            equ	3999	;# 
   179   000FA0                     PIE2            equ	4000	;# 
   180   000FA1                     PIR2            equ	4001	;# 
   181   000FA2                     IPR2            equ	4002	;# 
   182   000FA3                     PIE3            equ	4003	;# 
   183   000FA4                     PIR3            equ	4004	;# 
   184   000FA5                     IPR3            equ	4005	;# 
   185   000FA6                     EECON1          equ	4006	;# 
   186   000FA7                     EECON2          equ	4007	;# 
   187   000FA8                     EEDATA          equ	4008	;# 
   188   000FA9                     EEADR           equ	4009	;# 
   189   000FAB                     RCSTA1          equ	4011	;# 
   190   000FAB                     RCSTA           equ	4011	;# 
   191   000FAC                     TXSTA1          equ	4012	;# 
   192   000FAC                     TXSTA           equ	4012	;# 
   193   000FAD                     TXREG1          equ	4013	;# 
   194   000FAD                     TXREG           equ	4013	;# 
   195   000FAE                     RCREG1          equ	4014	;# 
   196   000FAE                     RCREG           equ	4014	;# 
   197   000FAF                     SPBRG1          equ	4015	;# 
   198   000FAF                     SPBRG           equ	4015	;# 
   199   000FB0                     SPBRGH1         equ	4016	;# 
   200   000FB0                     SPBRGH          equ	4016	;# 
   201   000FB1                     T3CON           equ	4017	;# 
   202   000FB2                     TMR3            equ	4018	;# 
   203   000FB2                     TMR3L           equ	4018	;# 
   204   000FB3                     TMR3H           equ	4019	;# 
   205   000FB4                     T3GCON          equ	4020	;# 
   206   000FB5                     ACTCON          equ	4021	;# 
   207   000FB5                     STCON           equ	4021	;# 
   208   000FB6                     ECCP1AS         equ	4022	;# 
   209   000FB7                     PWM1CON         equ	4023	;# 
   210   000FB7                     ECCP1DEL        equ	4023	;# 
   211   000FB8                     BAUDCON1        equ	4024	;# 
   212   000FB8                     BAUDCON         equ	4024	;# 
   213   000FB8                     BAUDCTL         equ	4024	;# 
   214   000FB9                     PSTR1CON        equ	4025	;# 
   215   000FBA                     T2CON           equ	4026	;# 
   216   000FBB                     PR2             equ	4027	;# 
   217   000FBC                     TMR2            equ	4028	;# 
   218   000FBD                     CCP1CON         equ	4029	;# 
   219   000FBD                     ECCP1CON        equ	4029	;# 
   220   000FBE                     CCPR1           equ	4030	;# 
   221   000FBE                     CCPR1L          equ	4030	;# 
   222   000FBF                     CCPR1H          equ	4031	;# 
   223   000FC0                     ADCON2          equ	4032	;# 
   224   000FC1                     ADCON1          equ	4033	;# 
   225   000FC2                     ADCON0          equ	4034	;# 
   226   000FC3                     ADRESL          equ	4035	;# 
   227   000FC4                     ADRESH          equ	4036	;# 
   228   000FC5                     SSP1CON2        equ	4037	;# 
   229   000FC5                     SSPCON2         equ	4037	;# 
   230   000FC6                     SSP1CON1        equ	4038	;# 
   231   000FC6                     SSPCON          equ	4038	;# 
   232   000FC6                     SSPCON1         equ	4038	;# 
   233   000FC7                     SSP1STAT        equ	4039	;# 
   234   000FC7                     SSPSTAT         equ	4039	;# 
   235   000FC8                     SSP1ADD         equ	4040	;# 
   236   000FC8                     SSPADD          equ	4040	;# 
   237   000FC9                     SSP1BUF         equ	4041	;# 
   238   000FC9                     SSPBUF          equ	4041	;# 
   239   000FCA                     SSP1MSK         equ	4042	;# 
   240   000FCA                     SSPMSK          equ	4042	;# 
   241   000FCB                     SSP1CON3        equ	4043	;# 
   242   000FCB                     SSPCON3         equ	4043	;# 
   243   000FCC                     T1GCON          equ	4044	;# 
   244   000FCD                     T1CON           equ	4045	;# 
   245   000FCE                     TMR1            equ	4046	;# 
   246   000FCE                     TMR1L           equ	4046	;# 
   247   000FCF                     TMR1H           equ	4047	;# 
   248   000FD0                     RCON            equ	4048	;# 
   249   000FD1                     WDTCON          equ	4049	;# 
   250   000FD2                     OSCCON2         equ	4050	;# 
   251   000FD3                     OSCCON          equ	4051	;# 
   252   000FD5                     T0CON           equ	4053	;# 
   253   000FD6                     TMR0            equ	4054	;# 
   254   000FD6                     TMR0L           equ	4054	;# 
   255   000FD7                     TMR0H           equ	4055	;# 
   256   000FD8                     STATUS          equ	4056	;# 
   257   000FD9                     FSR2            equ	4057	;# 
   258   000FD9                     FSR2L           equ	4057	;# 
   259   000FDA                     FSR2H           equ	4058	;# 
   260   000FDB                     PLUSW2          equ	4059	;# 
   261   000FDC                     PREINC2         equ	4060	;# 
   262   000FDD                     POSTDEC2        equ	4061	;# 
   263   000FDE                     POSTINC2        equ	4062	;# 
   264   000FDF                     INDF2           equ	4063	;# 
   265   000FE0                     BSR             equ	4064	;# 
   266   000FE1                     FSR1            equ	4065	;# 
   267   000FE1                     FSR1L           equ	4065	;# 
   268   000FE2                     FSR1H           equ	4066	;# 
   269   000FE3                     PLUSW1          equ	4067	;# 
   270   000FE4                     PREINC1         equ	4068	;# 
   271   000FE5                     POSTDEC1        equ	4069	;# 
   272   000FE6                     POSTINC1        equ	4070	;# 
   273   000FE7                     INDF1           equ	4071	;# 
   274   000FE8                     WREG            equ	4072	;# 
   275   000FE9                     FSR0            equ	4073	;# 
   276   000FE9                     FSR0L           equ	4073	;# 
   277   000FEA                     FSR0H           equ	4074	;# 
   278   000FEB                     PLUSW0          equ	4075	;# 
   279   000FEC                     PREINC0         equ	4076	;# 
   280   000FED                     POSTDEC0        equ	4077	;# 
   281   000FEE                     POSTINC0        equ	4078	;# 
   282   000FEF                     INDF0           equ	4079	;# 
   283   000FF0                     INTCON3         equ	4080	;# 
   284   000FF1                     INTCON2         equ	4081	;# 
   285   000FF2                     INTCON          equ	4082	;# 
   286   000FF3                     PROD            equ	4083	;# 
   287   000FF3                     PRODL           equ	4083	;# 
   288   000FF4                     PRODH           equ	4084	;# 
   289   000FF5                     TABLAT          equ	4085	;# 
   290   000FF6                     TBLPTR          equ	4086	;# 
   291   000FF6                     TBLPTRL         equ	4086	;# 
   292   000FF7                     TBLPTRH         equ	4087	;# 
   293   000FF8                     TBLPTRU         equ	4088	;# 
   294   000FF9                     PCLAT           equ	4089	;# 
   295   000FF9                     PC              equ	4089	;# 
   296   000FF9                     PCL             equ	4089	;# 
   297   000FFA                     PCLATH          equ	4090	;# 
   298   000FFB                     PCLATU          equ	4091	;# 
   299   000FFC                     STKPTR          equ	4092	;# 
   300   000FFD                     TOS             equ	4093	;# 
   301   000FFD                     TOSL            equ	4093	;# 
   302   000FFE                     TOSH            equ	4094	;# 
   303   000FFF                     TOSU            equ	4095	;# 
   304   000F57                     SRCON1          equ	3927	;# 
   305   000F58                     SRCON0          equ	3928	;# 
   306   000F59                     CCPTMRS         equ	3929	;# 
   307   000F5A                     VREGCON         equ	3930	;# 
   308   000F5B                     ANSELA          equ	3931	;# 
   309   000F5C                     ANSELB          equ	3932	;# 
   310   000F5D                     ANSELC          equ	3933	;# 
   311   000F5E                     ANSELD          equ	3934	;# 
   312   000F5F                     ANSELE          equ	3935	;# 
   313   000F60                     UCON            equ	3936	;# 
   314   000F61                     USTAT           equ	3937	;# 
   315   000F62                     UCFG            equ	3938	;# 
   316   000F63                     UADDR           equ	3939	;# 
   317   000F64                     UIE             equ	3940	;# 
   318   000F65                     UIR             equ	3941	;# 
   319   000F66                     UEIE            equ	3942	;# 
   320   000F67                     UEIR            equ	3943	;# 
   321   000F68                     UFRM            equ	3944	;# 
   322   000F68                     UFRML           equ	3944	;# 
   323   000F69                     UFRMH           equ	3945	;# 
   324   000F6A                     UEP0            equ	3946	;# 
   325   000F6B                     UEP1            equ	3947	;# 
   326   000F6C                     UEP2            equ	3948	;# 
   327   000F6D                     UEP3            equ	3949	;# 
   328   000F6E                     UEP4            equ	3950	;# 
   329   000F6F                     UEP5            equ	3951	;# 
   330   000F70                     UEP6            equ	3952	;# 
   331   000F71                     UEP7            equ	3953	;# 
   332   000F72                     UEP8            equ	3954	;# 
   333   000F73                     UEP9            equ	3955	;# 
   334   000F74                     UEP10           equ	3956	;# 
   335   000F75                     UEP11           equ	3957	;# 
   336   000F76                     UEP12           equ	3958	;# 
   337   000F77                     UEP13           equ	3959	;# 
   338   000F78                     UEP14           equ	3960	;# 
   339   000F79                     UEP15           equ	3961	;# 
   340   000F7A                     SLRCON          equ	3962	;# 
   341   000F7B                     VREFCON2        equ	3963	;# 
   342   000F7C                     VREFCON1        equ	3964	;# 
   343   000F7D                     VREFCON0        equ	3965	;# 
   344   000F7E                     PMD0            equ	3966	;# 
   345   000F7F                     PMD1            equ	3967	;# 
   346   000F80                     PORTA           equ	3968	;# 
   347   000F81                     PORTB           equ	3969	;# 
   348   000F82                     PORTC           equ	3970	;# 
   349   000F83                     PORTD           equ	3971	;# 
   350   000F84                     PORTE           equ	3972	;# 
   351   000F85                     WPUB            equ	3973	;# 
   352   000F86                     IOCB            equ	3974	;# 
   353   000F87                     IOCC            equ	3975	;# 
   354   000F88                     CTMUICON        equ	3976	;# 
   355   000F89                     LATA            equ	3977	;# 
   356   000F8A                     LATB            equ	3978	;# 
   357   000F8B                     LATC            equ	3979	;# 
   358   000F8C                     LATD            equ	3980	;# 
   359   000F8D                     LATE            equ	3981	;# 
   360   000F8E                     CTMUCONL        equ	3982	;# 
   361   000F8E                     CTMUCON1        equ	3982	;# 
   362   000F8F                     CTMUCONH        equ	3983	;# 
   363   000F8F                     CTMUCON0        equ	3983	;# 
   364   000F90                     CCPR2           equ	3984	;# 
   365   000F90                     CCPR2L          equ	3984	;# 
   366   000F91                     CCPR2H          equ	3985	;# 
   367   000F92                     TRISA           equ	3986	;# 
   368   000F92                     DDRA            equ	3986	;# 
   369   000F93                     TRISB           equ	3987	;# 
   370   000F93                     DDRB            equ	3987	;# 
   371   000F94                     TRISC           equ	3988	;# 
   372   000F94                     DDRC            equ	3988	;# 
   373   000F95                     TRISD           equ	3989	;# 
   374   000F95                     DDRD            equ	3989	;# 
   375   000F96                     TRISE           equ	3990	;# 
   376   000F96                     DDRE            equ	3990	;# 
   377   000F97                     CCP2CON         equ	3991	;# 
   378   000F97                     ECCP2CON        equ	3991	;# 
   379   000F98                     CM1CON0         equ	3992	;# 
   380   000F99                     CM2CON0         equ	3993	;# 
   381   000F9A                     CM2CON1         equ	3994	;# 
   382   000F9B                     OSCTUNE         equ	3995	;# 
   383   000F9C                     HLVDCON         equ	3996	;# 
   384   000F9D                     PIE1            equ	3997	;# 
   385   000F9E                     PIR1            equ	3998	;# 
   386   000F9F                     IPR1            equ	3999	;# 
   387   000FA0                     PIE2            equ	4000	;# 
   388   000FA1                     PIR2            equ	4001	;# 
   389   000FA2                     IPR2            equ	4002	;# 
   390   000FA3                     PIE3            equ	4003	;# 
   391   000FA4                     PIR3            equ	4004	;# 
   392   000FA5                     IPR3            equ	4005	;# 
   393   000FA6                     EECON1          equ	4006	;# 
   394   000FA7                     EECON2          equ	4007	;# 
   395   000FA8                     EEDATA          equ	4008	;# 
   396   000FA9                     EEADR           equ	4009	;# 
   397   000FAB                     RCSTA1          equ	4011	;# 
   398   000FAB                     RCSTA           equ	4011	;# 
   399   000FAC                     TXSTA1          equ	4012	;# 
   400   000FAC                     TXSTA           equ	4012	;# 
   401   000FAD                     TXREG1          equ	4013	;# 
   402   000FAD                     TXREG           equ	4013	;# 
   403   000FAE                     RCREG1          equ	4014	;# 
   404   000FAE                     RCREG           equ	4014	;# 
   405   000FAF                     SPBRG1          equ	4015	;# 
   406   000FAF                     SPBRG           equ	4015	;# 
   407   000FB0                     SPBRGH1         equ	4016	;# 
   408   000FB0                     SPBRGH          equ	4016	;# 
   409   000FB1                     T3CON           equ	4017	;# 
   410   000FB2                     TMR3            equ	4018	;# 
   411   000FB2                     TMR3L           equ	4018	;# 
   412   000FB3                     TMR3H           equ	4019	;# 
   413   000FB4                     T3GCON          equ	4020	;# 
   414   000FB5                     ACTCON          equ	4021	;# 
   415   000FB5                     STCON           equ	4021	;# 
   416   000FB6                     ECCP1AS         equ	4022	;# 
   417   000FB7                     PWM1CON         equ	4023	;# 
   418   000FB7                     ECCP1DEL        equ	4023	;# 
   419   000FB8                     BAUDCON1        equ	4024	;# 
   420   000FB8                     BAUDCON         equ	4024	;# 
   421   000FB8                     BAUDCTL         equ	4024	;# 
   422   000FB9                     PSTR1CON        equ	4025	;# 
   423   000FBA                     T2CON           equ	4026	;# 
   424   000FBB                     PR2             equ	4027	;# 
   425   000FBC                     TMR2            equ	4028	;# 
   426   000FBD                     CCP1CON         equ	4029	;# 
   427   000FBD                     ECCP1CON        equ	4029	;# 
   428   000FBE                     CCPR1           equ	4030	;# 
   429   000FBE                     CCPR1L          equ	4030	;# 
   430   000FBF                     CCPR1H          equ	4031	;# 
   431   000FC0                     ADCON2          equ	4032	;# 
   432   000FC1                     ADCON1          equ	4033	;# 
   433   000FC2                     ADCON0          equ	4034	;# 
   434   000FC3                     ADRESL          equ	4035	;# 
   435   000FC4                     ADRESH          equ	4036	;# 
   436   000FC5                     SSP1CON2        equ	4037	;# 
   437   000FC5                     SSPCON2         equ	4037	;# 
   438   000FC6                     SSP1CON1        equ	4038	;# 
   439   000FC6                     SSPCON          equ	4038	;# 
   440   000FC6                     SSPCON1         equ	4038	;# 
   441   000FC7                     SSP1STAT        equ	4039	;# 
   442   000FC7                     SSPSTAT         equ	4039	;# 
   443   000FC8                     SSP1ADD         equ	4040	;# 
   444   000FC8                     SSPADD          equ	4040	;# 
   445   000FC9                     SSP1BUF         equ	4041	;# 
   446   000FC9                     SSPBUF          equ	4041	;# 
   447   000FCA                     SSP1MSK         equ	4042	;# 
   448   000FCA                     SSPMSK          equ	4042	;# 
   449   000FCB                     SSP1CON3        equ	4043	;# 
   450   000FCB                     SSPCON3         equ	4043	;# 
   451   000FCC                     T1GCON          equ	4044	;# 
   452   000FCD                     T1CON           equ	4045	;# 
   453   000FCE                     TMR1            equ	4046	;# 
   454   000FCE                     TMR1L           equ	4046	;# 
   455   000FCF                     TMR1H           equ	4047	;# 
   456   000FD0                     RCON            equ	4048	;# 
   457   000FD1                     WDTCON          equ	4049	;# 
   458   000FD2                     OSCCON2         equ	4050	;# 
   459   000FD3                     OSCCON          equ	4051	;# 
   460   000FD5                     T0CON           equ	4053	;# 
   461   000FD6                     TMR0            equ	4054	;# 
   462   000FD6                     TMR0L           equ	4054	;# 
   463   000FD7                     TMR0H           equ	4055	;# 
   464   000FD8                     STATUS          equ	4056	;# 
   465   000FD9                     FSR2            equ	4057	;# 
   466   000FD9                     FSR2L           equ	4057	;# 
   467   000FDA                     FSR2H           equ	4058	;# 
   468   000FDB                     PLUSW2          equ	4059	;# 
   469   000FDC                     PREINC2         equ	4060	;# 
   470   000FDD                     POSTDEC2        equ	4061	;# 
   471   000FDE                     POSTINC2        equ	4062	;# 
   472   000FDF                     INDF2           equ	4063	;# 
   473   000FE0                     BSR             equ	4064	;# 
   474   000FE1                     FSR1            equ	4065	;# 
   475   000FE1                     FSR1L           equ	4065	;# 
   476   000FE2                     FSR1H           equ	4066	;# 
   477   000FE3                     PLUSW1          equ	4067	;# 
   478   000FE4                     PREINC1         equ	4068	;# 
   479   000FE5                     POSTDEC1        equ	4069	;# 
   480   000FE6                     POSTINC1        equ	4070	;# 
   481   000FE7                     INDF1           equ	4071	;# 
   482   000FE8                     WREG            equ	4072	;# 
   483   000FE9                     FSR0            equ	4073	;# 
   484   000FE9                     FSR0L           equ	4073	;# 
   485   000FEA                     FSR0H           equ	4074	;# 
   486   000FEB                     PLUSW0          equ	4075	;# 
   487   000FEC                     PREINC0         equ	4076	;# 
   488   000FED                     POSTDEC0        equ	4077	;# 
   489   000FEE                     POSTINC0        equ	4078	;# 
   490   000FEF                     INDF0           equ	4079	;# 
   491   000FF0                     INTCON3         equ	4080	;# 
   492   000FF1                     INTCON2         equ	4081	;# 
   493   000FF2                     INTCON          equ	4082	;# 
   494   000FF3                     PROD            equ	4083	;# 
   495   000FF3                     PRODL           equ	4083	;# 
   496   000FF4                     PRODH           equ	4084	;# 
   497   000FF5                     TABLAT          equ	4085	;# 
   498   000FF6                     TBLPTR          equ	4086	;# 
   499   000FF6                     TBLPTRL         equ	4086	;# 
   500   000FF7                     TBLPTRH         equ	4087	;# 
   501   000FF8                     TBLPTRU         equ	4088	;# 
   502   000FF9                     PCLAT           equ	4089	;# 
   503   000FF9                     PC              equ	4089	;# 
   504   000FF9                     PCL             equ	4089	;# 
   505   000FFA                     PCLATH          equ	4090	;# 
   506   000FFB                     PCLATU          equ	4091	;# 
   507   000FFC                     STKPTR          equ	4092	;# 
   508   000FFD                     TOS             equ	4093	;# 
   509   000FFD                     TOSL            equ	4093	;# 
   510   000FFE                     TOSH            equ	4094	;# 
   511   000FFF                     TOSU            equ	4095	;# 
   512   000F57                     SRCON1          equ	3927	;# 
   513   000F58                     SRCON0          equ	3928	;# 
   514   000F59                     CCPTMRS         equ	3929	;# 
   515   000F5A                     VREGCON         equ	3930	;# 
   516   000F5B                     ANSELA          equ	3931	;# 
   517   000F5C                     ANSELB          equ	3932	;# 
   518   000F5D                     ANSELC          equ	3933	;# 
   519   000F5E                     ANSELD          equ	3934	;# 
   520   000F5F                     ANSELE          equ	3935	;# 
   521   000F60                     UCON            equ	3936	;# 
   522   000F61                     USTAT           equ	3937	;# 
   523   000F62                     UCFG            equ	3938	;# 
   524   000F63                     UADDR           equ	3939	;# 
   525   000F64                     UIE             equ	3940	;# 
   526   000F65                     UIR             equ	3941	;# 
   527   000F66                     UEIE            equ	3942	;# 
   528   000F67                     UEIR            equ	3943	;# 
   529   000F68                     UFRM            equ	3944	;# 
   530   000F68                     UFRML           equ	3944	;# 
   531   000F69                     UFRMH           equ	3945	;# 
   532   000F6A                     UEP0            equ	3946	;# 
   533   000F6B                     UEP1            equ	3947	;# 
   534   000F6C                     UEP2            equ	3948	;# 
   535   000F6D                     UEP3            equ	3949	;# 
   536   000F6E                     UEP4            equ	3950	;# 
   537   000F6F                     UEP5            equ	3951	;# 
   538   000F70                     UEP6            equ	3952	;# 
   539   000F71                     UEP7            equ	3953	;# 
   540   000F72                     UEP8            equ	3954	;# 
   541   000F73                     UEP9            equ	3955	;# 
   542   000F74                     UEP10           equ	3956	;# 
   543   000F75                     UEP11           equ	3957	;# 
   544   000F76                     UEP12           equ	3958	;# 
   545   000F77                     UEP13           equ	3959	;# 
   546   000F78                     UEP14           equ	3960	;# 
   547   000F79                     UEP15           equ	3961	;# 
   548   000F7A                     SLRCON          equ	3962	;# 
   549   000F7B                     VREFCON2        equ	3963	;# 
   550   000F7C                     VREFCON1        equ	3964	;# 
   551   000F7D                     VREFCON0        equ	3965	;# 
   552   000F7E                     PMD0            equ	3966	;# 
   553   000F7F                     PMD1            equ	3967	;# 
   554   000F80                     PORTA           equ	3968	;# 
   555   000F81                     PORTB           equ	3969	;# 
   556   000F82                     PORTC           equ	3970	;# 
   557   000F83                     PORTD           equ	3971	;# 
   558   000F84                     PORTE           equ	3972	;# 
   559   000F85                     WPUB            equ	3973	;# 
   560   000F86                     IOCB            equ	3974	;# 
   561   000F87                     IOCC            equ	3975	;# 
   562   000F88                     CTMUICON        equ	3976	;# 
   563   000F89                     LATA            equ	3977	;# 
   564   000F8A                     LATB            equ	3978	;# 
   565   000F8B                     LATC            equ	3979	;# 
   566   000F8C                     LATD            equ	3980	;# 
   567   000F8D                     LATE            equ	3981	;# 
   568   000F8E                     CTMUCONL        equ	3982	;# 
   569   000F8E                     CTMUCON1        equ	3982	;# 
   570   000F8F                     CTMUCONH        equ	3983	;# 
   571   000F8F                     CTMUCON0        equ	3983	;# 
   572   000F90                     CCPR2           equ	3984	;# 
   573   000F90                     CCPR2L          equ	3984	;# 
   574   000F91                     CCPR2H          equ	3985	;# 
   575   000F92                     TRISA           equ	3986	;# 
   576   000F92                     DDRA            equ	3986	;# 
   577   000F93                     TRISB           equ	3987	;# 
   578   000F93                     DDRB            equ	3987	;# 
   579   000F94                     TRISC           equ	3988	;# 
   580   000F94                     DDRC            equ	3988	;# 
   581   000F95                     TRISD           equ	3989	;# 
   582   000F95                     DDRD            equ	3989	;# 
   583   000F96                     TRISE           equ	3990	;# 
   584   000F96                     DDRE            equ	3990	;# 
   585   000F97                     CCP2CON         equ	3991	;# 
   586   000F97                     ECCP2CON        equ	3991	;# 
   587   000F98                     CM1CON0         equ	3992	;# 
   588   000F99                     CM2CON0         equ	3993	;# 
   589   000F9A                     CM2CON1         equ	3994	;# 
   590   000F9B                     OSCTUNE         equ	3995	;# 
   591   000F9C                     HLVDCON         equ	3996	;# 
   592   000F9D                     PIE1            equ	3997	;# 
   593   000F9E                     PIR1            equ	3998	;# 
   594   000F9F                     IPR1            equ	3999	;# 
   595   000FA0                     PIE2            equ	4000	;# 
   596   000FA1                     PIR2            equ	4001	;# 
   597   000FA2                     IPR2            equ	4002	;# 
   598   000FA3                     PIE3            equ	4003	;# 
   599   000FA4                     PIR3            equ	4004	;# 
   600   000FA5                     IPR3            equ	4005	;# 
   601   000FA6                     EECON1          equ	4006	;# 
   602   000FA7                     EECON2          equ	4007	;# 
   603   000FA8                     EEDATA          equ	4008	;# 
   604   000FA9                     EEADR           equ	4009	;# 
   605   000FAB                     RCSTA1          equ	4011	;# 
   606   000FAB                     RCSTA           equ	4011	;# 
   607   000FAC                     TXSTA1          equ	4012	;# 
   608   000FAC                     TXSTA           equ	4012	;# 
   609   000FAD                     TXREG1          equ	4013	;# 
   610   000FAD                     TXREG           equ	4013	;# 
   611   000FAE                     RCREG1          equ	4014	;# 
   612   000FAE                     RCREG           equ	4014	;# 
   613   000FAF                     SPBRG1          equ	4015	;# 
   614   000FAF                     SPBRG           equ	4015	;# 
   615   000FB0                     SPBRGH1         equ	4016	;# 
   616   000FB0                     SPBRGH          equ	4016	;# 
   617   000FB1                     T3CON           equ	4017	;# 
   618   000FB2                     TMR3            equ	4018	;# 
   619   000FB2                     TMR3L           equ	4018	;# 
   620   000FB3                     TMR3H           equ	4019	;# 
   621   000FB4                     T3GCON          equ	4020	;# 
   622   000FB5                     ACTCON          equ	4021	;# 
   623   000FB5                     STCON           equ	4021	;# 
   624   000FB6                     ECCP1AS         equ	4022	;# 
   625   000FB7                     PWM1CON         equ	4023	;# 
   626   000FB7                     ECCP1DEL        equ	4023	;# 
   627   000FB8                     BAUDCON1        equ	4024	;# 
   628   000FB8                     BAUDCON         equ	4024	;# 
   629   000FB8                     BAUDCTL         equ	4024	;# 
   630   000FB9                     PSTR1CON        equ	4025	;# 
   631   000FBA                     T2CON           equ	4026	;# 
   632   000FBB                     PR2             equ	4027	;# 
   633   000FBC                     TMR2            equ	4028	;# 
   634   000FBD                     CCP1CON         equ	4029	;# 
   635   000FBD                     ECCP1CON        equ	4029	;# 
   636   000FBE                     CCPR1           equ	4030	;# 
   637   000FBE                     CCPR1L          equ	4030	;# 
   638   000FBF                     CCPR1H          equ	4031	;# 
   639   000FC0                     ADCON2          equ	4032	;# 
   640   000FC1                     ADCON1          equ	4033	;# 
   641   000FC2                     ADCON0          equ	4034	;# 
   642   000FC3                     ADRESL          equ	4035	;# 
   643   000FC4                     ADRESH          equ	4036	;# 
   644   000FC5                     SSP1CON2        equ	4037	;# 
   645   000FC5                     SSPCON2         equ	4037	;# 
   646   000FC6                     SSP1CON1        equ	4038	;# 
   647   000FC6                     SSPCON          equ	4038	;# 
   648   000FC6                     SSPCON1         equ	4038	;# 
   649   000FC7                     SSP1STAT        equ	4039	;# 
   650   000FC7                     SSPSTAT         equ	4039	;# 
   651   000FC8                     SSP1ADD         equ	4040	;# 
   652   000FC8                     SSPADD          equ	4040	;# 
   653   000FC9                     SSP1BUF         equ	4041	;# 
   654   000FC9                     SSPBUF          equ	4041	;# 
   655   000FCA                     SSP1MSK         equ	4042	;# 
   656   000FCA                     SSPMSK          equ	4042	;# 
   657   000FCB                     SSP1CON3        equ	4043	;# 
   658   000FCB                     SSPCON3         equ	4043	;# 
   659   000FCC                     T1GCON          equ	4044	;# 
   660   000FCD                     T1CON           equ	4045	;# 
   661   000FCE                     TMR1            equ	4046	;# 
   662   000FCE                     TMR1L           equ	4046	;# 
   663   000FCF                     TMR1H           equ	4047	;# 
   664   000FD0                     RCON            equ	4048	;# 
   665   000FD1                     WDTCON          equ	4049	;# 
   666   000FD2                     OSCCON2         equ	4050	;# 
   667   000FD3                     OSCCON          equ	4051	;# 
   668   000FD5                     T0CON           equ	4053	;# 
   669   000FD6                     TMR0            equ	4054	;# 
   670   000FD6                     TMR0L           equ	4054	;# 
   671   000FD7                     TMR0H           equ	4055	;# 
   672   000FD8                     STATUS          equ	4056	;# 
   673   000FD9                     FSR2            equ	4057	;# 
   674   000FD9                     FSR2L           equ	4057	;# 
   675   000FDA                     FSR2H           equ	4058	;# 
   676   000FDB                     PLUSW2          equ	4059	;# 
   677   000FDC                     PREINC2         equ	4060	;# 
   678   000FDD                     POSTDEC2        equ	4061	;# 
   679   000FDE                     POSTINC2        equ	4062	;# 
   680   000FDF                     INDF2           equ	4063	;# 
   681   000FE0                     BSR             equ	4064	;# 
   682   000FE1                     FSR1            equ	4065	;# 
   683   000FE1                     FSR1L           equ	4065	;# 
   684   000FE2                     FSR1H           equ	4066	;# 
   685   000FE3                     PLUSW1          equ	4067	;# 
   686   000FE4                     PREINC1         equ	4068	;# 
   687   000FE5                     POSTDEC1        equ	4069	;# 
   688   000FE6                     POSTINC1        equ	4070	;# 
   689   000FE7                     INDF1           equ	4071	;# 
   690   000FE8                     WREG            equ	4072	;# 
   691   000FE9                     FSR0            equ	4073	;# 
   692   000FE9                     FSR0L           equ	4073	;# 
   693   000FEA                     FSR0H           equ	4074	;# 
   694   000FEB                     PLUSW0          equ	4075	;# 
   695   000FEC                     PREINC0         equ	4076	;# 
   696   000FED                     POSTDEC0        equ	4077	;# 
   697   000FEE                     POSTINC0        equ	4078	;# 
   698   000FEF                     INDF0           equ	4079	;# 
   699   000FF0                     INTCON3         equ	4080	;# 
   700   000FF1                     INTCON2         equ	4081	;# 
   701   000FF2                     INTCON          equ	4082	;# 
   702   000FF3                     PROD            equ	4083	;# 
   703   000FF3                     PRODL           equ	4083	;# 
   704   000FF4                     PRODH           equ	4084	;# 
   705   000FF5                     TABLAT          equ	4085	;# 
   706   000FF6                     TBLPTR          equ	4086	;# 
   707   000FF6                     TBLPTRL         equ	4086	;# 
   708   000FF7                     TBLPTRH         equ	4087	;# 
   709   000FF8                     TBLPTRU         equ	4088	;# 
   710   000FF9                     PCLAT           equ	4089	;# 
   711   000FF9                     PC              equ	4089	;# 
   712   000FF9                     PCL             equ	4089	;# 
   713   000FFA                     PCLATH          equ	4090	;# 
   714   000FFB                     PCLATU          equ	4091	;# 
   715   000FFC                     STKPTR          equ	4092	;# 
   716   000FFD                     TOS             equ	4093	;# 
   717   000FFD                     TOSL            equ	4093	;# 
   718   000FFE                     TOSH            equ	4094	;# 
   719   000FFF                     TOSU            equ	4095	;# 
   720   000F57                     SRCON1          equ	3927	;# 
   721   000F58                     SRCON0          equ	3928	;# 
   722   000F59                     CCPTMRS         equ	3929	;# 
   723   000F5A                     VREGCON         equ	3930	;# 
   724   000F5B                     ANSELA          equ	3931	;# 
   725   000F5C                     ANSELB          equ	3932	;# 
   726   000F5D                     ANSELC          equ	3933	;# 
   727   000F5E                     ANSELD          equ	3934	;# 
   728   000F5F                     ANSELE          equ	3935	;# 
   729   000F60                     UCON            equ	3936	;# 
   730   000F61                     USTAT           equ	3937	;# 
   731   000F62                     UCFG            equ	3938	;# 
   732   000F63                     UADDR           equ	3939	;# 
   733   000F64                     UIE             equ	3940	;# 
   734   000F65                     UIR             equ	3941	;# 
   735   000F66                     UEIE            equ	3942	;# 
   736   000F67                     UEIR            equ	3943	;# 
   737   000F68                     UFRM            equ	3944	;# 
   738   000F68                     UFRML           equ	3944	;# 
   739   000F69                     UFRMH           equ	3945	;# 
   740   000F6A                     UEP0            equ	3946	;# 
   741   000F6B                     UEP1            equ	3947	;# 
   742   000F6C                     UEP2            equ	3948	;# 
   743   000F6D                     UEP3            equ	3949	;# 
   744   000F6E                     UEP4            equ	3950	;# 
   745   000F6F                     UEP5            equ	3951	;# 
   746   000F70                     UEP6            equ	3952	;# 
   747   000F71                     UEP7            equ	3953	;# 
   748   000F72                     UEP8            equ	3954	;# 
   749   000F73                     UEP9            equ	3955	;# 
   750   000F74                     UEP10           equ	3956	;# 
   751   000F75                     UEP11           equ	3957	;# 
   752   000F76                     UEP12           equ	3958	;# 
   753   000F77                     UEP13           equ	3959	;# 
   754   000F78                     UEP14           equ	3960	;# 
   755   000F79                     UEP15           equ	3961	;# 
   756   000F7A                     SLRCON          equ	3962	;# 
   757   000F7B                     VREFCON2        equ	3963	;# 
   758   000F7C                     VREFCON1        equ	3964	;# 
   759   000F7D                     VREFCON0        equ	3965	;# 
   760   000F7E                     PMD0            equ	3966	;# 
   761   000F7F                     PMD1            equ	3967	;# 
   762   000F80                     PORTA           equ	3968	;# 
   763   000F81                     PORTB           equ	3969	;# 
   764   000F82                     PORTC           equ	3970	;# 
   765   000F83                     PORTD           equ	3971	;# 
   766   000F84                     PORTE           equ	3972	;# 
   767   000F85                     WPUB            equ	3973	;# 
   768   000F86                     IOCB            equ	3974	;# 
   769   000F87                     IOCC            equ	3975	;# 
   770   000F88                     CTMUICON        equ	3976	;# 
   771   000F89                     LATA            equ	3977	;# 
   772   000F8A                     LATB            equ	3978	;# 
   773   000F8B                     LATC            equ	3979	;# 
   774   000F8C                     LATD            equ	3980	;# 
   775   000F8D                     LATE            equ	3981	;# 
   776   000F8E                     CTMUCONL        equ	3982	;# 
   777   000F8E                     CTMUCON1        equ	3982	;# 
   778   000F8F                     CTMUCONH        equ	3983	;# 
   779   000F8F                     CTMUCON0        equ	3983	;# 
   780   000F90                     CCPR2           equ	3984	;# 
   781   000F90                     CCPR2L          equ	3984	;# 
   782   000F91                     CCPR2H          equ	3985	;# 
   783   000F92                     TRISA           equ	3986	;# 
   784   000F92                     DDRA            equ	3986	;# 
   785   000F93                     TRISB           equ	3987	;# 
   786   000F93                     DDRB            equ	3987	;# 
   787   000F94                     TRISC           equ	3988	;# 
   788   000F94                     DDRC            equ	3988	;# 
   789   000F95                     TRISD           equ	3989	;# 
   790   000F95                     DDRD            equ	3989	;# 
   791   000F96                     TRISE           equ	3990	;# 
   792   000F96                     DDRE            equ	3990	;# 
   793   000F97                     CCP2CON         equ	3991	;# 
   794   000F97                     ECCP2CON        equ	3991	;# 
   795   000F98                     CM1CON0         equ	3992	;# 
   796   000F99                     CM2CON0         equ	3993	;# 
   797   000F9A                     CM2CON1         equ	3994	;# 
   798   000F9B                     OSCTUNE         equ	3995	;# 
   799   000F9C                     HLVDCON         equ	3996	;# 
   800   000F9D                     PIE1            equ	3997	;# 
   801   000F9E                     PIR1            equ	3998	;# 
   802   000F9F                     IPR1            equ	3999	;# 
   803   000FA0                     PIE2            equ	4000	;# 
   804   000FA1                     PIR2            equ	4001	;# 
   805   000FA2                     IPR2            equ	4002	;# 
   806   000FA3                     PIE3            equ	4003	;# 
   807   000FA4                     PIR3            equ	4004	;# 
   808   000FA5                     IPR3            equ	4005	;# 
   809   000FA6                     EECON1          equ	4006	;# 
   810   000FA7                     EECON2          equ	4007	;# 
   811   000FA8                     EEDATA          equ	4008	;# 
   812   000FA9                     EEADR           equ	4009	;# 
   813   000FAB                     RCSTA1          equ	4011	;# 
   814   000FAB                     RCSTA           equ	4011	;# 
   815   000FAC                     TXSTA1          equ	4012	;# 
   816   000FAC                     TXSTA           equ	4012	;# 
   817   000FAD                     TXREG1          equ	4013	;# 
   818   000FAD                     TXREG           equ	4013	;# 
   819   000FAE                     RCREG1          equ	4014	;# 
   820   000FAE                     RCREG           equ	4014	;# 
   821   000FAF                     SPBRG1          equ	4015	;# 
   822   000FAF                     SPBRG           equ	4015	;# 
   823   000FB0                     SPBRGH1         equ	4016	;# 
   824   000FB0                     SPBRGH          equ	4016	;# 
   825   000FB1                     T3CON           equ	4017	;# 
   826   000FB2                     TMR3            equ	4018	;# 
   827   000FB2                     TMR3L           equ	4018	;# 
   828   000FB3                     TMR3H           equ	4019	;# 
   829   000FB4                     T3GCON          equ	4020	;# 
   830   000FB5                     ACTCON          equ	4021	;# 
   831   000FB5                     STCON           equ	4021	;# 
   832   000FB6                     ECCP1AS         equ	4022	;# 
   833   000FB7                     PWM1CON         equ	4023	;# 
   834   000FB7                     ECCP1DEL        equ	4023	;# 
   835   000FB8                     BAUDCON1        equ	4024	;# 
   836   000FB8                     BAUDCON         equ	4024	;# 
   837   000FB8                     BAUDCTL         equ	4024	;# 
   838   000FB9                     PSTR1CON        equ	4025	;# 
   839   000FBA                     T2CON           equ	4026	;# 
   840   000FBB                     PR2             equ	4027	;# 
   841   000FBC                     TMR2            equ	4028	;# 
   842   000FBD                     CCP1CON         equ	4029	;# 
   843   000FBD                     ECCP1CON        equ	4029	;# 
   844   000FBE                     CCPR1           equ	4030	;# 
   845   000FBE                     CCPR1L          equ	4030	;# 
   846   000FBF                     CCPR1H          equ	4031	;# 
   847   000FC0                     ADCON2          equ	4032	;# 
   848   000FC1                     ADCON1          equ	4033	;# 
   849   000FC2                     ADCON0          equ	4034	;# 
   850   000FC3                     ADRESL          equ	4035	;# 
   851   000FC4                     ADRESH          equ	4036	;# 
   852   000FC5                     SSP1CON2        equ	4037	;# 
   853   000FC5                     SSPCON2         equ	4037	;# 
   854   000FC6                     SSP1CON1        equ	4038	;# 
   855   000FC6                     SSPCON          equ	4038	;# 
   856   000FC6                     SSPCON1         equ	4038	;# 
   857   000FC7                     SSP1STAT        equ	4039	;# 
   858   000FC7                     SSPSTAT         equ	4039	;# 
   859   000FC8                     SSP1ADD         equ	4040	;# 
   860   000FC8                     SSPADD          equ	4040	;# 
   861   000FC9                     SSP1BUF         equ	4041	;# 
   862   000FC9                     SSPBUF          equ	4041	;# 
   863   000FCA                     SSP1MSK         equ	4042	;# 
   864   000FCA                     SSPMSK          equ	4042	;# 
   865   000FCB                     SSP1CON3        equ	4043	;# 
   866   000FCB                     SSPCON3         equ	4043	;# 
   867   000FCC                     T1GCON          equ	4044	;# 
   868   000FCD                     T1CON           equ	4045	;# 
   869   000FCE                     TMR1            equ	4046	;# 
   870   000FCE                     TMR1L           equ	4046	;# 
   871   000FCF                     TMR1H           equ	4047	;# 
   872   000FD0                     RCON            equ	4048	;# 
   873   000FD1                     WDTCON          equ	4049	;# 
   874   000FD2                     OSCCON2         equ	4050	;# 
   875   000FD3                     OSCCON          equ	4051	;# 
   876   000FD5                     T0CON           equ	4053	;# 
   877   000FD6                     TMR0            equ	4054	;# 
   878   000FD6                     TMR0L           equ	4054	;# 
   879   000FD7                     TMR0H           equ	4055	;# 
   880   000FD8                     STATUS          equ	4056	;# 
   881   000FD9                     FSR2            equ	4057	;# 
   882   000FD9                     FSR2L           equ	4057	;# 
   883   000FDA                     FSR2H           equ	4058	;# 
   884   000FDB                     PLUSW2          equ	4059	;# 
   885   000FDC                     PREINC2         equ	4060	;# 
   886   000FDD                     POSTDEC2        equ	4061	;# 
   887   000FDE                     POSTINC2        equ	4062	;# 
   888   000FDF                     INDF2           equ	4063	;# 
   889   000FE0                     BSR             equ	4064	;# 
   890   000FE1                     FSR1            equ	4065	;# 
   891   000FE1                     FSR1L           equ	4065	;# 
   892   000FE2                     FSR1H           equ	4066	;# 
   893   000FE3                     PLUSW1          equ	4067	;# 
   894   000FE4                     PREINC1         equ	4068	;# 
   895   000FE5                     POSTDEC1        equ	4069	;# 
   896   000FE6                     POSTINC1        equ	4070	;# 
   897   000FE7                     INDF1           equ	4071	;# 
   898   000FE8                     WREG            equ	4072	;# 
   899   000FE9                     FSR0            equ	4073	;# 
   900   000FE9                     FSR0L           equ	4073	;# 
   901   000FEA                     FSR0H           equ	4074	;# 
   902   000FEB                     PLUSW0          equ	4075	;# 
   903   000FEC                     PREINC0         equ	4076	;# 
   904   000FED                     POSTDEC0        equ	4077	;# 
   905   000FEE                     POSTINC0        equ	4078	;# 
   906   000FEF                     INDF0           equ	4079	;# 
   907   000FF0                     INTCON3         equ	4080	;# 
   908   000FF1                     INTCON2         equ	4081	;# 
   909   000FF2                     INTCON          equ	4082	;# 
   910   000FF3                     PROD            equ	4083	;# 
   911   000FF3                     PRODL           equ	4083	;# 
   912   000FF4                     PRODH           equ	4084	;# 
   913   000FF5                     TABLAT          equ	4085	;# 
   914   000FF6                     TBLPTR          equ	4086	;# 
   915   000FF6                     TBLPTRL         equ	4086	;# 
   916   000FF7                     TBLPTRH         equ	4087	;# 
   917   000FF8                     TBLPTRU         equ	4088	;# 
   918   000FF9                     PCLAT           equ	4089	;# 
   919   000FF9                     PC              equ	4089	;# 
   920   000FF9                     PCL             equ	4089	;# 
   921   000FFA                     PCLATH          equ	4090	;# 
   922   000FFB                     PCLATU          equ	4091	;# 
   923   000FFC                     STKPTR          equ	4092	;# 
   924   000FFD                     TOS             equ	4093	;# 
   925   000FFD                     TOSL            equ	4093	;# 
   926   000FFE                     TOSH            equ	4094	;# 
   927   000FFF                     TOSU            equ	4095	;# 
   928   000F57                     SRCON1          equ	3927	;# 
   929   000F58                     SRCON0          equ	3928	;# 
   930   000F59                     CCPTMRS         equ	3929	;# 
   931   000F5A                     VREGCON         equ	3930	;# 
   932   000F5B                     ANSELA          equ	3931	;# 
   933   000F5C                     ANSELB          equ	3932	;# 
   934   000F5D                     ANSELC          equ	3933	;# 
   935   000F5E                     ANSELD          equ	3934	;# 
   936   000F5F                     ANSELE          equ	3935	;# 
   937   000F60                     UCON            equ	3936	;# 
   938   000F61                     USTAT           equ	3937	;# 
   939   000F62                     UCFG            equ	3938	;# 
   940   000F63                     UADDR           equ	3939	;# 
   941   000F64                     UIE             equ	3940	;# 
   942   000F65                     UIR             equ	3941	;# 
   943   000F66                     UEIE            equ	3942	;# 
   944   000F67                     UEIR            equ	3943	;# 
   945   000F68                     UFRM            equ	3944	;# 
   946   000F68                     UFRML           equ	3944	;# 
   947   000F69                     UFRMH           equ	3945	;# 
   948   000F6A                     UEP0            equ	3946	;# 
   949   000F6B                     UEP1            equ	3947	;# 
   950   000F6C                     UEP2            equ	3948	;# 
   951   000F6D                     UEP3            equ	3949	;# 
   952   000F6E                     UEP4            equ	3950	;# 
   953   000F6F                     UEP5            equ	3951	;# 
   954   000F70                     UEP6            equ	3952	;# 
   955   000F71                     UEP7            equ	3953	;# 
   956   000F72                     UEP8            equ	3954	;# 
   957   000F73                     UEP9            equ	3955	;# 
   958   000F74                     UEP10           equ	3956	;# 
   959   000F75                     UEP11           equ	3957	;# 
   960   000F76                     UEP12           equ	3958	;# 
   961   000F77                     UEP13           equ	3959	;# 
   962   000F78                     UEP14           equ	3960	;# 
   963   000F79                     UEP15           equ	3961	;# 
   964   000F7A                     SLRCON          equ	3962	;# 
   965   000F7B                     VREFCON2        equ	3963	;# 
   966   000F7C                     VREFCON1        equ	3964	;# 
   967   000F7D                     VREFCON0        equ	3965	;# 
   968   000F7E                     PMD0            equ	3966	;# 
   969   000F7F                     PMD1            equ	3967	;# 
   970   000F80                     PORTA           equ	3968	;# 
   971   000F81                     PORTB           equ	3969	;# 
   972   000F82                     PORTC           equ	3970	;# 
   973   000F83                     PORTD           equ	3971	;# 
   974   000F84                     PORTE           equ	3972	;# 
   975   000F85                     WPUB            equ	3973	;# 
   976   000F86                     IOCB            equ	3974	;# 
   977   000F87                     IOCC            equ	3975	;# 
   978   000F88                     CTMUICON        equ	3976	;# 
   979   000F89                     LATA            equ	3977	;# 
   980   000F8A                     LATB            equ	3978	;# 
   981   000F8B                     LATC            equ	3979	;# 
   982   000F8C                     LATD            equ	3980	;# 
   983   000F8D                     LATE            equ	3981	;# 
   984   000F8E                     CTMUCONL        equ	3982	;# 
   985   000F8E                     CTMUCON1        equ	3982	;# 
   986   000F8F                     CTMUCONH        equ	3983	;# 
   987   000F8F                     CTMUCON0        equ	3983	;# 
   988   000F90                     CCPR2           equ	3984	;# 
   989   000F90                     CCPR2L          equ	3984	;# 
   990   000F91                     CCPR2H          equ	3985	;# 
   991   000F92                     TRISA           equ	3986	;# 
   992   000F92                     DDRA            equ	3986	;# 
   993   000F93                     TRISB           equ	3987	;# 
   994   000F93                     DDRB            equ	3987	;# 
   995   000F94                     TRISC           equ	3988	;# 
   996   000F94                     DDRC            equ	3988	;# 
   997   000F95                     TRISD           equ	3989	;# 
   998   000F95                     DDRD            equ	3989	;# 
   999   000F96                     TRISE           equ	3990	;# 
  1000   000F96                     DDRE            equ	3990	;# 
  1001   000F97                     CCP2CON         equ	3991	;# 
  1002   000F97                     ECCP2CON        equ	3991	;# 
  1003   000F98                     CM1CON0         equ	3992	;# 
  1004   000F99                     CM2CON0         equ	3993	;# 
  1005   000F9A                     CM2CON1         equ	3994	;# 
  1006   000F9B                     OSCTUNE         equ	3995	;# 
  1007   000F9C                     HLVDCON         equ	3996	;# 
  1008   000F9D                     PIE1            equ	3997	;# 
  1009   000F9E                     PIR1            equ	3998	;# 
  1010   000F9F                     IPR1            equ	3999	;# 
  1011   000FA0                     PIE2            equ	4000	;# 
  1012   000FA1                     PIR2            equ	4001	;# 
  1013   000FA2                     IPR2            equ	4002	;# 
  1014   000FA3                     PIE3            equ	4003	;# 
  1015   000FA4                     PIR3            equ	4004	;# 
  1016   000FA5                     IPR3            equ	4005	;# 
  1017   000FA6                     EECON1          equ	4006	;# 
  1018   000FA7                     EECON2          equ	4007	;# 
  1019   000FA8                     EEDATA          equ	4008	;# 
  1020   000FA9                     EEADR           equ	4009	;# 
  1021   000FAB                     RCSTA1          equ	4011	;# 
  1022   000FAB                     RCSTA           equ	4011	;# 
  1023   000FAC                     TXSTA1          equ	4012	;# 
  1024   000FAC                     TXSTA           equ	4012	;# 
  1025   000FAD                     TXREG1          equ	4013	;# 
  1026   000FAD                     TXREG           equ	4013	;# 
  1027   000FAE                     RCREG1          equ	4014	;# 
  1028   000FAE                     RCREG           equ	4014	;# 
  1029   000FAF                     SPBRG1          equ	4015	;# 
  1030   000FAF                     SPBRG           equ	4015	;# 
  1031   000FB0                     SPBRGH1         equ	4016	;# 
  1032   000FB0                     SPBRGH          equ	4016	;# 
  1033   000FB1                     T3CON           equ	4017	;# 
  1034   000FB2                     TMR3            equ	4018	;# 
  1035   000FB2                     TMR3L           equ	4018	;# 
  1036   000FB3                     TMR3H           equ	4019	;# 
  1037   000FB4                     T3GCON          equ	4020	;# 
  1038   000FB5                     ACTCON          equ	4021	;# 
  1039   000FB5                     STCON           equ	4021	;# 
  1040   000FB6                     ECCP1AS         equ	4022	;# 
  1041   000FB7                     PWM1CON         equ	4023	;# 
  1042   000FB7                     ECCP1DEL        equ	4023	;# 
  1043   000FB8                     BAUDCON1        equ	4024	;# 
  1044   000FB8                     BAUDCON         equ	4024	;# 
  1045   000FB8                     BAUDCTL         equ	4024	;# 
  1046   000FB9                     PSTR1CON        equ	4025	;# 
  1047   000FBA                     T2CON           equ	4026	;# 
  1048   000FBB                     PR2             equ	4027	;# 
  1049   000FBC                     TMR2            equ	4028	;# 
  1050   000FBD                     CCP1CON         equ	4029	;# 
  1051   000FBD                     ECCP1CON        equ	4029	;# 
  1052   000FBE                     CCPR1           equ	4030	;# 
  1053   000FBE                     CCPR1L          equ	4030	;# 
  1054   000FBF                     CCPR1H          equ	4031	;# 
  1055   000FC0                     ADCON2          equ	4032	;# 
  1056   000FC1                     ADCON1          equ	4033	;# 
  1057   000FC2                     ADCON0          equ	4034	;# 
  1058   000FC3                     ADRESL          equ	4035	;# 
  1059   000FC4                     ADRESH          equ	4036	;# 
  1060   000FC5                     SSP1CON2        equ	4037	;# 
  1061   000FC5                     SSPCON2         equ	4037	;# 
  1062   000FC6                     SSP1CON1        equ	4038	;# 
  1063   000FC6                     SSPCON          equ	4038	;# 
  1064   000FC6                     SSPCON1         equ	4038	;# 
  1065   000FC7                     SSP1STAT        equ	4039	;# 
  1066   000FC7                     SSPSTAT         equ	4039	;# 
  1067   000FC8                     SSP1ADD         equ	4040	;# 
  1068   000FC8                     SSPADD          equ	4040	;# 
  1069   000FC9                     SSP1BUF         equ	4041	;# 
  1070   000FC9                     SSPBUF          equ	4041	;# 
  1071   000FCA                     SSP1MSK         equ	4042	;# 
  1072   000FCA                     SSPMSK          equ	4042	;# 
  1073   000FCB                     SSP1CON3        equ	4043	;# 
  1074   000FCB                     SSPCON3         equ	4043	;# 
  1075   000FCC                     T1GCON          equ	4044	;# 
  1076   000FCD                     T1CON           equ	4045	;# 
  1077   000FCE                     TMR1            equ	4046	;# 
  1078   000FCE                     TMR1L           equ	4046	;# 
  1079   000FCF                     TMR1H           equ	4047	;# 
  1080   000FD0                     RCON            equ	4048	;# 
  1081   000FD1                     WDTCON          equ	4049	;# 
  1082   000FD2                     OSCCON2         equ	4050	;# 
  1083   000FD3                     OSCCON          equ	4051	;# 
  1084   000FD5                     T0CON           equ	4053	;# 
  1085   000FD6                     TMR0            equ	4054	;# 
  1086   000FD6                     TMR0L           equ	4054	;# 
  1087   000FD7                     TMR0H           equ	4055	;# 
  1088   000FD8                     STATUS          equ	4056	;# 
  1089   000FD9                     FSR2            equ	4057	;# 
  1090   000FD9                     FSR2L           equ	4057	;# 
  1091   000FDA                     FSR2H           equ	4058	;# 
  1092   000FDB                     PLUSW2          equ	4059	;# 
  1093   000FDC                     PREINC2         equ	4060	;# 
  1094   000FDD                     POSTDEC2        equ	4061	;# 
  1095   000FDE                     POSTINC2        equ	4062	;# 
  1096   000FDF                     INDF2           equ	4063	;# 
  1097   000FE0                     BSR             equ	4064	;# 
  1098   000FE1                     FSR1            equ	4065	;# 
  1099   000FE1                     FSR1L           equ	4065	;# 
  1100   000FE2                     FSR1H           equ	4066	;# 
  1101   000FE3                     PLUSW1          equ	4067	;# 
  1102   000FE4                     PREINC1         equ	4068	;# 
  1103   000FE5                     POSTDEC1        equ	4069	;# 
  1104   000FE6                     POSTINC1        equ	4070	;# 
  1105   000FE7                     INDF1           equ	4071	;# 
  1106   000FE8                     WREG            equ	4072	;# 
  1107   000FE9                     FSR0            equ	4073	;# 
  1108   000FE9                     FSR0L           equ	4073	;# 
  1109   000FEA                     FSR0H           equ	4074	;# 
  1110   000FEB                     PLUSW0          equ	4075	;# 
  1111   000FEC                     PREINC0         equ	4076	;# 
  1112   000FED                     POSTDEC0        equ	4077	;# 
  1113   000FEE                     POSTINC0        equ	4078	;# 
  1114   000FEF                     INDF0           equ	4079	;# 
  1115   000FF0                     INTCON3         equ	4080	;# 
  1116   000FF1                     INTCON2         equ	4081	;# 
  1117   000FF2                     INTCON          equ	4082	;# 
  1118   000FF3                     PROD            equ	4083	;# 
  1119   000FF3                     PRODL           equ	4083	;# 
  1120   000FF4                     PRODH           equ	4084	;# 
  1121   000FF5                     TABLAT          equ	4085	;# 
  1122   000FF6                     TBLPTR          equ	4086	;# 
  1123   000FF6                     TBLPTRL         equ	4086	;# 
  1124   000FF7                     TBLPTRH         equ	4087	;# 
  1125   000FF8                     TBLPTRU         equ	4088	;# 
  1126   000FF9                     PCLAT           equ	4089	;# 
  1127   000FF9                     PC              equ	4089	;# 
  1128   000FF9                     PCL             equ	4089	;# 
  1129   000FFA                     PCLATH          equ	4090	;# 
  1130   000FFB                     PCLATU          equ	4091	;# 
  1131   000FFC                     STKPTR          equ	4092	;# 
  1132   000FFD                     TOS             equ	4093	;# 
  1133   000FFD                     TOSL            equ	4093	;# 
  1134   000FFE                     TOSH            equ	4094	;# 
  1135   000FFF                     TOSU            equ	4095	;# 
  1136                           
  1137 ;; Function _INT0_DefaultInterruptHandler is unused but had its address taken
  1138   000000                     _INT0_DefaultInterruptHandler equ	0
  1139                           
  1140 ;; Function _INT1_DefaultInterruptHandler is unused but had its address taken
  1141   000000                     _INT1_DefaultInterruptHandler equ	0
  1142                           
  1143 ;; Function _INT2_DefaultInterruptHandler is unused but had its address taken
  1144   000000                     _INT2_DefaultInterruptHandler equ	0
  1145   000F5F                     _ANSELE         set	3935
  1146   000F5E                     _ANSELD         set	3934
  1147   000F5D                     _ANSELC         set	3933
  1148   000F5C                     _ANSELB         set	3932
  1149   000F5B                     _ANSELA         set	3931
  1150   000F87                     _IOCC           set	3975
  1151   000F86                     _IOCB           set	3974
  1152   000F85                     _WPUB           set	3973
  1153   000F96                     _TRISE          set	3990
  1154   000F95                     _TRISD          set	3989
  1155   000F94                     _TRISC          set	3988
  1156   000F93                     _TRISB          set	3987
  1157   000F92                     _TRISA          set	3986
  1158   000F8D                     _LATE           set	3981
  1159   000F8C                     _LATD           set	3980
  1160   000F8B                     _LATC           set	3979
  1161   000F89                     _LATA           set	3977
  1162   000FF0                     _INTCON3bits    set	4080
  1163   000FF1                     _INTCON2bits    set	4081
  1164   000FF2                     _INTCONbits     set	4082
  1165   000FD0                     _RCONbits       set	4048
  1166   000F8A                     _LATB           set	3978
  1167   000FD2                     _OSCCON2bits    set	4050
  1168   000FB5                     _ACTCON         set	4021
  1169   000F9B                     _OSCTUNE        set	3995
  1170   000FD2                     _OSCCON2        set	4050
  1171   000FD3                     _OSCCON         set	4051
  1172                           
  1173                           ; #config settings
  1174                           
  1175                           	psect	cinit
  1176   007E2E                     __pcinit:
  1177                           	callstack 0
  1178   007E2E                     start_initialization:
  1179                           	callstack 0
  1180   007E2E                     __initialization:
  1181                           	callstack 0
  1182                           
  1183                           ; Clear objects allocated to COMRAM (7 bytes)
  1184   007E2E  EE00  F001         	lfsr	0,__pbssCOMRAM
  1185   007E32  0E07               	movlw	7
  1186   007E34                     clear_0:
  1187   007E34  6AEE               	clrf	postinc0,c
  1188   007E36  06E8               	decf	wreg,f,c
  1189   007E38  E1FD               	bnz	clear_0
  1190   007E3A                     end_of_initialization:
  1191                           	callstack 0
  1192   007E3A                     __end_of__initialization:
  1193                           	callstack 0
  1194   007E3A  0E00               	movlw	low (__Lmediumconst shr (0+16))
  1195   007E3C  6EF8               	movwf	tblptru,c
  1196   007E3E  0100               	movlb	0
  1197   007E40  EF31  F03F         	goto	_main	;jump to C main() function
  1198                           
  1199                           	psect	bssCOMRAM
  1200   000001                     __pbssCOMRAM:
  1201                           	callstack 0
  1202   000001                     _INT2_InterruptHandler:
  1203                           	callstack 0
  1204   000001                     	ds	2
  1205   000003                     _INT1_InterruptHandler:
  1206                           	callstack 0
  1207   000003                     	ds	2
  1208   000005                     _INT0_InterruptHandler:
  1209                           	callstack 0
  1210   000005                     	ds	2
  1211   000007                     _leds:
  1212                           	callstack 0
  1213   000007                     	ds	1
  1214                           
  1215                           	psect	cstackCOMRAM
  1216   000008                     __pcstackCOMRAM:
  1217                           	callstack 0
  1218   000008                     INT0_SetInterruptHandler@InterruptHandler:
  1219                           	callstack 0
  1220   000008                     INT1_SetInterruptHandler@InterruptHandler:
  1221                           	callstack 0
  1222   000008                     INT2_SetInterruptHandler@InterruptHandler:
  1223                           	callstack 0
  1224   000008                     
  1225                           ; 1 bytes @ 0x0
  1226   000008                     	ds	2
  1227   00000A                     ??_main:
  1228                           
  1229                           ; 1 bytes @ 0x2
  1230   00000A                     	ds	2
  1231                           
  1232 ;;
  1233 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
  1234 ;;
  1235 ;; *************** function _main *****************
  1236 ;; Defined at:
  1237 ;;		line 41 in file "main.c"
  1238 ;; Parameters:    Size  Location     Type
  1239 ;;		None
  1240 ;; Auto vars:     Size  Location     Type
  1241 ;;		None
  1242 ;; Return value:  Size  Location     Type
  1243 ;;                  1    wreg      void 
  1244 ;; Registers used:
  1245 ;;		wreg, status,2, status,0, cstack
  1246 ;; Tracked objects:
  1247 ;;		On entry : 0/0
  1248 ;;		On exit  : 0/0
  1249 ;;		Unchanged: 0/0
  1250 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
  1251 ;;      Params:         0       0       0       0       0       0       0       0       0
  1252 ;;      Locals:         0       0       0       0       0       0       0       0       0
  1253 ;;      Temps:          2       0       0       0       0       0       0       0       0
  1254 ;;      Totals:         2       0       0       0       0       0       0       0       0
  1255 ;;Total ram usage:        2 bytes
  1256 ;; Hardware stack levels required when called: 3
  1257 ;; This function calls:
  1258 ;;		_SYSTEM_Initialize
  1259 ;; This function is called by:
  1260 ;;		Startup code after reset
  1261 ;; This function uses a non-reentrant model
  1262 ;;
  1263                           
  1264                           	psect	text0
  1265   007E62                     __ptext0:
  1266                           	callstack 0
  1267   007E62                     _main:
  1268                           	callstack 28
  1269   007E62                     
  1270                           ;main.c: 43:     SYSTEM_Initialize();
  1271   007E62  EC10  F03F         	call	_SYSTEM_Initialize	;wreg free
  1272   007E66                     
  1273                           ;main.c: 44:     leds = 0x0D;
  1274   007E66  0E0D               	movlw	13
  1275   007E68  6E07               	movwf	_leds^0,c
  1276   007E6A                     l939:
  1277                           
  1278                           ;main.c: 47:         _delay((unsigned long)((1000)*(48000000/4000.0)));
  1279   007E6A  0E3D               	movlw	61
  1280   007E6C  6E0B               	movwf	(??_main+1)^0,c
  1281   007E6E  0EE1               	movlw	225
  1282   007E70  6E0A               	movwf	??_main^0,c
  1283   007E72  0E40               	movlw	64
  1284   007E74                     u87:
  1285   007E74  2EE8               	decfsz	wreg,f,c
  1286   007E76  D7FE               	bra	u87
  1287   007E78  2E0A               	decfsz	??_main^0,f,c
  1288   007E7A  D7FC               	bra	u87
  1289   007E7C  2E0B               	decfsz	(??_main+1)^0,f,c
  1290   007E7E  D7FA               	bra	u87
  1291   007E80                     
  1292                           ;main.c: 48:         LATB = leds;
  1293   007E80  C007  FF8A         	movff	_leds,3978	;volatile
  1294   007E84                     
  1295                           ;main.c: 49:         leds = ( leds << 1 ) | ( leds >> 7 );
  1296   007E84  90D8               	bcf	status,0,c
  1297   007E86  3407               	rlcf	_leds^0,w,c
  1298   007E88  3407               	rlcf	_leds^0,w,c
  1299   007E8A  6E07               	movwf	_leds^0,c
  1300   007E8C  EF35  F03F         	goto	l939
  1301   007E90  EF7E  F03F         	goto	start
  1302   007E94                     __end_of_main:
  1303                           	callstack 0
  1304                           
  1305 ;; *************** function _SYSTEM_Initialize *****************
  1306 ;; Defined at:
  1307 ;;		line 39 in file "mcc_generated_files/system/src/system.c"
  1308 ;; Parameters:    Size  Location     Type
  1309 ;;		None
  1310 ;; Auto vars:     Size  Location     Type
  1311 ;;		None
  1312 ;; Return value:  Size  Location     Type
  1313 ;;                  1    wreg      void 
  1314 ;; Registers used:
  1315 ;;		wreg, status,2, status,0, cstack
  1316 ;; Tracked objects:
  1317 ;;		On entry : 0/0
  1318 ;;		On exit  : 0/0
  1319 ;;		Unchanged: 0/0
  1320 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
  1321 ;;      Params:         0       0       0       0       0       0       0       0       0
  1322 ;;      Locals:         0       0       0       0       0       0       0       0       0
  1323 ;;      Temps:          0       0       0       0       0       0       0       0       0
  1324 ;;      Totals:         0       0       0       0       0       0       0       0       0
  1325 ;;Total ram usage:        0 bytes
  1326 ;; Hardware stack levels used: 1
  1327 ;; Hardware stack levels required when called: 2
  1328 ;; This function calls:
  1329 ;;		_CLOCK_Initialize
  1330 ;;		_INTERRUPT_Initialize
  1331 ;;		_PIN_MANAGER_Initialize
  1332 ;; This function is called by:
  1333 ;;		_main
  1334 ;; This function uses a non-reentrant model
  1335 ;;
  1336                           
  1337                           	psect	text1
  1338   007E20                     __ptext1:
  1339                           	callstack 0
  1340   007E20                     _SYSTEM_Initialize:
  1341                           	callstack 28
  1342   007E20                     
  1343                           ;mcc_generated_files/system/src/system.c: 41:     CLOCK_Initialize();
  1344   007E20  EC22  F03F         	call	_CLOCK_Initialize	;wreg free
  1345                           
  1346                           ;mcc_generated_files/system/src/system.c: 42:     PIN_MANAGER_Initialize();
  1347   007E24  EC64  F03F         	call	_PIN_MANAGER_Initialize	;wreg free
  1348   007E28                     
  1349                           ;mcc_generated_files/system/src/system.c: 43:     INTERRUPT_Initialize();
  1350   007E28  EC4A  F03F         	call	_INTERRUPT_Initialize	;wreg free
  1351   007E2C  0012               	return		;funcret
  1352   007E2E                     __end_of_SYSTEM_Initialize:
  1353                           	callstack 0
  1354                           
  1355 ;; *************** function _PIN_MANAGER_Initialize *****************
  1356 ;; Defined at:
  1357 ;;		line 38 in file "mcc_generated_files/system/src/pins.c"
  1358 ;; Parameters:    Size  Location     Type
  1359 ;;		None
  1360 ;; Auto vars:     Size  Location     Type
  1361 ;;		None
  1362 ;; Return value:  Size  Location     Type
  1363 ;;                  1    wreg      void 
  1364 ;; Registers used:
  1365 ;;		wreg, status,2
  1366 ;; Tracked objects:
  1367 ;;		On entry : 0/0
  1368 ;;		On exit  : 0/0
  1369 ;;		Unchanged: 0/0
  1370 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
  1371 ;;      Params:         0       0       0       0       0       0       0       0       0
  1372 ;;      Locals:         0       0       0       0       0       0       0       0       0
  1373 ;;      Temps:          0       0       0       0       0       0       0       0       0
  1374 ;;      Totals:         0       0       0       0       0       0       0       0       0
  1375 ;;Total ram usage:        0 bytes
  1376 ;; Hardware stack levels used: 1
  1377 ;; This function calls:
  1378 ;;		Nothing
  1379 ;; This function is called by:
  1380 ;;		_SYSTEM_Initialize
  1381 ;; This function uses a non-reentrant model
  1382 ;;
  1383                           
  1384                           	psect	text2
  1385   007EC8                     __ptext2:
  1386                           	callstack 0
  1387   007EC8                     _PIN_MANAGER_Initialize:
  1388                           	callstack 29
  1389   007EC8                     
  1390                           ;mcc_generated_files/system/src/pins.c: 43:     LATA = 0x0;
  1391   007EC8  6A89               	clrf	137,c	;volatile
  1392                           
  1393                           ;mcc_generated_files/system/src/pins.c: 44:     LATB = 0x0;
  1394   007ECA  6A8A               	clrf	138,c	;volatile
  1395                           
  1396                           ;mcc_generated_files/system/src/pins.c: 45:     LATC = 0x0;
  1397   007ECC  6A8B               	clrf	139,c	;volatile
  1398                           
  1399                           ;mcc_generated_files/system/src/pins.c: 46:     LATD = 0x0;
  1400   007ECE  6A8C               	clrf	140,c	;volatile
  1401                           
  1402                           ;mcc_generated_files/system/src/pins.c: 47:     LATE = 0x0;
  1403   007ED0  6A8D               	clrf	141,c	;volatile
  1404                           
  1405                           ;mcc_generated_files/system/src/pins.c: 55:     TRISA = 0xFF;
  1406   007ED2  6892               	setf	146,c	;volatile
  1407                           
  1408                           ;mcc_generated_files/system/src/pins.c: 56:     TRISB = 0x0;
  1409   007ED4  6A93               	clrf	147,c	;volatile
  1410   007ED6                     
  1411                           ;mcc_generated_files/system/src/pins.c: 57:     TRISC = 0xF7;
  1412   007ED6  0EF7               	movlw	247
  1413   007ED8  6E94               	movwf	148,c	;volatile
  1414   007EDA                     
  1415                           ;mcc_generated_files/system/src/pins.c: 58:     TRISD = 0xFF;
  1416   007EDA  6895               	setf	149,c	;volatile
  1417                           
  1418                           ;mcc_generated_files/system/src/pins.c: 59:     TRISE = 0x87;
  1419   007EDC  0E87               	movlw	135
  1420   007EDE  6E96               	movwf	150,c	;volatile
  1421                           
  1422                           ;mcc_generated_files/system/src/pins.c: 64:     ANSELA = 0x2F;
  1423   007EE0  0E2F               	movlw	47
  1424   007EE2  010F               	movlb	15	; () banked
  1425   007EE4  6F5B               	movwf	91,b	;volatile
  1426   007EE6                     
  1427                           ; BSR set to: 15
  1428                           ;mcc_generated_files/system/src/pins.c: 65:     ANSELB = 0x0;
  1429   007EE6  6B5C               	clrf	92,b	;volatile
  1430                           
  1431                           ;mcc_generated_files/system/src/pins.c: 66:     ANSELC = 0xC4;
  1432   007EE8  0EC4               	movlw	196
  1433   007EEA  6F5D               	movwf	93,b	;volatile
  1434   007EEC                     
  1435                           ; BSR set to: 15
  1436                           ;mcc_generated_files/system/src/pins.c: 67:     ANSELD = 0xFF;
  1437   007EEC  695E               	setf	94,b	;volatile
  1438                           
  1439                           ;mcc_generated_files/system/src/pins.c: 68:     ANSELE = 0x7;
  1440   007EEE  0E07               	movlw	7
  1441   007EF0  6F5F               	movwf	95,b	;volatile
  1442   007EF2                     
  1443                           ; BSR set to: 15
  1444                           ;mcc_generated_files/system/src/pins.c: 73:     WPUB = 0x0;
  1445   007EF2  6A85               	clrf	133,c	;volatile
  1446   007EF4                     
  1447                           ; BSR set to: 15
  1448                           ;mcc_generated_files/system/src/pins.c: 94:     IOCB = 0x0;
  1449   007EF4  6A86               	clrf	134,c	;volatile
  1450   007EF6                     
  1451                           ; BSR set to: 15
  1452                           ;mcc_generated_files/system/src/pins.c: 95:     IOCC = 0x0;
  1453   007EF6  6A87               	clrf	135,c	;volatile
  1454   007EF8                     
  1455                           ; BSR set to: 15
  1456                           ;mcc_generated_files/system/src/pins.c: 99:     INTCONbits.IOCIE = 1;
  1457   007EF8  86F2               	bsf	242,3,c	;volatile
  1458   007EFA                     
  1459                           ; BSR set to: 15
  1460   007EFA  0012               	return		;funcret
  1461   007EFC                     __end_of_PIN_MANAGER_Initialize:
  1462                           	callstack 0
  1463                           
  1464 ;; *************** function _INTERRUPT_Initialize *****************
  1465 ;; Defined at:
  1466 ;;		line 42 in file "mcc_generated_files/system/src/interrupt.c"
  1467 ;; Parameters:    Size  Location     Type
  1468 ;;		None
  1469 ;; Auto vars:     Size  Location     Type
  1470 ;;		None
  1471 ;; Return value:  Size  Location     Type
  1472 ;;                  1    wreg      void 
  1473 ;; Registers used:
  1474 ;;		wreg, status,2, status,0, cstack
  1475 ;; Tracked objects:
  1476 ;;		On entry : 0/0
  1477 ;;		On exit  : 0/0
  1478 ;;		Unchanged: 0/0
  1479 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
  1480 ;;      Params:         0       0       0       0       0       0       0       0       0
  1481 ;;      Locals:         0       0       0       0       0       0       0       0       0
  1482 ;;      Temps:          0       0       0       0       0       0       0       0       0
  1483 ;;      Totals:         0       0       0       0       0       0       0       0       0
  1484 ;;Total ram usage:        0 bytes
  1485 ;; Hardware stack levels used: 1
  1486 ;; Hardware stack levels required when called: 1
  1487 ;; This function calls:
  1488 ;;		_INT0_SetInterruptHandler
  1489 ;;		_INT1_SetInterruptHandler
  1490 ;;		_INT2_SetInterruptHandler
  1491 ;; This function is called by:
  1492 ;;		_SYSTEM_Initialize
  1493 ;; This function uses a non-reentrant model
  1494 ;;
  1495                           
  1496                           	psect	text3
  1497   007E94                     __ptext3:
  1498                           	callstack 0
  1499   007E94                     _INTERRUPT_Initialize:
  1500                           	callstack 28
  1501   007E94                     
  1502                           ;mcc_generated_files/system/src/interrupt.c: 45:     RCONbits.IPEN = 0;
  1503   007E94  9ED0               	bcf	208,7,c	;volatile
  1504                           
  1505                           ;mcc_generated_files/system/src/interrupt.c: 49:     (INTCONbits.INT0IF = 0);
  1506   007E96  92F2               	bcf	242,1,c	;volatile
  1507                           
  1508                           ;mcc_generated_files/system/src/interrupt.c: 50:     (INTCON2bits.INTEDG0 = 1);
  1509   007E98  8CF1               	bsf	241,6,c	;volatile
  1510   007E9A                     
  1511                           ;mcc_generated_files/system/src/interrupt.c: 52:     INT0_SetInterruptHandler(INT0_Defau
      +                          ltInterruptHandler);
  1512   007E9A  0E00               	movlw	0
  1513   007E9C  6E08               	movwf	INT0_SetInterruptHandler@InterruptHandler^0,c
  1514   007E9E  0E00               	movlw	0
  1515   007EA0  6E09               	movwf	(INT0_SetInterruptHandler@InterruptHandler+1)^0,c
  1516   007EA2  EC01  F03F         	call	_INT0_SetInterruptHandler	;wreg free
  1517   007EA6                     
  1518                           ;mcc_generated_files/system/src/interrupt.c: 57:     (INTCON3bits.INT1IF = 0);
  1519   007EA6  90F0               	bcf	240,0,c	;volatile
  1520   007EA8                     
  1521                           ;mcc_generated_files/system/src/interrupt.c: 58:     (INTCON2bits.INTEDG1 = 1);
  1522   007EA8  8AF1               	bsf	241,5,c	;volatile
  1523                           
  1524                           ;mcc_generated_files/system/src/interrupt.c: 60:     INT1_SetInterruptHandler(INT1_Defau
      +                          ltInterruptHandler);
  1525   007EAA  0E00               	movlw	0
  1526   007EAC  6E08               	movwf	INT1_SetInterruptHandler@InterruptHandler^0,c
  1527   007EAE  0E00               	movlw	0
  1528   007EB0  6E09               	movwf	(INT1_SetInterruptHandler@InterruptHandler+1)^0,c
  1529   007EB2  EC06  F03F         	call	_INT1_SetInterruptHandler	;wreg free
  1530   007EB6                     
  1531                           ;mcc_generated_files/system/src/interrupt.c: 65:     (INTCON3bits.INT2IF = 0);
  1532   007EB6  92F0               	bcf	240,1,c	;volatile
  1533   007EB8                     
  1534                           ;mcc_generated_files/system/src/interrupt.c: 66:     (INTCON2bits.INTEDG2 = 1);
  1535   007EB8  88F1               	bsf	241,4,c	;volatile
  1536                           
  1537                           ;mcc_generated_files/system/src/interrupt.c: 68:     INT2_SetInterruptHandler(INT2_Defau
      +                          ltInterruptHandler);
  1538   007EBA  0E00               	movlw	0
  1539   007EBC  6E08               	movwf	INT2_SetInterruptHandler@InterruptHandler^0,c
  1540   007EBE  0E00               	movlw	0
  1541   007EC0  6E09               	movwf	(INT2_SetInterruptHandler@InterruptHandler+1)^0,c
  1542   007EC2  EC0B  F03F         	call	_INT2_SetInterruptHandler	;wreg free
  1543   007EC6  0012               	return		;funcret
  1544   007EC8                     __end_of_INTERRUPT_Initialize:
  1545                           	callstack 0
  1546                           
  1547 ;; *************** function _INT2_SetInterruptHandler *****************
  1548 ;; Defined at:
  1549 ;;		line 144 in file "mcc_generated_files/system/src/interrupt.c"
  1550 ;; Parameters:    Size  Location     Type
  1551 ;;  InterruptHan    2    0[COMRAM] PTR FTN()void 
  1552 ;;		 -> INT2_DefaultInterruptHandler(1), 
  1553 ;; Auto vars:     Size  Location     Type
  1554 ;;		None
  1555 ;; Return value:  Size  Location     Type
  1556 ;;                  1    wreg      void 
  1557 ;; Registers used:
  1558 ;;		wreg, status,2, status,0
  1559 ;; Tracked objects:
  1560 ;;		On entry : 0/0
  1561 ;;		On exit  : 0/0
  1562 ;;		Unchanged: 0/0
  1563 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
  1564 ;;      Params:         2       0       0       0       0       0       0       0       0
  1565 ;;      Locals:         0       0       0       0       0       0       0       0       0
  1566 ;;      Temps:          0       0       0       0       0       0       0       0       0
  1567 ;;      Totals:         2       0       0       0       0       0       0       0       0
  1568 ;;Total ram usage:        2 bytes
  1569 ;; Hardware stack levels used: 1
  1570 ;; This function calls:
  1571 ;;		Nothing
  1572 ;; This function is called by:
  1573 ;;		_INTERRUPT_Initialize
  1574 ;; This function uses a non-reentrant model
  1575 ;;
  1576                           
  1577                           	psect	text4
  1578   007E16                     __ptext4:
  1579                           	callstack 0
  1580   007E16                     _INT2_SetInterruptHandler:
  1581                           	callstack 28
  1582   007E16                     
  1583                           ;mcc_generated_files/system/src/interrupt.c: 145:     INT2_InterruptHandler = InterruptH
      +                          andler;
  1584   007E16  C008  F001         	movff	INT2_SetInterruptHandler@InterruptHandler,_INT2_InterruptHandler
  1585   007E1A  C009  F002         	movff	INT2_SetInterruptHandler@InterruptHandler+1,_INT2_InterruptHandler+1
  1586   007E1E  0012               	return		;funcret
  1587   007E20                     __end_of_INT2_SetInterruptHandler:
  1588                           	callstack 0
  1589                           
  1590 ;; *************** function _INT1_SetInterruptHandler *****************
  1591 ;; Defined at:
  1592 ;;		line 118 in file "mcc_generated_files/system/src/interrupt.c"
  1593 ;; Parameters:    Size  Location     Type
  1594 ;;  InterruptHan    2    0[COMRAM] PTR FTN()void 
  1595 ;;		 -> INT1_DefaultInterruptHandler(1), 
  1596 ;; Auto vars:     Size  Location     Type
  1597 ;;		None
  1598 ;; Return value:  Size  Location     Type
  1599 ;;                  1    wreg      void 
  1600 ;; Registers used:
  1601 ;;		wreg, status,2, status,0
  1602 ;; Tracked objects:
  1603 ;;		On entry : 0/0
  1604 ;;		On exit  : 0/0
  1605 ;;		Unchanged: 0/0
  1606 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
  1607 ;;      Params:         2       0       0       0       0       0       0       0       0
  1608 ;;      Locals:         0       0       0       0       0       0       0       0       0
  1609 ;;      Temps:          0       0       0       0       0       0       0       0       0
  1610 ;;      Totals:         2       0       0       0       0       0       0       0       0
  1611 ;;Total ram usage:        2 bytes
  1612 ;; Hardware stack levels used: 1
  1613 ;; This function calls:
  1614 ;;		Nothing
  1615 ;; This function is called by:
  1616 ;;		_INTERRUPT_Initialize
  1617 ;; This function uses a non-reentrant model
  1618 ;;
  1619                           
  1620                           	psect	text5
  1621   007E0C                     __ptext5:
  1622                           	callstack 0
  1623   007E0C                     _INT1_SetInterruptHandler:
  1624                           	callstack 28
  1625   007E0C                     
  1626                           ;mcc_generated_files/system/src/interrupt.c: 119:     INT1_InterruptHandler = InterruptH
      +                          andler;
  1627   007E0C  C008  F003         	movff	INT1_SetInterruptHandler@InterruptHandler,_INT1_InterruptHandler
  1628   007E10  C009  F004         	movff	INT1_SetInterruptHandler@InterruptHandler+1,_INT1_InterruptHandler+1
  1629   007E14  0012               	return		;funcret
  1630   007E16                     __end_of_INT1_SetInterruptHandler:
  1631                           	callstack 0
  1632                           
  1633 ;; *************** function _INT0_SetInterruptHandler *****************
  1634 ;; Defined at:
  1635 ;;		line 92 in file "mcc_generated_files/system/src/interrupt.c"
  1636 ;; Parameters:    Size  Location     Type
  1637 ;;  InterruptHan    2    0[COMRAM] PTR FTN()void 
  1638 ;;		 -> INT0_DefaultInterruptHandler(1), 
  1639 ;; Auto vars:     Size  Location     Type
  1640 ;;		None
  1641 ;; Return value:  Size  Location     Type
  1642 ;;                  1    wreg      void 
  1643 ;; Registers used:
  1644 ;;		wreg, status,2, status,0
  1645 ;; Tracked objects:
  1646 ;;		On entry : 0/0
  1647 ;;		On exit  : 0/0
  1648 ;;		Unchanged: 0/0
  1649 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
  1650 ;;      Params:         2       0       0       0       0       0       0       0       0
  1651 ;;      Locals:         0       0       0       0       0       0       0       0       0
  1652 ;;      Temps:          0       0       0       0       0       0       0       0       0
  1653 ;;      Totals:         2       0       0       0       0       0       0       0       0
  1654 ;;Total ram usage:        2 bytes
  1655 ;; Hardware stack levels used: 1
  1656 ;; This function calls:
  1657 ;;		Nothing
  1658 ;; This function is called by:
  1659 ;;		_INTERRUPT_Initialize
  1660 ;; This function uses a non-reentrant model
  1661 ;;
  1662                           
  1663                           	psect	text6
  1664   007E02                     __ptext6:
  1665                           	callstack 0
  1666   007E02                     _INT0_SetInterruptHandler:
  1667                           	callstack 28
  1668   007E02                     
  1669                           ;mcc_generated_files/system/src/interrupt.c: 93:     INT0_InterruptHandler = InterruptHa
      +                          ndler;
  1670   007E02  C008  F005         	movff	INT0_SetInterruptHandler@InterruptHandler,_INT0_InterruptHandler
  1671   007E06  C009  F006         	movff	INT0_SetInterruptHandler@InterruptHandler+1,_INT0_InterruptHandler+1
  1672   007E0A  0012               	return		;funcret
  1673   007E0C                     __end_of_INT0_SetInterruptHandler:
  1674                           	callstack 0
  1675                           
  1676 ;; *************** function _CLOCK_Initialize *****************
  1677 ;; Defined at:
  1678 ;;		line 40 in file "mcc_generated_files/system/src/clock.c"
  1679 ;; Parameters:    Size  Location     Type
  1680 ;;		None
  1681 ;; Auto vars:     Size  Location     Type
  1682 ;;		None
  1683 ;; Return value:  Size  Location     Type
  1684 ;;                  1    wreg      void 
  1685 ;; Registers used:
  1686 ;;		wreg, status,2
  1687 ;; Tracked objects:
  1688 ;;		On entry : 0/0
  1689 ;;		On exit  : 0/0
  1690 ;;		Unchanged: 0/0
  1691 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
  1692 ;;      Params:         0       0       0       0       0       0       0       0       0
  1693 ;;      Locals:         0       0       0       0       0       0       0       0       0
  1694 ;;      Temps:          0       0       0       0       0       0       0       0       0
  1695 ;;      Totals:         0       0       0       0       0       0       0       0       0
  1696 ;;Total ram usage:        0 bytes
  1697 ;; Hardware stack levels used: 1
  1698 ;; This function calls:
  1699 ;;		Nothing
  1700 ;; This function is called by:
  1701 ;;		_SYSTEM_Initialize
  1702 ;; This function uses a non-reentrant model
  1703 ;;
  1704                           
  1705                           	psect	text7
  1706   007E44                     __ptext7:
  1707                           	callstack 0
  1708   007E44                     _CLOCK_Initialize:
  1709                           	callstack 29
  1710   007E44                     
  1711                           ;mcc_generated_files/system/src/clock.c: 42:     OSCCON = (0 << 0x7)
  1712   007E44  0E70               	movlw	112
  1713   007E46  6ED3               	movwf	211,c	;volatile
  1714                           
  1715                           ;mcc_generated_files/system/src/clock.c: 45:     OSCCON2 = (0 << 0x5)
  1716   007E48  0E10               	movlw	16
  1717   007E4A  6ED2               	movwf	210,c	;volatile
  1718                           
  1719                           ;mcc_generated_files/system/src/clock.c: 49:     OSCTUNE = (0 << 0x0)
  1720   007E4C  0E80               	movlw	128
  1721   007E4E  6E9B               	movwf	155,c	;volatile
  1722   007E50                     
  1723                           ;mcc_generated_files/system/src/clock.c: 51:     ACTCON = (0 << 0x7)
  1724   007E50  6AB5               	clrf	181,c	;volatile
  1725   007E52                     l22:
  1726                           
  1727                           ;mcc_generated_files/system/src/clock.c: 56:     while( OSCCON2bits.PLLRDY == 0)
  1728   007E52  AED2               	btfss	210,7,c	;volatile
  1729   007E54  EF2E  F03F         	goto	u11
  1730   007E58  EF30  F03F         	goto	u10
  1731   007E5C                     u11:
  1732   007E5C  EF29  F03F         	goto	l22
  1733   007E60                     u10:
  1734   007E60  0012               	return		;funcret
  1735   007E62                     __end_of_CLOCK_Initialize:
  1736                           	callstack 0
  1737                           
  1738                           	psect	smallconst
  1739   002004                     __psmallconst:
  1740                           	callstack 0
  1741   002004  00                 	db	0
  1742   002005  00                 	db	0	; dummy byte at the end
  1743   002004                     __smallconst    set	__psmallconst
  1744   002004                     __mediumconst   set	__psmallconst
  1745   000002                     __activetblptr  equ	2
  1746                           
  1747                           	psect	rparam
  1748   000001                     ___rparam_used  equ	1
  1749   000000                     ___param_bank   equ	0
  1750   000000                     __Lparam        equ	__Lrparam
  1751   000000                     __Hparam        equ	__Hrparam
  1752                           
  1753                           	psect	config
  1754                           
  1755                           ;Config register CONFIG1L @ 0x300000
  1756                           ;	PLL Selection
  1757                           ;	PLLSEL = PLL4X, 4x clock multiplier
  1758                           ;	PLL Enable Configuration bit
  1759                           ;	CFGPLLEN = OFF, PLL Disabled (firmware controlled)
  1760                           ;	CPU System Clock Postscaler
  1761                           ;	CPUDIV = NOCLKDIV, CPU uses system clock (no divide)
  1762                           ;	Low Speed USB mode with 48 MHz system clock
  1763                           ;	LS48MHZ = SYS24X4, System clock at 24 MHz, USB clock divider is set to 4
  1764   300000                     	org	3145728
  1765   300000  00                 	db	0
  1766                           
  1767                           ;Config register CONFIG1H @ 0x300001
  1768                           ;	Oscillator Selection
  1769                           ;	FOSC = INTOSCIO, Internal oscillator
  1770                           ;	Primary Oscillator Shutdown
  1771                           ;	PCLKEN = ON, Primary oscillator enabled
  1772                           ;	Fail-Safe Clock Monitor
  1773                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1774                           ;	Internal/External Oscillator Switchover
  1775                           ;	IESO = OFF, Oscillator Switchover mode disabled
  1776   300001                     	org	3145729
  1777   300001  28                 	db	40
  1778                           
  1779                           ;Config register CONFIG2L @ 0x300002
  1780                           ;	Power-up Timer Enable
  1781                           ;	nPWRTEN = OFF, Power up timer disabled
  1782                           ;	Brown-out Reset Enable
  1783                           ;	BOREN = SBORDIS, BOR enabled in hardware (SBOREN is ignored)
  1784                           ;	Brown-out Reset Voltage
  1785                           ;	BORV = 190, BOR set to 1.9V nominal
  1786                           ;	Low-Power Brown-out Reset
  1787                           ;	nLPBOR = OFF, Low-Power Brown-out Reset disabled
  1788   300002                     	org	3145730
  1789   300002  5F                 	db	95
  1790                           
  1791                           ;Config register CONFIG2H @ 0x300003
  1792                           ;	Watchdog Timer Enable bits
  1793                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
  1794                           ;	Watchdog Timer Postscaler
  1795                           ;	WDTPS = 32768, 1:32768
  1796   300003                     	org	3145731
  1797   300003  3C                 	db	60
  1798                           
  1799                           ; Padding undefined space
  1800   300004                     	org	3145732
  1801   300004  FF                 	db	255
  1802                           
  1803                           ;Config register CONFIG3H @ 0x300005
  1804                           ;	CCP2 MUX bit
  1805                           ;	CCP2MX = RC1, CCP2 input/output is multiplexed with RC1
  1806                           ;	PORTB A/D Enable bit
  1807                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
  1808                           ;	Timer3 Clock Input MUX bit
  1809                           ;	T3CMX = RC0, T3CKI function is on RC0
  1810                           ;	SDO Output MUX bit
  1811                           ;	SDOMX = RB3, SDO function is on RB3
  1812                           ;	Master Clear Reset Pin Enable
  1813                           ;	MCLRE = ON, MCLR pin enabled; RE3 input disabled
  1814   300005                     	org	3145733
  1815   300005  D3                 	db	211
  1816                           
  1817                           ;Config register CONFIG4L @ 0x300006
  1818                           ;	Stack Full/Underflow Reset
  1819                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1820                           ;	Single-Supply ICSP Enable bit
  1821                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
  1822                           ;	Dedicated In-Circuit Debug/Programming Port Enable
  1823                           ;	ICPRT = OFF, ICPORT disabled
  1824                           ;	Extended Instruction Set Enable bit
  1825                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled
  1826                           ;	Background Debugger Enable bit
  1827                           ;	DEBUG = 0x1, unprogrammed default
  1828   300006                     	org	3145734
  1829   300006  85                 	db	133
  1830                           
  1831                           ; Padding undefined space
  1832   300007                     	org	3145735
  1833   300007  FF                 	db	255
  1834                           
  1835                           ;Config register CONFIG5L @ 0x300008
  1836                           ;	Block 0 Code Protect
  1837                           ;	CP0 = OFF, Block 0 is not code-protected
  1838                           ;	Block 1 Code Protect
  1839                           ;	CP1 = OFF, Block 1 is not code-protected
  1840                           ;	Block 2 Code Protect
  1841                           ;	CP2 = OFF, Block 2 is not code-protected
  1842                           ;	Block 3 Code Protect
  1843                           ;	CP3 = OFF, Block 3 is not code-protected
  1844   300008                     	org	3145736
  1845   300008  0F                 	db	15
  1846                           
  1847                           ;Config register CONFIG5H @ 0x300009
  1848                           ;	Boot Block Code Protect
  1849                           ;	CPB = OFF, Boot block is not code-protected
  1850                           ;	Data EEPROM Code Protect
  1851                           ;	CPD = OFF, Data EEPROM is not code-protected
  1852   300009                     	org	3145737
  1853   300009  C0                 	db	192
  1854                           
  1855                           ;Config register CONFIG6L @ 0x30000A
  1856                           ;	Block 0 Write Protect
  1857                           ;	WRT0 = OFF, Block 0 (0800-1FFFh) is not write-protected
  1858                           ;	Block 1 Write Protect
  1859                           ;	WRT1 = OFF, Block 1 (2000-3FFFh) is not write-protected
  1860                           ;	Block 2 Write Protect
  1861                           ;	WRT2 = OFF, Block 2 (04000-5FFFh) is not write-protected
  1862                           ;	Block 3 Write Protect
  1863                           ;	WRT3 = OFF, Block 3 (06000-7FFFh) is not write-protected
  1864   30000A                     	org	3145738
  1865   30000A  0F                 	db	15
  1866                           
  1867                           ;Config register CONFIG6H @ 0x30000B
  1868                           ;	Configuration Registers Write Protect
  1869                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
  1870                           ;	Boot Block Write Protect
  1871                           ;	WRTB = OFF, Boot block (0000-7FFh) is not write-protected
  1872                           ;	Data EEPROM Write Protect
  1873                           ;	WRTD = OFF, Data EEPROM is not write-protected
  1874   30000B                     	org	3145739
  1875   30000B  E0                 	db	224
  1876                           
  1877                           ;Config register CONFIG7L @ 0x30000C
  1878                           ;	Block 0 Table Read Protect
  1879                           ;	EBTR0 = OFF, Block 0 is not protected from table reads executed in other blocks
  1880                           ;	Block 1 Table Read Protect
  1881                           ;	EBTR1 = OFF, Block 1 is not protected from table reads executed in other blocks
  1882                           ;	Block 2 Table Read Protect
  1883                           ;	EBTR2 = OFF, Block 2 is not protected from table reads executed in other blocks
  1884                           ;	Block 3 Table Read Protect
  1885                           ;	EBTR3 = OFF, Block 3 is not protected from table reads executed in other blocks
  1886   30000C                     	org	3145740
  1887   30000C  0F                 	db	15
  1888                           
  1889                           ;Config register CONFIG7H @ 0x30000D
  1890                           ;	Boot Block Table Read Protect
  1891                           ;	EBTRB = OFF, Boot block is not protected from table reads executed in other blocks
  1892   30000D                     	org	3145741
  1893   30000D  40                 	db	64
  1894                           tosu	equ	0xFFF
  1895                           tosh	equ	0xFFE
  1896                           tosl	equ	0xFFD
  1897                           stkptr	equ	0xFFC
  1898                           pclatu	equ	0xFFB
  1899                           pclath	equ	0xFFA
  1900                           pcl	equ	0xFF9
  1901                           tblptru	equ	0xFF8
  1902                           tblptrh	equ	0xFF7
  1903                           tblptrl	equ	0xFF6
  1904                           tablat	equ	0xFF5
  1905                           prodh	equ	0xFF4
  1906                           prodl	equ	0xFF3
  1907                           indf0	equ	0xFEF
  1908                           postinc0	equ	0xFEE
  1909                           postdec0	equ	0xFED
  1910                           preinc0	equ	0xFEC
  1911                           plusw0	equ	0xFEB
  1912                           fsr0h	equ	0xFEA
  1913                           fsr0l	equ	0xFE9
  1914                           wreg	equ	0xFE8
  1915                           indf1	equ	0xFE7
  1916                           postinc1	equ	0xFE6
  1917                           postdec1	equ	0xFE5
  1918                           preinc1	equ	0xFE4
  1919                           plusw1	equ	0xFE3
  1920                           fsr1h	equ	0xFE2
  1921                           fsr1l	equ	0xFE1
  1922                           bsr	equ	0xFE0
  1923                           indf2	equ	0xFDF
  1924                           postinc2	equ	0xFDE
  1925                           postdec2	equ	0xFDD
  1926                           preinc2	equ	0xFDC
  1927                           plusw2	equ	0xFDB
  1928                           fsr2h	equ	0xFDA
  1929                           fsr2l	equ	0xFD9
  1930                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         7
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      4      11
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    INT0_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT0_DefaultInterruptHandler(), NULL(), 

    INT0_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT0_DefaultInterruptHandler(), 

    INT1_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT1_DefaultInterruptHandler(), NULL(), 

    INT1_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT1_DefaultInterruptHandler(), 

    INT2_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT2_DefaultInterruptHandler(), NULL(), 

    INT2_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT2_DefaultInterruptHandler(), 


Critical Paths under _main in COMRAM

    _INTERRUPT_Initialize->_INT0_SetInterruptHandler
    _INTERRUPT_Initialize->_INT1_SetInterruptHandler
    _INTERRUPT_Initialize->_INT2_SetInterruptHandler

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      69
                                              2 COMRAM     2     2      0
                  _SYSTEM_Initialize
 ---------------------------------------------------------------------------------
 (1) _SYSTEM_Initialize                                    0     0      0      69
                   _CLOCK_Initialize
               _INTERRUPT_Initialize
             _PIN_MANAGER_Initialize
 ---------------------------------------------------------------------------------
 (2) _PIN_MANAGER_Initialize                               0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _INTERRUPT_Initialize                                 0     0      0      69
           _INT0_SetInterruptHandler
           _INT1_SetInterruptHandler
           _INT2_SetInterruptHandler
 ---------------------------------------------------------------------------------
 (3) _INT2_SetInterruptHandler                             2     0      2      23
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (3) _INT1_SetInterruptHandler                             2     0      2      23
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (3) _INT0_SetInterruptHandler                             2     0      2      23
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (2) _CLOCK_Initialize                                     0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _SYSTEM_Initialize
     _CLOCK_Initialize
     _INTERRUPT_Initialize
       _INT0_SetInterruptHandler
       _INT1_SetInterruptHandler
       _INT2_SetInterruptHandler
     _PIN_MANAGER_Initialize

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            2047      0       0      0.0%
BITBANK7           256      0       0      0.0%
BANK7              256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BANK6              256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           160      0       0      0.0%
BANK0              160      0       0      0.0%
BITCOMRAM           95      0       0      0.0%
COMRAM              95      4      11     11.6%
BITBIGSFRllh        70      0       0      0.0%
BITBIGSFRlllh       45      0       0      0.0%
BITBIGSFRlh         31      0       0      0.0%
BITBIGSFRh          15      0       0      0.0%
BITBIGSFRllll        8      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0      11      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Tue Sep 02 11:43:36 2025

                                       l9 7E2C                                        l22 7E52  
                                      l25 7E60                                        l76 7EC6  
                                      l86 7E0A                                        l99 7E14  
                                      u10 7E60                                        u11 7E5C  
                                      u87 7E74                                       l112 7E1E  
                                     l156 7EFA                                       l841 7E44  
                                     l913 7E02                                       l921 7E9A  
                                     l843 7E50                                       l915 7E0C  
                                     l923 7EA6                                       l851 7EE6  
                                     l931 7E20                                       l917 7E16  
                                     l925 7EA8                                       l861 7EF8  
                                     l853 7EEC                                       l845 7EC8  
                                     l933 7E28                                       l941 7E80  
                                     l927 7EB6                                       l919 7E94  
                                     l855 7EF2                                       l847 7ED6  
                                     l943 7E84                                       l935 7E62  
                                     l929 7EB8                                       l857 7EF4  
                                     l849 7EDA                                       l937 7E66  
                                     l859 7EF6                                       l939 7E6A  
              ??_INT0_SetInterruptHandler 000A                                       wreg 0FE8  
                                    _IOCB 0F86                                      _LATA 0F89  
                                    _IOCC 0F87                                      _LATB 0F8A  
                                    _LATC 0F8B                                      _LATD 0F8C  
                                    _LATE 0F8D                                      _WPUB 0F85  
                                    _main 7E62                                      _leds 0007  
               ?_INT2_SetInterruptHandler 0008                                      start 7EFC  
                            ___param_bank 0000                                     ?_main 0008  
                                   _TRISA 0F92                                     _TRISB 0F93  
                                   _TRISC 0F94                                     _TRISD 0F95  
                                   _TRISE 0F96                  _INT1_SetInterruptHandler 7E0C  
                                   status 0FD8                           __initialization 7E2E  
                            __end_of_main 7E94                                    ??_main 000A  
                           __activetblptr 0002                                    _ACTCON 0FB5  
                                  _ANSELA 0F5B                                    _ANSELB 0F5C  
                                  _ANSELC 0F5D                                    _ANSELD 0F5E  
                                  _ANSELE 0F5F                                    _OSCCON 0FD3  
                                  clear_0 7E34                                    isa$std 0001  
                       ?_CLOCK_Initialize 0008              _INT2_DefaultInterruptHandler 0000  
                      ??_CLOCK_Initialize 0008                              __mediumconst 2004  
                                  tblptru 0FF8  INT2_SetInterruptHandler@InterruptHandler 0008  
INT1_SetInterruptHandler@InterruptHandler 0008  INT0_SetInterruptHandler@InterruptHandler 0008  
                       _SYSTEM_Initialize 7E20                                __accesstop 0060  
                 __end_of__initialization 7E3A                        ?_SYSTEM_Initialize 0008  
                           ___rparam_used 0001                            __pcstackCOMRAM 0008  
                     ??_SYSTEM_Initialize 000A          __end_of_INT2_SetInterruptHandler 7E20  
               __end_of_SYSTEM_Initialize 7E2E                     _INT0_InterruptHandler 0005  
              ??_INT1_SetInterruptHandler 000A                                   _OSCCON2 0FD2  
                                 _OSCTUNE 0F9B                 ?_INT0_SetInterruptHandler 0008  
                                 __Hparam 0000                                   __Lparam 0000  
                            __psmallconst 2004                                   __pcinit 7E2E  
                                 __ramtop 0800                                   __ptext0 7E62  
                                 __ptext1 7E20                                   __ptext2 7EC8  
                                 __ptext3 7E94                                   __ptext4 7E16  
                                 __ptext5 7E0C                                   __ptext6 7E02  
                                 __ptext7 7E44                  ??_PIN_MANAGER_Initialize 0008  
                    end_of_initialization 7E3A                  _INT2_SetInterruptHandler 7E16  
                           __Lmediumconst 0000                                   postinc0 0FEE  
                   _INT1_InterruptHandler 0003              __end_of_INTERRUPT_Initialize 7EC8  
            _INT0_DefaultInterruptHandler 0000                       start_initialization 7E2E  
                             __pbssCOMRAM 0001          __end_of_INT0_SetInterruptHandler 7E0C  
                   _INT2_InterruptHandler 0001                    _PIN_MANAGER_Initialize 7EC8  
                             __smallconst 2004                ??_INT2_SetInterruptHandler 000A  
                    _INTERRUPT_Initialize 7E94                          _CLOCK_Initialize 7E44  
               ?_INT1_SetInterruptHandler 0008                                  _RCONbits 0FD0  
                             _INTCON2bits 0FF1                               _INTCON3bits 0FF0  
                   ?_INTERRUPT_Initialize 0008                  _INT0_SetInterruptHandler 7E02  
                                __Hrparam 0000                                  __Lrparam 0000  
                             _OSCCON2bits 0FD2                                  isa$xinst 0000  
            _INT1_DefaultInterruptHandler 0000                                _INTCONbits 0FF2  
                  ??_INTERRUPT_Initialize 000A                   ?_PIN_MANAGER_Initialize 0008  
                __end_of_CLOCK_Initialize 7E62          __end_of_INT1_SetInterruptHandler 7E16  
          __end_of_PIN_MANAGER_Initialize 7EFC  
