SCHM0103

HEADER
{
 FREEID 9941
 VARIABLES
 {
  #ARCHITECTURE="SIM"
  #BLOCKTABLE_FILE="D:\\telops\\Common_HDL\\Utilities\\Cartouche\\#Telops.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="MT36VDDF25672G"
  #LANGUAGE="VHDL"
  AUTHOR="Patrick"
  COMPANY="Telops"
  CREATIONDATE="4/24/2004"
  PAGECOUNT="2"
  TITLE="MT36VDDF25672G"
 }
 SYMBOL "#default" "mt46v128m4" "MT46V128M4"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="tCK:TIME:=5.0 ns"
    #GENERIC1="tCH:TIME:=2.5 ns"
    #GENERIC10="tRC:TIME:=55.0 ns"
    #GENERIC11="tRFC:TIME:=70.0 ns"
    #GENERIC12="tRCD:TIME:=15.0 ns"
    #GENERIC13="tRP:TIME:=15.0 ns"
    #GENERIC14="tRRD:TIME:=10.0 ns"
    #GENERIC15="tWR:TIME:=15.0 ns"
    #GENERIC16="addr_bits:INTEGER:=13"
    #GENERIC17="data_bits:INTEGER:=4"
    #GENERIC18="cols_bits:INTEGER:=12"
    #GENERIC2="tCL:TIME:=2.5 ns"
    #GENERIC3="tDH:TIME:=0.40000000000000002 ns"
    #GENERIC4="tDS:TIME:=0.40000000000000002 ns"
    #GENERIC5="tIH:TIME:=0.59999999999999998 ns"
    #GENERIC6="tIS:TIME:=0.59999999999999998 ns"
    #GENERIC7="tMRD:TIME:=10.0 ns"
    #GENERIC8="tRAS:TIME:=40.0 ns"
    #GENERIC9="tRAP:TIME:=15.0 ns"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1180095950"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-80,180,460)
    FREEID 26
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-59,160,435)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,-50,118,-26)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,-10,91,14)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,89,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,62,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,82,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,61,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,54,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,75,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,72,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,57,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,82,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,78,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    PIN  2, 0, 0
    {
     COORD (0,-40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Addr(12:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,0)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => 'Z')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dq(3:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Ba(1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #INITIAL_VALUE="'Z'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dqs"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Cas_n"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Cke"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Clk"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Clk_n"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Cs_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dm"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Ras_n"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="We_n"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "DDR_Registers" "DDR_Registers"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1181680536"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,440)
    FREEID 36
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,440)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,90,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (146,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,92,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (144,70,215,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,91,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (145,110,215,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,106,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (130,150,215,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,65,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (145,190,215,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,89,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (133,230,215,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,91,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (153,270,215,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,116,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,103,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,83,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="A(12:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Ai(12:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="BA(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="BAi(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAS_N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CASi_N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CKE(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (240,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CKEi(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (240,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RASi_N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (240,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Si_N(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RAS_N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (240,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="WEi_N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RESET_N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_N(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="WE_N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "DDR_Command_Decoder" "DDR_Command_Decoder"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,DDR_TESTS;\n"+
"use ieee.std_logic_1164.all,ddr_tests.ddr_define.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1181680458"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,360)
    FREEID 28
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,360)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,92,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,91,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,70,215,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,91,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,110,215,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,103,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,150,215,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,83,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,190,215,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,230,215,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,270,215,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,310,215,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 26
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="BA(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank0rank0"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAS_N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank0rank1"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RAS_N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank1rank0"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_N(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (240,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank1rank1"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="WE_N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (240,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank2rank0"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (240,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank2rank1"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (240,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank3rank0"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (240,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bank3rank1"
      #NUMBER="0"
      #VHDL_TYPE="t_DIMM_CMD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (4400,6800)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="1"
  }
 }
 
 BODY
 {
  INSTANCE  1, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U31"
    #SYMBOL="MT46V128M4"
   }
   COORD (1800,700)
   VERTEXES ( (2,9390), (4,9388), (6,9434), (8,9386), (10,9405), (12,4474), (14,9430), (16,9428), (18,4092), (20,9399), (22,9397), (24,9395) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  13, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1822,611,1867,640)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1
  }
  TEXT  14, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1809,1137,1978,1172)
   MARGINS (1,1)
   PARENT 1
  }
  NET WIRE  15, 0, 0
  {
   VARIABLES
   {
    #NAME="CLK"
   }
  }
  TEXT  17, 0, 0
  {
   TEXT "$#NAME"
   RECT (1704,1031,1752,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9437
  }
  NET WIRE  18, 0, 0
  {
   VARIABLES
   {
    #NAME="CLK_N"
   }
  }
  TEXT  20, 0, 0
  {
   TEXT "$#NAME"
   RECT (1672,1071,1750,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9436
  }
  TEXT  23, 0, 0
  {
   TEXT "$#NAME"
   RECT (1668,871,1753,900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9410
  }
  TEXT  24, 0, 0
  {
   TEXT "$#NAME"
   RECT (1669,831,1754,860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9422
  }
  TEXT  29, 0, 0
  {
   TEXT "$#NAME"
   RECT (1668,631,1752,660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9394
  }
  INSTANCE  30, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="MT46V128M4"
   }
   COORD (1640,700)
   ORIENTATION 2
   VERTEXES ( (2,9391), (4,9389), (6,9435), (8,9387), (10,9406), (12,9433), (14,9431), (16,9429), (18,4089), (20,9400), (22,9398), (24,9396) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  42, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1508,608,1540,637)
   ALIGN 10
   MARGINS (1,1)
   PARENT 30
   ORIENTATION 2
  }
  TEXT  43, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1463,1135,1632,1170)
   ALIGN 2
   MARGINS (1,1)
   PARENT 30
   ORIENTATION 2
  }
  NET BUS  44, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(3:0)"
   }
  }
  TEXT  46, 0, 0
  {
   TEXT "$#NAME"
   RECT (1667,671,1754,700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9393
  }
  NET WIRE  47, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(0)"
   }
  }
  TEXT  49, 0, 0
  {
   TEXT "$#NAME"
   RECT (1668,711,1751,740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9392
  }
  TEXT  52, 0, 0
  {
   TEXT "$#NAME"
   RECT (1629,950,1711,979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4550
  }
  TEXT  55, 0, 0
  {
   TEXT "$#NAME"
   RECT (1729,950,1811,979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4551
  }
  TEXT  61, 0, 0
  {
   TEXT "$#NAME"
   RECT (1681,790,1757,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9409
  }
  TEXT  67, 0, 0
  {
   TEXT "$#NAME"
   RECT (1676,910,1763,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9439
  }
  INSTANCE  104, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U40"
    #SYMBOL="MT46V128M4"
   }
   COORD (1800,1260)
   VERTEXES ( (2,4097), (4,4099), (6,4130), (8,4101), (10,4121), (12,4478), (14,4115), (16,4117), (18,4126), (20,4823), (22,4119), (24,4128) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  116, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1822,1171,1867,1200)
   ALIGN 8
   MARGINS (1,1)
   PARENT 104
  }
  TEXT  117, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1809,1697,1978,1732)
   MARGINS (1,1)
   PARENT 104
  }
  TEXT  126, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,1191,1754,1220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4554
  }
  INSTANCE  128, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U11"
    #SYMBOL="MT46V128M4"
   }
   COORD (1640,1260)
   ORIENTATION 2
   VERTEXES ( (2,4098), (4,4100), (6,4129), (8,4102), (10,4122), (12,4475), (14,4116), (16,4118), (18,4123), (20,4822), (22,4120), (24,4127) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  140, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1495,1171,1540,1200)
   ALIGN 10
   MARGINS (1,1)
   PARENT 128
   ORIENTATION 2
  }
  TEXT  141, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1463,1697,1632,1732)
   ALIGN 2
   MARGINS (1,1)
   PARENT 128
   ORIENTATION 2
  }
  TEXT  142, 0, 0
  {
   TEXT "$#NAME"
   RECT (1668,1231,1755,1260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4555
  }
  TEXT  144, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,1271,1753,1300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4556
  }
  NET WIRE  231, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(9)"
   }
  }
  NET BUS  232, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(7:4)"
   }
  }
  INSTANCE  233, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U30"
    #SYMBOL="MT46V128M4"
   }
   COORD (1800,1840)
   VERTEXES ( (2,4103), (4,4105), (6,4146), (8,4107), (10,4137), (12,4482), (14,4131), (16,4133), (18,4142), (20,4830), (22,4135), (24,4144) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  245, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1822,1751,1867,1780)
   ALIGN 8
   MARGINS (1,1)
   PARENT 233
  }
  TEXT  246, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1809,2277,1978,2312)
   MARGINS (1,1)
   PARENT 233
  }
  TEXT  255, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,1771,1754,1800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4557
  }
  INSTANCE  257, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="MT46V128M4"
   }
   COORD (1640,1840)
   ORIENTATION 2
   VERTEXES ( (2,4104), (4,4106), (6,4145), (8,4108), (10,4138), (12,4479), (14,4132), (16,4134), (18,4139), (20,4829), (22,4136), (24,4143) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  269, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1508,1751,1540,1780)
   ALIGN 10
   MARGINS (1,1)
   PARENT 257
   ORIENTATION 2
  }
  TEXT  270, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1463,2277,1632,2312)
   ALIGN 2
   MARGINS (1,1)
   PARENT 257
   ORIENTATION 2
  }
  TEXT  271, 0, 0
  {
   TEXT "$#NAME"
   RECT (1661,1811,1761,1840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4558
  }
  TEXT  273, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,1851,1753,1880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4559
  }
  NET WIRE  324, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(1)"
   }
  }
  NET BUS  326, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(11:8)"
   }
  }
  INSTANCE  327, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U39"
    #SYMBOL="MT46V128M4"
   }
   COORD (1800,2400)
   VERTEXES ( (2,4109), (4,4111), (6,4162), (8,4113), (10,4153), (12,4486), (14,4147), (16,4149), (18,4158), (20,4837), (22,4151), (24,4160) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  339, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1822,2311,1867,2340)
   ALIGN 8
   MARGINS (1,1)
   PARENT 327
  }
  TEXT  340, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1809,2837,1978,2872)
   MARGINS (1,1)
   PARENT 327
  }
  TEXT  349, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,2331,1754,2360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4560
  }
  INSTANCE  351, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U12"
    #SYMBOL="MT46V128M4"
   }
   COORD (1640,2400)
   ORIENTATION 2
   VERTEXES ( (2,4110), (4,4112), (6,4161), (8,4114), (10,4154), (12,4483), (14,4148), (16,4150), (18,4155), (20,4836), (22,4152), (24,4159) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  363, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1495,2311,1540,2340)
   ALIGN 10
   MARGINS (1,1)
   PARENT 351
   ORIENTATION 2
  }
  TEXT  364, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1463,2837,1632,2872)
   ALIGN 2
   MARGINS (1,1)
   PARENT 351
   ORIENTATION 2
  }
  TEXT  365, 0, 0
  {
   TEXT "$#NAME"
   RECT (1655,2371,1768,2400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4561
  }
  TEXT  367, 0, 0
  {
   TEXT "$#NAME"
   RECT (1663,2411,1759,2440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4562
  }
  NET WIRE  454, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(10)"
   }
  }
  NET BUS  455, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(15:12)"
   }
  }
  INSTANCE  461, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="A(12:0)"
    #SYMBOL="BusInput"
   }
   COORD (1100,6020)
   VERTEXES ( (2,9843) )
  }
  TEXT  462, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (972,6007,1049,6034)
   ALIGN 6
   PARENT 461
   ORIENTATION 2
  }
  INSTANCE  463, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="BA(1:0)"
    #SYMBOL="BusInput"
   }
   COORD (1100,6060)
   VERTEXES ( (2,9846) )
  }
  TEXT  464, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (969,6047,1049,6074)
   ALIGN 6
   PARENT 463
   ORIENTATION 2
  }
  INSTANCE  465, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CAS_N"
    #SYMBOL="Input"
   }
   COORD (1100,6100)
   VERTEXES ( (2,9849) )
  }
  TEXT  466, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (971,6087,1049,6114)
   ALIGN 6
   PARENT 465
   ORIENTATION 2
  }
  INSTANCE  467, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="CKE(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (1100,6140)
   VERTEXES ( (2,9852) )
  }
  TEXT  468, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (951,6127,1049,6154)
   ALIGN 6
   PARENT 467
   ORIENTATION 2
  }
  INSTANCE  473, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="S_N(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (1100,6340)
   VERTEXES ( (2,9855) )
  }
  TEXT  474, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (954,6327,1049,6354)
   ALIGN 6
   PARENT 473
   ORIENTATION 2
  }
  INSTANCE  479, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RAS_N"
    #SYMBOL="Input"
   }
   COORD (1100,6260)
   VERTEXES ( (2,9864) )
  }
  TEXT  480, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (971,6247,1049,6274)
   ALIGN 6
   PARENT 479
   ORIENTATION 2
  }
  INSTANCE  481, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="WE_N"
    #SYMBOL="Input"
   }
   COORD (1100,6380)
   VERTEXES ( (2,9861) )
  }
  TEXT  482, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (980,6367,1049,6394)
   ALIGN 6
   PARENT 481
   ORIENTATION 2
  }
  NET WIRE  513, 0, 0
  {
   VARIABLES
   {
    #NAME="RASi_N"
   }
  }
  NET WIRE  514, 0, 0
  {
   VARIABLES
   {
    #NAME="CASi_N"
   }
  }
  NET WIRE  515, 0, 0
  {
   VARIABLES
   {
    #NAME="CKEi(0)"
   }
  }
  NET WIRE  516, 0, 0
  {
   VARIABLES
   {
    #NAME="WEi_N"
   }
  }
  NET BUS  517, 0, 0
  {
   VARIABLES
   {
    #NAME="Ai(12:0)"
   }
  }
  NET BUS  518, 0, 0
  {
   VARIABLES
   {
    #NAME="BAi(1:0)"
   }
  }
  NET WIRE  519, 0, 0
  {
   VARIABLES
   {
    #NAME="Si_N(0)"
   }
  }
  NET WIRE  520, 0, 0
  {
   VARIABLES
   {
    #NAME="Si_N(1)"
   }
  }
  TEXT  601, 0, 0
  {
   TEXT "$#NAME"
   RECT (1704,1591,1752,1620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4563
  }
  TEXT  603, 0, 0
  {
   TEXT "$#NAME"
   RECT (1673,1631,1751,1660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4564
  }
  TEXT  605, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,1431,1755,1460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4565
  }
  TEXT  607, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,1391,1755,1420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4566
  }
  TEXT  609, 0, 0
  {
   TEXT "$#NAME"
   RECT (1629,1510,1711,1539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4567
  }
  TEXT  611, 0, 0
  {
   TEXT "$#NAME"
   RECT (1729,1510,1811,1539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4568
  }
  TEXT  613, 0, 0
  {
   TEXT "$#NAME"
   RECT (1682,1350,1758,1379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4569
  }
  TEXT  617, 0, 0
  {
   TEXT "$#NAME"
   RECT (1677,1470,1764,1499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4570
  }
  TEXT  664, 0, 0
  {
   TEXT "$#NAME"
   RECT (1704,2171,1752,2200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4571
  }
  TEXT  666, 0, 0
  {
   TEXT "$#NAME"
   RECT (1673,2211,1751,2240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4572
  }
  TEXT  668, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,2011,1755,2040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4573
  }
  TEXT  670, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,1971,1755,2000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4574
  }
  TEXT  672, 0, 0
  {
   TEXT "$#NAME"
   RECT (1629,2090,1711,2119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4575
  }
  TEXT  674, 0, 0
  {
   TEXT "$#NAME"
   RECT (1729,2090,1811,2119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4576
  }
  TEXT  676, 0, 0
  {
   TEXT "$#NAME"
   RECT (1682,1930,1758,1959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4577
  }
  TEXT  680, 0, 0
  {
   TEXT "$#NAME"
   RECT (1677,2050,1764,2079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4578
  }
  TEXT  727, 0, 0
  {
   TEXT "$#NAME"
   RECT (1704,2731,1752,2760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4579
  }
  TEXT  729, 0, 0
  {
   TEXT "$#NAME"
   RECT (1673,2771,1751,2800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4580
  }
  TEXT  731, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,2571,1755,2600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4581
  }
  TEXT  733, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,2531,1755,2560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4582
  }
  TEXT  735, 0, 0
  {
   TEXT "$#NAME"
   RECT (1629,2650,1711,2679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4583
  }
  TEXT  737, 0, 0
  {
   TEXT "$#NAME"
   RECT (1729,2650,1811,2679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4584
  }
  TEXT  739, 0, 0
  {
   TEXT "$#NAME"
   RECT (1682,2490,1758,2519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4585
  }
  TEXT  743, 0, 0
  {
   TEXT "$#NAME"
   RECT (1677,2610,1764,2639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4586
  }
  INSTANCE  818, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RESET_N"
    #SYMBOL="Input"
   }
   COORD (1100,6300)
   VERTEXES ( (2,9858) )
  }
  TEXT  819, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (940,6287,1049,6314)
   ALIGN 6
   PARENT 818
   ORIENTATION 2
  }
  INSTANCE  820, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U16"
    #SYMBOL="MT46V128M4"
   }
   COORD (1800,2960)
   VERTEXES ( (2,4171), (4,4173), (6,4184), (8,4175), (10,4169), (12,4490), (14,4163), (16,4165), (18,4180), (20,4844), (22,4167), (24,4182) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  832, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1822,2871,1867,2900)
   ALIGN 8
   MARGINS (1,1)
   PARENT 820
  }
  TEXT  833, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1809,3397,1978,3432)
   MARGINS (1,1)
   PARENT 820
  }
  TEXT  834, 0, 0
  {
   TEXT "$#NAME"
   RECT (1704,3291,1752,3320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4587
  }
  TEXT  836, 0, 0
  {
   TEXT "$#NAME"
   RECT (1673,3331,1751,3360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4588
  }
  TEXT  838, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,3131,1755,3160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4589
  }
  TEXT  840, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,3091,1755,3120)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4590
  }
  TEXT  842, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,2891,1754,2920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4591
  }
  INSTANCE  844, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U35"
    #SYMBOL="MT46V128M4"
   }
   COORD (1640,2960)
   ORIENTATION 2
   VERTEXES ( (2,4172), (4,4174), (6,4183), (8,4176), (10,4170), (12,4487), (14,4164), (16,4166), (18,4177), (20,4843), (22,4168), (24,4181) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  856, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1495,2871,1540,2900)
   ALIGN 10
   MARGINS (1,1)
   PARENT 844
   ORIENTATION 2
  }
  TEXT  857, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1463,3397,1632,3432)
   ALIGN 2
   MARGINS (1,1)
   PARENT 844
   ORIENTATION 2
  }
  TEXT  858, 0, 0
  {
   TEXT "$#NAME"
   RECT (1669,2931,1753,2960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4592
  }
  TEXT  860, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,2971,1753,3000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4593
  }
  TEXT  862, 0, 0
  {
   TEXT "$#NAME"
   RECT (1629,3210,1711,3239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4594
  }
  TEXT  864, 0, 0
  {
   TEXT "$#NAME"
   RECT (1729,3210,1811,3239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4595
  }
  TEXT  866, 0, 0
  {
   TEXT "$#NAME"
   RECT (1682,3050,1758,3079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4596
  }
  TEXT  870, 0, 0
  {
   TEXT "$#NAME"
   RECT (1677,3170,1764,3199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4597
  }
  INSTANCE  875, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U29"
    #SYMBOL="MT46V128M4"
   }
   COORD (1800,3520)
   VERTEXES ( (2,4185), (4,4187), (6,4218), (8,4189), (10,4209), (12,4494), (14,4203), (16,4205), (18,4214), (20,4851), (22,4207), (24,4216) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  887, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1822,3431,1867,3460)
   ALIGN 8
   MARGINS (1,1)
   PARENT 875
  }
  TEXT  888, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1809,3957,1978,3992)
   MARGINS (1,1)
   PARENT 875
  }
  TEXT  889, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,3451,1754,3480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4598
  }
  INSTANCE  891, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="MT46V128M4"
   }
   COORD (1640,3520)
   ORIENTATION 2
   VERTEXES ( (2,4186), (4,4188), (6,4217), (8,4190), (10,4210), (12,4491), (14,4204), (16,4206), (18,4211), (20,4850), (22,4208), (24,4215) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  903, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1508,3431,1540,3460)
   ALIGN 10
   MARGINS (1,1)
   PARENT 891
   ORIENTATION 2
  }
  TEXT  904, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1463,3957,1632,3992)
   ALIGN 2
   MARGINS (1,1)
   PARENT 891
   ORIENTATION 2
  }
  TEXT  905, 0, 0
  {
   TEXT "$#NAME"
   RECT (1655,3491,1768,3520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4599
  }
  TEXT  907, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,3531,1753,3560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4600
  }
  INSTANCE  909, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U38"
    #SYMBOL="MT46V128M4"
   }
   COORD (1800,4100)
   VERTEXES ( (2,4191), (4,4193), (6,4234), (8,4195), (10,4225), (12,4498), (14,4219), (16,4221), (18,4230), (20,4858), (22,4223), (24,4232) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  921, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1822,4011,1867,4040)
   ALIGN 8
   MARGINS (1,1)
   PARENT 909
  }
  TEXT  922, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1809,4537,1978,4572)
   MARGINS (1,1)
   PARENT 909
  }
  TEXT  923, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,4031,1754,4060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4601
  }
  INSTANCE  925, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U13"
    #SYMBOL="MT46V128M4"
   }
   COORD (1640,4100)
   ORIENTATION 2
   VERTEXES ( (2,4192), (4,4194), (6,4233), (8,4196), (10,4226), (12,4495), (14,4220), (16,4222), (18,4227), (20,4857), (22,4224), (24,4231) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  937, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1495,4011,1540,4040)
   ALIGN 10
   MARGINS (1,1)
   PARENT 925
   ORIENTATION 2
  }
  TEXT  938, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1463,4537,1632,4572)
   ALIGN 2
   MARGINS (1,1)
   PARENT 925
   ORIENTATION 2
  }
  TEXT  939, 0, 0
  {
   TEXT "$#NAME"
   RECT (1655,4071,1768,4100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4602
  }
  TEXT  941, 0, 0
  {
   TEXT "$#NAME"
   RECT (1663,4111,1759,4140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4603
  }
  INSTANCE  943, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U28"
    #SYMBOL="MT46V128M4"
   }
   COORD (1800,4660)
   VERTEXES ( (2,4197), (4,4199), (6,4250), (8,4201), (10,4241), (12,4502), (14,4235), (16,4237), (18,4246), (20,4865), (22,4239), (24,4248) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  955, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1822,4571,1867,4600)
   ALIGN 8
   MARGINS (1,1)
   PARENT 943
  }
  TEXT  956, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1809,5097,1978,5132)
   MARGINS (1,1)
   PARENT 943
  }
  TEXT  957, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,4591,1754,4620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4604
  }
  INSTANCE  959, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="MT46V128M4"
   }
   COORD (1640,4660)
   ORIENTATION 2
   VERTEXES ( (2,4198), (4,4200), (6,4249), (8,4202), (10,4242), (12,4499), (14,4236), (16,4238), (18,4243), (20,4864), (22,4240), (24,4247) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  971, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1508,4571,1540,4600)
   ALIGN 10
   MARGINS (1,1)
   PARENT 959
   ORIENTATION 2
  }
  TEXT  972, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1463,5097,1632,5132)
   ALIGN 2
   MARGINS (1,1)
   PARENT 959
   ORIENTATION 2
  }
  TEXT  973, 0, 0
  {
   TEXT "$#NAME"
   RECT (1655,4631,1768,4660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4605
  }
  TEXT  975, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,4671,1753,4700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4606
  }
  TEXT  977, 0, 0
  {
   TEXT "$#NAME"
   RECT (1704,3851,1752,3880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4607
  }
  TEXT  979, 0, 0
  {
   TEXT "$#NAME"
   RECT (1673,3891,1751,3920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4608
  }
  TEXT  981, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,3691,1755,3720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4609
  }
  TEXT  983, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,3651,1755,3680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4610
  }
  TEXT  985, 0, 0
  {
   TEXT "$#NAME"
   RECT (1629,3770,1711,3799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4611
  }
  TEXT  987, 0, 0
  {
   TEXT "$#NAME"
   RECT (1729,3770,1811,3799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4612
  }
  TEXT  989, 0, 0
  {
   TEXT "$#NAME"
   RECT (1682,3610,1758,3639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4613
  }
  TEXT  993, 0, 0
  {
   TEXT "$#NAME"
   RECT (1677,3730,1764,3759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4614
  }
  TEXT  997, 0, 0
  {
   TEXT "$#NAME"
   RECT (1704,4431,1752,4460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4615
  }
  TEXT  999, 0, 0
  {
   TEXT "$#NAME"
   RECT (1673,4471,1751,4500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4616
  }
  TEXT  1001, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,4271,1755,4300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4617
  }
  TEXT  1003, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,4231,1755,4260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4618
  }
  TEXT  1005, 0, 0
  {
   TEXT "$#NAME"
   RECT (1629,4350,1711,4379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4619
  }
  TEXT  1007, 0, 0
  {
   TEXT "$#NAME"
   RECT (1729,4350,1811,4379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4620
  }
  TEXT  1009, 0, 0
  {
   TEXT "$#NAME"
   RECT (1682,4190,1758,4219)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4621
  }
  TEXT  1013, 0, 0
  {
   TEXT "$#NAME"
   RECT (1677,4310,1764,4339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4622
  }
  TEXT  1017, 0, 0
  {
   TEXT "$#NAME"
   RECT (1704,4991,1752,5020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4623
  }
  TEXT  1019, 0, 0
  {
   TEXT "$#NAME"
   RECT (1673,5031,1751,5060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4624
  }
  TEXT  1021, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,4831,1755,4860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4625
  }
  TEXT  1023, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,4791,1755,4820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4626
  }
  TEXT  1025, 0, 0
  {
   TEXT "$#NAME"
   RECT (1629,4910,1711,4939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4627
  }
  TEXT  1027, 0, 0
  {
   TEXT "$#NAME"
   RECT (1729,4910,1811,4939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4628
  }
  TEXT  1029, 0, 0
  {
   TEXT "$#NAME"
   RECT (1682,4750,1758,4779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4629
  }
  TEXT  1033, 0, 0
  {
   TEXT "$#NAME"
   RECT (1677,4870,1764,4899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4630
  }
  NET WIRE  1325, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(8)"
   }
  }
  NET BUS  1326, 0, 0
  {
   VARIABLES
   {
    #NAME="CB(3:0)"
   }
  }
  NET WIRE  1327, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(2)"
   }
  }
  NET BUS  1328, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(19:16)"
   }
  }
  NET BUS  1329, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(23:20)"
   }
  }
  NET WIRE  1330, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(11)"
   }
  }
  NET BUS  1331, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(27:24)"
   }
  }
  NET WIRE  1332, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(3)"
   }
  }
  INSTANCE  1361, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U37"
    #SYMBOL="MT46V128M4"
   }
   COORD (1800,5220)
   VERTEXES ( (2,4251), (4,4253), (6,4272), (8,4255), (10,4263), (12,4506), (14,4257), (16,4259), (18,4268), (20,4872), (22,4261), (24,4270) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  1373, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1822,5131,1867,5160)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1361
  }
  TEXT  1374, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1809,5657,1978,5692)
   MARGINS (1,1)
   PARENT 1361
  }
  TEXT  1375, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,5151,1754,5180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4631
  }
  INSTANCE  1377, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U14"
    #SYMBOL="MT46V128M4"
   }
   COORD (1640,5220)
   ORIENTATION 2
   VERTEXES ( (2,4252), (4,4254), (6,4271), (8,4256), (10,4264), (12,4503), (14,4258), (16,4260), (18,4265), (20,4871), (22,4262), (24,4269) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  1389, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1495,5131,1540,5160)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1377
   ORIENTATION 2
  }
  TEXT  1390, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1463,5657,1632,5692)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1377
   ORIENTATION 2
  }
  TEXT  1391, 0, 0
  {
   TEXT "$#NAME"
   RECT (1655,5191,1768,5220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4632
  }
  TEXT  1393, 0, 0
  {
   TEXT "$#NAME"
   RECT (1663,5231,1759,5260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4633
  }
  TEXT  1395, 0, 0
  {
   TEXT "$#NAME"
   RECT (1704,5551,1752,5580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4634
  }
  TEXT  1397, 0, 0
  {
   TEXT "$#NAME"
   RECT (1673,5591,1751,5620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4635
  }
  TEXT  1399, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,5391,1755,5420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4636
  }
  TEXT  1401, 0, 0
  {
   TEXT "$#NAME"
   RECT (1670,5351,1755,5380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4637
  }
  TEXT  1403, 0, 0
  {
   TEXT "$#NAME"
   RECT (1629,5470,1711,5499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4638
  }
  TEXT  1405, 0, 0
  {
   TEXT "$#NAME"
   RECT (1729,5470,1811,5499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4639
  }
  TEXT  1407, 0, 0
  {
   TEXT "$#NAME"
   RECT (1682,5310,1758,5339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4640
  }
  TEXT  1411, 0, 0
  {
   TEXT "$#NAME"
   RECT (1677,5430,1764,5459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4641
  }
  NET BUS  1452, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(31:28)"
   }
  }
  NET WIRE  1453, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(12)"
   }
  }
  INSTANCE  1454, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="MT46V128M4"
   }
   COORD (2720,700)
   VERTEXES ( (2,4281), (4,4283), (6,4294), (8,4285), (10,4279), (12,4542), (14,4273), (16,4275), (18,4290), (20,4879), (22,4277), (24,4292) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  1466, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2742,611,2774,640)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1454
  }
  TEXT  1467, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2729,1137,2898,1172)
   MARGINS (1,1)
   PARENT 1454
  }
  TEXT  1468, 0, 0
  {
   TEXT "$#NAME"
   RECT (2624,1031,2672,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4642
  }
  TEXT  1470, 0, 0
  {
   TEXT "$#NAME"
   RECT (2593,1071,2671,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4643
  }
  TEXT  1472, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,871,2675,900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4644
  }
  TEXT  1474, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,831,2675,860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4645
  }
  TEXT  1476, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,631,2674,660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4646
  }
  INSTANCE  1478, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U25"
    #SYMBOL="MT46V128M4"
   }
   COORD (2560,700)
   ORIENTATION 2
   VERTEXES ( (2,4282), (4,4284), (6,4293), (8,4286), (10,4280), (12,4539), (14,4274), (16,4276), (18,4287), (20,4878), (22,4278), (24,4291) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  1490, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2415,611,2460,640)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1478
   ORIENTATION 2
  }
  TEXT  1491, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2383,1137,2552,1172)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1478
   ORIENTATION 2
  }
  TEXT  1492, 0, 0
  {
   TEXT "$#NAME"
   RECT (2575,671,2688,700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4647
  }
  TEXT  1494, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,711,2673,740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4648
  }
  TEXT  1496, 0, 0
  {
   TEXT "$#NAME"
   RECT (2549,950,2631,979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4649
  }
  TEXT  1498, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,950,2731,979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4650
  }
  TEXT  1500, 0, 0
  {
   TEXT "$#NAME"
   RECT (2602,790,2678,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4651
  }
  TEXT  1504, 0, 0
  {
   TEXT "$#NAME"
   RECT (2597,910,2684,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4652
  }
  INSTANCE  1509, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="MT46V128M4"
   }
   COORD (2720,1260)
   VERTEXES ( (2,4295), (4,4297), (6,4328), (8,4299), (10,4319), (12,4538), (14,4313), (16,4315), (18,4324), (20,4886), (22,4317), (24,4326) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  1521, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2742,1171,2774,1200)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1509
  }
  TEXT  1522, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2729,1697,2898,1732)
   MARGINS (1,1)
   PARENT 1509
  }
  TEXT  1523, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,1191,2674,1220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4653
  }
  INSTANCE  1525, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U24"
    #SYMBOL="MT46V128M4"
   }
   COORD (2560,1260)
   ORIENTATION 2
   VERTEXES ( (2,4296), (4,4298), (6,4327), (8,4300), (10,4320), (12,4535), (14,4314), (16,4316), (18,4321), (20,4885), (22,4318), (24,4325) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  1537, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2415,1171,2460,1200)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1525
   ORIENTATION 2
  }
  TEXT  1538, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2383,1697,2552,1732)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1525
   ORIENTATION 2
  }
  TEXT  1539, 0, 0
  {
   TEXT "$#NAME"
   RECT (2575,1231,2688,1260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4654
  }
  TEXT  1541, 0, 0
  {
   TEXT "$#NAME"
   RECT (2583,1271,2679,1300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4655
  }
  INSTANCE  1543, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U177"
    #SYMBOL="MT46V128M4"
   }
   COORD (2720,1840)
   VERTEXES ( (2,4301), (4,4303), (6,4344), (8,4305), (10,4335), (12,4534), (14,4329), (16,4331), (18,4340), (20,4893), (22,4333), (24,4342) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  1555, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2742,1751,2800,1780)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1543
  }
  TEXT  1556, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2729,2277,2898,2312)
   MARGINS (1,1)
   PARENT 1543
  }
  TEXT  1557, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,1771,2674,1800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4656
  }
  INSTANCE  1559, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U34"
    #SYMBOL="MT46V128M4"
   }
   COORD (2560,1840)
   ORIENTATION 2
   VERTEXES ( (2,4302), (4,4304), (6,4343), (8,4306), (10,4336), (12,4531), (14,4330), (16,4332), (18,4337), (20,4892), (22,4334), (24,4341) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  1571, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2415,1751,2460,1780)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1559
   ORIENTATION 2
  }
  TEXT  1572, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2383,2277,2552,2312)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1559
   ORIENTATION 2
  }
  TEXT  1573, 0, 0
  {
   TEXT "$#NAME"
   RECT (2575,1811,2688,1840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4657
  }
  TEXT  1575, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,1851,2673,1880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4658
  }
  INSTANCE  1577, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U8"
    #SYMBOL="MT46V128M4"
   }
   COORD (2720,2400)
   VERTEXES ( (2,4307), (4,4309), (6,4360), (8,4311), (10,4351), (12,4530), (14,4345), (16,4347), (18,4356), (20,4900), (22,4349), (24,4358) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  1589, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2742,2311,2774,2340)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1577
  }
  TEXT  1590, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2729,2837,2898,2872)
   MARGINS (1,1)
   PARENT 1577
  }
  TEXT  1591, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,2331,2674,2360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4659
  }
  INSTANCE  1593, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U23"
    #SYMBOL="MT46V128M4"
   }
   COORD (2560,2400)
   ORIENTATION 2
   VERTEXES ( (2,4308), (4,4310), (6,4359), (8,4312), (10,4352), (12,4527), (14,4346), (16,4348), (18,4353), (20,4899), (22,4350), (24,4357) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  1605, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2415,2311,2460,2340)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1593
   ORIENTATION 2
  }
  TEXT  1606, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2383,2837,2552,2872)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1593
   ORIENTATION 2
  }
  TEXT  1607, 0, 0
  {
   TEXT "$#NAME"
   RECT (2575,2371,2688,2400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4660
  }
  TEXT  1609, 0, 0
  {
   TEXT "$#NAME"
   RECT (2583,2411,2679,2440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4661
  }
  TEXT  1611, 0, 0
  {
   TEXT "$#NAME"
   RECT (2624,1591,2672,1620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4662
  }
  TEXT  1613, 0, 0
  {
   TEXT "$#NAME"
   RECT (2593,1631,2671,1660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4663
  }
  TEXT  1615, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,1431,2675,1460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4664
  }
  TEXT  1617, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,1391,2675,1420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4665
  }
  TEXT  1619, 0, 0
  {
   TEXT "$#NAME"
   RECT (2549,1510,2631,1539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4666
  }
  TEXT  1621, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,1510,2731,1539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4667
  }
  TEXT  1623, 0, 0
  {
   TEXT "$#NAME"
   RECT (2602,1350,2678,1379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4668
  }
  TEXT  1627, 0, 0
  {
   TEXT "$#NAME"
   RECT (2597,1470,2684,1499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4669
  }
  TEXT  1631, 0, 0
  {
   TEXT "$#NAME"
   RECT (2624,2171,2672,2200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4670
  }
  TEXT  1633, 0, 0
  {
   TEXT "$#NAME"
   RECT (2593,2211,2671,2240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4671
  }
  TEXT  1635, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,2011,2675,2040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4672
  }
  TEXT  1637, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,1971,2675,2000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4673
  }
  TEXT  1639, 0, 0
  {
   TEXT "$#NAME"
   RECT (2549,2090,2631,2119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4674
  }
  TEXT  1641, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,2090,2731,2119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4675
  }
  TEXT  1643, 0, 0
  {
   TEXT "$#NAME"
   RECT (2602,1930,2678,1959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4676
  }
  TEXT  1647, 0, 0
  {
   TEXT "$#NAME"
   RECT (2597,2050,2684,2079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4677
  }
  TEXT  1651, 0, 0
  {
   TEXT "$#NAME"
   RECT (2624,2731,2672,2760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4678
  }
  TEXT  1653, 0, 0
  {
   TEXT "$#NAME"
   RECT (2593,2771,2671,2800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4679
  }
  TEXT  1655, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,2571,2675,2600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4680
  }
  TEXT  1657, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,2531,2675,2560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4681
  }
  TEXT  1659, 0, 0
  {
   TEXT "$#NAME"
   RECT (2549,2650,2631,2679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4682
  }
  TEXT  1661, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,2650,2731,2679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4683
  }
  TEXT  1663, 0, 0
  {
   TEXT "$#NAME"
   RECT (2602,2490,2678,2519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4684
  }
  TEXT  1667, 0, 0
  {
   TEXT "$#NAME"
   RECT (2597,2610,2684,2639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4685
  }
  INSTANCE  1671, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U17"
    #SYMBOL="MT46V128M4"
   }
   COORD (2720,2960)
   VERTEXES ( (2,4369), (4,4371), (6,4382), (8,4373), (10,4367), (12,4526), (14,4361), (16,4363), (18,4378), (20,4907), (22,4365), (24,4380) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  1683, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2742,2871,2787,2900)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1671
  }
  TEXT  1684, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2729,3397,2898,3432)
   MARGINS (1,1)
   PARENT 1671
  }
  TEXT  1685, 0, 0
  {
   TEXT "$#NAME"
   RECT (2624,3291,2672,3320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4686
  }
  TEXT  1687, 0, 0
  {
   TEXT "$#NAME"
   RECT (2593,3331,2671,3360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4687
  }
  TEXT  1689, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,3131,2675,3160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4688
  }
  TEXT  1691, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,3091,2675,3120)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4689
  }
  TEXT  1693, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,2891,2674,2920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4690
  }
  INSTANCE  1695, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="MT46V128M4"
   }
   COORD (2560,2960)
   ORIENTATION 2
   VERTEXES ( (2,4370), (4,4372), (6,4381), (8,4374), (10,4368), (12,4523), (14,4362), (16,4364), (18,4375), (20,4906), (22,4366), (24,4379) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  1707, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2428,2871,2460,2900)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1695
   ORIENTATION 2
  }
  TEXT  1708, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2383,3397,2552,3432)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1695
   ORIENTATION 2
  }
  TEXT  1709, 0, 0
  {
   TEXT "$#NAME"
   RECT (2589,2931,2673,2960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4691
  }
  TEXT  1711, 0, 0
  {
   TEXT "$#NAME"
   RECT (2583,2971,2679,3000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4692
  }
  TEXT  1713, 0, 0
  {
   TEXT "$#NAME"
   RECT (2549,3210,2631,3239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4693
  }
  TEXT  1715, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,3210,2731,3239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4694
  }
  TEXT  1717, 0, 0
  {
   TEXT "$#NAME"
   RECT (2602,3050,2678,3079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4695
  }
  TEXT  1721, 0, 0
  {
   TEXT "$#NAME"
   RECT (2597,3170,2684,3199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4696
  }
  INSTANCE  1723, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U9"
    #SYMBOL="MT46V128M4"
   }
   COORD (2720,3520)
   VERTEXES ( (2,4383), (4,4385), (6,4416), (8,4387), (10,4407), (12,4522), (14,4401), (16,4403), (18,4412), (20,4914), (22,4405), (24,4414) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  1735, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2742,3431,2774,3460)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1723
  }
  TEXT  1736, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2729,3957,2898,3992)
   MARGINS (1,1)
   PARENT 1723
  }
  TEXT  1737, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,3451,2674,3480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4697
  }
  INSTANCE  1739, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U22"
    #SYMBOL="MT46V128M4"
   }
   COORD (2560,3520)
   ORIENTATION 2
   VERTEXES ( (2,4384), (4,4386), (6,4415), (8,4388), (10,4408), (12,4519), (14,4402), (16,4404), (18,4409), (20,4913), (22,4406), (24,4413) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  1751, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2415,3431,2460,3460)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1739
   ORIENTATION 2
  }
  TEXT  1752, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2383,3957,2552,3992)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1739
   ORIENTATION 2
  }
  TEXT  1753, 0, 0
  {
   TEXT "$#NAME"
   RECT (2575,3491,2688,3520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4698
  }
  TEXT  1755, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,3531,2673,3560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4699
  }
  INSTANCE  1757, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U18"
    #SYMBOL="MT46V128M4"
   }
   COORD (2720,4100)
   VERTEXES ( (2,4389), (4,4391), (6,4432), (8,4393), (10,4423), (12,4518), (14,4417), (16,4419), (18,4428), (20,4921), (22,4421), (24,4430) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  1769, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2742,4011,2787,4040)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1757
  }
  TEXT  1770, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2729,4537,2898,4572)
   MARGINS (1,1)
   PARENT 1757
  }
  TEXT  1771, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,4031,2674,4060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4700
  }
  INSTANCE  1773, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U33"
    #SYMBOL="MT46V128M4"
   }
   COORD (2560,4100)
   ORIENTATION 2
   VERTEXES ( (2,4390), (4,4392), (6,4431), (8,4394), (10,4424), (12,4515), (14,4418), (16,4420), (18,4425), (20,4920), (22,4422), (24,4429) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  1785, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2415,4011,2460,4040)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1773
   ORIENTATION 2
  }
  TEXT  1786, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2383,4537,2552,4572)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1773
   ORIENTATION 2
  }
  TEXT  1787, 0, 0
  {
   TEXT "$#NAME"
   RECT (2575,4071,2688,4100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4701
  }
  TEXT  1789, 0, 0
  {
   TEXT "$#NAME"
   RECT (2583,4111,2679,4140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4702
  }
  INSTANCE  1791, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U10"
    #SYMBOL="MT46V128M4"
   }
   COORD (2720,4660)
   VERTEXES ( (2,4395), (4,4397), (6,4448), (8,4399), (10,4439), (12,4514), (14,4433), (16,4435), (18,4444), (20,4935), (22,4437), (24,4446) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  1803, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2742,4571,2787,4600)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1791
  }
  TEXT  1804, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2729,5097,2898,5132)
   MARGINS (1,1)
   PARENT 1791
  }
  TEXT  1805, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,4591,2674,4620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4703
  }
  INSTANCE  1807, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U21"
    #SYMBOL="MT46V128M4"
   }
   COORD (2560,4660)
   ORIENTATION 2
   VERTEXES ( (2,4396), (4,4398), (6,4447), (8,4400), (10,4440), (12,4511), (14,4434), (16,4436), (18,4441), (20,4934), (22,4438), (24,4445) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  1819, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2415,4571,2460,4600)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1807
   ORIENTATION 2
  }
  TEXT  1820, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2383,5097,2552,5132)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1807
   ORIENTATION 2
  }
  TEXT  1821, 0, 0
  {
   TEXT "$#NAME"
   RECT (2575,4631,2688,4660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4704
  }
  TEXT  1823, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,4671,2673,4700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4705
  }
  TEXT  1825, 0, 0
  {
   TEXT "$#NAME"
   RECT (2624,3851,2672,3880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4706
  }
  TEXT  1827, 0, 0
  {
   TEXT "$#NAME"
   RECT (2593,3891,2671,3920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4707
  }
  TEXT  1829, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,3691,2675,3720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4708
  }
  TEXT  1831, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,3651,2675,3680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4709
  }
  TEXT  1833, 0, 0
  {
   TEXT "$#NAME"
   RECT (2549,3770,2631,3799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4710
  }
  TEXT  1835, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,3770,2731,3799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4711
  }
  TEXT  1837, 0, 0
  {
   TEXT "$#NAME"
   RECT (2602,3610,2678,3639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4712
  }
  TEXT  1841, 0, 0
  {
   TEXT "$#NAME"
   RECT (2597,3730,2684,3759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4713
  }
  TEXT  1843, 0, 0
  {
   TEXT "$#NAME"
   RECT (2624,4431,2672,4460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4714
  }
  TEXT  1845, 0, 0
  {
   TEXT "$#NAME"
   RECT (2593,4471,2671,4500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4715
  }
  TEXT  1847, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,4271,2675,4300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4716
  }
  TEXT  1849, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,4231,2675,4260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4717
  }
  TEXT  1851, 0, 0
  {
   TEXT "$#NAME"
   RECT (2549,4350,2631,4379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4718
  }
  TEXT  1853, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,4350,2731,4379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4719
  }
  TEXT  1855, 0, 0
  {
   TEXT "$#NAME"
   RECT (2602,4190,2678,4219)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4720
  }
  TEXT  1859, 0, 0
  {
   TEXT "$#NAME"
   RECT (2597,4310,2684,4339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4721
  }
  TEXT  1861, 0, 0
  {
   TEXT "$#NAME"
   RECT (2624,4991,2672,5020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4722
  }
  TEXT  1863, 0, 0
  {
   TEXT "$#NAME"
   RECT (2593,5031,2671,5060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4723
  }
  TEXT  1865, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,4831,2675,4860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4724
  }
  TEXT  1867, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,4791,2675,4820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4725
  }
  TEXT  1869, 0, 0
  {
   TEXT "$#NAME"
   RECT (2549,4910,2631,4939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4726
  }
  TEXT  1871, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,4910,2731,4939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4727
  }
  TEXT  1873, 0, 0
  {
   TEXT "$#NAME"
   RECT (2602,4750,2678,4779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4728
  }
  TEXT  1877, 0, 0
  {
   TEXT "$#NAME"
   RECT (2597,4870,2684,4899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4729
  }
  INSTANCE  1887, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U20"
    #SYMBOL="MT46V128M4"
   }
   COORD (2720,5220)
   VERTEXES ( (2,4449), (4,4451), (6,4470), (8,4453), (10,4461), (12,4510), (14,4455), (16,4457), (18,4466), (20,4942), (22,4459), (24,4468) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  1899, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2742,5131,2787,5160)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1887
  }
  TEXT  1900, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2729,5657,2898,5692)
   MARGINS (1,1)
   PARENT 1887
  }
  TEXT  1901, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,5151,2674,5180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4730
  }
  INSTANCE  1903, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mt46v128m4"
    #LIBRARY="#default"
    #REFERENCE="U32"
    #SYMBOL="MT46V128M4"
   }
   COORD (2560,5220)
   ORIENTATION 2
   VERTEXES ( (2,4450), (4,4452), (6,4469), (8,4454), (10,4462), (12,4507), (14,4456), (16,4458), (18,4463), (20,4941), (22,4460), (24,4467) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  1915, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2415,5131,2460,5160)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1903
   ORIENTATION 2
  }
  TEXT  1916, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2383,5657,2552,5692)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1903
   ORIENTATION 2
  }
  TEXT  1917, 0, 0
  {
   TEXT "$#NAME"
   RECT (2575,5191,2688,5220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4731
  }
  TEXT  1919, 0, 0
  {
   TEXT "$#NAME"
   RECT (2583,5231,2679,5260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4732
  }
  TEXT  1921, 0, 0
  {
   TEXT "$#NAME"
   RECT (2624,5551,2672,5580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4733
  }
  TEXT  1923, 0, 0
  {
   TEXT "$#NAME"
   RECT (2593,5591,2671,5620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4734
  }
  TEXT  1925, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,5391,2675,5420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4735
  }
  TEXT  1927, 0, 0
  {
   TEXT "$#NAME"
   RECT (2590,5351,2675,5380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4736
  }
  TEXT  1929, 0, 0
  {
   TEXT "$#NAME"
   RECT (2549,5470,2631,5499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4737
  }
  TEXT  1931, 0, 0
  {
   TEXT "$#NAME"
   RECT (2649,5470,2731,5499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4738
  }
  TEXT  1933, 0, 0
  {
   TEXT "$#NAME"
   RECT (2602,5310,2678,5339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4739
  }
  TEXT  1937, 0, 0
  {
   TEXT "$#NAME"
   RECT (2597,5430,2684,5459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4740
  }
  NET WIRE  2321, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(4)"
   }
  }
  NET BUS  2322, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(35:32)"
   }
  }
  TEXT  2395, 0, 0
  {
   TEXT "$#NAME"
   RECT (1638,991,1723,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9438
  }
  TEXT  2408, 0, 0
  {
   TEXT "$#NAME"
   RECT (1738,991,1823,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4742
  }
  NET WIRE  2415, 0, 0
  {
   VARIABLES
   {
    #NAME="CKEi(1)"
   }
  }
  TEXT  2457, 0, 0
  {
   TEXT "$#NAME"
   RECT (1638,1551,1723,1580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4743
  }
  TEXT  2461, 0, 0
  {
   TEXT "$#NAME"
   RECT (1738,1551,1823,1580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4744
  }
  TEXT  2487, 0, 0
  {
   TEXT "$#NAME"
   RECT (1638,2131,1723,2160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4745
  }
  TEXT  2491, 0, 0
  {
   TEXT "$#NAME"
   RECT (1738,2131,1823,2160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4746
  }
  TEXT  2643, 0, 0
  {
   TEXT "$#NAME"
   RECT (1638,2691,1723,2720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4747
  }
  TEXT  2647, 0, 0
  {
   TEXT "$#NAME"
   RECT (1738,2691,1823,2720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4748
  }
  TEXT  2657, 0, 0
  {
   TEXT "$#NAME"
   RECT (1638,3251,1723,3280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4749
  }
  TEXT  2661, 0, 0
  {
   TEXT "$#NAME"
   RECT (1738,3251,1823,3280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4750
  }
  TEXT  2671, 0, 0
  {
   TEXT "$#NAME"
   RECT (1638,3811,1723,3840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4751
  }
  TEXT  2675, 0, 0
  {
   TEXT "$#NAME"
   RECT (1738,3811,1823,3840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4752
  }
  TEXT  2685, 0, 0
  {
   TEXT "$#NAME"
   RECT (1638,4391,1723,4420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4753
  }
  TEXT  2689, 0, 0
  {
   TEXT "$#NAME"
   RECT (1738,4391,1823,4420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4754
  }
  TEXT  2699, 0, 0
  {
   TEXT "$#NAME"
   RECT (1638,4951,1723,4980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4755
  }
  TEXT  2703, 0, 0
  {
   TEXT "$#NAME"
   RECT (1738,4951,1823,4980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4756
  }
  TEXT  2713, 0, 0
  {
   TEXT "$#NAME"
   RECT (1638,5511,1723,5540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4757
  }
  TEXT  2717, 0, 0
  {
   TEXT "$#NAME"
   RECT (1738,5511,1823,5540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4758
  }
  TEXT  2727, 0, 0
  {
   TEXT "$#NAME"
   RECT (2558,5511,2643,5540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4759
  }
  TEXT  2731, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,5511,2743,5540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4760
  }
  TEXT  2741, 0, 0
  {
   TEXT "$#NAME"
   RECT (2558,4951,2643,4980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4761
  }
  TEXT  2745, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,4951,2743,4980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4762
  }
  TEXT  2755, 0, 0
  {
   TEXT "$#NAME"
   RECT (2558,4391,2643,4420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4763
  }
  TEXT  2759, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,4391,2743,4420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4764
  }
  TEXT  2769, 0, 0
  {
   TEXT "$#NAME"
   RECT (2558,3811,2643,3840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4765
  }
  TEXT  2773, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,3811,2743,3840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4766
  }
  TEXT  2783, 0, 0
  {
   TEXT "$#NAME"
   RECT (2558,3251,2643,3280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4767
  }
  TEXT  2787, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,3251,2743,3280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4768
  }
  TEXT  2797, 0, 0
  {
   TEXT "$#NAME"
   RECT (2558,2691,2643,2720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4769
  }
  TEXT  2801, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,2691,2743,2720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4770
  }
  TEXT  2811, 0, 0
  {
   TEXT "$#NAME"
   RECT (2558,2131,2643,2160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4771
  }
  TEXT  2815, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,2131,2743,2160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4772
  }
  TEXT  2825, 0, 0
  {
   TEXT "$#NAME"
   RECT (2558,1551,2643,1580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4773
  }
  TEXT  2829, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,1551,2743,1580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4774
  }
  TEXT  2839, 0, 0
  {
   TEXT "$#NAME"
   RECT (2558,991,2643,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4775
  }
  TEXT  2843, 0, 0
  {
   TEXT "$#NAME"
   RECT (2658,991,2743,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4776
  }
  NET BUS  2881, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(39:36)"
   }
  }
  NET WIRE  2882, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(13)"
   }
  }
  NET BUS  2883, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(43:40)"
   }
  }
  NET WIRE  2884, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(5)"
   }
  }
  NET BUS  2885, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(47:44)"
   }
  }
  NET WIRE  2886, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(14)"
   }
  }
  NET BUS  2887, 0, 0
  {
   VARIABLES
   {
    #NAME="CB(7:4)"
   }
  }
  NET WIRE  2888, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(17)"
   }
  }
  NET BUS  2889, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(51:48)"
   }
  }
  NET WIRE  2891, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(15)"
   }
  }
  NET WIRE  2893, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(7)"
   }
  }
  NET BUS  2894, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(63:60)"
   }
  }
  NET WIRE  2895, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(16)"
   }
  }
  NET BUS  2933, 0, 0
  NET BUS  2937, 0, 0
  NET WIRE  2941, 0, 0
  NET BUS  2945, 0, 0
  NET BUS  2957, 0, 0
  NET WIRE  2969, 0, 0
  NET WIRE  2973, 0, 0
  NET WIRE  2977, 0, 0
  INSTANCE  3017, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusBidirectional"
    #LIBRARY="#terminals"
    #REFERENCE="DQ(63:0)"
    #SYMBOL="BusBidirectional"
   }
   COORD (1100,5820)
   ORIENTATION 2
  }
  TEXT  3018, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (940,5807,1038,5834)
   ALIGN 6
   PARENT 3017
   ORIENTATION 2
  }
  INSTANCE  3019, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusBidirectional"
    #LIBRARY="#terminals"
    #REFERENCE="DQS(17:0)"
    #SYMBOL="BusBidirectional"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (1100,5860)
   ORIENTATION 2
  }
  TEXT  3020, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (924,5847,1038,5874)
   ALIGN 6
   PARENT 3019
   ORIENTATION 2
  }
  INSTANCE  3021, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusBidirectional"
    #LIBRARY="#terminals"
    #REFERENCE="CB(7:0)"
    #SYMBOL="BusBidirectional"
   }
   COORD (1100,5900)
   ORIENTATION 2
  }
  TEXT  3022, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (956,5887,1038,5914)
   ALIGN 6
   PARENT 3021
   ORIENTATION 2
  }
  INSTANCE  3023, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="DDR_Registers"
    #LIBRARY="#default"
    #REFERENCE="U15_U36"
    #SYMBOL="DDR_Registers"
   }
   COORD (1160,5980)
   VERTEXES ( (2,9842), (6,9845), (10,9848), (14,9851), (32,9854), (30,9857), (34,9860), (26,9863), (22,9866), (18,9869), (4,9873), (12,9879), (8,9882), (16,9884), (20,9895), (24,9898), (28,9901) )
   PINPROP 28,"#PIN_STATE","0"
  }
  TEXT  3024, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1160,6420,1365,6455)
   MARGINS (1,1)
   PARENT 3023
  }
  TEXT  3025, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1172,5951,1273,5980)
   ALIGN 8
   MARGINS (1,1)
   PARENT 3023
  }
  INSTANCE  3026, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
   }
   COORD (1100,6180)
   VERTEXES ( (2,9870) )
  }
  TEXT  3028, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1003,6167,1049,6194)
   ALIGN 6
   PARENT 3026
   ORIENTATION 2
  }
  INSTANCE  3029, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK_N"
    #SYMBOL="Input"
   }
   COORD (1100,6220)
   VERTEXES ( (2,9867) )
  }
  TEXT  3031, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (973,6207,1049,6234)
   ALIGN 6
   PARENT 3029
   ORIENTATION 2
  }
  NET WIRE  3032, 0, 0
  NET WIRE  3034, 0, 0
  NET BUS  3180, 0, 0
  {
   VARIABLES
   {
    #NAME="CKEi(1:0)"
   }
  }
  TEXT  3181, 0, 0
  {
   TEXT "$#NAME"
   RECT (1508,6111,1613,6140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9886
  }
  TEXT  3185, 0, 0
  {
   TEXT "$#NAME"
   RECT (1513,6030,1600,6059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9883
  }
  TEXT  3189, 0, 0
  {
   TEXT "$#NAME"
   RECT (1518,5991,1602,6020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9874
  }
  NET BUS  3193, 0, 0
  {
   VARIABLES
   {
    #NAME="Si_N(1:0)"
   }
  }
  TEXT  3194, 0, 0
  {
   TEXT "$#NAME"
   RECT (1509,6191,1611,6220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9899
  }
  TEXT  3198, 0, 0
  {
   TEXT "$#NAME"
   RECT (1518,6071,1603,6100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9880
  }
  TEXT  3202, 0, 0
  {
   TEXT "$#NAME"
   RECT (1514,6150,1599,6179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9896
  }
  TEXT  3206, 0, 0
  {
   TEXT "$#NAME"
   RECT (1502,6231,1578,6260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9902
  }
  VTX  4089, 0, 0
  {
   COORD (1640,980)
  }
  VTX  4090, 0, 0
  {
   COORD (1700,980)
  }
  VTX  4091, 0, 0
  {
   COORD (1740,980)
  }
  VTX  4092, 0, 0
  {
   COORD (1800,980)
  }
  VTX  4097, 0, 0
  {
   COORD (1800,1220)
  }
  VTX  4098, 0, 0
  {
   COORD (1640,1220)
  }
  VTX  4099, 0, 0
  {
   COORD (1800,1260)
  }
  VTX  4100, 0, 0
  {
   COORD (1640,1260)
  }
  VTX  4101, 0, 0
  {
   COORD (1800,1300)
  }
  VTX  4102, 0, 0
  {
   COORD (1640,1300)
  }
  VTX  4103, 0, 0
  {
   COORD (1800,1800)
  }
  VTX  4104, 0, 0
  {
   COORD (1640,1800)
  }
  VTX  4105, 0, 0
  {
   COORD (1800,1840)
  }
  VTX  4106, 0, 0
  {
   COORD (1640,1840)
  }
  VTX  4107, 0, 0
  {
   COORD (1800,1880)
  }
  VTX  4108, 0, 0
  {
   COORD (1640,1880)
  }
  VTX  4109, 0, 0
  {
   COORD (1800,2360)
  }
  VTX  4110, 0, 0
  {
   COORD (1640,2360)
  }
  VTX  4111, 0, 0
  {
   COORD (1800,2400)
  }
  VTX  4112, 0, 0
  {
   COORD (1640,2400)
  }
  VTX  4113, 0, 0
  {
   COORD (1800,2440)
  }
  VTX  4114, 0, 0
  {
   COORD (1640,2440)
  }
  VTX  4115, 0, 0
  {
   COORD (1800,1620)
  }
  VTX  4116, 0, 0
  {
   COORD (1640,1620)
  }
  VTX  4117, 0, 0
  {
   COORD (1800,1660)
  }
  VTX  4118, 0, 0
  {
   COORD (1640,1660)
  }
  VTX  4119, 0, 0
  {
   COORD (1800,1460)
  }
  VTX  4120, 0, 0
  {
   COORD (1640,1460)
  }
  VTX  4121, 0, 0
  {
   COORD (1800,1420)
  }
  VTX  4122, 0, 0
  {
   COORD (1640,1420)
  }
  VTX  4123, 0, 0
  {
   COORD (1640,1540)
  }
  VTX  4124, 0, 0
  {
   COORD (1700,1540)
  }
  VTX  4125, 0, 0
  {
   COORD (1740,1540)
  }
  VTX  4126, 0, 0
  {
   COORD (1800,1540)
  }
  VTX  4127, 0, 0
  {
   COORD (1640,1380)
  }
  VTX  4128, 0, 0
  {
   COORD (1800,1380)
  }
  VTX  4129, 0, 0
  {
   COORD (1640,1500)
  }
  VTX  4130, 0, 0
  {
   COORD (1800,1500)
  }
  VTX  4131, 0, 0
  {
   COORD (1800,2200)
  }
  VTX  4132, 0, 0
  {
   COORD (1640,2200)
  }
  VTX  4133, 0, 0
  {
   COORD (1800,2240)
  }
  VTX  4134, 0, 0
  {
   COORD (1640,2240)
  }
  VTX  4135, 0, 0
  {
   COORD (1800,2040)
  }
  VTX  4136, 0, 0
  {
   COORD (1640,2040)
  }
  VTX  4137, 0, 0
  {
   COORD (1800,2000)
  }
  VTX  4138, 0, 0
  {
   COORD (1640,2000)
  }
  VTX  4139, 0, 0
  {
   COORD (1640,2120)
  }
  VTX  4140, 0, 0
  {
   COORD (1700,2120)
  }
  VTX  4141, 0, 0
  {
   COORD (1740,2120)
  }
  VTX  4142, 0, 0
  {
   COORD (1800,2120)
  }
  VTX  4143, 0, 0
  {
   COORD (1640,1960)
  }
  VTX  4144, 0, 0
  {
   COORD (1800,1960)
  }
  VTX  4145, 0, 0
  {
   COORD (1640,2080)
  }
  VTX  4146, 0, 0
  {
   COORD (1800,2080)
  }
  VTX  4147, 0, 0
  {
   COORD (1800,2760)
  }
  VTX  4148, 0, 0
  {
   COORD (1640,2760)
  }
  VTX  4149, 0, 0
  {
   COORD (1800,2800)
  }
  VTX  4150, 0, 0
  {
   COORD (1640,2800)
  }
  VTX  4151, 0, 0
  {
   COORD (1800,2600)
  }
  VTX  4152, 0, 0
  {
   COORD (1640,2600)
  }
  VTX  4153, 0, 0
  {
   COORD (1800,2560)
  }
  VTX  4154, 0, 0
  {
   COORD (1640,2560)
  }
  VTX  4155, 0, 0
  {
   COORD (1640,2680)
  }
  VTX  4156, 0, 0
  {
   COORD (1700,2680)
  }
  VTX  4157, 0, 0
  {
   COORD (1740,2680)
  }
  VTX  4158, 0, 0
  {
   COORD (1800,2680)
  }
  VTX  4159, 0, 0
  {
   COORD (1640,2520)
  }
  VTX  4160, 0, 0
  {
   COORD (1800,2520)
  }
  VTX  4161, 0, 0
  {
   COORD (1640,2640)
  }
  VTX  4162, 0, 0
  {
   COORD (1800,2640)
  }
  VTX  4163, 0, 0
  {
   COORD (1800,3320)
  }
  VTX  4164, 0, 0
  {
   COORD (1640,3320)
  }
  VTX  4165, 0, 0
  {
   COORD (1800,3360)
  }
  VTX  4166, 0, 0
  {
   COORD (1640,3360)
  }
  VTX  4167, 0, 0
  {
   COORD (1800,3160)
  }
  VTX  4168, 0, 0
  {
   COORD (1640,3160)
  }
  VTX  4169, 0, 0
  {
   COORD (1800,3120)
  }
  VTX  4170, 0, 0
  {
   COORD (1640,3120)
  }
  VTX  4171, 0, 0
  {
   COORD (1800,2920)
  }
  VTX  4172, 0, 0
  {
   COORD (1640,2920)
  }
  VTX  4173, 0, 0
  {
   COORD (1800,2960)
  }
  VTX  4174, 0, 0
  {
   COORD (1640,2960)
  }
  VTX  4175, 0, 0
  {
   COORD (1800,3000)
  }
  VTX  4176, 0, 0
  {
   COORD (1640,3000)
  }
  VTX  4177, 0, 0
  {
   COORD (1640,3240)
  }
  VTX  4178, 0, 0
  {
   COORD (1700,3240)
  }
  VTX  4179, 0, 0
  {
   COORD (1740,3240)
  }
  VTX  4180, 0, 0
  {
   COORD (1800,3240)
  }
  VTX  4181, 0, 0
  {
   COORD (1640,3080)
  }
  VTX  4182, 0, 0
  {
   COORD (1800,3080)
  }
  VTX  4183, 0, 0
  {
   COORD (1640,3200)
  }
  VTX  4184, 0, 0
  {
   COORD (1800,3200)
  }
  VTX  4185, 0, 0
  {
   COORD (1800,3480)
  }
  VTX  4186, 0, 0
  {
   COORD (1640,3480)
  }
  VTX  4187, 0, 0
  {
   COORD (1800,3520)
  }
  VTX  4188, 0, 0
  {
   COORD (1640,3520)
  }
  VTX  4189, 0, 0
  {
   COORD (1800,3560)
  }
  VTX  4190, 0, 0
  {
   COORD (1640,3560)
  }
  VTX  4191, 0, 0
  {
   COORD (1800,4060)
  }
  VTX  4192, 0, 0
  {
   COORD (1640,4060)
  }
  VTX  4193, 0, 0
  {
   COORD (1800,4100)
  }
  VTX  4194, 0, 0
  {
   COORD (1640,4100)
  }
  VTX  4195, 0, 0
  {
   COORD (1800,4140)
  }
  VTX  4196, 0, 0
  {
   COORD (1640,4140)
  }
  VTX  4197, 0, 0
  {
   COORD (1800,4620)
  }
  VTX  4198, 0, 0
  {
   COORD (1640,4620)
  }
  VTX  4199, 0, 0
  {
   COORD (1800,4660)
  }
  VTX  4200, 0, 0
  {
   COORD (1640,4660)
  }
  VTX  4201, 0, 0
  {
   COORD (1800,4700)
  }
  VTX  4202, 0, 0
  {
   COORD (1640,4700)
  }
  VTX  4203, 0, 0
  {
   COORD (1800,3880)
  }
  VTX  4204, 0, 0
  {
   COORD (1640,3880)
  }
  VTX  4205, 0, 0
  {
   COORD (1800,3920)
  }
  VTX  4206, 0, 0
  {
   COORD (1640,3920)
  }
  VTX  4207, 0, 0
  {
   COORD (1800,3720)
  }
  VTX  4208, 0, 0
  {
   COORD (1640,3720)
  }
  VTX  4209, 0, 0
  {
   COORD (1800,3680)
  }
  VTX  4210, 0, 0
  {
   COORD (1640,3680)
  }
  VTX  4211, 0, 0
  {
   COORD (1640,3800)
  }
  VTX  4212, 0, 0
  {
   COORD (1700,3800)
  }
  VTX  4213, 0, 0
  {
   COORD (1740,3800)
  }
  VTX  4214, 0, 0
  {
   COORD (1800,3800)
  }
  VTX  4215, 0, 0
  {
   COORD (1640,3640)
  }
  VTX  4216, 0, 0
  {
   COORD (1800,3640)
  }
  VTX  4217, 0, 0
  {
   COORD (1640,3760)
  }
  VTX  4218, 0, 0
  {
   COORD (1800,3760)
  }
  VTX  4219, 0, 0
  {
   COORD (1800,4460)
  }
  VTX  4220, 0, 0
  {
   COORD (1640,4460)
  }
  VTX  4221, 0, 0
  {
   COORD (1800,4500)
  }
  VTX  4222, 0, 0
  {
   COORD (1640,4500)
  }
  VTX  4223, 0, 0
  {
   COORD (1800,4300)
  }
  VTX  4224, 0, 0
  {
   COORD (1640,4300)
  }
  VTX  4225, 0, 0
  {
   COORD (1800,4260)
  }
  VTX  4226, 0, 0
  {
   COORD (1640,4260)
  }
  VTX  4227, 0, 0
  {
   COORD (1640,4380)
  }
  VTX  4228, 0, 0
  {
   COORD (1700,4380)
  }
  VTX  4229, 0, 0
  {
   COORD (1740,4380)
  }
  VTX  4230, 0, 0
  {
   COORD (1800,4380)
  }
  VTX  4231, 0, 0
  {
   COORD (1640,4220)
  }
  VTX  4232, 0, 0
  {
   COORD (1800,4220)
  }
  VTX  4233, 0, 0
  {
   COORD (1640,4340)
  }
  VTX  4234, 0, 0
  {
   COORD (1800,4340)
  }
  VTX  4235, 0, 0
  {
   COORD (1800,5020)
  }
  VTX  4236, 0, 0
  {
   COORD (1640,5020)
  }
  VTX  4237, 0, 0
  {
   COORD (1800,5060)
  }
  VTX  4238, 0, 0
  {
   COORD (1640,5060)
  }
  VTX  4239, 0, 0
  {
   COORD (1800,4860)
  }
  VTX  4240, 0, 0
  {
   COORD (1640,4860)
  }
  VTX  4241, 0, 0
  {
   COORD (1800,4820)
  }
  VTX  4242, 0, 0
  {
   COORD (1640,4820)
  }
  VTX  4243, 0, 0
  {
   COORD (1640,4940)
  }
  VTX  4244, 0, 0
  {
   COORD (1700,4940)
  }
  VTX  4245, 0, 0
  {
   COORD (1740,4940)
  }
  VTX  4246, 0, 0
  {
   COORD (1800,4940)
  }
  VTX  4247, 0, 0
  {
   COORD (1640,4780)
  }
  VTX  4248, 0, 0
  {
   COORD (1800,4780)
  }
  VTX  4249, 0, 0
  {
   COORD (1640,4900)
  }
  VTX  4250, 0, 0
  {
   COORD (1800,4900)
  }
  VTX  4251, 0, 0
  {
   COORD (1800,5180)
  }
  VTX  4252, 0, 0
  {
   COORD (1640,5180)
  }
  VTX  4253, 0, 0
  {
   COORD (1800,5220)
  }
  VTX  4254, 0, 0
  {
   COORD (1640,5220)
  }
  VTX  4255, 0, 0
  {
   COORD (1800,5260)
  }
  VTX  4256, 0, 0
  {
   COORD (1640,5260)
  }
  VTX  4257, 0, 0
  {
   COORD (1800,5580)
  }
  VTX  4258, 0, 0
  {
   COORD (1640,5580)
  }
  VTX  4259, 0, 0
  {
   COORD (1800,5620)
  }
  VTX  4260, 0, 0
  {
   COORD (1640,5620)
  }
  VTX  4261, 0, 0
  {
   COORD (1800,5420)
  }
  VTX  4262, 0, 0
  {
   COORD (1640,5420)
  }
  VTX  4263, 0, 0
  {
   COORD (1800,5380)
  }
  VTX  4264, 0, 0
  {
   COORD (1640,5380)
  }
  VTX  4265, 0, 0
  {
   COORD (1640,5500)
  }
  VTX  4266, 0, 0
  {
   COORD (1700,5500)
  }
  VTX  4267, 0, 0
  {
   COORD (1740,5500)
  }
  VTX  4268, 0, 0
  {
   COORD (1800,5500)
  }
  VTX  4269, 0, 0
  {
   COORD (1640,5340)
  }
  VTX  4270, 0, 0
  {
   COORD (1800,5340)
  }
  VTX  4271, 0, 0
  {
   COORD (1640,5460)
  }
  VTX  4272, 0, 0
  {
   COORD (1800,5460)
  }
  VTX  4273, 0, 0
  {
   COORD (2720,1060)
  }
  VTX  4274, 0, 0
  {
   COORD (2560,1060)
  }
  VTX  4275, 0, 0
  {
   COORD (2720,1100)
  }
  VTX  4276, 0, 0
  {
   COORD (2560,1100)
  }
  VTX  4277, 0, 0
  {
   COORD (2720,900)
  }
  VTX  4278, 0, 0
  {
   COORD (2560,900)
  }
  VTX  4279, 0, 0
  {
   COORD (2720,860)
  }
  VTX  4280, 0, 0
  {
   COORD (2560,860)
  }
  VTX  4281, 0, 0
  {
   COORD (2720,660)
  }
  VTX  4282, 0, 0
  {
   COORD (2560,660)
  }
  VTX  4283, 0, 0
  {
   COORD (2720,700)
  }
  VTX  4284, 0, 0
  {
   COORD (2560,700)
  }
  VTX  4285, 0, 0
  {
   COORD (2720,740)
  }
  VTX  4286, 0, 0
  {
   COORD (2560,740)
  }
  VTX  4287, 0, 0
  {
   COORD (2560,980)
  }
  VTX  4288, 0, 0
  {
   COORD (2620,980)
  }
  VTX  4289, 0, 0
  {
   COORD (2660,980)
  }
  VTX  4290, 0, 0
  {
   COORD (2720,980)
  }
  VTX  4291, 0, 0
  {
   COORD (2560,820)
  }
  VTX  4292, 0, 0
  {
   COORD (2720,820)
  }
  VTX  4293, 0, 0
  {
   COORD (2560,940)
  }
  VTX  4294, 0, 0
  {
   COORD (2720,940)
  }
  VTX  4295, 0, 0
  {
   COORD (2720,1220)
  }
  VTX  4296, 0, 0
  {
   COORD (2560,1220)
  }
  VTX  4297, 0, 0
  {
   COORD (2720,1260)
  }
  VTX  4298, 0, 0
  {
   COORD (2560,1260)
  }
  VTX  4299, 0, 0
  {
   COORD (2720,1300)
  }
  VTX  4300, 0, 0
  {
   COORD (2560,1300)
  }
  VTX  4301, 0, 0
  {
   COORD (2720,1800)
  }
  VTX  4302, 0, 0
  {
   COORD (2560,1800)
  }
  VTX  4303, 0, 0
  {
   COORD (2720,1840)
  }
  VTX  4304, 0, 0
  {
   COORD (2560,1840)
  }
  VTX  4305, 0, 0
  {
   COORD (2720,1880)
  }
  VTX  4306, 0, 0
  {
   COORD (2560,1880)
  }
  VTX  4307, 0, 0
  {
   COORD (2720,2360)
  }
  VTX  4308, 0, 0
  {
   COORD (2560,2360)
  }
  VTX  4309, 0, 0
  {
   COORD (2720,2400)
  }
  VTX  4310, 0, 0
  {
   COORD (2560,2400)
  }
  VTX  4311, 0, 0
  {
   COORD (2720,2440)
  }
  VTX  4312, 0, 0
  {
   COORD (2560,2440)
  }
  VTX  4313, 0, 0
  {
   COORD (2720,1620)
  }
  VTX  4314, 0, 0
  {
   COORD (2560,1620)
  }
  VTX  4315, 0, 0
  {
   COORD (2720,1660)
  }
  VTX  4316, 0, 0
  {
   COORD (2560,1660)
  }
  VTX  4317, 0, 0
  {
   COORD (2720,1460)
  }
  VTX  4318, 0, 0
  {
   COORD (2560,1460)
  }
  VTX  4319, 0, 0
  {
   COORD (2720,1420)
  }
  VTX  4320, 0, 0
  {
   COORD (2560,1420)
  }
  VTX  4321, 0, 0
  {
   COORD (2560,1540)
  }
  VTX  4322, 0, 0
  {
   COORD (2620,1540)
  }
  VTX  4323, 0, 0
  {
   COORD (2660,1540)
  }
  VTX  4324, 0, 0
  {
   COORD (2720,1540)
  }
  VTX  4325, 0, 0
  {
   COORD (2560,1380)
  }
  VTX  4326, 0, 0
  {
   COORD (2720,1380)
  }
  VTX  4327, 0, 0
  {
   COORD (2560,1500)
  }
  VTX  4328, 0, 0
  {
   COORD (2720,1500)
  }
  VTX  4329, 0, 0
  {
   COORD (2720,2200)
  }
  VTX  4330, 0, 0
  {
   COORD (2560,2200)
  }
  VTX  4331, 0, 0
  {
   COORD (2720,2240)
  }
  VTX  4332, 0, 0
  {
   COORD (2560,2240)
  }
  VTX  4333, 0, 0
  {
   COORD (2720,2040)
  }
  VTX  4334, 0, 0
  {
   COORD (2560,2040)
  }
  VTX  4335, 0, 0
  {
   COORD (2720,2000)
  }
  VTX  4336, 0, 0
  {
   COORD (2560,2000)
  }
  VTX  4337, 0, 0
  {
   COORD (2560,2120)
  }
  VTX  4338, 0, 0
  {
   COORD (2620,2120)
  }
  VTX  4339, 0, 0
  {
   COORD (2660,2120)
  }
  VTX  4340, 0, 0
  {
   COORD (2720,2120)
  }
  VTX  4341, 0, 0
  {
   COORD (2560,1960)
  }
  VTX  4342, 0, 0
  {
   COORD (2720,1960)
  }
  VTX  4343, 0, 0
  {
   COORD (2560,2080)
  }
  VTX  4344, 0, 0
  {
   COORD (2720,2080)
  }
  VTX  4345, 0, 0
  {
   COORD (2720,2760)
  }
  VTX  4346, 0, 0
  {
   COORD (2560,2760)
  }
  VTX  4347, 0, 0
  {
   COORD (2720,2800)
  }
  VTX  4348, 0, 0
  {
   COORD (2560,2800)
  }
  VTX  4349, 0, 0
  {
   COORD (2720,2600)
  }
  VTX  4350, 0, 0
  {
   COORD (2560,2600)
  }
  VTX  4351, 0, 0
  {
   COORD (2720,2560)
  }
  VTX  4352, 0, 0
  {
   COORD (2560,2560)
  }
  VTX  4353, 0, 0
  {
   COORD (2560,2680)
  }
  VTX  4354, 0, 0
  {
   COORD (2620,2680)
  }
  VTX  4355, 0, 0
  {
   COORD (2660,2680)
  }
  VTX  4356, 0, 0
  {
   COORD (2720,2680)
  }
  VTX  4357, 0, 0
  {
   COORD (2560,2520)
  }
  VTX  4358, 0, 0
  {
   COORD (2720,2520)
  }
  VTX  4359, 0, 0
  {
   COORD (2560,2640)
  }
  VTX  4360, 0, 0
  {
   COORD (2720,2640)
  }
  VTX  4361, 0, 0
  {
   COORD (2720,3320)
  }
  VTX  4362, 0, 0
  {
   COORD (2560,3320)
  }
  VTX  4363, 0, 0
  {
   COORD (2720,3360)
  }
  VTX  4364, 0, 0
  {
   COORD (2560,3360)
  }
  VTX  4365, 0, 0
  {
   COORD (2720,3160)
  }
  VTX  4366, 0, 0
  {
   COORD (2560,3160)
  }
  VTX  4367, 0, 0
  {
   COORD (2720,3120)
  }
  VTX  4368, 0, 0
  {
   COORD (2560,3120)
  }
  VTX  4369, 0, 0
  {
   COORD (2720,2920)
  }
  VTX  4370, 0, 0
  {
   COORD (2560,2920)
  }
  VTX  4371, 0, 0
  {
   COORD (2720,2960)
  }
  VTX  4372, 0, 0
  {
   COORD (2560,2960)
  }
  VTX  4373, 0, 0
  {
   COORD (2720,3000)
  }
  VTX  4374, 0, 0
  {
   COORD (2560,3000)
  }
  VTX  4375, 0, 0
  {
   COORD (2560,3240)
  }
  VTX  4376, 0, 0
  {
   COORD (2620,3240)
  }
  VTX  4377, 0, 0
  {
   COORD (2660,3240)
  }
  VTX  4378, 0, 0
  {
   COORD (2720,3240)
  }
  VTX  4379, 0, 0
  {
   COORD (2560,3080)
  }
  VTX  4380, 0, 0
  {
   COORD (2720,3080)
  }
  VTX  4381, 0, 0
  {
   COORD (2560,3200)
  }
  VTX  4382, 0, 0
  {
   COORD (2720,3200)
  }
  VTX  4383, 0, 0
  {
   COORD (2720,3480)
  }
  VTX  4384, 0, 0
  {
   COORD (2560,3480)
  }
  VTX  4385, 0, 0
  {
   COORD (2720,3520)
  }
  VTX  4386, 0, 0
  {
   COORD (2560,3520)
  }
  VTX  4387, 0, 0
  {
   COORD (2720,3560)
  }
  VTX  4388, 0, 0
  {
   COORD (2560,3560)
  }
  VTX  4389, 0, 0
  {
   COORD (2720,4060)
  }
  VTX  4390, 0, 0
  {
   COORD (2560,4060)
  }
  VTX  4391, 0, 0
  {
   COORD (2720,4100)
  }
  VTX  4392, 0, 0
  {
   COORD (2560,4100)
  }
  VTX  4393, 0, 0
  {
   COORD (2720,4140)
  }
  VTX  4394, 0, 0
  {
   COORD (2560,4140)
  }
  VTX  4395, 0, 0
  {
   COORD (2720,4620)
  }
  VTX  4396, 0, 0
  {
   COORD (2560,4620)
  }
  VTX  4397, 0, 0
  {
   COORD (2720,4660)
  }
  VTX  4398, 0, 0
  {
   COORD (2560,4660)
  }
  VTX  4399, 0, 0
  {
   COORD (2720,4700)
  }
  VTX  4400, 0, 0
  {
   COORD (2560,4700)
  }
  VTX  4401, 0, 0
  {
   COORD (2720,3880)
  }
  VTX  4402, 0, 0
  {
   COORD (2560,3880)
  }
  VTX  4403, 0, 0
  {
   COORD (2720,3920)
  }
  VTX  4404, 0, 0
  {
   COORD (2560,3920)
  }
  VTX  4405, 0, 0
  {
   COORD (2720,3720)
  }
  VTX  4406, 0, 0
  {
   COORD (2560,3720)
  }
  VTX  4407, 0, 0
  {
   COORD (2720,3680)
  }
  VTX  4408, 0, 0
  {
   COORD (2560,3680)
  }
  VTX  4409, 0, 0
  {
   COORD (2560,3800)
  }
  VTX  4410, 0, 0
  {
   COORD (2620,3800)
  }
  VTX  4411, 0, 0
  {
   COORD (2660,3800)
  }
  VTX  4412, 0, 0
  {
   COORD (2720,3800)
  }
  VTX  4413, 0, 0
  {
   COORD (2560,3640)
  }
  VTX  4414, 0, 0
  {
   COORD (2720,3640)
  }
  VTX  4415, 0, 0
  {
   COORD (2560,3760)
  }
  VTX  4416, 0, 0
  {
   COORD (2720,3760)
  }
  VTX  4417, 0, 0
  {
   COORD (2720,4460)
  }
  VTX  4418, 0, 0
  {
   COORD (2560,4460)
  }
  VTX  4419, 0, 0
  {
   COORD (2720,4500)
  }
  VTX  4420, 0, 0
  {
   COORD (2560,4500)
  }
  VTX  4421, 0, 0
  {
   COORD (2720,4300)
  }
  VTX  4422, 0, 0
  {
   COORD (2560,4300)
  }
  VTX  4423, 0, 0
  {
   COORD (2720,4260)
  }
  VTX  4424, 0, 0
  {
   COORD (2560,4260)
  }
  VTX  4425, 0, 0
  {
   COORD (2560,4380)
  }
  VTX  4426, 0, 0
  {
   COORD (2620,4380)
  }
  VTX  4427, 0, 0
  {
   COORD (2660,4380)
  }
  VTX  4428, 0, 0
  {
   COORD (2720,4380)
  }
  VTX  4429, 0, 0
  {
   COORD (2560,4220)
  }
  VTX  4430, 0, 0
  {
   COORD (2720,4220)
  }
  VTX  4431, 0, 0
  {
   COORD (2560,4340)
  }
  VTX  4432, 0, 0
  {
   COORD (2720,4340)
  }
  VTX  4433, 0, 0
  {
   COORD (2720,5020)
  }
  VTX  4434, 0, 0
  {
   COORD (2560,5020)
  }
  VTX  4435, 0, 0
  {
   COORD (2720,5060)
  }
  VTX  4436, 0, 0
  {
   COORD (2560,5060)
  }
  VTX  4437, 0, 0
  {
   COORD (2720,4860)
  }
  VTX  4438, 0, 0
  {
   COORD (2560,4860)
  }
  VTX  4439, 0, 0
  {
   COORD (2720,4820)
  }
  VTX  4440, 0, 0
  {
   COORD (2560,4820)
  }
  VTX  4441, 0, 0
  {
   COORD (2560,4940)
  }
  VTX  4442, 0, 0
  {
   COORD (2620,4940)
  }
  VTX  4443, 0, 0
  {
   COORD (2660,4940)
  }
  VTX  4444, 0, 0
  {
   COORD (2720,4940)
  }
  VTX  4445, 0, 0
  {
   COORD (2560,4780)
  }
  VTX  4446, 0, 0
  {
   COORD (2720,4780)
  }
  VTX  4447, 0, 0
  {
   COORD (2560,4900)
  }
  VTX  4448, 0, 0
  {
   COORD (2720,4900)
  }
  VTX  4449, 0, 0
  {
   COORD (2720,5180)
  }
  VTX  4450, 0, 0
  {
   COORD (2560,5180)
  }
  VTX  4451, 0, 0
  {
   COORD (2720,5220)
  }
  VTX  4452, 0, 0
  {
   COORD (2560,5220)
  }
  VTX  4453, 0, 0
  {
   COORD (2720,5260)
  }
  VTX  4454, 0, 0
  {
   COORD (2560,5260)
  }
  VTX  4455, 0, 0
  {
   COORD (2720,5580)
  }
  VTX  4456, 0, 0
  {
   COORD (2560,5580)
  }
  VTX  4457, 0, 0
  {
   COORD (2720,5620)
  }
  VTX  4458, 0, 0
  {
   COORD (2560,5620)
  }
  VTX  4459, 0, 0
  {
   COORD (2720,5420)
  }
  VTX  4460, 0, 0
  {
   COORD (2560,5420)
  }
  VTX  4461, 0, 0
  {
   COORD (2720,5380)
  }
  VTX  4462, 0, 0
  {
   COORD (2560,5380)
  }
  VTX  4463, 0, 0
  {
   COORD (2560,5500)
  }
  VTX  4464, 0, 0
  {
   COORD (2620,5500)
  }
  VTX  4465, 0, 0
  {
   COORD (2660,5500)
  }
  VTX  4466, 0, 0
  {
   COORD (2720,5500)
  }
  VTX  4467, 0, 0
  {
   COORD (2560,5340)
  }
  VTX  4468, 0, 0
  {
   COORD (2720,5340)
  }
  VTX  4469, 0, 0
  {
   COORD (2560,5460)
  }
  VTX  4470, 0, 0
  {
   COORD (2720,5460)
  }
  VTX  4473, 0, 0
  {
   COORD (1740,1020)
  }
  VTX  4474, 0, 0
  {
   COORD (1800,1020)
  }
  VTX  4475, 0, 0
  {
   COORD (1640,1580)
  }
  VTX  4476, 0, 0
  {
   COORD (1700,1580)
  }
  VTX  4477, 0, 0
  {
   COORD (1740,1580)
  }
  VTX  4478, 0, 0
  {
   COORD (1800,1580)
  }
  VTX  4479, 0, 0
  {
   COORD (1640,2160)
  }
  VTX  4480, 0, 0
  {
   COORD (1700,2160)
  }
  VTX  4481, 0, 0
  {
   COORD (1740,2160)
  }
  VTX  4482, 0, 0
  {
   COORD (1800,2160)
  }
  VTX  4483, 0, 0
  {
   COORD (1640,2720)
  }
  VTX  4484, 0, 0
  {
   COORD (1700,2720)
  }
  VTX  4485, 0, 0
  {
   COORD (1740,2720)
  }
  VTX  4486, 0, 0
  {
   COORD (1800,2720)
  }
  VTX  4487, 0, 0
  {
   COORD (1640,3280)
  }
  VTX  4488, 0, 0
  {
   COORD (1700,3280)
  }
  VTX  4489, 0, 0
  {
   COORD (1740,3280)
  }
  VTX  4490, 0, 0
  {
   COORD (1800,3280)
  }
  VTX  4491, 0, 0
  {
   COORD (1640,3840)
  }
  VTX  4492, 0, 0
  {
   COORD (1700,3840)
  }
  VTX  4493, 0, 0
  {
   COORD (1740,3840)
  }
  VTX  4494, 0, 0
  {
   COORD (1800,3840)
  }
  VTX  4495, 0, 0
  {
   COORD (1640,4420)
  }
  VTX  4496, 0, 0
  {
   COORD (1700,4420)
  }
  VTX  4497, 0, 0
  {
   COORD (1740,4420)
  }
  VTX  4498, 0, 0
  {
   COORD (1800,4420)
  }
  VTX  4499, 0, 0
  {
   COORD (1640,4980)
  }
  VTX  4500, 0, 0
  {
   COORD (1700,4980)
  }
  VTX  4501, 0, 0
  {
   COORD (1740,4980)
  }
  VTX  4502, 0, 0
  {
   COORD (1800,4980)
  }
  VTX  4503, 0, 0
  {
   COORD (1640,5540)
  }
  VTX  4504, 0, 0
  {
   COORD (1700,5540)
  }
  VTX  4505, 0, 0
  {
   COORD (1740,5540)
  }
  VTX  4506, 0, 0
  {
   COORD (1800,5540)
  }
  VTX  4507, 0, 0
  {
   COORD (2560,5540)
  }
  VTX  4508, 0, 0
  {
   COORD (2620,5540)
  }
  VTX  4509, 0, 0
  {
   COORD (2660,5540)
  }
  VTX  4510, 0, 0
  {
   COORD (2720,5540)
  }
  VTX  4511, 0, 0
  {
   COORD (2560,4980)
  }
  VTX  4512, 0, 0
  {
   COORD (2620,4980)
  }
  VTX  4513, 0, 0
  {
   COORD (2660,4980)
  }
  VTX  4514, 0, 0
  {
   COORD (2720,4980)
  }
  VTX  4515, 0, 0
  {
   COORD (2560,4420)
  }
  VTX  4516, 0, 0
  {
   COORD (2620,4420)
  }
  VTX  4517, 0, 0
  {
   COORD (2660,4420)
  }
  VTX  4518, 0, 0
  {
   COORD (2720,4420)
  }
  VTX  4519, 0, 0
  {
   COORD (2560,3840)
  }
  VTX  4520, 0, 0
  {
   COORD (2620,3840)
  }
  VTX  4521, 0, 0
  {
   COORD (2660,3840)
  }
  VTX  4522, 0, 0
  {
   COORD (2720,3840)
  }
  VTX  4523, 0, 0
  {
   COORD (2560,3280)
  }
  VTX  4524, 0, 0
  {
   COORD (2620,3280)
  }
  VTX  4525, 0, 0
  {
   COORD (2660,3280)
  }
  VTX  4526, 0, 0
  {
   COORD (2720,3280)
  }
  VTX  4527, 0, 0
  {
   COORD (2560,2720)
  }
  VTX  4528, 0, 0
  {
   COORD (2620,2720)
  }
  VTX  4529, 0, 0
  {
   COORD (2660,2720)
  }
  VTX  4530, 0, 0
  {
   COORD (2720,2720)
  }
  VTX  4531, 0, 0
  {
   COORD (2560,2160)
  }
  VTX  4532, 0, 0
  {
   COORD (2620,2160)
  }
  VTX  4533, 0, 0
  {
   COORD (2660,2160)
  }
  VTX  4534, 0, 0
  {
   COORD (2720,2160)
  }
  VTX  4535, 0, 0
  {
   COORD (2560,1580)
  }
  VTX  4536, 0, 0
  {
   COORD (2620,1580)
  }
  VTX  4537, 0, 0
  {
   COORD (2660,1580)
  }
  VTX  4538, 0, 0
  {
   COORD (2720,1580)
  }
  VTX  4539, 0, 0
  {
   COORD (2560,1020)
  }
  VTX  4540, 0, 0
  {
   COORD (2620,1020)
  }
  VTX  4541, 0, 0
  {
   COORD (2660,1020)
  }
  VTX  4542, 0, 0
  {
   COORD (2720,1020)
  }
  WIRE  4550, 0, 0
  {
   NET 519
   VTX 4089, 4090
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4551, 0, 0
  {
   NET 520
   VTX 4091, 4092
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4554, 0, 0
  {
   NET 517
   VTX 4097, 4098
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4555, 0, 0
  {
   NET 232
   VTX 4099, 4100
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4556, 0, 0
  {
   NET 231
   VTX 4101, 4102
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4557, 0, 0
  {
   NET 517
   VTX 4103, 4104
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4558, 0, 0
  {
   NET 326
   VTX 4105, 4106
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4559, 0, 0
  {
   NET 324
   VTX 4107, 4108
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4560, 0, 0
  {
   NET 517
   VTX 4109, 4110
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4561, 0, 0
  {
   NET 455
   VTX 4111, 4112
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4562, 0, 0
  {
   NET 454
   VTX 4113, 4114
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4563, 0, 0
  {
   NET 15
   VTX 4115, 4116
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4564, 0, 0
  {
   NET 18
   VTX 4117, 4118
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4565, 0, 0
  {
   NET 513
   VTX 4119, 4120
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4566, 0, 0
  {
   NET 514
   VTX 4121, 4122
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4567, 0, 0
  {
   NET 519
   VTX 4123, 4124
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4568, 0, 0
  {
   NET 520
   VTX 4125, 4126
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4569, 0, 0
  {
   NET 516
   VTX 4127, 4128
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4570, 0, 0
  {
   NET 518
   VTX 4129, 4130
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4571, 0, 0
  {
   NET 15
   VTX 4131, 4132
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4572, 0, 0
  {
   NET 18
   VTX 4133, 4134
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4573, 0, 0
  {
   NET 513
   VTX 4135, 4136
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4574, 0, 0
  {
   NET 514
   VTX 4137, 4138
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4575, 0, 0
  {
   NET 519
   VTX 4139, 4140
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4576, 0, 0
  {
   NET 520
   VTX 4141, 4142
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4577, 0, 0
  {
   NET 516
   VTX 4143, 4144
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4578, 0, 0
  {
   NET 518
   VTX 4145, 4146
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4579, 0, 0
  {
   NET 15
   VTX 4147, 4148
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4580, 0, 0
  {
   NET 18
   VTX 4149, 4150
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4581, 0, 0
  {
   NET 513
   VTX 4151, 4152
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4582, 0, 0
  {
   NET 514
   VTX 4153, 4154
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4583, 0, 0
  {
   NET 519
   VTX 4155, 4156
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4584, 0, 0
  {
   NET 520
   VTX 4157, 4158
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4585, 0, 0
  {
   NET 516
   VTX 4159, 4160
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4586, 0, 0
  {
   NET 518
   VTX 4161, 4162
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4587, 0, 0
  {
   NET 15
   VTX 4163, 4164
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4588, 0, 0
  {
   NET 18
   VTX 4165, 4166
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4589, 0, 0
  {
   NET 513
   VTX 4167, 4168
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4590, 0, 0
  {
   NET 514
   VTX 4169, 4170
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4591, 0, 0
  {
   NET 517
   VTX 4171, 4172
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4592, 0, 0
  {
   NET 1326
   VTX 4173, 4174
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4593, 0, 0
  {
   NET 1325
   VTX 4175, 4176
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4594, 0, 0
  {
   NET 519
   VTX 4177, 4178
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4595, 0, 0
  {
   NET 520
   VTX 4179, 4180
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4596, 0, 0
  {
   NET 516
   VTX 4181, 4182
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4597, 0, 0
  {
   NET 518
   VTX 4183, 4184
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4598, 0, 0
  {
   NET 517
   VTX 4185, 4186
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4599, 0, 0
  {
   NET 1328
   VTX 4187, 4188
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4600, 0, 0
  {
   NET 1327
   VTX 4189, 4190
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4601, 0, 0
  {
   NET 517
   VTX 4191, 4192
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4602, 0, 0
  {
   NET 1329
   VTX 4193, 4194
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4603, 0, 0
  {
   NET 1330
   VTX 4195, 4196
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4604, 0, 0
  {
   NET 517
   VTX 4197, 4198
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4605, 0, 0
  {
   NET 1331
   VTX 4199, 4200
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4606, 0, 0
  {
   NET 1332
   VTX 4201, 4202
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4607, 0, 0
  {
   NET 15
   VTX 4203, 4204
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4608, 0, 0
  {
   NET 18
   VTX 4205, 4206
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4609, 0, 0
  {
   NET 513
   VTX 4207, 4208
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4610, 0, 0
  {
   NET 514
   VTX 4209, 4210
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4611, 0, 0
  {
   NET 519
   VTX 4211, 4212
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4612, 0, 0
  {
   NET 520
   VTX 4213, 4214
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4613, 0, 0
  {
   NET 516
   VTX 4215, 4216
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4614, 0, 0
  {
   NET 518
   VTX 4217, 4218
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4615, 0, 0
  {
   NET 15
   VTX 4219, 4220
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4616, 0, 0
  {
   NET 18
   VTX 4221, 4222
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4617, 0, 0
  {
   NET 513
   VTX 4223, 4224
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4618, 0, 0
  {
   NET 514
   VTX 4225, 4226
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4619, 0, 0
  {
   NET 519
   VTX 4227, 4228
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4620, 0, 0
  {
   NET 520
   VTX 4229, 4230
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4621, 0, 0
  {
   NET 516
   VTX 4231, 4232
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4622, 0, 0
  {
   NET 518
   VTX 4233, 4234
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4623, 0, 0
  {
   NET 15
   VTX 4235, 4236
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4624, 0, 0
  {
   NET 18
   VTX 4237, 4238
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4625, 0, 0
  {
   NET 513
   VTX 4239, 4240
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4626, 0, 0
  {
   NET 514
   VTX 4241, 4242
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4627, 0, 0
  {
   NET 519
   VTX 4243, 4244
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4628, 0, 0
  {
   NET 520
   VTX 4245, 4246
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4629, 0, 0
  {
   NET 516
   VTX 4247, 4248
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4630, 0, 0
  {
   NET 518
   VTX 4249, 4250
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4631, 0, 0
  {
   NET 517
   VTX 4251, 4252
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4632, 0, 0
  {
   NET 1452
   VTX 4253, 4254
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4633, 0, 0
  {
   NET 1453
   VTX 4255, 4256
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4634, 0, 0
  {
   NET 15
   VTX 4257, 4258
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4635, 0, 0
  {
   NET 18
   VTX 4259, 4260
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4636, 0, 0
  {
   NET 513
   VTX 4261, 4262
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4637, 0, 0
  {
   NET 514
   VTX 4263, 4264
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4638, 0, 0
  {
   NET 519
   VTX 4265, 4266
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4639, 0, 0
  {
   NET 520
   VTX 4267, 4268
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4640, 0, 0
  {
   NET 516
   VTX 4269, 4270
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4641, 0, 0
  {
   NET 518
   VTX 4271, 4272
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4642, 0, 0
  {
   NET 15
   VTX 4273, 4274
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4643, 0, 0
  {
   NET 18
   VTX 4275, 4276
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4644, 0, 0
  {
   NET 513
   VTX 4277, 4278
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4645, 0, 0
  {
   NET 514
   VTX 4279, 4280
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4646, 0, 0
  {
   NET 517
   VTX 4281, 4282
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4647, 0, 0
  {
   NET 2322
   VTX 4283, 4284
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4648, 0, 0
  {
   NET 2321
   VTX 4285, 4286
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4649, 0, 0
  {
   NET 519
   VTX 4287, 4288
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4650, 0, 0
  {
   NET 520
   VTX 4289, 4290
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4651, 0, 0
  {
   NET 516
   VTX 4291, 4292
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4652, 0, 0
  {
   NET 518
   VTX 4293, 4294
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4653, 0, 0
  {
   NET 517
   VTX 4295, 4296
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4654, 0, 0
  {
   NET 2881
   VTX 4297, 4298
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4655, 0, 0
  {
   NET 2882
   VTX 4299, 4300
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4656, 0, 0
  {
   NET 517
   VTX 4301, 4302
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4657, 0, 0
  {
   NET 2883
   VTX 4303, 4304
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4658, 0, 0
  {
   NET 2884
   VTX 4305, 4306
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4659, 0, 0
  {
   NET 517
   VTX 4307, 4308
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4660, 0, 0
  {
   NET 2885
   VTX 4309, 4310
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4661, 0, 0
  {
   NET 2886
   VTX 4311, 4312
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4662, 0, 0
  {
   NET 15
   VTX 4313, 4314
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4663, 0, 0
  {
   NET 18
   VTX 4315, 4316
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4664, 0, 0
  {
   NET 513
   VTX 4317, 4318
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4665, 0, 0
  {
   NET 514
   VTX 4319, 4320
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4666, 0, 0
  {
   NET 519
   VTX 4321, 4322
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4667, 0, 0
  {
   NET 520
   VTX 4323, 4324
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4668, 0, 0
  {
   NET 516
   VTX 4325, 4326
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4669, 0, 0
  {
   NET 518
   VTX 4327, 4328
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4670, 0, 0
  {
   NET 15
   VTX 4329, 4330
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4671, 0, 0
  {
   NET 18
   VTX 4331, 4332
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4672, 0, 0
  {
   NET 513
   VTX 4333, 4334
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4673, 0, 0
  {
   NET 514
   VTX 4335, 4336
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4674, 0, 0
  {
   NET 519
   VTX 4337, 4338
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4675, 0, 0
  {
   NET 520
   VTX 4339, 4340
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4676, 0, 0
  {
   NET 516
   VTX 4341, 4342
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4677, 0, 0
  {
   NET 518
   VTX 4343, 4344
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4678, 0, 0
  {
   NET 15
   VTX 4345, 4346
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4679, 0, 0
  {
   NET 18
   VTX 4347, 4348
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4680, 0, 0
  {
   NET 513
   VTX 4349, 4350
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4681, 0, 0
  {
   NET 514
   VTX 4351, 4352
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4682, 0, 0
  {
   NET 519
   VTX 4353, 4354
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4683, 0, 0
  {
   NET 520
   VTX 4355, 4356
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4684, 0, 0
  {
   NET 516
   VTX 4357, 4358
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4685, 0, 0
  {
   NET 518
   VTX 4359, 4360
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4686, 0, 0
  {
   NET 15
   VTX 4361, 4362
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4687, 0, 0
  {
   NET 18
   VTX 4363, 4364
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4688, 0, 0
  {
   NET 513
   VTX 4365, 4366
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4689, 0, 0
  {
   NET 514
   VTX 4367, 4368
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4690, 0, 0
  {
   NET 517
   VTX 4369, 4370
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4691, 0, 0
  {
   NET 2887
   VTX 4371, 4372
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4692, 0, 0
  {
   NET 2888
   VTX 4373, 4374
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4693, 0, 0
  {
   NET 519
   VTX 4375, 4376
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4694, 0, 0
  {
   NET 520
   VTX 4377, 4378
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4695, 0, 0
  {
   NET 516
   VTX 4379, 4380
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4696, 0, 0
  {
   NET 518
   VTX 4381, 4382
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4697, 0, 0
  {
   NET 517
   VTX 4383, 4384
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4698, 0, 0
  {
   NET 2889
   VTX 4385, 4386
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4699, 0, 0
  {
   NET 9152
   VTX 4387, 4388
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4700, 0, 0
  {
   NET 517
   VTX 4389, 4390
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4701, 0, 0
  {
   NET 7038
   VTX 4391, 4392
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4702, 0, 0
  {
   NET 2891
   VTX 4393, 4394
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4703, 0, 0
  {
   NET 517
   VTX 4395, 4396
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4704, 0, 0
  {
   NET 7037
   VTX 4397, 4398
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4705, 0, 0
  {
   NET 2893
   VTX 4399, 4400
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4706, 0, 0
  {
   NET 15
   VTX 4401, 4402
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4707, 0, 0
  {
   NET 18
   VTX 4403, 4404
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4708, 0, 0
  {
   NET 513
   VTX 4405, 4406
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4709, 0, 0
  {
   NET 514
   VTX 4407, 4408
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4710, 0, 0
  {
   NET 519
   VTX 4409, 4410
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4711, 0, 0
  {
   NET 520
   VTX 4411, 4412
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4712, 0, 0
  {
   NET 516
   VTX 4413, 4414
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4713, 0, 0
  {
   NET 518
   VTX 4415, 4416
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4714, 0, 0
  {
   NET 15
   VTX 4417, 4418
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4715, 0, 0
  {
   NET 18
   VTX 4419, 4420
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4716, 0, 0
  {
   NET 513
   VTX 4421, 4422
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4717, 0, 0
  {
   NET 514
   VTX 4423, 4424
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4718, 0, 0
  {
   NET 519
   VTX 4425, 4426
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4719, 0, 0
  {
   NET 520
   VTX 4427, 4428
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4720, 0, 0
  {
   NET 516
   VTX 4429, 4430
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4721, 0, 0
  {
   NET 518
   VTX 4431, 4432
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4722, 0, 0
  {
   NET 15
   VTX 4433, 4434
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4723, 0, 0
  {
   NET 18
   VTX 4435, 4436
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4724, 0, 0
  {
   NET 513
   VTX 4437, 4438
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4725, 0, 0
  {
   NET 514
   VTX 4439, 4440
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4726, 0, 0
  {
   NET 519
   VTX 4441, 4442
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4727, 0, 0
  {
   NET 520
   VTX 4443, 4444
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4728, 0, 0
  {
   NET 516
   VTX 4445, 4446
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4729, 0, 0
  {
   NET 518
   VTX 4447, 4448
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4730, 0, 0
  {
   NET 517
   VTX 4449, 4450
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4731, 0, 0
  {
   NET 2894
   VTX 4451, 4452
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4732, 0, 0
  {
   NET 2895
   VTX 4453, 4454
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4733, 0, 0
  {
   NET 15
   VTX 4455, 4456
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4734, 0, 0
  {
   NET 18
   VTX 4457, 4458
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4735, 0, 0
  {
   NET 513
   VTX 4459, 4460
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4736, 0, 0
  {
   NET 514
   VTX 4461, 4462
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4737, 0, 0
  {
   NET 519
   VTX 4463, 4464
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4738, 0, 0
  {
   NET 520
   VTX 4465, 4466
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4739, 0, 0
  {
   NET 516
   VTX 4467, 4468
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  4740, 0, 0
  {
   NET 518
   VTX 4469, 4470
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4742, 0, 0
  {
   NET 2415
   VTX 4473, 4474
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4743, 0, 0
  {
   NET 515
   VTX 4475, 4476
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4744, 0, 0
  {
   NET 2415
   VTX 4477, 4478
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4745, 0, 0
  {
   NET 515
   VTX 4479, 4480
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4746, 0, 0
  {
   NET 2415
   VTX 4481, 4482
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4747, 0, 0
  {
   NET 515
   VTX 4483, 4484
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4748, 0, 0
  {
   NET 2415
   VTX 4485, 4486
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4749, 0, 0
  {
   NET 515
   VTX 4487, 4488
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4750, 0, 0
  {
   NET 2415
   VTX 4489, 4490
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4751, 0, 0
  {
   NET 515
   VTX 4491, 4492
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4752, 0, 0
  {
   NET 2415
   VTX 4493, 4494
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4753, 0, 0
  {
   NET 515
   VTX 4495, 4496
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4754, 0, 0
  {
   NET 2415
   VTX 4497, 4498
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4755, 0, 0
  {
   NET 515
   VTX 4499, 4500
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4756, 0, 0
  {
   NET 2415
   VTX 4501, 4502
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4757, 0, 0
  {
   NET 515
   VTX 4503, 4504
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4758, 0, 0
  {
   NET 2415
   VTX 4505, 4506
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4759, 0, 0
  {
   NET 515
   VTX 4507, 4508
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4760, 0, 0
  {
   NET 2415
   VTX 4509, 4510
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4761, 0, 0
  {
   NET 515
   VTX 4511, 4512
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4762, 0, 0
  {
   NET 2415
   VTX 4513, 4514
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4763, 0, 0
  {
   NET 515
   VTX 4515, 4516
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4764, 0, 0
  {
   NET 2415
   VTX 4517, 4518
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4765, 0, 0
  {
   NET 515
   VTX 4519, 4520
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4766, 0, 0
  {
   NET 2415
   VTX 4521, 4522
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4767, 0, 0
  {
   NET 515
   VTX 4523, 4524
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4768, 0, 0
  {
   NET 2415
   VTX 4525, 4526
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4769, 0, 0
  {
   NET 515
   VTX 4527, 4528
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4770, 0, 0
  {
   NET 2415
   VTX 4529, 4530
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4771, 0, 0
  {
   NET 515
   VTX 4531, 4532
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4772, 0, 0
  {
   NET 2415
   VTX 4533, 4534
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4773, 0, 0
  {
   NET 515
   VTX 4535, 4536
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4774, 0, 0
  {
   NET 2415
   VTX 4537, 4538
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4775, 0, 0
  {
   NET 515
   VTX 4539, 4540
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4776, 0, 0
  {
   NET 2415
   VTX 4541, 4542
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4777, 0, 0
  {
   TEXT "2GB REGISTERED ECC DDR DIMM MODEL"
   RECT (1040,260,3467,395)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (48,0,0,400,0,0,0,"Arial")
  }
  NET WIRE  4813, 0, 0
  {
   VARIABLES
   {
    #NAME="DM"
   }
  }
  TEXT  4814, 0, 0
  {
   TEXT "$#NAME"
   RECT (1700,750,1738,779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9411
  }
  TEXT  4821, 0, 0
  {
   TEXT "$#NAME"
   RECT (1701,1310,1739,1339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4824
  }
  VTX  4822, 0, 0
  {
   COORD (1640,1340)
  }
  VTX  4823, 0, 0
  {
   COORD (1800,1340)
  }
  WIRE  4824, 0, 0
  {
   NET 4813
   VTX 4822, 4823
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4825, 0, 0
  {
   TEXT "$#NAME"
   RECT (1701,1890,1739,1919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4831
  }
  VTX  4829, 0, 0
  {
   COORD (1640,1920)
  }
  VTX  4830, 0, 0
  {
   COORD (1800,1920)
  }
  WIRE  4831, 0, 0
  {
   NET 4813
   VTX 4829, 4830
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4832, 0, 0
  {
   TEXT "$#NAME"
   RECT (1701,2450,1739,2479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4838
  }
  VTX  4836, 0, 0
  {
   COORD (1640,2480)
  }
  VTX  4837, 0, 0
  {
   COORD (1800,2480)
  }
  WIRE  4838, 0, 0
  {
   NET 4813
   VTX 4836, 4837
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4839, 0, 0
  {
   TEXT "$#NAME"
   RECT (1701,3010,1739,3039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4845
  }
  VTX  4843, 0, 0
  {
   COORD (1640,3040)
  }
  VTX  4844, 0, 0
  {
   COORD (1800,3040)
  }
  WIRE  4845, 0, 0
  {
   NET 4813
   VTX 4843, 4844
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4846, 0, 0
  {
   TEXT "$#NAME"
   RECT (1701,3570,1739,3599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4852
  }
  VTX  4850, 0, 0
  {
   COORD (1640,3600)
  }
  VTX  4851, 0, 0
  {
   COORD (1800,3600)
  }
  WIRE  4852, 0, 0
  {
   NET 4813
   VTX 4850, 4851
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4853, 0, 0
  {
   TEXT "$#NAME"
   RECT (1701,4150,1739,4179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4859
  }
  VTX  4857, 0, 0
  {
   COORD (1640,4180)
  }
  VTX  4858, 0, 0
  {
   COORD (1800,4180)
  }
  WIRE  4859, 0, 0
  {
   NET 4813
   VTX 4857, 4858
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4860, 0, 0
  {
   TEXT "$#NAME"
   RECT (1701,4710,1739,4739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4866
  }
  VTX  4864, 0, 0
  {
   COORD (1640,4740)
  }
  VTX  4865, 0, 0
  {
   COORD (1800,4740)
  }
  WIRE  4866, 0, 0
  {
   NET 4813
   VTX 4864, 4865
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4867, 0, 0
  {
   TEXT "$#NAME"
   RECT (1701,5270,1739,5299)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4873
  }
  VTX  4871, 0, 0
  {
   COORD (1640,5300)
  }
  VTX  4872, 0, 0
  {
   COORD (1800,5300)
  }
  WIRE  4873, 0, 0
  {
   NET 4813
   VTX 4871, 4872
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4874, 0, 0
  {
   TEXT "$#NAME"
   RECT (2621,750,2659,779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4880
  }
  VTX  4878, 0, 0
  {
   COORD (2560,780)
  }
  VTX  4879, 0, 0
  {
   COORD (2720,780)
  }
  WIRE  4880, 0, 0
  {
   NET 4813
   VTX 4878, 4879
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4881, 0, 0
  {
   TEXT "$#NAME"
   RECT (2621,1310,2659,1339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4887
  }
  VTX  4885, 0, 0
  {
   COORD (2560,1340)
  }
  VTX  4886, 0, 0
  {
   COORD (2720,1340)
  }
  WIRE  4887, 0, 0
  {
   NET 4813
   VTX 4885, 4886
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4888, 0, 0
  {
   TEXT "$#NAME"
   RECT (2621,1890,2659,1919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4894
  }
  VTX  4892, 0, 0
  {
   COORD (2560,1920)
  }
  VTX  4893, 0, 0
  {
   COORD (2720,1920)
  }
  WIRE  4894, 0, 0
  {
   NET 4813
   VTX 4892, 4893
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4895, 0, 0
  {
   TEXT "$#NAME"
   RECT (2621,2450,2659,2479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4901
  }
  VTX  4899, 0, 0
  {
   COORD (2560,2480)
  }
  VTX  4900, 0, 0
  {
   COORD (2720,2480)
  }
  WIRE  4901, 0, 0
  {
   NET 4813
   VTX 4899, 4900
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4902, 0, 0
  {
   TEXT "$#NAME"
   RECT (2621,3010,2659,3039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4908
  }
  VTX  4906, 0, 0
  {
   COORD (2560,3040)
  }
  VTX  4907, 0, 0
  {
   COORD (2720,3040)
  }
  WIRE  4908, 0, 0
  {
   NET 4813
   VTX 4906, 4907
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4909, 0, 0
  {
   TEXT "$#NAME"
   RECT (2621,3570,2659,3599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4915
  }
  VTX  4913, 0, 0
  {
   COORD (2560,3600)
  }
  VTX  4914, 0, 0
  {
   COORD (2720,3600)
  }
  WIRE  4915, 0, 0
  {
   NET 4813
   VTX 4913, 4914
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4916, 0, 0
  {
   TEXT "$#NAME"
   RECT (2621,4150,2659,4179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4922
  }
  VTX  4920, 0, 0
  {
   COORD (2560,4180)
  }
  VTX  4921, 0, 0
  {
   COORD (2720,4180)
  }
  WIRE  4922, 0, 0
  {
   NET 4813
   VTX 4920, 4921
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4930, 0, 0
  {
   TEXT "$#NAME"
   RECT (2621,4710,2659,4739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4936
  }
  VTX  4934, 0, 0
  {
   COORD (2560,4740)
  }
  VTX  4935, 0, 0
  {
   COORD (2720,4740)
  }
  WIRE  4936, 0, 0
  {
   NET 4813
   VTX 4934, 4935
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4937, 0, 0
  {
   TEXT "$#NAME"
   RECT (2621,5270,2659,5299)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4943
  }
  VTX  4941, 0, 0
  {
   COORD (2560,5300)
  }
  VTX  4942, 0, 0
  {
   COORD (2720,5300)
  }
  WIRE  4943, 0, 0
  {
   NET 4813
   VTX 4941, 4942
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  4972, 0, 0
  {
   TEXT "$#NAME"
   RECT (1621,5831,1659,5860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6544
  }
  INSTANCE  6503, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Ground"
    #LIBRARY="#connectors"
    #REFERENCE="GND"
    #SYMBOL="Ground"
   }
   COORD (1560,5880)
   VERTEXES ( (2,6542) )
  }
  TEXT  6504, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1582,5896,1637,5925)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6503
  }
  VTX  6541, 0, 0
  {
   COORD (1680,5860)
  }
  VTX  6542, 0, 0
  {
   COORD (1560,5880)
  }
  VTX  6543, 0, 0
  {
   COORD (1560,5860)
  }
  WIRE  6544, 0, 0
  {
   NET 4813
   VTX 6541, 6543
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  6545, 0, 0
  {
   NET 4813
   VTX 6543, 6542
  }
  NET BUS  7037, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(59:56)"
   }
  }
  NET BUS  7038, 0, 0
  {
   VARIABLES
   {
    #NAME="DQ(55:52)"
   }
  }
  INSTANCE  7530, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="DDR_Command_Decoder"
    #LIBRARY="#default"
    #REFERENCE="U15"
    #SYMBOL="DDR_Command_Decoder"
   }
   COORD (2020,6060)
   VERTEXES ( (2,9904), (6,9907), (10,9910), (14,9913), (18,9916) )
   PINPROP 18,"#PIN_STATE","0"
  }
  TEXT  7531, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,6420,2362,6455)
   MARGINS (1,1)
   PARENT 7530
  }
  TEXT  7535, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,6030,2065,6059)
   ALIGN 8
   MARGINS (1,1)
   PARENT 7530
  }
  TEXT  7539, 0, 0
  {
   TEXT "$#NAME"
   RECT (1880,6111,1960,6140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9908
  }
  TEXT  7541, 0, 0
  {
   TEXT "$#NAME"
   RECT (1878,6150,1958,6179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9911
  }
  TEXT  7543, 0, 0
  {
   TEXT "$#NAME"
   RECT (1885,6231,1956,6260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9917
  }
  TEXT  7563, 0, 0
  {
   TEXT "$#NAME"
   RECT (1877,6190,1974,6219)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9914
  }
  TEXT  7570, 0, 0
  {
   TEXT "$#NAME"
   RECT (1879,6071,1961,6100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9905
  }
  VHDLDESIGNUNITHDR  7633, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use IEEE.numeric_std.ALL;\n"+
"use work.DDR_Define.ALL;"
   RECT (200,240,760,500)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET BUS  8629, 0, 0
  {
   VARIABLES
   {
    #NAME="BA(1:0)"
   }
  }
  NET BUS  8630, 0, 0
  {
   VARIABLES
   {
    #NAME="S_N(1:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  NET WIRE  8631, 0, 0
  {
   VARIABLES
   {
    #NAME="CAS_N"
   }
  }
  NET WIRE  8632, 0, 0
  {
   VARIABLES
   {
    #NAME="RAS_N"
   }
  }
  NET WIRE  8633, 0, 0
  {
   VARIABLES
   {
    #NAME="WE_N"
   }
  }
  NET WIRE  9152, 0, 0
  {
   VARIABLES
   {
    #NAME="DQS(6)"
   }
  }
  VTX  9386, 0, 0
  {
   COORD (1800,740)
  }
  VTX  9387, 0, 0
  {
   COORD (1640,740)
  }
  VTX  9388, 0, 0
  {
   COORD (1800,700)
  }
  VTX  9389, 0, 0
  {
   COORD (1640,700)
  }
  VTX  9390, 0, 0
  {
   COORD (1800,660)
  }
  VTX  9391, 0, 0
  {
   COORD (1640,660)
  }
  WIRE  9392, 0, 0
  {
   NET 47
   VTX 9386, 9387
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  9393, 0, 0
  {
   NET 44
   VTX 9388, 9389
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  9394, 0, 0
  {
   NET 517
   VTX 9390, 9391
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9395, 0, 0
  {
   COORD (1800,820)
  }
  VTX  9396, 0, 0
  {
   COORD (1640,820)
  }
  VTX  9397, 0, 0
  {
   COORD (1800,900)
  }
  VTX  9398, 0, 0
  {
   COORD (1640,900)
  }
  VTX  9399, 0, 0
  {
   COORD (1800,780)
  }
  VTX  9400, 0, 0
  {
   COORD (1640,780)
  }
  VTX  9405, 0, 0
  {
   COORD (1800,860)
  }
  VTX  9406, 0, 0
  {
   COORD (1640,860)
  }
  WIRE  9409, 0, 0
  {
   NET 516
   VTX 9395, 9396
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  9410, 0, 0
  {
   NET 513
   VTX 9397, 9398
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  9411, 0, 0
  {
   NET 4813
   VTX 9399, 9400
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  9422, 0, 0
  {
   NET 514
   VTX 9405, 9406
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9428, 0, 0
  {
   COORD (1800,1100)
  }
  VTX  9429, 0, 0
  {
   COORD (1640,1100)
  }
  VTX  9430, 0, 0
  {
   COORD (1800,1060)
  }
  VTX  9431, 0, 0
  {
   COORD (1640,1060)
  }
  VTX  9432, 0, 0
  {
   COORD (1700,1020)
  }
  VTX  9433, 0, 0
  {
   COORD (1640,1020)
  }
  VTX  9434, 0, 0
  {
   COORD (1800,940)
  }
  VTX  9435, 0, 0
  {
   COORD (1640,940)
  }
  WIRE  9436, 0, 0
  {
   NET 18
   VTX 9428, 9429
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  9437, 0, 0
  {
   NET 15
   VTX 9430, 9431
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  9438, 0, 0
  {
   NET 515
   VTX 9432, 9433
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  9439, 0, 0
  {
   NET 518
   VTX 9434, 9435
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9842, 0, 0
  {
   COORD (1160,6020)
  }
  VTX  9843, 0, 0
  {
   COORD (1100,6020)
  }
  BUS  9844, 0, 0
  {
   NET 2933
   VTX 9842, 9843
  }
  VTX  9845, 0, 0
  {
   COORD (1160,6060)
  }
  VTX  9846, 0, 0
  {
   COORD (1100,6060)
  }
  BUS  9847, 0, 0
  {
   NET 2937
   VTX 9845, 9846
  }
  VTX  9848, 0, 0
  {
   COORD (1160,6100)
  }
  VTX  9849, 0, 0
  {
   COORD (1100,6100)
  }
  WIRE  9850, 0, 0
  {
   NET 2941
   VTX 9848, 9849
  }
  VTX  9851, 0, 0
  {
   COORD (1160,6140)
  }
  VTX  9852, 0, 0
  {
   COORD (1100,6140)
  }
  BUS  9853, 0, 0
  {
   NET 2945
   VTX 9851, 9852
  }
  VTX  9854, 0, 0
  {
   COORD (1160,6340)
  }
  VTX  9855, 0, 0
  {
   COORD (1100,6340)
  }
  BUS  9856, 0, 0
  {
   NET 2957
   VTX 9854, 9855
  }
  VTX  9857, 0, 0
  {
   COORD (1160,6300)
  }
  VTX  9858, 0, 0
  {
   COORD (1100,6300)
  }
  WIRE  9859, 0, 0
  {
   NET 2977
   VTX 9857, 9858
  }
  VTX  9860, 0, 0
  {
   COORD (1160,6380)
  }
  VTX  9861, 0, 0
  {
   COORD (1100,6380)
  }
  WIRE  9862, 0, 0
  {
   NET 2973
   VTX 9860, 9861
  }
  VTX  9863, 0, 0
  {
   COORD (1160,6260)
  }
  VTX  9864, 0, 0
  {
   COORD (1100,6260)
  }
  WIRE  9865, 0, 0
  {
   NET 2969
   VTX 9863, 9864
  }
  VTX  9866, 0, 0
  {
   COORD (1160,6220)
  }
  VTX  9867, 0, 0
  {
   COORD (1100,6220)
  }
  WIRE  9868, 0, 0
  {
   NET 3034
   VTX 9866, 9867
  }
  VTX  9869, 0, 0
  {
   COORD (1160,6180)
  }
  VTX  9870, 0, 0
  {
   COORD (1100,6180)
  }
  WIRE  9871, 0, 0
  {
   NET 3032
   VTX 9869, 9870
  }
  VTX  9872, 0, 0
  {
   COORD (1720,6020)
  }
  VTX  9873, 0, 0
  {
   COORD (1400,6020)
  }
  BUS  9874, 0, 0
  {
   NET 517
   VTX 9872, 9873
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9878, 0, 0
  {
   COORD (1720,6100)
  }
  VTX  9879, 0, 0
  {
   COORD (1400,6100)
  }
  WIRE  9880, 0, 0
  {
   NET 514
   VTX 9878, 9879
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9881, 0, 0
  {
   COORD (1720,6060)
  }
  VTX  9882, 0, 0
  {
   COORD (1400,6060)
  }
  BUS  9883, 0, 0
  {
   NET 518
   VTX 9881, 9882
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9884, 0, 0
  {
   COORD (1400,6140)
  }
  VTX  9885, 0, 0
  {
   COORD (1720,6140)
  }
  BUS  9886, 0, 0
  {
   NET 3180
   VTX 9884, 9885
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9894, 0, 0
  {
   COORD (1720,6180)
  }
  VTX  9895, 0, 0
  {
   COORD (1400,6180)
  }
  WIRE  9896, 0, 0
  {
   NET 513
   VTX 9894, 9895
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9897, 0, 0
  {
   COORD (1720,6220)
  }
  VTX  9898, 0, 0
  {
   COORD (1400,6220)
  }
  BUS  9899, 0, 0
  {
   NET 3193
   VTX 9897, 9898
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9900, 0, 0
  {
   COORD (1720,6260)
  }
  VTX  9901, 0, 0
  {
   COORD (1400,6260)
  }
  WIRE  9902, 0, 0
  {
   NET 516
   VTX 9900, 9901
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9903, 0, 0
  {
   COORD (1840,6100)
  }
  VTX  9904, 0, 0
  {
   COORD (2020,6100)
  }
  BUS  9905, 0, 0
  {
   NET 8629
   VTX 9903, 9904
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9906, 0, 0
  {
   COORD (1840,6140)
  }
  VTX  9907, 0, 0
  {
   COORD (2020,6140)
  }
  WIRE  9908, 0, 0
  {
   NET 8631
   VTX 9906, 9907
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9909, 0, 0
  {
   COORD (1840,6180)
  }
  VTX  9910, 0, 0
  {
   COORD (2020,6180)
  }
  WIRE  9911, 0, 0
  {
   NET 8632
   VTX 9909, 9910
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9912, 0, 0
  {
   COORD (1840,6220)
  }
  VTX  9913, 0, 0
  {
   COORD (2020,6220)
  }
  BUS  9914, 0, 0
  {
   NET 8630
   VTX 9912, 9913
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9915, 0, 0
  {
   COORD (1840,6260)
  }
  VTX  9916, 0, 0
  {
   COORD (2020,6260)
  }
  WIRE  9917, 0, 0
  {
   NET 8633
   VTX 9915, 9916
   VARIABLES
   {
    #NAMED="1"
   }
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (4400,6800)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1176936568"
   FIRMWARE="FIR-XXX-YYY-ZZZ",BOTH
   PROJECT="FIRST",BOTH
   REVISION="A",BOTH
  }
 }
 
 BODY
 {
  TEXT  9918, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Project:"
   RECT (3680,6536,3768,6584)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  9919, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (3400,6410,3640,6470)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  9920, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (3680,6496,3736,6544)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  9921, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (3800,6490,4180,6550)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  LINE  9922, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3660,6480), (4200,6480) )
   FILL (1,(0,0,0),0)
  }
  LINE  9923, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3660,6480), (3660,6600) )
  }
  LINE  9924, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (4200,6600), (4200,6360), (3220,6360), (3220,6600), (4200,6600) )
   FILL (1,(0,0,0),0)
  }
  TEXT  9925, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"100-2600 St-Jean-Baptiste\n"+
"Qubec, QC\t\t\t\t\tPhone:  418-874-7808\n"+
"Canada, G2E 6J5 \t\tFax :     418-864-7843\n"+
""
   RECT (3680,6380,4176,6494)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   VAR
   MULTILINE
  }
  LINE  9926, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3660,6360), (3660,6480) )
  }
  LINE  9927, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (4200,6360), (4200,6240), (3660,6240), (3660,6360), (4200,6360) )
   FILL (1,(0,0,0),0)
  }
  TEXT  9928, 0, 0
  {
   PAGEALIGN 10
   TEXT "$FIRMWARE"
   RECT (3400,6490,3640,6550)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  9929, 0, 0
  {
   PAGEALIGN 10
   TEXT "$AUTHOR"
   RECT (3400,6370,3640,6430)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  9930, 0, 0
  {
   PAGEALIGN 10
   TEXT "$PROJECT"
   RECT (3800,6530,4000,6590)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  9931, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Design by:"
   RECT (3240,6376,3361,6424)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  9932, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Date:"
   RECT (3240,6416,3302,6464)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  LINE  9933, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3380,6360), (3380,6480) )
  }
  LINE  9934, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3220,6480), (3660,6480) )
   FILL (1,(0,0,0),0)
  }
  TEXT  9935, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Firmware #:"
   RECT (3240,6496,3376,6544)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  9936, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Revision:"
   RECT (3240,6536,3345,6584)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  LINE  9937, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3380,6480), (3380,6600) )
  }
  LINE  9938, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3780,6480), (3780,6600) )
  }
  TEXT  9939, 0, 0
  {
   PAGEALIGN 10
   TEXT "$REVISION"
   RECT (3400,6530,3640,6590)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  LINKBMPPICT  9940, 0, 0
  {
   PAGEALIGN 10
   FILENAME ".\\..\\..\\..\\Utilities\\Cartouche\\Telops.bmp"
   RECT (3740,6260,4120,6355)
  }
 }
 
}

