PASS 0
PASS 1 - name gt_ini gt_fni: input list
 _f1_1       OR   F_CE:	 IX0.0,		link count = 1
 _f2_1       OR   F_CE:	 IX0.1,		link count = 2
 _f3_1       OR   F_CE:	 IX0.2,		link count = 3
 _f4_1       OR   F_CE:	 IX0.3,		link count = 4
 _f5_1       OR   F_CE:	 IX0.4,		link count = 5
 _f6_1       OR   F_CE:	 IX0.5,		link count = 6
 _f7_1       OR   F_CE:	 IX0.6,		link count = 7
 _f8_1       OR   F_CE:	 IX0.7,		link count = 8
 _f9_1       OR   F_CE:	 IX1.0,		link count = 9
 _f10_1      OR   F_CE:	 IX1.1,		link count = 10
 IX0					link count = 10
 IX0.0					link count = 10
 IX0.1					link count = 12
 IX0.2					link count = 14
 IX0.3					link count = 16
 IX0.4					link count = 18
 IX0.5					link count = 20
 IX0.6					link count = 22
 IX0.7					link count = 24
 IX1					link count = 26
 IX1.0					link count = 26
 IX1.1					link count = 28
 iClock					link count = 30
 link count = 30
PASS 2 - symbol table: name inputs outputs delay-references
 _f1_1      1   1
 _f2_1      1   1
 _f3_1      1   1
 _f4_1      1   1
 _f5_1      1   1
 _f6_1      1   1
 _f7_1      1   1
 _f8_1      1   1
 _f9_1      1   1
 _f10_1     1   1
 IX0        0 255
 IX0.0      0   1
 IX0.1      0   1
 IX0.2      0   1
 IX0.3      0   1
 IX0.4      0   1
 IX0.5      0   1
 IX0.6      0   1
 IX0.7      0   1
 IX1        0   3
 IX1.0      0   1
 IX1.1      0   1
 iClock    -1  10
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 _f1_1       OR   F_CE:	0x0(),	:iClock,
 _f2_1       OR   F_CE:	0x0(),	:iClock,
 _f3_1       OR   F_CE:	0x0(),	:iClock,
 _f4_1       OR   F_CE:	0x0(),	:iClock,
 _f5_1       OR   F_CE:	0x0(),	:iClock,
 _f6_1       OR   F_CE:	0x0(),	:iClock,
 _f7_1       OR   F_CE:	0x0(),	:iClock,
 _f8_1       OR   F_CE:	0x0(),	:iClock,
 _f9_1       OR   F_CE:	0x0(),	:iClock,
 _f10_1      OR   F_CE:	0x0(),	:iClock,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	_f1_1,
 IX0.1     INPX   GATE:	_f2_1,
 IX0.2     INPX   GATE:	_f3_1,
 IX0.3     INPX   GATE:	_f4_1,
 IX0.4     INPX   GATE:	_f5_1,
 IX0.5     INPX   GATE:	_f6_1,
 IX0.6     INPX   GATE:	_f7_1,
 IX0.7     INPX   GATE:	_f8_1,
 IX1       INPW   TRAB:
 IX1.0     INPX   GATE:	_f9_1,
 IX1.1     INPX   GATE:	_f10_1,
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    |	_f1_1:	1 inputs
	    |	_f2_1:	1 inputs
	    |	_f3_1:	1 inputs
	    |	_f4_1:	1 inputs
	    |	_f5_1:	1 inputs
	    |	_f6_1:	1 inputs
	    |	_f7_1:	1 inputs
	    |	_f8_1:	1 inputs
	    |	_f9_1:	1 inputs
	    |	_f10_1:	1 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.3:	0000 inputs
	    <	IX0.4:	0000 inputs
	    <	IX0.5:	0000 inputs
	    <	IX0.6:	0000 inputs
	    <	IX0.7:	0000 inputs
	    [	IX1:	0000 inputs
	    <	IX1.0:	0000 inputs
	    <	IX1.1:	0000 inputs
== Pass 4:
IX0.0:	+1	_f1_1 +1 ==>> +1
IX0.1:	+1	_f2_1 +1 ==>> +1
IX0.2:	+1	_f3_1 +1 ==>> +1
IX0.3:	+1	_f4_1 +1 ==>> +1
IX0.4:	+1	_f5_1 +1 ==>> +1
IX0.5:	+1	_f6_1 +1 ==>> +1
IX0.6:	+1	_f7_1 +1 ==>> +1
IX0.7:	+1	_f8_1 +1 ==>> +1
IX1.0:	+1	_f9_1 +1 ==>> +1
IX1.1:	+1	_f10_1 +1 ==>> +1
== Init complete =======
