/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = !(celloutsig_0_3z[3] ? celloutsig_0_1z : celloutsig_0_0z);
  assign celloutsig_0_5z = !(celloutsig_0_1z ? celloutsig_0_1z : in_data[12]);
  assign celloutsig_0_22z = !(celloutsig_0_13z ? celloutsig_0_19z : celloutsig_0_15z);
  assign celloutsig_0_19z = ~(celloutsig_0_16z | celloutsig_0_13z);
  assign celloutsig_0_0z = ~in_data[26];
  assign celloutsig_0_26z = ~celloutsig_0_12z[4];
  assign celloutsig_0_4z = in_data[65] | ~(celloutsig_0_1z);
  assign celloutsig_0_48z = celloutsig_0_21z[3] | ~(celloutsig_0_10z);
  assign celloutsig_1_0z = in_data[147] | ~(in_data[163]);
  assign celloutsig_1_7z = celloutsig_1_5z | ~(celloutsig_1_2z);
  assign celloutsig_0_13z = celloutsig_0_9z | ~(celloutsig_0_1z);
  assign celloutsig_1_11z = celloutsig_1_0z | celloutsig_1_5z;
  reg [11:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _13_ <= 12'h000;
    else _13_ <= { celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_46z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_10z };
  assign out_data[43:32] = _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_22z };
  assign celloutsig_0_33z = { celloutsig_0_30z[12:3], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z } === { celloutsig_0_11z[11:1], _00_, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_28z };
  assign celloutsig_1_5z = { in_data[107:102], celloutsig_1_1z, celloutsig_1_4z } >= { in_data[144:135], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } > { celloutsig_1_3z[1:0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_8z = { in_data[29:28], celloutsig_0_1z, celloutsig_0_0z } > { celloutsig_0_7z[2:0], celloutsig_0_6z };
  assign celloutsig_0_16z = { in_data[66:62], celloutsig_0_14z } > { celloutsig_0_7z[3:1], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_19z = { in_data[137:130], celloutsig_1_11z, celloutsig_1_1z } <= { celloutsig_1_14z[3:2], celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_3z[7:6], celloutsig_0_6z } <= { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_28z = celloutsig_0_12z[10:8] && { celloutsig_0_7z[3], celloutsig_0_15z, celloutsig_0_26z };
  assign celloutsig_1_8z = in_data[163:157] || { celloutsig_1_4z[4:1], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_14z = celloutsig_0_11z[3:0] || { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[159] & ~(in_data[181]);
  assign celloutsig_1_18z = celloutsig_1_2z & ~(celloutsig_1_3z[4]);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_1z = in_data[87:68] !== { in_data[74:56], celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[82:80], celloutsig_0_4z, celloutsig_0_8z } !== celloutsig_0_7z[5:1];
  assign celloutsig_1_4z = ~ in_data[101:97];
  assign celloutsig_0_21z = ~ { in_data[79:78], celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_1_14z = celloutsig_1_12z[3:0] | celloutsig_1_4z[3:0];
  assign celloutsig_0_29z = celloutsig_0_12z[8:3] | { celloutsig_0_3z[4:3], celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_1_2z = | in_data[152:145];
  assign celloutsig_0_15z = | { celloutsig_0_7z[7:1], celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_3z[6:2], celloutsig_0_6z, celloutsig_0_19z } >> { in_data[48:46], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[59:52], celloutsig_0_2z, celloutsig_0_0z } >> { in_data[15:8], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } <<< in_data[166:162];
  assign celloutsig_0_12z = { in_data[20:11], celloutsig_0_6z } <<< { celloutsig_0_11z[7:5], celloutsig_0_7z };
  assign celloutsig_1_12z = { in_data[152:144], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_7z } >>> { in_data[160], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_7z = { in_data[91:88], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z } >>> { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z } >>> { in_data[68:67], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_29z, celloutsig_0_23z } >>> { celloutsig_0_3z[3:1], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_22z };
  assign celloutsig_0_53z = celloutsig_0_30z[4:1] ^ { celloutsig_0_48z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_6z = ~((celloutsig_0_4z & celloutsig_0_4z) | celloutsig_0_3z[2]);
  assign celloutsig_0_20z = ~((celloutsig_0_11z[12] & in_data[7]) | celloutsig_0_0z);
  assign celloutsig_0_46z = ~((celloutsig_0_33z & celloutsig_0_30z[8]) | (celloutsig_0_40z & celloutsig_0_10z));
  assign { out_data[128], out_data[96], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z };
endmodule
