TimeQuest Timing Analyzer report for ARMSOC_1
Fri Apr 30 19:41:08 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Minimum Pulse Width: 'CLOCK_50'
 15. Slow Model Datasheet Report
 16. Fast Model Setup Summary
 17. Fast Model Hold Summary
 18. Fast Model Recovery Summary
 19. Fast Model Removal Summary
 20. Fast Model Minimum Pulse Width Summary
 21. Fast Model Setup: 'CLOCK_50'
 22. Fast Model Hold: 'CLOCK_50'
 23. Fast Model Minimum Pulse Width: 'CLOCK_50'
 24. Fast Model Datasheet Report
 25. Multicorner Timing Analysis Summary
 26. Setup Transfers
 27. Hold Transfers
 28. Report TCCS
 29. Report RSKM
 30. Unconstrained Paths
 31. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ARMSOC_1                                                           ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ARMSOC_1.sdc  ; OK     ; Fri Apr 30 19:41:05 2021 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 55.03 MHz ; 55.03 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.827 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.391 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+-------+---------------------+
; Clock    ; Slack ; End Point TNS       ;
+----------+-------+---------------------+
; CLOCK_50 ; 9.000 ; 0.000               ;
+----------+-------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.827 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 18.175     ;
; 1.839 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 18.168     ;
; 1.842 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 18.165     ;
; 1.860 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 18.127     ;
; 1.860 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 18.127     ;
; 1.894 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 18.112     ;
; 1.906 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 18.105     ;
; 1.909 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 18.102     ;
; 1.920 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 18.078     ;
; 1.927 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 18.064     ;
; 1.927 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 18.064     ;
; 1.932 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 18.071     ;
; 1.935 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 18.068     ;
; 1.952 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 18.054     ;
; 1.953 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.030     ;
; 1.953 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.030     ;
; 1.964 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 18.047     ;
; 1.967 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 18.044     ;
; 1.985 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 18.006     ;
; 1.985 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 18.006     ;
; 2.023 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.965     ;
; 2.024 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.964     ;
; 2.044 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 17.958     ;
; 2.056 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 17.951     ;
; 2.059 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 17.948     ;
; 2.070 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 17.936     ;
; 2.077 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 17.910     ;
; 2.077 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 17.910     ;
; 2.082 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 17.929     ;
; 2.085 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 17.926     ;
; 2.087 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zgr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 17.927     ;
; 2.090 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 17.902     ;
; 2.091 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 17.901     ;
; 2.103 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 17.888     ;
; 2.103 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 17.888     ;
; 2.116 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 17.868     ;
; 2.117 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 17.867     ;
; 2.124 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cc73z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 17.870     ;
; 2.124 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kfr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 17.870     ;
; 2.126 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 17.876     ;
; 2.138 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 17.869     ;
; 2.141 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 17.866     ;
; 2.148 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 17.844     ;
; 2.149 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 17.843     ;
; 2.154 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zgr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 17.864     ;
; 2.159 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 17.828     ;
; 2.159 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 17.828     ;
; 2.170 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Neu2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 17.848     ;
; 2.174 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Wj83z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 17.844     ;
; 2.180 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zgr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 17.830     ;
; 2.191 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cc73z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 17.807     ;
; 2.191 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kfr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 17.807     ;
; 2.199 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z8s2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 17.819     ;
; 2.204 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O2g3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 17.806     ;
; 2.206 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z0g3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 17.804     ;
; 2.212 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zgr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 17.806     ;
; 2.217 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cc73z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 17.773     ;
; 2.217 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kfr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 17.773     ;
; 2.225 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K7s2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 17.788     ;
; 2.226 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gt93z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 17.787     ;
; 2.226 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jxs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 17.780     ;
; 2.236 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Pvd3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 17.773     ;
; 2.237 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Neu2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 17.785     ;
; 2.238 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jxs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 17.773     ;
; 2.239 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Aud3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 17.770     ;
; 2.240 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.748     ;
; 2.241 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jxs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 17.770     ;
; 2.241 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.747     ;
; 2.241 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Wj83z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 17.781     ;
; 2.246 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Wnv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 17.766     ;
; 2.248 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ble3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 17.754     ;
; 2.249 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cc73z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 17.749     ;
; 2.249 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kfr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 17.749     ;
; 2.256 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sd43z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 17.748     ;
; 2.256 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Twz2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 17.748     ;
; 2.259 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jxs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 17.732     ;
; 2.259 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jxs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 17.732     ;
; 2.260 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ble3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 17.747     ;
; 2.263 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ble3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 17.744     ;
; 2.263 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Neu2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 17.751     ;
; 2.266 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 17.726     ;
; 2.266 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z8s2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 17.756     ;
; 2.267 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 17.725     ;
; 2.267 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Wj83z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 17.747     ;
; 2.271 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O2g3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 17.743     ;
; 2.273 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z0g3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 17.741     ;
; 2.281 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ble3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 17.706     ;
; 2.281 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ble3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 17.706     ;
; 2.282 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fed3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 17.716     ;
; 2.285 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|T7d3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 17.713     ;
; 2.287 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|J9d3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 17.711     ;
; 2.288 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lhd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 17.710     ;
; 2.292 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z8s2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 17.722     ;
; 2.292 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K7s2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 17.725     ;
; 2.293 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gt93z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 17.724     ;
; 2.294 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fed3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 17.709     ;
; 2.295 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Neu2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 17.727     ;
; 2.297 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|D923z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 17.705     ;
; 2.297 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|T7d3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 17.706     ;
; 2.297 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fed3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 17.706     ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tyx2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tyx2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nbm2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nbm2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jkc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jkc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K9z2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K9z2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bec3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bec3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M2b3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M2b3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Dhb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Dhb3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M5f3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M5f3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zva3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zva3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|She3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|She3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fhc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fhc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gza3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gza3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Iua3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Iua3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|D4g3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|D4g3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jsc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jsc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nnc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nnc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ztc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ztc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z2h3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z2h3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ogo2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ogo2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|W0b3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|W0b3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qfc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qfc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zei2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zei2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|W7z2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|W7z2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lee3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lee3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H2f3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H2f3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uic3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uic3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ylc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ylc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K7g3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K7g3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rsa3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rsa3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ara3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ara3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Xeo2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Xeo2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S3i3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S3i3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O0o2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O0o2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jpa3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jpa3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|C4b3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|C4b3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Aze3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Aze3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qxa3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qxa3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ddi3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ddi3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uei3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uei3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z8b3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z8b3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ywi2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ywi2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uyv2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uyv2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nen2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nen2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|F0y2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|F0y2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M1j2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M1j2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rbi3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rbi3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gtp2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gtp2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I6w2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I6w2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|U5x2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|U5x2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I2t2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I2t2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Owq2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Owq2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kyi2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kyi2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K3l2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K3l2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fey2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fey2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|L8t2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|L8t2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cyq2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cyq2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O5t2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O5t2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I6z2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I6z2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fzl2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fzl2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gji2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gji2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.772 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ahw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Viy2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.038      ;
; 0.773 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qlw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lny2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.039      ;
; 0.787 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jcw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qdj2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.053      ;
; 0.800 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qzw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H9i2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.807 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sow2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nqy2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.811 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Urw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Pty2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.825 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|F2o2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|V3o2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.932 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Hxx2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Hxx2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.198      ;
; 0.943 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Auk2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Auk2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.956 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I6z2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|W7z2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 1.000 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oiw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jky2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.261      ;
; 1.002 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Itw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Dvy2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.267      ;
; 1.016 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|L8t2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O5t2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.282      ;
; 1.060 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qdj2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qdj2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.326      ;
; 1.061 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Y7y2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Y7y2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.327      ;
; 1.062 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Xly2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Xly2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.328      ;
; 1.070 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|G6d3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|G6d3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.336      ;
; 1.084 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|C3z2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|C3z2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.350      ;
; 1.086 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Mww2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Hyy2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.357      ;
; 1.089 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|R1w2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|R1w2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.355      ;
; 1.109 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I2t2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Auk2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.375      ;
; 1.157 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rhi2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rhi2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.423      ;
; 1.168 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|V3o2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|V3o2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.434      ;
; 1.171 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Y8q2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Y8q2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.437      ;
; 1.175 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Pty2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Pty2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.441      ;
; 1.176 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ufy2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|U2x2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.442      ;
; 1.185 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|F2o2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|F2o2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.189 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fcj2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fcj2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.191 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H9i2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H9i2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.457      ;
; 1.196 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Hak2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Hak2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.198 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|G1s2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|G1s2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.464      ;
; 1.198 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|V1l2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|V1l2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.464      ;
; 1.203 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zfh3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zfh3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.469      ;
; 1.208 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bby2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bby2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.474      ;
; 1.217 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lny2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lny2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.483      ;
; 1.220 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H4p2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H4p2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.486      ;
; 1.222 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gqw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bsy2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.488      ;
; 1.224 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Auk2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|C3z2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHSEL            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHSEL            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHTRANS[1]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHTRANS[1]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHWRITE          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHWRITE          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[0]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[0]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[1]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[1]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[2]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[2]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[3]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[3]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[4]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[4]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[5]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[5]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[6]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[6]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[7]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[7]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSEL      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSEL      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSIZE[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSIZE[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSIZE[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSIZE[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][13]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][14]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][14]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][15]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][15]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][16]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][16]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][17]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][17]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][18]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][18]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][19]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][19]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][1]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][1]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][20]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][20]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][21]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][21]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][22]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][22]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][23]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][23]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][24]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][24]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][25]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][25]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][26]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][26]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][27]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][27]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][28]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][28]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][29]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][29]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][2]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][2]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][30]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][30]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][31]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][31]    ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+


-------------------------------
; Slow Model Datasheet Report ;
-------------------------------
Nothing to report.


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 12.005 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+-------+---------------------+
; Clock    ; Slack ; End Point TNS       ;
+----------+-------+---------------------+
; CLOCK_50 ; 9.000 ; 0.000               ;
+----------+-------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.005 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 7.995      ;
; 12.009 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.977      ;
; 12.009 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.977      ;
; 12.029 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 7.995      ;
; 12.032 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 7.972      ;
; 12.033 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.977      ;
; 12.033 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.977      ;
; 12.036 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.954      ;
; 12.036 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.954      ;
; 12.045 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.961      ;
; 12.047 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.959      ;
; 12.060 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 7.944      ;
; 12.064 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.926      ;
; 12.064 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.926      ;
; 12.067 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.929      ;
; 12.069 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 7.961      ;
; 12.071 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 7.911      ;
; 12.071 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 7.911      ;
; 12.071 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 7.959      ;
; 12.072 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.938      ;
; 12.073 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.913      ;
; 12.074 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.936      ;
; 12.075 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.911      ;
; 12.090 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 7.910      ;
; 12.094 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 7.906      ;
; 12.094 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.892      ;
; 12.094 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.892      ;
; 12.097 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.913      ;
; 12.098 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.888      ;
; 12.098 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.888      ;
; 12.099 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.911      ;
; 12.100 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.910      ;
; 12.100 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.890      ;
; 12.102 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.908      ;
; 12.102 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.888      ;
; 12.107 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 7.895      ;
; 12.109 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 7.893      ;
; 12.111 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 7.893      ;
; 12.115 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.875      ;
; 12.115 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.875      ;
; 12.124 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cc73z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 7.868      ;
; 12.125 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zgr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 7.886      ;
; 12.125 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kfr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 7.867      ;
; 12.128 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.862      ;
; 12.130 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.876      ;
; 12.130 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.860      ;
; 12.132 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.874      ;
; 12.134 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.872      ;
; 12.135 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 7.847      ;
; 12.136 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.870      ;
; 12.137 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 7.845      ;
; 12.145 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[4]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 7.878      ;
; 12.148 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cc73z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.868      ;
; 12.149 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[4]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.860      ;
; 12.149 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[4]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.860      ;
; 12.149 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zgr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 7.886      ;
; 12.149 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kfr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 7.867      ;
; 12.151 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.859      ;
; 12.151 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cc73z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.845      ;
; 12.152 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zgr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 7.863      ;
; 12.152 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Azs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kfr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.844      ;
; 12.153 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.857      ;
; 12.158 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.828      ;
; 12.160 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kkb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.826      ;
; 12.162 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ble3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 7.838      ;
; 12.162 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.824      ;
; 12.162 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[7]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 7.862      ;
; 12.164 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.822      ;
; 12.166 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ble3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.820      ;
; 12.166 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ble3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.820      ;
; 12.166 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[7]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.844      ;
; 12.166 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[7]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.844      ;
; 12.178 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jxs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 7.826      ;
; 12.179 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O2g3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 7.829      ;
; 12.179 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vdr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.811      ;
; 12.179 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cc73z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.817      ;
; 12.180 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z0g3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 7.828      ;
; 12.180 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zgr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 7.835      ;
; 12.180 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Svs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kfr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.816      ;
; 12.181 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bus2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lpv2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.809      ;
; 12.182 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jxs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.808      ;
; 12.182 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jxs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.808      ;
; 12.185 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[4]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vxf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 7.844      ;
; 12.186 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[6]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 7.838      ;
; 12.186 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cc73z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 7.802      ;
; 12.187 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[4]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kzf3z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 7.842      ;
; 12.187 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zgr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.820      ;
; 12.187 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bjd3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kfr2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 7.801      ;
; 12.189 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[3]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 7.832      ;
; 12.190 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[6]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.820      ;
; 12.190 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[6]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.820      ;
; 12.193 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[3]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.814      ;
; 12.193 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[3]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.814      ;
; 12.194 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[2]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 7.829      ;
; 12.195 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z8s2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 7.820      ;
; 12.198 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[2]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oir2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.811      ;
; 12.198 ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[2]                        ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S703z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 7.811      ;
; 12.200 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K7s2z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.810      ;
; 12.200 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|J9d3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sa23z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.796      ;
; 12.201 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqs2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gt93z4 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 7.809      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tyx2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tyx2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nbm2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nbm2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jkc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jkc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K9z2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K9z2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bec3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bec3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M2b3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M2b3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Dhb3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Dhb3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M5f3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M5f3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zva3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zva3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|She3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|She3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fhc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fhc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gza3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gza3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Iua3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Iua3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|D4g3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|D4g3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jsc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jsc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Tqc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nnc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nnc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ztc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ztc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z2h3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z2h3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ogo2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ogo2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|W0b3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|W0b3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qfc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qfc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zei2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zei2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|W7z2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|W7z2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lee3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lee3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Vve3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H2f3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H2f3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uic3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uic3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ylc3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ylc3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K7g3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K7g3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rsa3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rsa3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ara3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ara3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Xeo2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Xeo2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S3i3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|S3i3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O0o2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O0o2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jpa3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jpa3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|C4b3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|C4b3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Aze3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Aze3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qxa3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qxa3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ddi3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ddi3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uei3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uei3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z8b3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Z8b3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ywi2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ywi2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uyv2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uyv2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nen2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nen2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|F0y2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|F0y2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M1j2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|M1j2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rbi3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rbi3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gtp2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gtp2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I6w2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I6w2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|U5x2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|U5x2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I2t2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I2t2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Owq2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Owq2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kyi2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Kyi2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K3l2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|K3l2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fey2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fey2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|L8t2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|L8t2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cyq2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Cyq2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O5t2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O5t2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I6z2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I6z2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fzl2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fzl2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gji2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gji2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.360 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jcw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qdj2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ahw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Viy2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qlw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Lny2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qzw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H9i2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.372 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Sow2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Nqy2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|F2o2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|V3o2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Urw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Pty2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.409 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Hxx2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Hxx2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.561      ;
; 0.418 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Auk2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Auk2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.570      ;
; 0.427 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I6z2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|W7z2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.579      ;
; 0.451 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|L8t2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|O5t2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.604      ;
; 0.460 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Oiw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jky2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.607      ;
; 0.460 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qdj2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Qdj2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.612      ;
; 0.461 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Y7y2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Y7y2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.613      ;
; 0.461 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Itw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Dvy2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.612      ;
; 0.467 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|G6d3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|G6d3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.619      ;
; 0.479 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|R1w2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|R1w2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.631      ;
; 0.484 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Xly2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Xly2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.636      ;
; 0.490 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Mww2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Hyy2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 0.647      ;
; 0.492 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|I2t2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Auk2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.644      ;
; 0.495 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|C3z2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|C3z2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.526 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|V1l2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|V1l2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.678      ;
; 0.526 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Hak2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Hak2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.678      ;
; 0.527 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fcj2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Fcj2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.679      ;
; 0.529 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|G1s2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|G1s2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zfh3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Zfh3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rhi2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Rhi2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Gqw2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bsy2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bby2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Bby2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.532 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Pty2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Pty2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Y8q2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Y8q2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Jca3z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Uei3z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H9i2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H9i2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.536 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Efp2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Efp2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|Ufy2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|U2x2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.688      ;
; 0.540 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|V3o2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|V3o2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H4p2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|H4p2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.693      ;
; 0.543 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|B6j2z4 ; AHBLITE_SYS:b2v_inst2|CORTEXM0DS:u_cortexm0ds|cortexm0ds_logic:u_logic|B6j2z4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.695      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHSEL            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHSEL            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHTRANS[1]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHTRANS[1]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHWRITE          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rHWRITE          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[0]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[0]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[1]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[1]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[2]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[2]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[3]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[3]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[4]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[4]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[5]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[5]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[6]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[6]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[7]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2LED:uAHB2LED|rLED[7]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HADDR[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSEL      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSEL      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSIZE[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSIZE[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSIZE[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|APhase_HSIZE[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][13]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][14]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][14]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][15]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][15]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][16]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][16]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][17]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][17]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][18]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][18]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][19]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][19]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][1]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][1]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][20]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][20]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][21]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][21]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][22]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][22]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][23]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][23]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][24]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][24]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][25]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][25]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][26]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][26]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][27]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][27]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][28]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][28]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][29]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][29]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][2]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][2]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][30]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][30]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][31]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; AHBLITE_SYS:b2v_inst2|AHB2MEM:uAHB2MEM|memory[0][31]    ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------+


-------------------------------
; Fast Model Datasheet Report ;
-------------------------------
Nothing to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 1.827 ; 0.215 ; N/A      ; N/A     ; 9.000               ;
;  CLOCK_50        ; 1.827 ; 0.215 ; N/A      ; N/A     ; 9.000               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 125584412 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 125584412 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 850   ; 850  ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Apr 30 19:40:47 2021
Info: Command: quartus_sta ARMSOC_1 -c ARMSOC_1
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'ARMSOC_1.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 1.827
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.827         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 12.005
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.005         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4798 megabytes
    Info: Processing ended: Fri Apr 30 19:41:08 2021
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:04


