0.6
2019.1
May 24 2019
15:06:07
D:/vivado_projects/project_8.2/project_8.2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/vivado_projects/project_8.2/project_8.2.srcs/sim_1/new/tb_calc_start.v,1765537802,verilog,,,,tb_top,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/project_8.2/project_8.2.srcs/sources_1/ip/ila_1/sim/ila_1.v,1765242008,verilog,,D:/vivado_projects/rv32i-core/src/cpu_basys3/debounce.v,,ila_1,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/project_8.2/project_8.2.srcs/sources_1/new/clock_divider.v,1765532481,verilog,,D:/vivado_projects/rv32i-core/src/testbench/tb_rv32i_cpu.v,,clock_divider,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_alu.v,1765363598,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_alu_control.v,D:/vivado_projects/rv32i-core/src/core/rv32i_defs.vh,rv32i_alu,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_alu_control.v,1765289942,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_alu_opb_mux.v,D:/vivado_projects/rv32i-core/src/core/rv32i_defs.vh,rv32i_alu_control,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_alu_opb_mux.v,1765283452,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_branch_unit.v,,rv32i_alu_opb_mux,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_branch_unit.v,1765285939,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_control.v,,rv32i_branch_unit,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_control.v,1764766904,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_cpu.v,D:/vivado_projects/rv32i-core/src/core/rv32i_defs.vh,rv32i_control,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_cpu.v,1765426349,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_imm_gen.v,D:/vivado_projects/rv32i-core/src/core/rv32i_defs.vh,rv32i_cpu,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_data_mem.v,1765240492,verilog,,D:/vivado_projects/project_8.2/project_8.2.srcs/sources_1/new/clock_divider.v,,,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_defs.vh,1764772643,verilog,,,,,,,,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_imm_gen.v,1765364478,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_instr_decoder.v,,rv32i_imm_gen,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_instr_decoder.v,1764747027,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_instr_mem.v,,rv32i_instr_decoder,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_instr_mem.v,1765364562,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_pc_reg.v,D:/vivado_projects/rv32i-core/src/core/rv32i_defs.vh,rv32i_instr_mem,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_pc_reg.v,1765364599,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_rd_data_mux.v,D:/vivado_projects/rv32i-core/src/core/rv32i_defs.vh,rv32i_pc_reg,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_rd_data_mux.v,1765026416,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_reg_file.v,,rv32i_rd_data_mux,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/core/rv32i_reg_file.v,1765540385,verilog,,D:/vivado_projects/rv32i-core/src/cpu_basys3/seg_display.v,,rv32i_reg_file,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/cpu_basys3/cpu_basys3.v,1765536980,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_data_mem.v,,riscv_cpu_top,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/cpu_basys3/debounce.v,1765426358,verilog,,D:/vivado_projects/rv32i-core/src/core/rv32i_alu.v,,debounce,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/cpu_basys3/seg_display.v,1765098689,verilog,,D:/vivado_projects/rv32i-core/src/cpu_basys3/cpu_basys3.v,,seg_display,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/testbench/tb_rv32i_cpu.v,1765364214,verilog,,D:/vivado_projects/rv32i-core/src/testbench/tb_top.v,,tb_rv32i_cpu,,,../../../../../rv32i-core/src/core,,,,,
D:/vivado_projects/rv32i-core/src/testbench/tb_top.v,1765426358,verilog,,D:/vivado_projects/project_8.2/project_8.2.srcs/sim_1/new/tb_calc_start.v,,tb_riscv_cpu_top,,,../../../../../rv32i-core/src/core,,,,,
