#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002c4f547c280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002c4f5493380 .scope module, "CU_tb" "CU_tb" 3 3;
 .timescale 0 0;
v000002c4f5452730_0 .net "ALUASrc", 0 0, v000002c4f54824b0_0;  1 drivers
v000002c4f54527d0_0 .net "ALUBSrc", 0 0, v000002c4f5452d90_0;  1 drivers
v000002c4f5452870_0 .net "ALUOp", 3 0, v000002c4f54936a0_0;  1 drivers
v000002c4f5452910_0 .net "BrOp", 4 0, v000002c4f5493740_0;  1 drivers
v000002c4f54f58a0_0 .net "DMCtrl", 2 0, v000002c4f547e300_0;  1 drivers
v000002c4f54f5a80_0 .net "DMWr", 0 0, v000002c4f547e3a0_0;  1 drivers
v000002c4f54f5da0_0 .var "Funct3", 2 0;
v000002c4f54f5620_0 .var "Funct7", 6 0;
v000002c4f54f5300_0 .net "ImmSrc", 2 0, v000002c4f547e580_0;  1 drivers
v000002c4f54f5260_0 .var "OpCode", 6 0;
v000002c4f54f5120_0 .net "RUDataWrSrc", 1 0, v000002c4f54525f0_0;  1 drivers
v000002c4f54f5bc0_0 .net "RUWr", 0 0, v000002c4f5452690_0;  1 drivers
S_000002c4f5493510 .scope module, "cu" "ControlUnit" 3 22, 4 1 0, S_000002c4f5493380;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "OpCode";
    .port_info 1 /INPUT 3 "Funct3";
    .port_info 2 /INPUT 7 "Funct7";
    .port_info 3 /OUTPUT 1 "ALUASrc";
    .port_info 4 /OUTPUT 1 "ALUBSrc";
    .port_info 5 /OUTPUT 4 "ALUOp";
    .port_info 6 /OUTPUT 3 "ImmSrc";
    .port_info 7 /OUTPUT 1 "RUWr";
    .port_info 8 /OUTPUT 5 "BrOp";
    .port_info 9 /OUTPUT 3 "DMCtrl";
    .port_info 10 /OUTPUT 1 "DMWr";
    .port_info 11 /OUTPUT 2 "RUDataWrSrc";
v000002c4f54824b0_0 .var "ALUASrc", 0 0;
v000002c4f5452d90_0 .var "ALUBSrc", 0 0;
v000002c4f54936a0_0 .var "ALUOp", 3 0;
v000002c4f5493740_0 .var "BrOp", 4 0;
v000002c4f547e300_0 .var "DMCtrl", 2 0;
v000002c4f547e3a0_0 .var "DMWr", 0 0;
v000002c4f547e440_0 .net "Funct3", 2 0, v000002c4f54f5da0_0;  1 drivers
v000002c4f547e4e0_0 .net "Funct7", 6 0, v000002c4f54f5620_0;  1 drivers
v000002c4f547e580_0 .var "ImmSrc", 2 0;
v000002c4f5452550_0 .net "OpCode", 6 0, v000002c4f54f5260_0;  1 drivers
v000002c4f54525f0_0 .var "RUDataWrSrc", 1 0;
v000002c4f5452690_0 .var "RUWr", 0 0;
E_000002c4f54769e0 .event anyedge, v000002c4f5452550_0, v000002c4f547e4e0_0, v000002c4f547e440_0;
    .scope S_000002c4f5493510;
T_0 ;
    %wait E_000002c4f54769e0;
    %load/vec4 v000002c4f5452550_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f5452690_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c4f54824b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c4f5452d90_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002c4f547e580_0, 0, 3;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000002c4f54936a0_0, 0, 4;
    %pushi/vec4 7, 7, 5;
    %store/vec4 v000002c4f5493740_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f547e3a0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002c4f547e300_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c4f54525f0_0, 0, 2;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f54824b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f5452d90_0, 0, 1;
    %load/vec4 v000002c4f547e4e0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000002c4f547e440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002c4f54936a0_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002c4f547e580_0, 0, 3;
    %pushi/vec4 7, 7, 5;
    %store/vec4 v000002c4f5493740_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f547e3a0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002c4f547e300_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c4f54525f0_0, 0, 2;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f54824b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452d90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c4f547e580_0, 0, 3;
    %pushi/vec4 7, 7, 5;
    %store/vec4 v000002c4f5493740_0, 0, 5;
    %load/vec4 v000002c4f547e440_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %load/vec4 v000002c4f547e4e0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000002c4f547e440_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002c4f547e440_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v000002c4f54936a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f547e3a0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002c4f547e300_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c4f54525f0_0, 0, 2;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f54824b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452d90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c4f547e580_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c4f54936a0_0, 0, 4;
    %pushi/vec4 7, 7, 5;
    %store/vec4 v000002c4f5493740_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f547e3a0_0, 0, 1;
    %load/vec4 v000002c4f547e440_0;
    %store/vec4 v000002c4f547e300_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c4f54525f0_0, 0, 2;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f5452690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f54824b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452d90_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002c4f547e580_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c4f54936a0_0, 0, 4;
    %pushi/vec4 7, 7, 5;
    %store/vec4 v000002c4f5493740_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f547e3a0_0, 0, 1;
    %load/vec4 v000002c4f547e440_0;
    %store/vec4 v000002c4f547e300_0, 0, 3;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002c4f54525f0_0, 0, 2;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f5452690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f54824b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452d90_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002c4f547e580_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c4f54936a0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000002c4f547e440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002c4f5493740_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f547e3a0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002c4f547e300_0, 0, 3;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002c4f54525f0_0, 0, 2;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f54824b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452d90_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002c4f547e580_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c4f54936a0_0, 0, 4;
    %pushi/vec4 31, 15, 5;
    %store/vec4 v000002c4f5493740_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f547e3a0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002c4f547e300_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c4f54525f0_0, 0, 2;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f54824b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452d90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c4f547e580_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c4f54936a0_0, 0, 4;
    %pushi/vec4 31, 15, 5;
    %store/vec4 v000002c4f5493740_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f547e3a0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002c4f547e300_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c4f54525f0_0, 0, 2;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452690_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c4f54824b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452d90_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c4f547e580_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002c4f54936a0_0, 0, 4;
    %pushi/vec4 7, 7, 5;
    %store/vec4 v000002c4f5493740_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f547e3a0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002c4f547e300_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c4f54525f0_0, 0, 2;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f54824b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c4f5452d90_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c4f547e580_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002c4f54936a0_0, 0, 4;
    %pushi/vec4 7, 7, 5;
    %store/vec4 v000002c4f5493740_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c4f547e3a0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002c4f547e300_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c4f54525f0_0, 0, 2;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002c4f5493380;
T_1 ;
    %vpi_call/w 3 38 "$dumpfile", "CU.vcd" {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c4f5493380 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000002c4f54f5260_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c4f54f5da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002c4f54f5620_0, 0, 7;
    %delay 10, 0;
    %vpi_call/w 3 43 "$display", "Tipo R: RUWr=%b, ALUASrc=%b, ALUBSrc=%b, ALUOp=%b, ImmSrc=%b, DMWr=%b, BrOp=%b, DMCtrl=%b", v000002c4f54f5bc0_0, v000002c4f5452730_0, v000002c4f54527d0_0, v000002c4f5452870_0, v000002c4f54f5300_0, v000002c4f54f5a80_0, v000002c4f5452910_0, v000002c4f54f58a0_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000002c4f54f5260_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c4f54f5da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002c4f54f5620_0, 0, 7;
    %delay 10, 0;
    %vpi_call/w 3 48 "$display", "Tipo I: RUWr=%b, ALUASrc=%b, ALUBSrc=%b, ALUOp=%b, ImmSrc=%b, DMWr=%b, BrOp=%b, DMCtrl=%b", v000002c4f54f5bc0_0, v000002c4f5452730_0, v000002c4f54527d0_0, v000002c4f5452870_0, v000002c4f54f5300_0, v000002c4f54f5a80_0, v000002c4f5452910_0, v000002c4f54f58a0_0 {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000002c4f54f5260_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c4f54f5da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002c4f54f5620_0, 0, 7;
    %delay 10, 0;
    %vpi_call/w 3 53 "$display", "Tipo Load: RUWr=%b, ALUASrc=%b, ALUBSrc=%b, ALUOp=%b, ImmSrc=%b, DMWr=%b, BrOp=%b, DMCtrl=%b", v000002c4f54f5bc0_0, v000002c4f5452730_0, v000002c4f54527d0_0, v000002c4f5452870_0, v000002c4f54f5300_0, v000002c4f54f5a80_0, v000002c4f5452910_0, v000002c4f54f58a0_0 {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v000002c4f54f5260_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c4f54f5da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002c4f54f5620_0, 0, 7;
    %delay 10, 0;
    %vpi_call/w 3 58 "$display", "Tipo Store: RUWr=%b, ALUASrc=%b, ALUBSrc=%b, ALUOp=%b, ImmSrc=%b, DMWr=%b, BrOp=%b, DMCtrl=%b", v000002c4f54f5bc0_0, v000002c4f5452730_0, v000002c4f54527d0_0, v000002c4f5452870_0, v000002c4f54f5300_0, v000002c4f54f5a80_0, v000002c4f5452910_0, v000002c4f54f58a0_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000002c4f54f5260_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c4f54f5da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002c4f54f5620_0, 0, 7;
    %delay 10, 0;
    %vpi_call/w 3 63 "$display", "Tipo Branch: RUWr=%b, ALUASrc=%b, ALUBSrc=%b, ALUOp=%b, ImmSrc=%b, DMWr=%b, BrOp=%b, DMCtrl=%b", v000002c4f54f5bc0_0, v000002c4f5452730_0, v000002c4f54527d0_0, v000002c4f5452870_0, v000002c4f54f5300_0, v000002c4f54f5a80_0, v000002c4f5452910_0, v000002c4f54f58a0_0 {0 0 0};
    %pushi/vec4 111, 0, 7;
    %store/vec4 v000002c4f54f5260_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c4f54f5da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002c4f54f5620_0, 0, 7;
    %delay 10, 0;
    %vpi_call/w 3 68 "$display", "Tipo J: RUWr=%b, ALUASrc=%b, ALUBSrc=%b, ALUOp=%b, ImmSrc=%b, DMWr=%b, BrOp=%b, DMCtrl=%b", v000002c4f54f5bc0_0, v000002c4f5452730_0, v000002c4f54527d0_0, v000002c4f5452870_0, v000002c4f54f5300_0, v000002c4f54f5a80_0, v000002c4f5452910_0, v000002c4f54f58a0_0 {0 0 0};
    %pushi/vec4 55, 0, 7;
    %store/vec4 v000002c4f54f5260_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c4f54f5da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002c4f54f5620_0, 0, 7;
    %delay 10, 0;
    %vpi_call/w 3 73 "$display", "Tipo U: RUWr=%b, ALUASrc=%b, ALUBSrc=%b, ALUOp=%b, ImmSrc=%b, DMWr=%b, BrOp=%b, DMCtrl=%b", v000002c4f54f5bc0_0, v000002c4f5452730_0, v000002c4f54527d0_0, v000002c4f5452870_0, v000002c4f54f5300_0, v000002c4f54f5a80_0, v000002c4f5452910_0, v000002c4f54f58a0_0 {0 0 0};
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000002c4f54f5260_0, 0, 7;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c4f54f5da0_0, 0, 3;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000002c4f54f5620_0, 0, 7;
    %delay 10, 0;
    %vpi_call/w 3 78 "$display", "Caso por defecto: RUWr=%b, ALUASrc=%b, ALUBSrc=%b, ALUOp=%b, ImmSrc=%b, DMWr=%b, BrOp=%b, DMCtrl=%b", v000002c4f54f5bc0_0, v000002c4f5452730_0, v000002c4f54527d0_0, v000002c4f5452870_0, v000002c4f54f5300_0, v000002c4f54f5a80_0, v000002c4f5452910_0, v000002c4f54f58a0_0 {0 0 0};
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "CU_tb.sv";
    "./ControlUnit.sv";
