INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/adder/adder.ip_user_files/bd/top/ip/top_c_counter_binary_0_0/sim/top_c_counter_binary_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_c_counter_binary_0_0
