Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id F008D54322F
	for <lists+amd-gfx@lfdr.de>; Wed,  8 Jun 2022 16:06:23 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 4C1C911239E;
	Wed,  8 Jun 2022 14:06:22 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-oo1-xc32.google.com (mail-oo1-xc32.google.com
 [IPv6:2607:f8b0:4864:20::c32])
 by gabe.freedesktop.org (Postfix) with ESMTPS id B8D1011239E
 for <amd-gfx@lists.freedesktop.org>; Wed,  8 Jun 2022 14:06:21 +0000 (UTC)
Received: by mail-oo1-xc32.google.com with SMTP id
 r9-20020a4acb09000000b0041b6abb517fso2210208ooq.2
 for <amd-gfx@lists.freedesktop.org>; Wed, 08 Jun 2022 07:06:21 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=cLpDzOAVYHNAYUsUEXGzHDnomyRL28MsmfLQ0BDJD5o=;
 b=Df0kOzx8LnzQUe6K9g6x3sdraIJ1VShB+5o3/Qr/Ub7PnUqPpC6GRomrqiq0vdIIcH
 U8tjOth+ppudoFN6FLscMJ7Iz+rmZWPgemFhTwWu0Hk83ukqe8IJj1Y+ZgQ+xksGrBVB
 YvddIMeIvrX9/vU4JSP3RmDFFMk6LlytT78r1frBuaByZ71IsNk0hEcvJEphRYN+/z7E
 bYJ51IrFr2+3aGHe5JOLhnxztrsreL9JEYXsB0Q8gaA/KOTgy03SZRNfeFtcBq0TM0cX
 2jqOkEm46AYownFIw6FuTJ+LWYZhbcL0hUePgM7yTw1zLnfF+irZblQHERTdejttJwGm
 s1Wg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=cLpDzOAVYHNAYUsUEXGzHDnomyRL28MsmfLQ0BDJD5o=;
 b=PMCl05m0wGSmviziBiAbHctwMAWd4kH5vuNsOLldaedizfA+85m9CaK6hM2CgNi0jd
 hlzJ14y2RAPUX/UeHnbHelT1JyjT/1P7qql3Uf/r7MJlIwIjQg5e1kKb5X3mbQLfEZTf
 DwP3mGgAJiBKgoemAD3lhoxBt6jLiVdQO+179YyK8LK0+fblUWblKdp1VAL4PtKru6Vp
 6JGU51sr/hXStd2xAlYUfZUGNF95WZHcYzsmOQnG0ldIOhmCWMOgL4NZBIOOXoN0rjm6
 9xSRZ7VBl58ZpbNsU+DbZAdDW3LGUXlpkjDP0h9IVAtpOCsohRPF3uS9snF1/pVdLRa4
 Cg1A==
X-Gm-Message-State: AOAM530fgGmptS6/knLuejqd3Y19jLuIx1gMDms+eRs8lygCiMV5OARF
 NvAURaJ85YXDvAbwSmhkaTydvSkrT1Vc1/t5oJQ=
X-Google-Smtp-Source: ABdhPJwEtCpIr4XaHw3d3OYgwcxTrPN3p1x5L6WNco7P3ODohmsN6KlsSbKippbTMj//p/pOjyUtWR3GqeSut0/xpWk=
X-Received: by 2002:a4a:3448:0:b0:41b:a69a:39fc with SMTP id
 n8-20020a4a3448000000b0041ba69a39fcmr1456556oof.23.1654697180957; Wed, 08 Jun
 2022 07:06:20 -0700 (PDT)
MIME-Version: 1.0
References: <20220603102106.149508-1-christian.koenig@amd.com>
 <cd4958ab-897e-d8b0-76bb-0f6045a542d3@amd.com>
 <5f7710f2-7d66-e48f-dab8-c99177743c92@gmail.com>
 <CADnq5_NS49jdkQuXK58CdfShNW9j1q4HwXtBZtqJ2m3MACD8uA@mail.gmail.com>
 <CADnq5_OEsnjhmp_g0zXjNjAfv=0uN2jq79wTMtxnae_OYjUEjw@mail.gmail.com>
 <CH2PR12MB3927CE81E4A14A41359DC1FB95A59@CH2PR12MB3927.namprd12.prod.outlook.com>
 <CADnq5_Pq8M4AgjtwknyKmb1p8RqFYuxYb0b2B2-tpiVTqqWKDA@mail.gmail.com>
 <04afbaac-8c8f-3b8a-6e76-036043d07cfa@gmail.com>
In-Reply-To: <04afbaac-8c8f-3b8a-6e76-036043d07cfa@gmail.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Wed, 8 Jun 2022 10:06:09 -0400
Message-ID: <CADnq5_PhSzF0zJ+aXPLVV-S5_eVfjqZoXGDzyoKunVa3MZ1O-A@mail.gmail.com>
Subject: Re: [PATCH] drm/amdgpu: fix limiting AV1 to the first instance on VCN3
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <ckoenig.leichtzumerken@gmail.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Dong, Ruijing" <Ruijing.Dong@amd.com>,
 amd-gfx list <amd-gfx@lists.freedesktop.org>, "Pelloux-Prayer,
 Pierre-Eric" <Pierre-eric.Pelloux-prayer@amd.com>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

I'll push this with the TLB fix.

Alex

On Wed, Jun 8, 2022 at 9:47 AM Christian K=C3=B6nig
<ckoenig.leichtzumerken@gmail.com> wrote:
>
> I need to look into this more deeply when I'm back from sick leave.
>
> Till then this workaround should be sufficient since VCN3 is the only
> callback which tries to adjust the instance.
>
> Regards,
> Christian.
>
> Am 07.06.22 um 22:22 schrieb Alex Deucher:
> > We'll need to implement the parse callbacks for vcn4 as well if we
> > haven't already.
> >
> > Alex
> >
> > On Tue, Jun 7, 2022 at 4:20 PM Dong, Ruijing <Ruijing.Dong@amd.com> wro=
te:
> >> [AMD Official Use Only - General]
> >>
> >> I can see for VCN4, AV1 dec/enc also need to limit to the first instan=
ce.
> >>
> >> Thanks,
> >> Ruijing
> >>
> >> -----Original Message-----
> >> From: amd-gfx <amd-gfx-bounces@lists.freedesktop.org> On Behalf Of Ale=
x Deucher
> >> Sent: Friday, June 3, 2022 10:12 AM
> >> To: Christian K=C3=B6nig <ckoenig.leichtzumerken@gmail.com>
> >> Cc: Pelloux-Prayer, Pierre-Eric <Pierre-eric.Pelloux-prayer@amd.com>; =
amd-gfx list <amd-gfx@lists.freedesktop.org>
> >> Subject: Re: [PATCH] drm/amdgpu: fix limiting AV1 to the first instanc=
e on VCN3
> >>
> >> Do the other uvd/vce/vcn ring parse functions need a similar fix?
> >>
> >> Alex
> >>
> >>
> >> On Fri, Jun 3, 2022 at 10:08 AM Alex Deucher <alexdeucher@gmail.com> w=
rote:
> >>> On Fri, Jun 3, 2022 at 8:10 AM Christian K=C3=B6nig
> >>> <ckoenig.leichtzumerken@gmail.com> wrote:
> >>>> Am 03.06.22 um 14:08 schrieb Pierre-Eric Pelloux-Prayer:
> >>>>> Hi Christian,
> >>>>>
> >>>>> The patch is: Tested-by: Pierre-Eric Pelloux-Prayer
> >>>>> <pierre-eric.pelloux-prayer@amd.com>
> >>>>>
> >>>>> Could you add a reference to https://nam11.safelinks.protection.out=
look.com/?url=3Dhttps%3A%2F%2Fgitlab.freedesktop.org%2Fdrm%2Famd%2F-%2Fissu=
es%2F2037&amp;data=3D05%7C01%7CRuijing.Dong%40amd.com%7C5ba73dfe91ba47e21dd=
608da456b0609%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C6378986232218060=
51%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1h=
aWwiLCJXVCI6Mn0%3D%7C3000%7C%7C%7C&amp;sdata=3DWgIZD299Xe0XVG%2Ftb2rn14njS%=
2FgHIhtIHIDAZ2Fj40k%3D&amp;reserved=3D0 in the commit message?
> >>>> Sure, can you also give me an rb or acked-by so that I can push it?
> >>> Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
> >>>
> >>>> Thanks,
> >>>> Christian.
> >>>>
> >>>>> Thanks,
> >>>>> Pierre-Eric
> >>>>>
> >>>>> On 03/06/2022 12:21, Christian K=C3=B6nig wrote:
> >>>>>> The job is not yet initialized here.
> >>>>>>
> >>>>>> Signed-off-by: Christian K=C3=B6nig <christian.koenig@amd.com>
> >>>>>> Fixes: 1027d5d791b7 ("drm/amdgpu: use job and ib structures
> >>>>>> directly in CS parsers")
> >>>>>> ---
> >>>>>>    drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c | 17 +++++++----------
> >>>>>>    1 file changed, 7 insertions(+), 10 deletions(-)
> >>>>>>
> >>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c
> >>>>>> b/drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c
> >>>>>> index 3cabceee5f57..39405f0db824 100644
> >>>>>> --- a/drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c
> >>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c
> >>>>>> @@ -1761,23 +1761,21 @@ static const struct amdgpu_ring_funcs vcn_=
v3_0_dec_sw_ring_vm_funcs =3D {
> >>>>>>       .emit_reg_write_reg_wait =3D amdgpu_ring_emit_reg_write_reg_=
wait_helper,
> >>>>>>    };
> >>>>>>
> >>>>>> -static int vcn_v3_0_limit_sched(struct amdgpu_cs_parser *p,
> >>>>>> -                            struct amdgpu_job *job)
> >>>>>> +static int vcn_v3_0_limit_sched(struct amdgpu_cs_parser *p)
> >>>>>>    {
> >>>>>>       struct drm_gpu_scheduler **scheds;
> >>>>>>
> >>>>>>       /* The create msg must be in the first IB submitted */
> >>>>>> -    if (atomic_read(&job->base.entity->fence_seq))
> >>>>>> +    if (atomic_read(&p->entity->fence_seq))
> >>>>>>               return -EINVAL;
> >>>>>>
> >>>>>>       scheds =3D p->adev->gpu_sched[AMDGPU_HW_IP_VCN_DEC]
> >>>>>>               [AMDGPU_RING_PRIO_DEFAULT].sched;
> >>>>>> -    drm_sched_entity_modify_sched(job->base.entity, scheds, 1);
> >>>>>> +    drm_sched_entity_modify_sched(p->entity, scheds, 1);
> >>>>>>       return 0;
> >>>>>>    }
> >>>>>>
> >>>>>> -static int vcn_v3_0_dec_msg(struct amdgpu_cs_parser *p, struct am=
dgpu_job *job,
> >>>>>> -                        uint64_t addr)
> >>>>>> +static int vcn_v3_0_dec_msg(struct amdgpu_cs_parser *p, uint64_t
> >>>>>> +addr)
> >>>>>>    {
> >>>>>>       struct ttm_operation_ctx ctx =3D { false, false };
> >>>>>>       struct amdgpu_bo_va_mapping *map; @@ -1848,7 +1846,7 @@
> >>>>>> static int vcn_v3_0_dec_msg(struct amdgpu_cs_parser *p, struct amd=
gpu_job *job,
> >>>>>>               if (create[0] =3D=3D 0x7 || create[0] =3D=3D 0x10 ||=
 create[0] =3D=3D 0x11)
> >>>>>>                       continue;
> >>>>>>
> >>>>>> -            r =3D vcn_v3_0_limit_sched(p, job);
> >>>>>> +            r =3D vcn_v3_0_limit_sched(p);
> >>>>>>               if (r)
> >>>>>>                       goto out;
> >>>>>>       }
> >>>>>> @@ -1862,7 +1860,7 @@ static int vcn_v3_0_ring_patch_cs_in_place(s=
truct amdgpu_cs_parser *p,
> >>>>>>                                          struct amdgpu_job *job,
> >>>>>>                                          struct amdgpu_ib *ib)
> >>>>>>    {
> >>>>>> -    struct amdgpu_ring *ring =3D to_amdgpu_ring(job->base.sched);
> >>>>>> +    struct amdgpu_ring *ring =3D
> >>>>>> + to_amdgpu_ring(p->entity->rq->sched);
> >>>>>>       uint32_t msg_lo =3D 0, msg_hi =3D 0;
> >>>>>>       unsigned i;
> >>>>>>       int r;
> >>>>>> @@ -1881,8 +1879,7 @@ static int vcn_v3_0_ring_patch_cs_in_place(s=
truct amdgpu_cs_parser *p,
> >>>>>>                       msg_hi =3D val;
> >>>>>>               } else if (reg =3D=3D PACKET0(p->adev->vcn.internal.=
cmd, 0) &&
> >>>>>>                          val =3D=3D 0) {
> >>>>>> -                    r =3D vcn_v3_0_dec_msg(p, job,
> >>>>>> -                                         ((u64)msg_hi) << 32 | ms=
g_lo);
> >>>>>> +                    r =3D vcn_v3_0_dec_msg(p, ((u64)msg_hi) << 32
> >>>>>> + | msg_lo);
> >>>>>>                       if (r)
> >>>>>>                               return r;
> >>>>>>               }
> >>>>>>
>
