// Seed: 1104512367
module module_0 (
    input supply1 id_0,
    id_7,
    input uwire id_1,
    id_8,
    input tri id_2,
    output wand id_3,
    input uwire id_4,
    input supply1 id_5
);
  id_9(
      1, id_5, -1, id_4 - -1
  );
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri id_5
);
  tri1 id_7, id_8;
  wire id_9;
  wire id_10;
  assign id_9 = -1;
  generate
    wor id_11;
  endgenerate
  parameter id_12 = -1 ? id_11 : id_7;
  wand id_13, id_14, id_15, id_16, id_17, id_18;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.type_4 = 0;
  assign id_17 = 1;
  wire id_19;
endmodule
