--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35383 paths analyzed, 1140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.213ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_44 (SLICE_X12Y17.A2), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_18 (FF)
  Destination:          seq_/rf_/rf_3_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.346 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_18 to seq_/rf_/rf_3_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.391   seq_/rf_/rf_3<19>
                                                       seq_/rf_/rf_3_18
    SLICE_X15Y15.B2      net (fanout=3)        1.548   seq_/rf_/rf_3<18>
    SLICE_X15Y15.B       Tilo                  0.259   seq_/rf_/rf_3<54>
                                                       seq_/rf_/Mmux_o_data_a91
    DSP48_X0Y3.B2        net (fanout=6)        0.805   seq_tx_data<2>
    DSP48_X0Y3.M12       Tdspdo_B_M            3.364   seq_/alu_/multi_/Mmult_n0002
                                                       seq_/alu_/multi_/Mmult_n0002
    SLICE_X12Y17.A2      net (fanout=4)        1.456   seq_/alu_/multi_data<12>
    SLICE_X12Y17.CLK     Tas                   0.341   seq_/rf_/rf_3<47>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT41
                                                       seq_/rf_/rf_3_44
    -------------------------------------------------  ---------------------------
    Total                                      8.164ns (4.355ns logic, 3.809ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_53 (FF)
  Destination:          seq_/rf_/rf_3_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.802ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.346 - 0.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_53 to seq_/rf_/rf_3_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.AQ      Tcko                  0.447   seq_/rf_/rf_3<53>
                                                       seq_/rf_/rf_3_53
    SLICE_X13Y16.B3      net (fanout=3)        1.109   seq_/rf_/rf_3<53>
    SLICE_X13Y16.B       Tilo                  0.259   seq_/rf_/rf_3<57>
                                                       seq_/rf_/Mmux_o_data_a121
    DSP48_X0Y3.B5        net (fanout=6)        0.826   seq_tx_data<5>
    DSP48_X0Y3.M12       Tdspdo_B_M            3.364   seq_/alu_/multi_/Mmult_n0002
                                                       seq_/alu_/multi_/Mmult_n0002
    SLICE_X12Y17.A2      net (fanout=4)        1.456   seq_/alu_/multi_data<12>
    SLICE_X12Y17.CLK     Tas                   0.341   seq_/rf_/rf_3<47>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT41
                                                       seq_/rf_/rf_3_44
    -------------------------------------------------  ---------------------------
    Total                                      7.802ns (4.411ns logic, 3.391ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_6 (FF)
  Destination:          seq_/rf_/rf_3_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.346 - 0.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_6 to seq_/rf_/rf_3_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.CQ      Tcko                  0.391   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_6
    SLICE_X14Y15.D1      net (fanout=3)        1.028   seq_/rf_/rf_3<6>
    SLICE_X14Y15.D       Tilo                  0.203   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.969   seq_tx_data<6>
    DSP48_X0Y3.M12       Tdspdo_B_M            3.364   seq_/alu_/multi_/Mmult_n0002
                                                       seq_/alu_/multi_/Mmult_n0002
    SLICE_X12Y17.A2      net (fanout=4)        1.456   seq_/alu_/multi_data<12>
    SLICE_X12Y17.CLK     Tas                   0.341   seq_/rf_/rf_3<47>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT41
                                                       seq_/rf_/rf_3_44
    -------------------------------------------------  ---------------------------
    Total                                      7.752ns (4.299ns logic, 3.453ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_13 (SLICE_X15Y17.B4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_18 (FF)
  Destination:          seq_/rf_/rf_3_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.047ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.340 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_18 to seq_/rf_/rf_3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.391   seq_/rf_/rf_3<19>
                                                       seq_/rf_/rf_3_18
    SLICE_X15Y15.B2      net (fanout=3)        1.548   seq_/rf_/rf_3<18>
    SLICE_X15Y15.B       Tilo                  0.259   seq_/rf_/rf_3<54>
                                                       seq_/rf_/Mmux_o_data_a91
    DSP48_X0Y3.B2        net (fanout=6)        0.805   seq_tx_data<2>
    DSP48_X0Y3.M13       Tdspdo_B_M            3.364   seq_/alu_/multi_/Mmult_n0002
                                                       seq_/alu_/multi_/Mmult_n0002
    SLICE_X15Y17.B4      net (fanout=4)        1.358   seq_/alu_/multi_data<13>
    SLICE_X15Y17.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT51
                                                       seq_/rf_/rf_3_13
    -------------------------------------------------  ---------------------------
    Total                                      8.047ns (4.336ns logic, 3.711ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_53 (FF)
  Destination:          seq_/rf_/rf_3_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.340 - 0.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_53 to seq_/rf_/rf_3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.AQ      Tcko                  0.447   seq_/rf_/rf_3<53>
                                                       seq_/rf_/rf_3_53
    SLICE_X13Y16.B3      net (fanout=3)        1.109   seq_/rf_/rf_3<53>
    SLICE_X13Y16.B       Tilo                  0.259   seq_/rf_/rf_3<57>
                                                       seq_/rf_/Mmux_o_data_a121
    DSP48_X0Y3.B5        net (fanout=6)        0.826   seq_tx_data<5>
    DSP48_X0Y3.M13       Tdspdo_B_M            3.364   seq_/alu_/multi_/Mmult_n0002
                                                       seq_/alu_/multi_/Mmult_n0002
    SLICE_X15Y17.B4      net (fanout=4)        1.358   seq_/alu_/multi_data<13>
    SLICE_X15Y17.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT51
                                                       seq_/rf_/rf_3_13
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (4.392ns logic, 3.293ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_6 (FF)
  Destination:          seq_/rf_/rf_3_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.635ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.340 - 0.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_6 to seq_/rf_/rf_3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.CQ      Tcko                  0.391   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_6
    SLICE_X14Y15.D1      net (fanout=3)        1.028   seq_/rf_/rf_3<6>
    SLICE_X14Y15.D       Tilo                  0.203   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.969   seq_tx_data<6>
    DSP48_X0Y3.M13       Tdspdo_B_M            3.364   seq_/alu_/multi_/Mmult_n0002
                                                       seq_/alu_/multi_/Mmult_n0002
    SLICE_X15Y17.B4      net (fanout=4)        1.358   seq_/alu_/multi_data<13>
    SLICE_X15Y17.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT51
                                                       seq_/rf_/rf_3_13
    -------------------------------------------------  ---------------------------
    Total                                      7.635ns (4.280ns logic, 3.355ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_12 (SLICE_X15Y17.A5), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_18 (FF)
  Destination:          seq_/rf_/rf_3_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.960ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.340 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_18 to seq_/rf_/rf_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.391   seq_/rf_/rf_3<19>
                                                       seq_/rf_/rf_3_18
    SLICE_X15Y15.B2      net (fanout=3)        1.548   seq_/rf_/rf_3<18>
    SLICE_X15Y15.B       Tilo                  0.259   seq_/rf_/rf_3<54>
                                                       seq_/rf_/Mmux_o_data_a91
    DSP48_X0Y3.B2        net (fanout=6)        0.805   seq_tx_data<2>
    DSP48_X0Y3.M12       Tdspdo_B_M            3.364   seq_/alu_/multi_/Mmult_n0002
                                                       seq_/alu_/multi_/Mmult_n0002
    SLICE_X15Y17.A5      net (fanout=4)        1.271   seq_/alu_/multi_data<12>
    SLICE_X15Y17.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT41
                                                       seq_/rf_/rf_3_12
    -------------------------------------------------  ---------------------------
    Total                                      7.960ns (4.336ns logic, 3.624ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_53 (FF)
  Destination:          seq_/rf_/rf_3_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.340 - 0.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_53 to seq_/rf_/rf_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.AQ      Tcko                  0.447   seq_/rf_/rf_3<53>
                                                       seq_/rf_/rf_3_53
    SLICE_X13Y16.B3      net (fanout=3)        1.109   seq_/rf_/rf_3<53>
    SLICE_X13Y16.B       Tilo                  0.259   seq_/rf_/rf_3<57>
                                                       seq_/rf_/Mmux_o_data_a121
    DSP48_X0Y3.B5        net (fanout=6)        0.826   seq_tx_data<5>
    DSP48_X0Y3.M12       Tdspdo_B_M            3.364   seq_/alu_/multi_/Mmult_n0002
                                                       seq_/alu_/multi_/Mmult_n0002
    SLICE_X15Y17.A5      net (fanout=4)        1.271   seq_/alu_/multi_data<12>
    SLICE_X15Y17.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT41
                                                       seq_/rf_/rf_3_12
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (4.392ns logic, 3.206ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_6 (FF)
  Destination:          seq_/rf_/rf_3_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.548ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.340 - 0.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_6 to seq_/rf_/rf_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.CQ      Tcko                  0.391   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_6
    SLICE_X14Y15.D1      net (fanout=3)        1.028   seq_/rf_/rf_3<6>
    SLICE_X14Y15.D       Tilo                  0.203   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.969   seq_tx_data<6>
    DSP48_X0Y3.M12       Tdspdo_B_M            3.364   seq_/alu_/multi_/Mmult_n0002
                                                       seq_/alu_/multi_/Mmult_n0002
    SLICE_X15Y17.A5      net (fanout=4)        1.271   seq_/alu_/multi_data<12>
    SLICE_X15Y17.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT41
                                                       seq_/rf_/rf_3_12
    -------------------------------------------------  ---------------------------
    Total                                      7.548ns (4.280ns logic, 3.268ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_23 (SLICE_X12Y14.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_23 (FF)
  Destination:          seq_/rf_/rf_3_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_23 to seq_/rf_/rf_3_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.200   seq_/rf_/rf_3<23>
                                                       seq_/rf_/rf_3_23
    SLICE_X12Y14.D6      net (fanout=3)        0.023   seq_/rf_/rf_3<23>
    SLICE_X12Y14.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<23>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT141
                                                       seq_/rf_/rf_3_23
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_24 (SLICE_X8Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_24 (FF)
  Destination:          seq_/rf_/rf_3_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_24 to seq_/rf_/rf_3_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.AQ       Tcko                  0.200   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_24
    SLICE_X8Y15.A6       net (fanout=3)        0.026   seq_/rf_/rf_3<24>
    SLICE_X8Y15.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT151
                                                       seq_/rf_/rf_3_24
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_44 (SLICE_X12Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_44 (FF)
  Destination:          seq_/rf_/rf_3_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_44 to seq_/rf_/rf_3_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.AQ      Tcko                  0.200   seq_/rf_/rf_3<47>
                                                       seq_/rf_/rf_3_44
    SLICE_X12Y17.A6      net (fanout=3)        0.026   seq_/rf_/rf_3<44>
    SLICE_X12Y17.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<47>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT41
                                                       seq_/rf_/rf_3_44
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.213|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35383 paths, 0 nets, and 1525 connections

Design statistics:
   Minimum period:   8.213ns{1}   (Maximum frequency: 121.758MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 04 10:55:24 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



