Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.84 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.85 secs
 
--> Reading design: SquareLoop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SquareLoop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SquareLoop"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : SquareLoop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\ModemPrograms\Chapter_6\E6_8_FpgaSquare\SquareLoop\ipcore_dir\locklpf.vhd" into library work
Parsing entity <locklpf>.
Parsing architecture <locklpf_a> of entity <locklpf>.
Parsing VHDL file "D:\ModemPrograms\Chapter_6\E6_8_FpgaSquare\SquareLoop\LoopFilter.vhd" into library work
Parsing entity <LoopFilter>.
Parsing architecture <Behavioral> of entity <loopfilter>.
Parsing VHDL file "D:\ModemPrograms\Chapter_6\E6_8_FpgaSquare\SquareLoop\ipcore_dir\nco.vhd" into library work
Parsing entity <nco>.
Parsing architecture <nco_a> of entity <nco>.
Parsing VHDL file "D:\ModemPrograms\Chapter_6\E6_8_FpgaSquare\SquareLoop\ipcore_dir\mult8_8.vhd" into library work
Parsing entity <mult8_8>.
Parsing architecture <mult8_8_a> of entity <mult8_8>.
Parsing VHDL file "D:\ModemPrograms\Chapter_6\E6_8_FpgaSquare\SquareLoop\SquareLoop.vhd" into library work
Parsing entity <SquareLoop>.
Parsing architecture <Behavioral> of entity <squareloop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SquareLoop> (architecture <Behavioral>) from library <work>.

Elaborating entity <nco> (architecture <nco_a>) from library <work>.

Elaborating entity <mult8_8> (architecture <mult8_8_a>) from library <work>.

Elaborating entity <locklpf> (architecture <locklpf_a>) from library <work>.

Elaborating entity <LoopFilter> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SquareLoop>.
    Related source file is "D:\ModemPrograms\Chapter_6\E6_8_FpgaSquare\SquareLoop\SquareLoop.vhd".
INFO:Xst:3210 - "D:\ModemPrograms\Chapter_6\E6_8_FpgaSquare\SquareLoop\SquareLoop.vhd" line 100: Output port <rfd> of the instance <u5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ModemPrograms\Chapter_6\E6_8_FpgaSquare\SquareLoop\SquareLoop.vhd" line 100: Output port <rdy> of the instance <u5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SquareLoop> synthesized.

Synthesizing Unit <LoopFilter>.
    Related source file is "D:\ModemPrograms\Chapter_6\E6_8_FpgaSquare\SquareLoop\LoopFilter.vhd".
WARNING:Xst:647 - Input <pd<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 28-bit register for signal <sum>.
    Found 28-bit register for signal <df>.
    Found 2-bit register for signal <c>.
    Found 30-bit register for signal <frequency>.
    Found 1-bit register for signal <newf_ce>.
    Found 2-bit adder for signal <c[1]_GND_10_o_add_0_OUT> created at line 60.
    Found 28-bit adder for signal <sum[27]_pd[27]_add_2_OUT> created at line 63.
    Found 30-bit adder for signal <n0044> created at line 66.
    Found 30-bit adder for signal <GND_10_o_pd[27]_add_6_OUT> created at line 66.
    Found 28-bit adder for signal <sum[27]_pd[27]_add_7_OUT> created at line 67.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  89 D-type flip-flop(s).
Unit <LoopFilter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 28-bit adder                                          : 2
 30-bit adder                                          : 2
# Registers                                            : 5
 1-bit register                                        : 1
 2-bit register                                        : 1
 28-bit register                                       : 2
 30-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ipcore_dir/mult8_8.ngc>.
Reading core <../ipcore_dir/nco.ngc>.
Reading core <../ipcore_dir/locklpf.ngc>.
Loading core <mult8_8> for timing and area information for instance <u2>.
Loading core <nco> for timing and area information for instance <u0>.
Loading core <mult8_8> for timing and area information for instance <u1>.
Loading core <mult8_8> for timing and area information for instance <u4>.
Loading core <locklpf> for timing and area information for instance <u5>.

Synthesizing (advanced) Unit <LoopFilter>.
The following registers are absorbed into accumulator <sum>: 1 register on signal <sum>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <LoopFilter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 1
 28-bit adder                                          : 1
 30-bit adder                                          : 2
# Counters                                             : 1
 2-bit up counter                                      : 1
# Accumulators                                         : 1
 28-bit up accumulator                                 : 1
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SquareLoop> ...

Optimizing unit <LoopFilter> ...
WARNING:Xst:1710 - FF/Latch <u6/frequency_29> (without init value) has a constant value of 0 in block <SquareLoop>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u6/frequency_10> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_10> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_11> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_11> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_12> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_12> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_13> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_13> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_14> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_14> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_20> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_20> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_15> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_15> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_21> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_21> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_16> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_16> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_22> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_22> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_17> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_17> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_23> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_23> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_18> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_18> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_19> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_19> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_0> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_0> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_1> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_1> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_2> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_2> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_3> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_3> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_4> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_4> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_5> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_5> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_6> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_6> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_7> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_7> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_8> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_8> 
INFO:Xst:2261 - The FF/Latch <u6/frequency_9> in Unit <SquareLoop> is equivalent to the following FF/Latch, which will be removed : <u6/df_9> 
INFO:Xst:3203 - The FF/Latch <u6/frequency_24> in Unit <SquareLoop> is the opposite to the following FF/Latch, which will be removed : <u6/df_24> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SquareLoop, actual ratio is 7.
INFO:Xst:2260 - The FF/Latch <blk00000017> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk000006a0> <blk00000db8> <blk00001451> <blk00001bec> 
INFO:Xst:2260 - The FF/Latch <blk00000018> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk000006a1> <blk00000db9> <blk00001452> <blk00001bed> 
INFO:Xst:2260 - The FF/Latch <blk000001c1> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk0000085a> <blk00000f72> <blk0000160b> <blk00001d44> 
INFO:Xst:2260 - The FF/Latch <blk00000027> in Unit <blk00000004> is equivalent to the following FF/Latch : <blk00000028> 
INFO:Xst:2260 - The FF/Latch <blk00000017> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk000006a0> <blk00000db8> <blk00001451> <blk00001bec> 
INFO:Xst:2260 - The FF/Latch <blk00000018> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk000006a1> <blk00000db9> <blk00001452> <blk00001bed> 
INFO:Xst:2260 - The FF/Latch <blk000001c1> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk0000085a> <blk00000f72> <blk0000160b> <blk00001d44> 
INFO:Xst:2260 - The FF/Latch <blk00000027> in Unit <blk00000004> is equivalent to the following FF/Latch : <blk00000028> 
INFO:Xst:2260 - The FF/Latch <blk00000017> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk000006a0> <blk00000db8> <blk00001451> <blk00001bec> 
INFO:Xst:2260 - The FF/Latch <blk00000018> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk000006a1> <blk00000db9> <blk00001452> <blk00001bed> 
INFO:Xst:2260 - The FF/Latch <blk000001c1> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk0000085a> <blk00000f72> <blk0000160b> <blk00001d44> 
INFO:Xst:2260 - The FF/Latch <blk00000027> in Unit <blk00000004> is equivalent to the following FF/Latch : <blk00000028> 
INFO:Xst:2260 - The FF/Latch <blk00000017> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk000006a0> <blk00000db8> <blk00001451> <blk00001bec> 
INFO:Xst:2260 - The FF/Latch <blk00000018> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk000006a1> <blk00000db9> <blk00001452> <blk00001bed> 
INFO:Xst:2260 - The FF/Latch <blk000001c1> in Unit <blk00000004> is equivalent to the following 4 FFs/Latches : <blk0000085a> <blk00000f72> <blk0000160b> <blk00001d44> 
INFO:Xst:2260 - The FF/Latch <blk00000027> in Unit <blk00000004> is equivalent to the following FF/Latch : <blk00000028> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SquareLoop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5922
#      GND                         : 7
#      INV                         : 3
#      LUT2                        : 119
#      LUT3                        : 30
#      LUT4                        : 2535
#      MUXCY                       : 1583
#      VCC                         : 5
#      XORCY                       : 1640
# FlipFlops/Latches                : 3502
#      FD                          : 31
#      FDC                         : 3
#      FDCE                        : 57
#      FDE                         : 3408
#      FDPE                        : 3
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Shift Registers                  : 32
#      SRL16E                      : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 9
#      OBUF                        : 36
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3502  out of  18224    19%  
 Number of Slice LUTs:                 2719  out of   9112    29%  
    Number used as Logic:              2687  out of   9112    29%  
    Number used as Memory:               32  out of   2176     1%  
       Number used as SRL:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3619
   Number with an unused Flip Flop:     117  out of   3619     3%  
   Number with an unused LUT:           900  out of   3619    24%  
   Number of fully used LUT-FF pairs:  2602  out of   3619    71%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    186    24%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3538  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.284ns (Maximum Frequency: 137.287MHz)
   Minimum input arrival time before clock: 7.139ns
   Maximum output required time after clock: 5.619ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.284ns (frequency: 137.287MHz)
  Total number of paths / destination ports: 53032 / 4313
-------------------------------------------------------------------------
Delay:               7.284ns (Levels of Logic = 2)
  Source:            u0/blk0000009c (RAM)
  Destination:       u1/BU2/U0/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult_n0171 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u0/blk0000009c to u1/BU2/U0/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult_n0171
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO7   10   1.700   1.007  blk0000009c (sine<7>)
     end scope: 'u0:sine<7>'
     begin scope: 'u1:b<7>'
     begin scope: 'u1/BU2:b(7)'
     DSP48A1:B15               4.577          U0/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult_n0171
    ----------------------------------------
    Total                      7.284ns (6.277ns logic, 1.007ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 116 / 116
-------------------------------------------------------------------------
Offset:              7.139ns (Levels of Logic = 2)
  Source:            din<7> (PAD)
  Destination:       u2/BU2/U0/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult_n0171 (DSP)
  Destination Clock: clk rising

  Data Path: din<7> to u2/BU2/U0/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult_n0171
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.328   1.234  din_7_IBUF (din_7_IBUF)
     begin scope: 'u2:b<7>'
     begin scope: 'u2/BU2:b(7)'
     DSP48A1:B15               4.577          U0/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/Mmult_n0171
    ----------------------------------------
    Total                      7.139ns (5.905ns logic, 1.234ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              5.619ns (Levels of Logic = 2)
  Source:            u0/blk0000009c (RAM)
  Destination:       carrier<7> (PAD)
  Source Clock:      clk rising

  Data Path: u0/blk0000009c to carrier<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO7   10   1.700   1.007  blk0000009c (sine<7>)
     end scope: 'u0:sine<7>'
     OBUF:I->O                 2.912          carrier_7_OBUF (carrier<7>)
    ----------------------------------------
    Total                      5.619ns (4.612ns logic, 1.007ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.284|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 39.98 secs
 
--> 

Total memory usage is 308596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   43 (   0 filtered)

