

================================================================
== Vivado HLS Report for 'Self_attention'
================================================================
* Date:           Thu Aug 31 04:11:14 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1045933|  1045933| 10.459 ms | 10.459 ms |  1045933|  1045933|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Softmax_layer_fu_247    |Softmax_layer    |     5691|     5691| 56.910 us | 56.910 us |   5691|   5691|   none  |
        |grp_Attention_layer_fu_253  |Attention_layer  |    39124|    39124|  0.391 ms |  0.391 ms |  39124|  39124|   none  |
        |grp_Context_layer_fu_260    |Context_layer    |    39218|    39218|  0.392 ms |  0.392 ms |  39218|  39218|   none  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h          |  1045932|  1045932|     87161|          -|          -|    12|    no    |
        | + l_mh_separate_i7  |     1560|     1560|       130|          -|          -|    12|    no    |
        |  ++ l_j7            |      128|      128|         2|          -|          -|    64|    no    |
        | + l_mh_merge_i8     |     1560|     1560|       130|          -|          -|    12|    no    |
        |  ++ l_j8            |      128|      128|         2|          -|          -|    64|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    256|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|     22|    2744|   6045|    0|
|Memory           |       10|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    332|    -|
|Register         |        -|      -|     120|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       11|     22|    2864|   6633|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|     10|       2|     12|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+-------+------+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------+-----------------+---------+-------+------+------+-----+
    |grp_Attention_layer_fu_253  |Attention_layer  |        1|      8|   708|  2154|    0|
    |grp_Context_layer_fu_260    |Context_layer    |        0|      5|   182|   369|    0|
    |grp_Softmax_layer_fu_247    |Softmax_layer    |        0|      9|  1854|  3522|    0|
    +----------------------------+-----------------+---------+-------+------+------+-----+
    |Total                       |                 |        1|     22|  2744|  6045|    0|
    +----------------------------+-----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v96_V_U  |Attention_layer_obkb  |        1|  0|   0|    0|   144|   24|     1|         3456|
    |Q_h_V_U  |Self_attention_Q_ibs  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |K_h_V_U  |Self_attention_Q_ibs  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |V_h_V_U  |Self_attention_Q_ibs  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |v97_U    |Self_attention_Q_ibs  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |v95_U    |Self_attention_v95    |        1|  0|   0|    0|   144|   32|     1|         4608|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                      |       10|  0|   0|    0|  3360|  152|     6|        81792|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln165_1_fu_366_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln165_fu_357_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln181_fu_467_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln182_fu_477_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln203_1_fu_486_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln203_fu_382_p2    |     +    |      0|  0|  13|          11|          11|
    |h_fu_273_p2            |     +    |      0|  0|  13|           4|           1|
    |i7_fu_293_p2           |     +    |      0|  0|  13|           4|           1|
    |i8_fu_399_p2           |     +    |      0|  0|  13|           4|           1|
    |j7_fu_351_p2           |     +    |      0|  0|  15|           7|           1|
    |j8_fu_457_p2           |     +    |      0|  0|  15|           7|           1|
    |sub_ln165_fu_323_p2    |     -    |      0|  0|  21|          15|          15|
    |sub_ln203_fu_429_p2    |     -    |      0|  0|  21|          15|          15|
    |icmp_ln159_fu_267_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln163_fu_287_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln164_fu_345_p2   |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln179_fu_393_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln180_fu_451_p2   |   icmp   |      0|  0|  11|           7|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 256|         154|         135|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |K_h_V_address0  |  15|          3|   10|         30|
    |K_h_V_ce0       |  15|          3|    1|          3|
    |Q_h_V_address0  |  15|          3|   10|         30|
    |Q_h_V_ce0       |  15|          3|    1|          3|
    |V_h_V_address0  |  15|          3|   10|         30|
    |V_h_V_ce0       |  15|          3|    1|          3|
    |ap_NS_fsm       |  59|         14|    1|         14|
    |h_0_reg_192     |   9|          2|    4|          8|
    |i7_0_reg_203    |   9|          2|    4|          8|
    |i8_0_reg_225    |   9|          2|    4|          8|
    |j7_0_reg_214    |   9|          2|    7|         14|
    |j8_0_reg_236    |   9|          2|    7|         14|
    |v95_address0    |  15|          3|    8|         24|
    |v95_ce0         |  15|          3|    1|          3|
    |v95_d0          |  15|          3|   32|         96|
    |v95_we0         |  15|          3|    1|          3|
    |v96_V_address0  |  15|          3|    8|         24|
    |v96_V_ce0       |  15|          3|    1|          3|
    |v96_V_we0       |   9|          2|    1|          2|
    |v97_address0    |  15|          3|   10|         30|
    |v97_ce0         |  15|          3|    1|          3|
    |v97_we0         |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 332|         70|  124|        355|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln203_1_reg_586                      |  15|   0|   15|          0|
    |add_ln203_reg_550                        |  11|   0|   11|          0|
    |ap_CS_fsm                                |  13|   0|   13|          0|
    |grp_Attention_layer_fu_253_ap_start_reg  |   1|   0|    1|          0|
    |grp_Context_layer_fu_260_ap_start_reg    |   1|   0|    1|          0|
    |grp_Softmax_layer_fu_247_ap_start_reg    |   1|   0|    1|          0|
    |h_0_reg_192                              |   4|   0|    4|          0|
    |h_reg_498                                |   4|   0|    4|          0|
    |i7_0_reg_203                             |   4|   0|    4|          0|
    |i7_reg_512                               |   4|   0|    4|          0|
    |i8_0_reg_225                             |   4|   0|    4|          0|
    |i8_reg_558                               |   4|   0|    4|          0|
    |j7_0_reg_214                             |   7|   0|    7|          0|
    |j7_reg_530                               |   7|   0|    7|          0|
    |j8_0_reg_236                             |   7|   0|    7|          0|
    |j8_reg_576                               |   7|   0|    7|          0|
    |shl_ln_reg_503                           |   4|   0|   10|          6|
    |sub_ln165_reg_517                        |   7|   0|   15|          8|
    |sub_ln203_reg_563                        |   7|   0|   15|          8|
    |zext_ln164_1_reg_522                     |   4|   0|   11|          7|
    |zext_ln180_1_reg_568                     |   4|   0|   11|          7|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 120|   0|  156|         36|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Self_attention | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Self_attention | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Self_attention | return value |
|ap_done         | out |    1| ap_ctrl_hs | Self_attention | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Self_attention | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Self_attention | return value |
|v82_V_address0  | out |   14|  ap_memory |      v82_V     |     array    |
|v82_V_ce0       | out |    1|  ap_memory |      v82_V     |     array    |
|v82_V_q0        |  in |   24|  ap_memory |      v82_V     |     array    |
|v83_V_address0  | out |   14|  ap_memory |      v83_V     |     array    |
|v83_V_ce0       | out |    1|  ap_memory |      v83_V     |     array    |
|v83_V_q0        |  in |   24|  ap_memory |      v83_V     |     array    |
|v84_V_address0  | out |   14|  ap_memory |      v84_V     |     array    |
|v84_V_ce0       | out |    1|  ap_memory |      v84_V     |     array    |
|v84_V_q0        |  in |   24|  ap_memory |      v84_V     |     array    |
|v85_V_address0  | out |   14|  ap_memory |      v85_V     |     array    |
|v85_V_ce0       | out |    1|  ap_memory |      v85_V     |     array    |
|v85_V_we0       | out |    1|  ap_memory |      v85_V     |     array    |
|v85_V_d0        | out |   24|  ap_memory |      v85_V     |     array    |
+----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 3 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 11 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%Q_h_V = alloca [768 x i24], align 4" [kernel.cpp:160]   --->   Operation 14 'alloca' 'Q_h_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%K_h_V = alloca [768 x i24], align 4" [kernel.cpp:161]   --->   Operation 15 'alloca' 'K_h_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%V_h_V = alloca [768 x i24], align 4" [kernel.cpp:162]   --->   Operation 16 'alloca' 'V_h_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%v95 = alloca [144 x float], align 4" [kernel.cpp:173]   --->   Operation 17 'alloca' 'v95' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%v96_V = alloca [144 x i24], align 4" [kernel.cpp:175]   --->   Operation 18 'alloca' 'v96_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%v97 = alloca [768 x i24], align 4"   --->   Operation 19 'alloca' 'v97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:159]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %0 ], [ %h, %l_S_h_0_h_end ]"   --->   Operation 21 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.30ns)   --->   "%icmp_ln159 = icmp eq i4 %h_0, -4" [kernel.cpp:159]   --->   Operation 22 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%h = add i4 %h_0, 1" [kernel.cpp:159]   --->   Operation 24 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159, label %8, label %l_S_h_0_h_begin" [kernel.cpp:159]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str17) nounwind" [kernel.cpp:159]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str17)" [kernel.cpp:159]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %h_0, i6 0)" [kernel.cpp:165]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:163]   --->   Operation 29 'br' <Predicate = (!icmp_ln159)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:186]   --->   Operation 30 'ret' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i7_0 = phi i4 [ %i7, %l_mh_separate_i7_end ], [ 0, %l_S_h_0_h_begin ]"   --->   Operation 31 'phi' 'i7_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln163 = icmp eq i4 %i7_0, -4" [kernel.cpp:163]   --->   Operation 32 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_372 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 33 'speclooptripcount' 'empty_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.73ns)   --->   "%i7 = add i4 %i7_0, 1" [kernel.cpp:163]   --->   Operation 34 'add' 'i7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln163, label %4, label %l_mh_separate_i7_begin" [kernel.cpp:163]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str18) nounwind" [kernel.cpp:163]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str18)" [kernel.cpp:163]   --->   Operation 37 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_19 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i7_0, i10 0)" [kernel.cpp:165]   --->   Operation 38 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i14 %tmp_19 to i15" [kernel.cpp:165]   --->   Operation 39 'zext' 'zext_ln165' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_20 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i7_0, i8 0)" [kernel.cpp:165]   --->   Operation 40 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i12 %tmp_20 to i15" [kernel.cpp:165]   --->   Operation 41 'zext' 'zext_ln165_1' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.81ns)   --->   "%sub_ln165 = sub i15 %zext_ln165, %zext_ln165_1" [kernel.cpp:165]   --->   Operation 42 'sub' 'sub_ln165' <Predicate = (!icmp_ln163)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i7_0, i6 0)" [kernel.cpp:166]   --->   Operation 43 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i10 %tmp_21 to i11" [kernel.cpp:164]   --->   Operation 44 'zext' 'zext_ln164_1' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:164]   --->   Operation 45 'br' <Predicate = (!icmp_ln163)> <Delay = 1.76>
ST_3 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @Attention_layer([768 x i24]* %Q_h_V, [768 x i24]* %K_h_V, [144 x float]* %v95)" [kernel.cpp:174]   --->   Operation 46 'call' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%j7_0 = phi i7 [ 0, %l_mh_separate_i7_begin ], [ %j7, %3 ]"   --->   Operation 47 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i7 %j7_0 to i10" [kernel.cpp:164]   --->   Operation 48 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.48ns)   --->   "%icmp_ln164 = icmp eq i7 %j7_0, -64" [kernel.cpp:164]   --->   Operation 49 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_373 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 50 'speclooptripcount' 'empty_373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.87ns)   --->   "%j7 = add i7 %j7_0, 1" [kernel.cpp:164]   --->   Operation 51 'add' 'j7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %l_mh_separate_i7_end, label %3" [kernel.cpp:164]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln165 = add i10 %zext_ln164, %shl_ln" [kernel.cpp:165]   --->   Operation 53 'add' 'add_ln165' <Predicate = (!icmp_ln164)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln165_2 = zext i10 %add_ln165 to i15" [kernel.cpp:165]   --->   Operation 54 'zext' 'zext_ln165_2' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.94ns)   --->   "%add_ln165_1 = add i15 %sub_ln165, %zext_ln165_2" [kernel.cpp:165]   --->   Operation 55 'add' 'add_ln165_1' <Predicate = (!icmp_ln164)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i15 %add_ln165_1 to i64" [kernel.cpp:165]   --->   Operation 56 'sext' 'sext_ln165' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%v82_V_addr = getelementptr [9216 x i24]* %v82_V, i64 0, i64 %sext_ln165" [kernel.cpp:165]   --->   Operation 57 'getelementptr' 'v82_V_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%v83_V_addr = getelementptr [9216 x i24]* %v83_V, i64 0, i64 %sext_ln165" [kernel.cpp:167]   --->   Operation 58 'getelementptr' 'v83_V_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%v84_V_addr = getelementptr [9216 x i24]* %v84_V, i64 0, i64 %sext_ln165" [kernel.cpp:169]   --->   Operation 59 'getelementptr' 'v84_V_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%v92_V = load i24* %v82_V_addr, align 4" [kernel.cpp:165]   --->   Operation 60 'load' 'v92_V' <Predicate = (!icmp_ln164)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i7 %j7_0 to i11" [kernel.cpp:166]   --->   Operation 61 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln203 = add i11 %zext_ln164_1, %zext_ln203_2" [kernel.cpp:166]   --->   Operation 62 'add' 'add_ln203' <Predicate = (!icmp_ln164)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%v93_V = load i24* %v83_V_addr, align 4" [kernel.cpp:167]   --->   Operation 63 'load' 'v93_V' <Predicate = (!icmp_ln164)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%v94_V = load i24* %v84_V_addr, align 4" [kernel.cpp:169]   --->   Operation 64 'load' 'v94_V' <Predicate = (!icmp_ln164)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty_374 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str18, i32 %tmp_s)" [kernel.cpp:172]   --->   Operation 65 'specregionend' 'empty_374' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:163]   --->   Operation 66 'br' <Predicate = (icmp_ln164)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str19) nounwind" [kernel.cpp:164]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%v92_V = load i24* %v82_V_addr, align 4" [kernel.cpp:165]   --->   Operation 68 'load' 'v92_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i11 %add_ln203 to i64" [kernel.cpp:166]   --->   Operation 69 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%Q_h_V_addr = getelementptr [768 x i24]* %Q_h_V, i64 0, i64 %zext_ln203_3" [kernel.cpp:166]   --->   Operation 70 'getelementptr' 'Q_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%K_h_V_addr = getelementptr [768 x i24]* %K_h_V, i64 0, i64 %zext_ln203_3" [kernel.cpp:168]   --->   Operation 71 'getelementptr' 'K_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%V_h_V_addr = getelementptr [768 x i24]* %V_h_V, i64 0, i64 %zext_ln203_3" [kernel.cpp:170]   --->   Operation 72 'getelementptr' 'V_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (3.25ns)   --->   "store i24 %v92_V, i24* %Q_h_V_addr, align 4" [kernel.cpp:166]   --->   Operation 73 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%v93_V = load i24* %v83_V_addr, align 4" [kernel.cpp:167]   --->   Operation 74 'load' 'v93_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 75 [1/1] (3.25ns)   --->   "store i24 %v93_V, i24* %K_h_V_addr, align 4" [kernel.cpp:168]   --->   Operation 75 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%v94_V = load i24* %v84_V_addr, align 4" [kernel.cpp:169]   --->   Operation 76 'load' 'v94_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 77 [1/1] (3.25ns)   --->   "store i24 %v94_V, i24* %V_h_V_addr, align 4" [kernel.cpp:170]   --->   Operation 77 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:164]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @Attention_layer([768 x i24]* %Q_h_V, [768 x i24]* %K_h_V, [144 x float]* %v95)" [kernel.cpp:174]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (0.00ns)   --->   "call fastcc void @Softmax_layer([144 x float]* %v95, [144 x i24]* %v96_V)" [kernel.cpp:176]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @Softmax_layer([144 x float]* %v95, [144 x i24]* %v96_V)" [kernel.cpp:176]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @Context_layer([144 x i24]* %v96_V, [768 x i24]* %V_h_V, [768 x i24]* %v97)" [kernel.cpp:178]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.76>
ST_10 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @Context_layer([144 x i24]* %v96_V, [768 x i24]* %V_h_V, [768 x i24]* %v97)" [kernel.cpp:178]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 84 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:179]   --->   Operation 84 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 8> <Delay = 1.81>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%i8_0 = phi i4 [ 0, %4 ], [ %i8, %l_mh_merge_i8_end ]"   --->   Operation 85 'phi' 'i8_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (1.30ns)   --->   "%icmp_ln179 = icmp eq i4 %i8_0, -4" [kernel.cpp:179]   --->   Operation 86 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 87 'speclooptripcount' 'empty_375' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (1.73ns)   --->   "%i8 = add i4 %i8_0, 1" [kernel.cpp:179]   --->   Operation 88 'add' 'i8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln179, label %l_S_h_0_h_end, label %l_mh_merge_i8_begin" [kernel.cpp:179]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str20) nounwind" [kernel.cpp:179]   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str20)" [kernel.cpp:179]   --->   Operation 91 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_22 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i8_0, i10 0)" [kernel.cpp:182]   --->   Operation 92 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i14 %tmp_22 to i15" [kernel.cpp:182]   --->   Operation 93 'zext' 'zext_ln203' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_23 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i8_0, i8 0)" [kernel.cpp:182]   --->   Operation 94 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i12 %tmp_23 to i15" [kernel.cpp:182]   --->   Operation 95 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (1.81ns)   --->   "%sub_ln203 = sub i15 %zext_ln203, %zext_ln203_1" [kernel.cpp:182]   --->   Operation 96 'sub' 'sub_ln203' <Predicate = (!icmp_ln179)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i8_0, i6 0)" [kernel.cpp:181]   --->   Operation 97 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i10 %tmp_24 to i11" [kernel.cpp:180]   --->   Operation 98 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:180]   --->   Operation 99 'br' <Predicate = (!icmp_ln179)> <Delay = 1.76>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%empty_378 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str17, i32 %tmp)" [kernel.cpp:185]   --->   Operation 100 'specregionend' 'empty_378' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:159]   --->   Operation 101 'br' <Predicate = (icmp_ln179)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 4.98>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%j8_0 = phi i7 [ 0, %l_mh_merge_i8_begin ], [ %j8, %7 ]"   --->   Operation 102 'phi' 'j8_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i7 %j8_0 to i10" [kernel.cpp:180]   --->   Operation 103 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (1.48ns)   --->   "%icmp_ln180 = icmp eq i7 %j8_0, -64" [kernel.cpp:180]   --->   Operation 104 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%empty_376 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 105 'speclooptripcount' 'empty_376' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (1.87ns)   --->   "%j8 = add i7 %j8_0, 1" [kernel.cpp:180]   --->   Operation 106 'add' 'j8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %l_mh_merge_i8_end, label %7" [kernel.cpp:180]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i7 %j8_0 to i11" [kernel.cpp:181]   --->   Operation 108 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln181 = add i11 %zext_ln180_1, %zext_ln181" [kernel.cpp:181]   --->   Operation 109 'add' 'add_ln181' <Predicate = (!icmp_ln180)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i11 %add_ln181 to i64" [kernel.cpp:181]   --->   Operation 110 'zext' 'zext_ln181_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%v97_addr = getelementptr [768 x i24]* %v97, i64 0, i64 %zext_ln181_1" [kernel.cpp:181]   --->   Operation 111 'getelementptr' 'v97_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_12 : Operation 112 [2/2] (3.25ns)   --->   "%v100_V = load i24* %v97_addr, align 4" [kernel.cpp:181]   --->   Operation 112 'load' 'v100_V' <Predicate = (!icmp_ln180)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_12 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln182 = add i10 %zext_ln180, %shl_ln" [kernel.cpp:182]   --->   Operation 113 'add' 'add_ln182' <Predicate = (!icmp_ln180)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i10 %add_ln182 to i15" [kernel.cpp:182]   --->   Operation 114 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (1.94ns)   --->   "%add_ln203_1 = add i15 %sub_ln203, %zext_ln203_4" [kernel.cpp:182]   --->   Operation 115 'add' 'add_ln203_1' <Predicate = (!icmp_ln180)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%empty_377 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str20, i32 %tmp_6)" [kernel.cpp:184]   --->   Operation 116 'specregionend' 'empty_377' <Predicate = (icmp_ln180)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:179]   --->   Operation 117 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 6.50>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str21) nounwind" [kernel.cpp:180]   --->   Operation 118 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/2] (3.25ns)   --->   "%v100_V = load i24* %v97_addr, align 4" [kernel.cpp:181]   --->   Operation 119 'load' 'v100_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i15 %add_ln203_1 to i64" [kernel.cpp:182]   --->   Operation 120 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%v85_V_addr = getelementptr [9216 x i24]* %v85_V, i64 0, i64 %sext_ln203" [kernel.cpp:182]   --->   Operation 121 'getelementptr' 'v85_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (3.25ns)   --->   "store i24 %v100_V, i24* %v85_V_addr, align 4" [kernel.cpp:182]   --->   Operation 122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:180]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v82_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v83_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v84_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v85_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Q_h_V              (alloca           ) [ 00111111111111]
K_h_V              (alloca           ) [ 00111111111111]
V_h_V              (alloca           ) [ 00111111111111]
v95                (alloca           ) [ 00111111111111]
v96_V              (alloca           ) [ 00111111111111]
v97                (alloca           ) [ 00111111111111]
br_ln159           (br               ) [ 01111111111111]
h_0                (phi              ) [ 00100000000000]
icmp_ln159         (icmp             ) [ 00111111111111]
empty              (speclooptripcount) [ 00000000000000]
h                  (add              ) [ 01111111111111]
br_ln159           (br               ) [ 00000000000000]
specloopname_ln159 (specloopname     ) [ 00000000000000]
tmp                (specregionbegin  ) [ 00011111111111]
shl_ln             (bitconcatenate   ) [ 00011111111111]
br_ln163           (br               ) [ 00111111111111]
ret_ln186          (ret              ) [ 00000000000000]
i7_0               (phi              ) [ 00010000000000]
icmp_ln163         (icmp             ) [ 00111111111111]
empty_372          (speclooptripcount) [ 00000000000000]
i7                 (add              ) [ 00111111111111]
br_ln163           (br               ) [ 00000000000000]
specloopname_ln163 (specloopname     ) [ 00000000000000]
tmp_s              (specregionbegin  ) [ 00001100000000]
tmp_19             (bitconcatenate   ) [ 00000000000000]
zext_ln165         (zext             ) [ 00000000000000]
tmp_20             (bitconcatenate   ) [ 00000000000000]
zext_ln165_1       (zext             ) [ 00000000000000]
sub_ln165          (sub              ) [ 00001100000000]
tmp_21             (bitconcatenate   ) [ 00000000000000]
zext_ln164_1       (zext             ) [ 00001100000000]
br_ln164           (br               ) [ 00111111111111]
j7_0               (phi              ) [ 00001000000000]
zext_ln164         (zext             ) [ 00000000000000]
icmp_ln164         (icmp             ) [ 00111111111111]
empty_373          (speclooptripcount) [ 00000000000000]
j7                 (add              ) [ 00111111111111]
br_ln164           (br               ) [ 00000000000000]
add_ln165          (add              ) [ 00000000000000]
zext_ln165_2       (zext             ) [ 00000000000000]
add_ln165_1        (add              ) [ 00000000000000]
sext_ln165         (sext             ) [ 00000000000000]
v82_V_addr         (getelementptr    ) [ 00000100000000]
v83_V_addr         (getelementptr    ) [ 00000100000000]
v84_V_addr         (getelementptr    ) [ 00000100000000]
zext_ln203_2       (zext             ) [ 00000000000000]
add_ln203          (add              ) [ 00000100000000]
empty_374          (specregionend    ) [ 00000000000000]
br_ln163           (br               ) [ 00111111111111]
specloopname_ln164 (specloopname     ) [ 00000000000000]
v92_V              (load             ) [ 00000000000000]
zext_ln203_3       (zext             ) [ 00000000000000]
Q_h_V_addr         (getelementptr    ) [ 00000000000000]
K_h_V_addr         (getelementptr    ) [ 00000000000000]
V_h_V_addr         (getelementptr    ) [ 00000000000000]
store_ln166        (store            ) [ 00000000000000]
v93_V              (load             ) [ 00000000000000]
store_ln168        (store            ) [ 00000000000000]
v94_V              (load             ) [ 00000000000000]
store_ln170        (store            ) [ 00000000000000]
br_ln164           (br               ) [ 00111111111111]
call_ln174         (call             ) [ 00000000000000]
call_ln176         (call             ) [ 00000000000000]
call_ln178         (call             ) [ 00000000000000]
br_ln179           (br               ) [ 00111111111111]
i8_0               (phi              ) [ 00000000000100]
icmp_ln179         (icmp             ) [ 00111111111111]
empty_375          (speclooptripcount) [ 00000000000000]
i8                 (add              ) [ 00111111111111]
br_ln179           (br               ) [ 00000000000000]
specloopname_ln179 (specloopname     ) [ 00000000000000]
tmp_6              (specregionbegin  ) [ 00000000000011]
tmp_22             (bitconcatenate   ) [ 00000000000000]
zext_ln203         (zext             ) [ 00000000000000]
tmp_23             (bitconcatenate   ) [ 00000000000000]
zext_ln203_1       (zext             ) [ 00000000000000]
sub_ln203          (sub              ) [ 00000000000011]
tmp_24             (bitconcatenate   ) [ 00000000000000]
zext_ln180_1       (zext             ) [ 00000000000011]
br_ln180           (br               ) [ 00111111111111]
empty_378          (specregionend    ) [ 00000000000000]
br_ln159           (br               ) [ 01111111111111]
j8_0               (phi              ) [ 00000000000010]
zext_ln180         (zext             ) [ 00000000000000]
icmp_ln180         (icmp             ) [ 00111111111111]
empty_376          (speclooptripcount) [ 00000000000000]
j8                 (add              ) [ 00111111111111]
br_ln180           (br               ) [ 00000000000000]
zext_ln181         (zext             ) [ 00000000000000]
add_ln181          (add              ) [ 00000000000000]
zext_ln181_1       (zext             ) [ 00000000000000]
v97_addr           (getelementptr    ) [ 00000000000001]
add_ln182          (add              ) [ 00000000000000]
zext_ln203_4       (zext             ) [ 00000000000000]
add_ln203_1        (add              ) [ 00000000000001]
empty_377          (specregionend    ) [ 00000000000000]
br_ln179           (br               ) [ 00111111111111]
specloopname_ln180 (specloopname     ) [ 00000000000000]
v100_V             (load             ) [ 00000000000000]
sext_ln203         (sext             ) [ 00000000000000]
v85_V_addr         (getelementptr    ) [ 00000000000000]
store_ln182        (store            ) [ 00000000000000]
br_ln180           (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v82_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v82_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v83_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v83_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v84_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v85_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v85_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Attention_layer"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Softmax_layer"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Context_layer"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="Q_h_V_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="K_h_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="V_h_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v95_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v95/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="v96_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v97_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v97/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v82_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="24" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="15" slack="0"/>
<pin id="92" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v82_V_addr/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="v83_V_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="24" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="15" slack="0"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v83_V_addr/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v84_V_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="24" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="15" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_V_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v92_V/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v93_V/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v94_V/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="Q_h_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_h_V_addr/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="K_h_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_h_V_addr/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="V_h_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="11" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_h_V_addr/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln166_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="24" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln168_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln170_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="24" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="v97_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="11" slack="0"/>
<pin id="170" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v97_addr/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v100_V/12 "/>
</bind>
</comp>

<comp id="178" class="1004" name="v85_V_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="24" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="15" slack="0"/>
<pin id="182" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v85_V_addr/13 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln182_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="14" slack="0"/>
<pin id="187" dir="0" index="1" bw="24" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/13 "/>
</bind>
</comp>

<comp id="192" class="1005" name="h_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="h_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i7_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i7_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i7_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7_0/3 "/>
</bind>
</comp>

<comp id="214" class="1005" name="j7_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j7_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="j7_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7_0/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i8_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i8_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="i8_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i8_0/11 "/>
</bind>
</comp>

<comp id="236" class="1005" name="j8_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="1"/>
<pin id="238" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j8_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="j8_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j8_0/12 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_Softmax_layer_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln176/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_Attention_layer_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="257" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_Context_layer_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="264" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln178/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln159_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="h_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln163_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="i7_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i7/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_19_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln165_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="14" slack="0"/>
<pin id="309" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_20_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln165_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="0"/>
<pin id="321" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sub_ln165_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="0" index="1" bw="12" slack="0"/>
<pin id="326" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln165/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_21_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln164_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164_1/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln164_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln164_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="j7_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j7/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln165_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="2"/>
<pin id="360" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln165_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_2/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln165_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="1"/>
<pin id="368" dir="0" index="1" bw="10" slack="0"/>
<pin id="369" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_1/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln165_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="15" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln203_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln203_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="1"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln203_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln179_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/11 "/>
</bind>
</comp>

<comp id="399" class="1004" name="i8_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i8/11 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_22_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/11 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln203_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_23_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln203_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sub_ln203_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="14" slack="0"/>
<pin id="431" dir="0" index="1" bw="12" slack="0"/>
<pin id="432" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/11 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_24_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln180_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/11 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln180_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln180_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="0" index="1" bw="7" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="j8_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j8/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln181_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/12 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln181_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="1"/>
<pin id="469" dir="0" index="1" bw="7" slack="0"/>
<pin id="470" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/12 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln181_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_1/12 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln182_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="0" index="1" bw="10" slack="8"/>
<pin id="480" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/12 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln203_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/12 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln203_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="15" slack="1"/>
<pin id="488" dir="0" index="1" bw="10" slack="0"/>
<pin id="489" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln203_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="15" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/13 "/>
</bind>
</comp>

<comp id="498" class="1005" name="h_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="503" class="1005" name="shl_ln_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="2"/>
<pin id="505" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="512" class="1005" name="i7_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i7 "/>
</bind>
</comp>

<comp id="517" class="1005" name="sub_ln165_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="15" slack="1"/>
<pin id="519" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln165 "/>
</bind>
</comp>

<comp id="522" class="1005" name="zext_ln164_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="1"/>
<pin id="524" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln164_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="j7_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j7 "/>
</bind>
</comp>

<comp id="535" class="1005" name="v82_V_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="1"/>
<pin id="537" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v82_V_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="v83_V_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="1"/>
<pin id="542" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v83_V_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="v84_V_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="14" slack="1"/>
<pin id="547" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v84_V_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_ln203_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="11" slack="1"/>
<pin id="552" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="558" class="1005" name="i8_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i8 "/>
</bind>
</comp>

<comp id="563" class="1005" name="sub_ln203_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="1"/>
<pin id="565" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="568" class="1005" name="zext_ln180_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="1"/>
<pin id="570" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln180_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="j8_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j8 "/>
</bind>
</comp>

<comp id="581" class="1005" name="v97_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="1"/>
<pin id="583" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v97_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="add_ln203_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="15" slack="1"/>
<pin id="588" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="88" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="95" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="102" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="109" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="127" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="115" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="133" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="121" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="139" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="172" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="196" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="196" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="196" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="207" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="207" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="18" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="207" pin="4"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="207" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="307" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="207" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="218" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="218" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="218" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="341" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="381"><net_src comp="218" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="397"><net_src comp="229" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="12" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="229" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="18" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="229" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="34" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="36" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="229" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="413" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="26" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="229" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="28" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="240" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="240" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="240" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="240" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="481"><net_src comp="447" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="501"><net_src comp="273" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="506"><net_src comp="279" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="515"><net_src comp="293" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="520"><net_src comp="323" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="525"><net_src comp="337" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="533"><net_src comp="351" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="538"><net_src comp="88" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="543"><net_src comp="95" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="548"><net_src comp="102" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="553"><net_src comp="382" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="561"><net_src comp="399" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="566"><net_src comp="429" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="571"><net_src comp="443" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="579"><net_src comp="457" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="584"><net_src comp="166" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="589"><net_src comp="486" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="491" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v85_V | {13 }
 - Input state : 
	Port: Self_attention : v82_V | {4 5 }
	Port: Self_attention : v83_V | {4 5 }
	Port: Self_attention : v84_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln159 : 1
		h : 1
		br_ln159 : 2
		shl_ln : 1
	State 3
		icmp_ln163 : 1
		i7 : 1
		br_ln163 : 2
		tmp_19 : 1
		zext_ln165 : 2
		tmp_20 : 1
		zext_ln165_1 : 2
		sub_ln165 : 3
		tmp_21 : 1
		zext_ln164_1 : 2
	State 4
		zext_ln164 : 1
		icmp_ln164 : 1
		j7 : 1
		br_ln164 : 2
		add_ln165 : 2
		zext_ln165_2 : 3
		add_ln165_1 : 4
		sext_ln165 : 5
		v82_V_addr : 6
		v83_V_addr : 6
		v84_V_addr : 6
		v92_V : 7
		zext_ln203_2 : 1
		add_ln203 : 2
		v93_V : 7
		v94_V : 7
	State 5
		Q_h_V_addr : 1
		K_h_V_addr : 1
		V_h_V_addr : 1
		store_ln166 : 2
		store_ln168 : 2
		store_ln170 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln179 : 1
		i8 : 1
		br_ln179 : 2
		tmp_22 : 1
		zext_ln203 : 2
		tmp_23 : 1
		zext_ln203_1 : 2
		sub_ln203 : 3
		tmp_24 : 1
		zext_ln180_1 : 2
	State 12
		zext_ln180 : 1
		icmp_ln180 : 1
		j8 : 1
		br_ln180 : 2
		zext_ln181 : 1
		add_ln181 : 2
		zext_ln181_1 : 3
		v97_addr : 4
		v100_V : 5
		add_ln182 : 2
		zext_ln203_4 : 3
		add_ln203_1 : 4
	State 13
		v85_V_addr : 1
		store_ln182 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_Softmax_layer_fu_247  |    0    |    9    |  7.259  |   1830  |   3304  |    0    |
|   call   | grp_Attention_layer_fu_253 |    1    |    8    | 12.4745 |   806   |   1834  |    0    |
|          |  grp_Context_layer_fu_260  |    0    |    5    |  7.076  |   218   |   286   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |          h_fu_273          |    0    |    0    |    0    |    0    |    13   |    0    |
|          |          i7_fu_293         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |          j7_fu_351         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      add_ln165_fu_357      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |     add_ln165_1_fu_366     |    0    |    0    |    0    |    0    |    21   |    0    |
|    add   |      add_ln203_fu_382      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |          i8_fu_399         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |          j8_fu_457         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      add_ln181_fu_467      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |      add_ln182_fu_477      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |     add_ln203_1_fu_486     |    0    |    0    |    0    |    0    |    21   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |      icmp_ln159_fu_267     |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln163_fu_287     |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |      icmp_ln164_fu_345     |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln179_fu_393     |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln180_fu_451     |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |      sub_ln165_fu_323      |    0    |    0    |    0    |    0    |    19   |    0    |
|          |      sub_ln203_fu_429      |    0    |    0    |    0    |    0    |    19   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |        shl_ln_fu_279       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_19_fu_299       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_20_fu_311       |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_21_fu_329       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_22_fu_405       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_23_fu_417       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_24_fu_435       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |      zext_ln165_fu_307     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln165_1_fu_319    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln164_1_fu_337    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln164_fu_341     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln165_2_fu_362    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln203_2_fu_378    |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln203_3_fu_387    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln203_fu_413     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln203_1_fu_425    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln180_1_fu_443    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_fu_447     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln181_fu_463     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln181_1_fu_472    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln203_4_fu_482    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |      sext_ln165_fu_371     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln203_fu_491     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |    1    |    22   | 26.8095 |   2854  |   5678  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|K_h_V|    2   |    0   |    0   |    0   |
|Q_h_V|    2   |    0   |    0   |    0   |
|V_h_V|    2   |    0   |    0   |    0   |
| v95 |    1   |    0   |    0   |    0   |
|v96_V|    1   |    0   |    0   |    0   |
| v97 |    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|   10   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln203_1_reg_586|   15   |
|  add_ln203_reg_550 |   11   |
|     h_0_reg_192    |    4   |
|      h_reg_498     |    4   |
|    i7_0_reg_203    |    4   |
|     i7_reg_512     |    4   |
|    i8_0_reg_225    |    4   |
|     i8_reg_558     |    4   |
|    j7_0_reg_214    |    7   |
|     j7_reg_530     |    7   |
|    j8_0_reg_236    |    7   |
|     j8_reg_576     |    7   |
|   shl_ln_reg_503   |   10   |
|  sub_ln165_reg_517 |   15   |
|  sub_ln203_reg_563 |   15   |
| v82_V_addr_reg_535 |   14   |
| v83_V_addr_reg_540 |   14   |
| v84_V_addr_reg_545 |   14   |
|  v97_addr_reg_581  |   10   |
|zext_ln164_1_reg_522|   11   |
|zext_ln180_1_reg_568|   11   |
+--------------------+--------+
|        Total       |   192  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_115 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_121 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |   22   |   26   |  2854  |  5678  |    0   |
|   Memory  |   10   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   192  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   11   |   22   |   33   |  3046  |  5714  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
