
TalkThrough.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000edbc  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  0800ef48  0800ef48  0001ef48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f150  0800f150  0001f150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f158  0800f158  0001f158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f15c  0800f15c  0001f15c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000094  20000000  0800f160  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
  8 .bss          00000b60  20000094  20000094  00020094  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000bf4  20000bf4  00020094  2**0
                  ALLOC
 10 .ARM.attributes 0000002a  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001d6ec  00000000  00000000  000200be  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003c98  00000000  00000000  0003d7aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000deaf  00000000  00000000  00041442  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000348  00000000  00000000  0004f2f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00023998  00000000  00000000  0004f640  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000dbb0  00000000  00000000  00072fd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000ca8aa  00000000  00000000  00080b88  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      000000fe  00000000  00000000  0014b432  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003968  00000000  00000000  0014b530  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_ranges 000000c8  00000000  00000000  0014ee98  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000094 	.word	0x20000094
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ef2c 	.word	0x0800ef2c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000098 	.word	0x20000098
 80001c4:	0800ef2c 	.word	0x0800ef2c
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80001c8:	4770      	bx	lr

080001ca <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80001ca:	4770      	bx	lr

080001cc <HAL_DeInit>:
{
 80001cc:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 80001ce:	4b09      	ldr	r3, [pc, #36]	; (80001f4 <HAL_DeInit+0x28>)
 80001d0:	f04f 32ff 	mov.w	r2, #4294967295
 80001d4:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80001d6:	2400      	movs	r4, #0
 80001d8:	621c      	str	r4, [r3, #32]
  __HAL_RCC_APB2_FORCE_RESET();
 80001da:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80001dc:	625c      	str	r4, [r3, #36]	; 0x24
  __HAL_RCC_AHB1_FORCE_RESET();
 80001de:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80001e0:	611c      	str	r4, [r3, #16]
  __HAL_RCC_AHB2_FORCE_RESET();
 80001e2:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80001e4:	615c      	str	r4, [r3, #20]
  __HAL_RCC_AHB3_FORCE_RESET();
 80001e6:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80001e8:	619c      	str	r4, [r3, #24]
  HAL_MspDeInit();
 80001ea:	f7ff ffee 	bl	80001ca <HAL_MspDeInit>
}
 80001ee:	4620      	mov	r0, r4
 80001f0:	bd10      	pop	{r4, pc}
 80001f2:	bf00      	nop
 80001f4:	40023800 	.word	0x40023800

080001f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b0e      	ldr	r3, [pc, #56]	; (8000238 <HAL_InitTick+0x40>)
 80001fe:	7818      	ldrb	r0, [r3, #0]
 8000200:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000204:	fbb3 f3f0 	udiv	r3, r3, r0
 8000208:	4a0c      	ldr	r2, [pc, #48]	; (800023c <HAL_InitTick+0x44>)
 800020a:	6810      	ldr	r0, [r2, #0]
 800020c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000210:	f000 f95a 	bl	80004c8 <HAL_SYSTICK_Config>
 8000214:	b968      	cbnz	r0, 8000232 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000216:	2c0f      	cmp	r4, #15
 8000218:	d901      	bls.n	800021e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800021a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 800021c:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800021e:	2200      	movs	r2, #0
 8000220:	4621      	mov	r1, r4
 8000222:	f04f 30ff 	mov.w	r0, #4294967295
 8000226:	f000 f8e9 	bl	80003fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800022a:	4b03      	ldr	r3, [pc, #12]	; (8000238 <HAL_InitTick+0x40>)
 800022c:	605c      	str	r4, [r3, #4]
  return HAL_OK;
 800022e:	2000      	movs	r0, #0
 8000230:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000232:	2001      	movs	r0, #1
 8000234:	bd10      	pop	{r4, pc}
 8000236:	bf00      	nop
 8000238:	20000000 	.word	0x20000000
 800023c:	20000028 	.word	0x20000028

08000240 <HAL_Init>:
{
 8000240:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000242:	4b0b      	ldr	r3, [pc, #44]	; (8000270 <HAL_Init+0x30>)
 8000244:	681a      	ldr	r2, [r3, #0]
 8000246:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800024a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800024c:	681a      	ldr	r2, [r3, #0]
 800024e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000252:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000254:	681a      	ldr	r2, [r3, #0]
 8000256:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800025a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800025c:	2003      	movs	r0, #3
 800025e:	f000 f8bb 	bl	80003d8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000262:	2000      	movs	r0, #0
 8000264:	f7ff ffc8 	bl	80001f8 <HAL_InitTick>
  HAL_MspInit();
 8000268:	f00b fd1e 	bl	800bca8 <HAL_MspInit>
}
 800026c:	2000      	movs	r0, #0
 800026e:	bd08      	pop	{r3, pc}
 8000270:	40023c00 	.word	0x40023c00

08000274 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000274:	4a03      	ldr	r2, [pc, #12]	; (8000284 <HAL_IncTick+0x10>)
 8000276:	6811      	ldr	r1, [r2, #0]
 8000278:	4b03      	ldr	r3, [pc, #12]	; (8000288 <HAL_IncTick+0x14>)
 800027a:	781b      	ldrb	r3, [r3, #0]
 800027c:	440b      	add	r3, r1
 800027e:	6013      	str	r3, [r2, #0]
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	2000012c 	.word	0x2000012c
 8000288:	20000000 	.word	0x20000000

0800028c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800028c:	4b01      	ldr	r3, [pc, #4]	; (8000294 <HAL_GetTick+0x8>)
 800028e:	6818      	ldr	r0, [r3, #0]
}
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop
 8000294:	2000012c 	.word	0x2000012c

08000298 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 8000298:	4b01      	ldr	r3, [pc, #4]	; (80002a0 <HAL_GetTickPrio+0x8>)
 800029a:	6858      	ldr	r0, [r3, #4]
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	20000000 	.word	0x20000000

080002a4 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 80002a4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status  = HAL_OK;
  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 80002a6:	4b06      	ldr	r3, [pc, #24]	; (80002c0 <HAL_SetTickFreq+0x1c>)
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	4283      	cmp	r3, r0
 80002ac:	d005      	beq.n	80002ba <HAL_SetTickFreq+0x16>
  {
    uwTickFreq = Freq;
 80002ae:	4b04      	ldr	r3, [pc, #16]	; (80002c0 <HAL_SetTickFreq+0x1c>)
 80002b0:	7018      	strb	r0, [r3, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 80002b2:	6858      	ldr	r0, [r3, #4]
 80002b4:	f7ff ffa0 	bl	80001f8 <HAL_InitTick>
 80002b8:	bd08      	pop	{r3, pc}
  HAL_StatusTypeDef status  = HAL_OK;
 80002ba:	2000      	movs	r0, #0
  }

  return status;
}
 80002bc:	bd08      	pop	{r3, pc}
 80002be:	bf00      	nop
 80002c0:	20000000 	.word	0x20000000

080002c4 <HAL_GetTickFreq>:
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 80002c4:	4b01      	ldr	r3, [pc, #4]	; (80002cc <HAL_GetTickFreq+0x8>)
 80002c6:	7818      	ldrb	r0, [r3, #0]
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	20000000 	.word	0x20000000

080002d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002d0:	b538      	push	{r3, r4, r5, lr}
 80002d2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80002d4:	f7ff ffda 	bl	800028c <HAL_GetTick>
 80002d8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002da:	f1b4 3fff 	cmp.w	r4, #4294967295
 80002de:	d002      	beq.n	80002e6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80002e0:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <HAL_Delay+0x24>)
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80002e6:	f7ff ffd1 	bl	800028c <HAL_GetTick>
 80002ea:	1b40      	subs	r0, r0, r5
 80002ec:	4284      	cmp	r4, r0
 80002ee:	d8fa      	bhi.n	80002e6 <HAL_Delay+0x16>
  {
  }
}
 80002f0:	bd38      	pop	{r3, r4, r5, pc}
 80002f2:	bf00      	nop
 80002f4:	20000000 	.word	0x20000000

080002f8 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80002f8:	4a02      	ldr	r2, [pc, #8]	; (8000304 <HAL_SuspendTick+0xc>)
 80002fa:	6813      	ldr	r3, [r2, #0]
 80002fc:	f023 0302 	bic.w	r3, r3, #2
 8000300:	6013      	str	r3, [r2, #0]
 8000302:	4770      	bx	lr
 8000304:	e000e010 	.word	0xe000e010

08000308 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8000308:	4a02      	ldr	r2, [pc, #8]	; (8000314 <HAL_ResumeTick+0xc>)
 800030a:	6813      	ldr	r3, [r2, #0]
 800030c:	f043 0302 	orr.w	r3, r3, #2
 8000310:	6013      	str	r3, [r2, #0]
 8000312:	4770      	bx	lr
 8000314:	e000e010 	.word	0xe000e010

08000318 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return __STM32F4xx_HAL_VERSION;
}
 8000318:	4800      	ldr	r0, [pc, #0]	; (800031c <HAL_GetHalVersion+0x4>)
 800031a:	4770      	bx	lr
 800031c:	01070600 	.word	0x01070600

08000320 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return((DBGMCU->IDCODE) >> 16U);
 8000320:	4b01      	ldr	r3, [pc, #4]	; (8000328 <HAL_GetREVID+0x8>)
 8000322:	6818      	ldr	r0, [r3, #0]
}
 8000324:	0c00      	lsrs	r0, r0, #16
 8000326:	4770      	bx	lr
 8000328:	e0042000 	.word	0xe0042000

0800032c <HAL_GetDEVID>:
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 800032c:	4b02      	ldr	r3, [pc, #8]	; (8000338 <HAL_GetDEVID+0xc>)
 800032e:	6818      	ldr	r0, [r3, #0]
}
 8000330:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	e0042000 	.word	0xe0042000

0800033c <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800033c:	4a02      	ldr	r2, [pc, #8]	; (8000348 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 800033e:	6853      	ldr	r3, [r2, #4]
 8000340:	f043 0301 	orr.w	r3, r3, #1
 8000344:	6053      	str	r3, [r2, #4]
 8000346:	4770      	bx	lr
 8000348:	e0042000 	.word	0xe0042000

0800034c <HAL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800034c:	4a02      	ldr	r2, [pc, #8]	; (8000358 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 800034e:	6853      	ldr	r3, [r2, #4]
 8000350:	f023 0301 	bic.w	r3, r3, #1
 8000354:	6053      	str	r3, [r2, #4]
 8000356:	4770      	bx	lr
 8000358:	e0042000 	.word	0xe0042000

0800035c <HAL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800035c:	4a02      	ldr	r2, [pc, #8]	; (8000368 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 800035e:	6853      	ldr	r3, [r2, #4]
 8000360:	f043 0302 	orr.w	r3, r3, #2
 8000364:	6053      	str	r3, [r2, #4]
 8000366:	4770      	bx	lr
 8000368:	e0042000 	.word	0xe0042000

0800036c <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800036c:	4a02      	ldr	r2, [pc, #8]	; (8000378 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 800036e:	6853      	ldr	r3, [r2, #4]
 8000370:	f023 0302 	bic.w	r3, r3, #2
 8000374:	6053      	str	r3, [r2, #4]
 8000376:	4770      	bx	lr
 8000378:	e0042000 	.word	0xe0042000

0800037c <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800037c:	4a02      	ldr	r2, [pc, #8]	; (8000388 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 800037e:	6853      	ldr	r3, [r2, #4]
 8000380:	f043 0304 	orr.w	r3, r3, #4
 8000384:	6053      	str	r3, [r2, #4]
 8000386:	4770      	bx	lr
 8000388:	e0042000 	.word	0xe0042000

0800038c <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800038c:	4a02      	ldr	r2, [pc, #8]	; (8000398 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 800038e:	6853      	ldr	r3, [r2, #4]
 8000390:	f023 0304 	bic.w	r3, r3, #4
 8000394:	6053      	str	r3, [r2, #4]
 8000396:	4770      	bx	lr
 8000398:	e0042000 	.word	0xe0042000

0800039c <HAL_EnableCompensationCell>:
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
 800039c:	2201      	movs	r2, #1
 800039e:	4b01      	ldr	r3, [pc, #4]	; (80003a4 <HAL_EnableCompensationCell+0x8>)
 80003a0:	601a      	str	r2, [r3, #0]
 80003a2:	4770      	bx	lr
 80003a4:	42270400 	.word	0x42270400

080003a8 <HAL_DisableCompensationCell>:
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
 80003a8:	2200      	movs	r2, #0
 80003aa:	4b01      	ldr	r3, [pc, #4]	; (80003b0 <HAL_DisableCompensationCell+0x8>)
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	4770      	bx	lr
 80003b0:	42270400 	.word	0x42270400

080003b4 <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return (READ_REG(*((uint32_t *)UID_BASE)));
}
 80003b4:	4b01      	ldr	r3, [pc, #4]	; (80003bc <HAL_GetUIDw0+0x8>)
 80003b6:	6818      	ldr	r0, [r3, #0]
 80003b8:	4770      	bx	lr
 80003ba:	bf00      	nop
 80003bc:	1fff7a10 	.word	0x1fff7a10

080003c0 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 80003c0:	4b01      	ldr	r3, [pc, #4]	; (80003c8 <HAL_GetUIDw1+0x8>)
 80003c2:	6818      	ldr	r0, [r3, #0]
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop
 80003c8:	1fff7a14 	.word	0x1fff7a14

080003cc <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 80003cc:	4b01      	ldr	r3, [pc, #4]	; (80003d4 <HAL_GetUIDw2+0x8>)
 80003ce:	6818      	ldr	r0, [r3, #0]
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop
 80003d4:	1fff7a18 	.word	0x1fff7a18

080003d8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80003d8:	4a07      	ldr	r2, [pc, #28]	; (80003f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80003da:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80003dc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80003e0:	041b      	lsls	r3, r3, #16
 80003e2:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80003e4:	0200      	lsls	r0, r0, #8
 80003e6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80003ea:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80003ec:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80003f0:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80003f4:	60d0      	str	r0, [r2, #12]
 80003f6:	4770      	bx	lr
 80003f8:	e000ed00 	.word	0xe000ed00

080003fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003fc:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003fe:	4b16      	ldr	r3, [pc, #88]	; (8000458 <HAL_NVIC_SetPriority+0x5c>)
 8000400:	68db      	ldr	r3, [r3, #12]
 8000402:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000406:	f1c3 0407 	rsb	r4, r3, #7
 800040a:	2c04      	cmp	r4, #4
 800040c:	bf28      	it	cs
 800040e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000410:	1d1d      	adds	r5, r3, #4
 8000412:	2d06      	cmp	r5, #6
 8000414:	d917      	bls.n	8000446 <HAL_NVIC_SetPriority+0x4a>
 8000416:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000418:	2501      	movs	r5, #1
 800041a:	fa05 f404 	lsl.w	r4, r5, r4
 800041e:	3c01      	subs	r4, #1
 8000420:	4021      	ands	r1, r4
 8000422:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000424:	fa05 f303 	lsl.w	r3, r5, r3
 8000428:	3b01      	subs	r3, #1
 800042a:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800042c:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800042e:	2800      	cmp	r0, #0
 8000430:	db0b      	blt.n	800044a <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000432:	0109      	lsls	r1, r1, #4
 8000434:	b2c9      	uxtb	r1, r1
 8000436:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800043a:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800043e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000442:	bc30      	pop	{r4, r5}
 8000444:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000446:	2300      	movs	r3, #0
 8000448:	e7e6      	b.n	8000418 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800044a:	f000 000f 	and.w	r0, r0, #15
 800044e:	0109      	lsls	r1, r1, #4
 8000450:	b2c9      	uxtb	r1, r1
 8000452:	4b02      	ldr	r3, [pc, #8]	; (800045c <HAL_NVIC_SetPriority+0x60>)
 8000454:	5419      	strb	r1, [r3, r0]
 8000456:	e7f4      	b.n	8000442 <HAL_NVIC_SetPriority+0x46>
 8000458:	e000ed00 	.word	0xe000ed00
 800045c:	e000ed14 	.word	0xe000ed14

08000460 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000460:	2800      	cmp	r0, #0
 8000462:	db08      	blt.n	8000476 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000464:	0942      	lsrs	r2, r0, #5
 8000466:	f000 001f 	and.w	r0, r0, #31
 800046a:	2301      	movs	r3, #1
 800046c:	fa03 f000 	lsl.w	r0, r3, r0
 8000470:	4b01      	ldr	r3, [pc, #4]	; (8000478 <HAL_NVIC_EnableIRQ+0x18>)
 8000472:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000476:	4770      	bx	lr
 8000478:	e000e100 	.word	0xe000e100

0800047c <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800047c:	2800      	cmp	r0, #0
 800047e:	db0d      	blt.n	800049c <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000480:	0943      	lsrs	r3, r0, #5
 8000482:	f000 001f 	and.w	r0, r0, #31
 8000486:	2201      	movs	r2, #1
 8000488:	fa02 f000 	lsl.w	r0, r2, r0
 800048c:	3320      	adds	r3, #32
 800048e:	4a04      	ldr	r2, [pc, #16]	; (80004a0 <HAL_NVIC_DisableIRQ+0x24>)
 8000490:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000494:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000498:	f3bf 8f6f 	isb	sy
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	e000e100 	.word	0xe000e100

080004a4 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 80004a4:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80004a8:	4905      	ldr	r1, [pc, #20]	; (80004c0 <HAL_NVIC_SystemReset+0x1c>)
 80004aa:	68ca      	ldr	r2, [r1, #12]
 80004ac:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80004b0:	4b04      	ldr	r3, [pc, #16]	; (80004c4 <HAL_NVIC_SystemReset+0x20>)
 80004b2:	4313      	orrs	r3, r2
 80004b4:	60cb      	str	r3, [r1, #12]
 80004b6:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80004ba:	bf00      	nop
 80004bc:	e7fd      	b.n	80004ba <HAL_NVIC_SystemReset+0x16>
 80004be:	bf00      	nop
 80004c0:	e000ed00 	.word	0xe000ed00
 80004c4:	05fa0004 	.word	0x05fa0004

080004c8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004c8:	3801      	subs	r0, #1
 80004ca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80004ce:	d20a      	bcs.n	80004e6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004d0:	4b06      	ldr	r3, [pc, #24]	; (80004ec <HAL_SYSTICK_Config+0x24>)
 80004d2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004d4:	21f0      	movs	r1, #240	; 0xf0
 80004d6:	4a06      	ldr	r2, [pc, #24]	; (80004f0 <HAL_SYSTICK_Config+0x28>)
 80004d8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004dc:	2000      	movs	r0, #0
 80004de:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004e0:	2207      	movs	r2, #7
 80004e2:	601a      	str	r2, [r3, #0]
 80004e4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80004e6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	e000e010 	.word	0xe000e010
 80004f0:	e000ed00 	.word	0xe000ed00

080004f4 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80004f4:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80004f8:	4a04      	ldr	r2, [pc, #16]	; (800050c <HAL_MPU_Disable+0x18>)
 80004fa:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80004fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000500:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0U;
 8000502:	2200      	movs	r2, #0
 8000504:	4b02      	ldr	r3, [pc, #8]	; (8000510 <HAL_MPU_Disable+0x1c>)
 8000506:	605a      	str	r2, [r3, #4]
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	e000ed00 	.word	0xe000ed00
 8000510:	e000ed90 	.word	0xe000ed90

08000514 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000514:	f040 0001 	orr.w	r0, r0, #1
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <HAL_MPU_Enable+0x1c>)
 800051a:	6058      	str	r0, [r3, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800051c:	4a05      	ldr	r2, [pc, #20]	; (8000534 <HAL_MPU_Enable+0x20>)
 800051e:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000524:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000526:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800052a:	f3bf 8f6f 	isb	sy
 800052e:	4770      	bx	lr
 8000530:	e000ed90 	.word	0xe000ed90
 8000534:	e000ed00 	.word	0xe000ed00

08000538 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000538:	7842      	ldrb	r2, [r0, #1]
 800053a:	4b13      	ldr	r3, [pc, #76]	; (8000588 <HAL_MPU_ConfigRegion+0x50>)
 800053c:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 800053e:	7803      	ldrb	r3, [r0, #0]
 8000540:	b923      	cbnz	r3, 800054c <HAL_MPU_ConfigRegion+0x14>
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00U;
 8000542:	4b11      	ldr	r3, [pc, #68]	; (8000588 <HAL_MPU_ConfigRegion+0x50>)
 8000544:	2200      	movs	r2, #0
 8000546:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00U;
 8000548:	611a      	str	r2, [r3, #16]
 800054a:	4770      	bx	lr
    MPU->RBAR = MPU_Init->BaseAddress;
 800054c:	6843      	ldr	r3, [r0, #4]
 800054e:	4a0e      	ldr	r2, [pc, #56]	; (8000588 <HAL_MPU_ConfigRegion+0x50>)
 8000550:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000552:	7b01      	ldrb	r1, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000554:	7ac3      	ldrb	r3, [r0, #11]
 8000556:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000558:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800055c:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800055e:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000562:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000564:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000568:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800056a:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800056e:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000570:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000574:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000576:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800057a:	7a01      	ldrb	r1, [r0, #8]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800057c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000580:	7801      	ldrb	r1, [r0, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000582:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000584:	6113      	str	r3, [r2, #16]
 8000586:	4770      	bx	lr
 8000588:	e000ed90 	.word	0xe000ed90

0800058c <HAL_NVIC_GetPriorityGrouping>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800058c:	4b02      	ldr	r3, [pc, #8]	; (8000598 <HAL_NVIC_GetPriorityGrouping+0xc>)
 800058e:	68d8      	ldr	r0, [r3, #12]
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
}
 8000590:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	e000ed00 	.word	0xe000ed00

0800059c <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 800059c:	b470      	push	{r4, r5, r6}
  if ((int32_t)(IRQn) >= 0)
 800059e:	2800      	cmp	r0, #0
 80005a0:	db1f      	blt.n	80005e2 <HAL_NVIC_GetPriority+0x46>
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 80005a2:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80005a6:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80005aa:	f890 0300 	ldrb.w	r0, [r0, #768]	; 0x300
 80005ae:	0905      	lsrs	r5, r0, #4
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005b0:	f001 0107 	and.w	r1, r1, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005b4:	f1c1 0407 	rsb	r4, r1, #7
 80005b8:	2c04      	cmp	r4, #4
 80005ba:	bf28      	it	cs
 80005bc:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005be:	1d08      	adds	r0, r1, #4
 80005c0:	2806      	cmp	r0, #6
 80005c2:	d914      	bls.n	80005ee <HAL_NVIC_GetPriority+0x52>
 80005c4:	3903      	subs	r1, #3
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 80005c6:	fa25 f601 	lsr.w	r6, r5, r1
 80005ca:	2001      	movs	r0, #1
 80005cc:	fa00 f404 	lsl.w	r4, r0, r4
 80005d0:	3c01      	subs	r4, #1
 80005d2:	4034      	ands	r4, r6
 80005d4:	6014      	str	r4, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 80005d6:	4088      	lsls	r0, r1
 80005d8:	3801      	subs	r0, #1
 80005da:	4028      	ands	r0, r5
 80005dc:	6018      	str	r0, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
}
 80005de:	bc70      	pop	{r4, r5, r6}
 80005e0:	4770      	bx	lr
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 80005e2:	f000 000f 	and.w	r0, r0, #15
 80005e6:	4c03      	ldr	r4, [pc, #12]	; (80005f4 <HAL_NVIC_GetPriority+0x58>)
 80005e8:	5c20      	ldrb	r0, [r4, r0]
 80005ea:	0905      	lsrs	r5, r0, #4
 80005ec:	e7e0      	b.n	80005b0 <HAL_NVIC_GetPriority+0x14>
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ee:	2100      	movs	r1, #0
 80005f0:	e7e9      	b.n	80005c6 <HAL_NVIC_GetPriority+0x2a>
 80005f2:	bf00      	nop
 80005f4:	e000ed14 	.word	0xe000ed14

080005f8 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80005f8:	2800      	cmp	r0, #0
 80005fa:	db09      	blt.n	8000610 <HAL_NVIC_SetPendingIRQ+0x18>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005fc:	0943      	lsrs	r3, r0, #5
 80005fe:	f000 001f 	and.w	r0, r0, #31
 8000602:	2201      	movs	r2, #1
 8000604:	fa02 f000 	lsl.w	r0, r2, r0
 8000608:	3340      	adds	r3, #64	; 0x40
 800060a:	4a02      	ldr	r2, [pc, #8]	; (8000614 <HAL_NVIC_SetPendingIRQ+0x1c>)
 800060c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	e000e100 	.word	0xe000e100

08000618 <HAL_NVIC_GetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000618:	1e03      	subs	r3, r0, #0
 800061a:	db0a      	blt.n	8000632 <HAL_NVIC_GetPendingIRQ+0x1a>
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 800061c:	095a      	lsrs	r2, r3, #5
 800061e:	3240      	adds	r2, #64	; 0x40
 8000620:	4905      	ldr	r1, [pc, #20]	; (8000638 <HAL_NVIC_GetPendingIRQ+0x20>)
 8000622:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 8000626:	f003 031f 	and.w	r3, r3, #31
 800062a:	40d8      	lsrs	r0, r3
 800062c:	f000 0001 	and.w	r0, r0, #1
 8000630:	4770      	bx	lr
    return(0U);
 8000632:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
}
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	e000e100 	.word	0xe000e100

0800063c <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800063c:	2800      	cmp	r0, #0
 800063e:	db09      	blt.n	8000654 <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000640:	0943      	lsrs	r3, r0, #5
 8000642:	f000 001f 	and.w	r0, r0, #31
 8000646:	2201      	movs	r2, #1
 8000648:	fa02 f000 	lsl.w	r0, r2, r0
 800064c:	3360      	adds	r3, #96	; 0x60
 800064e:	4a02      	ldr	r2, [pc, #8]	; (8000658 <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8000650:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	e000e100 	.word	0xe000e100

0800065c <HAL_NVIC_GetActive>:
  if ((int32_t)(IRQn) >= 0)
 800065c:	1e03      	subs	r3, r0, #0
 800065e:	db0a      	blt.n	8000676 <HAL_NVIC_GetActive+0x1a>
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8000660:	095a      	lsrs	r2, r3, #5
 8000662:	3280      	adds	r2, #128	; 0x80
 8000664:	4905      	ldr	r1, [pc, #20]	; (800067c <HAL_NVIC_GetActive+0x20>)
 8000666:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 800066a:	f003 031f 	and.w	r3, r3, #31
 800066e:	40d8      	lsrs	r0, r3
 8000670:	f000 0001 	and.w	r0, r0, #1
 8000674:	4770      	bx	lr
    return(0U);
 8000676:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
}
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	e000e100 	.word	0xe000e100

08000680 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000680:	2804      	cmp	r0, #4
 8000682:	d005      	beq.n	8000690 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000684:	4a05      	ldr	r2, [pc, #20]	; (800069c <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000686:	6813      	ldr	r3, [r2, #0]
 8000688:	f023 0304 	bic.w	r3, r3, #4
 800068c:	6013      	str	r3, [r2, #0]
 800068e:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000690:	4a02      	ldr	r2, [pc, #8]	; (800069c <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000692:	6813      	ldr	r3, [r2, #0]
 8000694:	f043 0304 	orr.w	r3, r3, #4
 8000698:	6013      	str	r3, [r2, #0]
 800069a:	4770      	bx	lr
 800069c:	e000e010 	.word	0xe000e010

080006a0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80006a0:	4770      	bx	lr

080006a2 <HAL_SYSTICK_IRQHandler>:
{
 80006a2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80006a4:	f7ff fffc 	bl	80006a0 <HAL_SYSTICK_Callback>
 80006a8:	bd08      	pop	{r3, pc}
 80006aa:	bf00      	nop

080006ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80006ac:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80006ae:	6805      	ldr	r5, [r0, #0]
 80006b0:	682c      	ldr	r4, [r5, #0]
 80006b2:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 80006b6:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80006b8:	6804      	ldr	r4, [r0, #0]
 80006ba:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80006bc:	6883      	ldr	r3, [r0, #8]
 80006be:	2b40      	cmp	r3, #64	; 0x40
 80006c0:	d005      	beq.n	80006ce <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 80006c2:	6803      	ldr	r3, [r0, #0]
 80006c4:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80006c6:	6803      	ldr	r3, [r0, #0]
 80006c8:	60da      	str	r2, [r3, #12]
  }
}
 80006ca:	bc30      	pop	{r4, r5}
 80006cc:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 80006ce:	6803      	ldr	r3, [r0, #0]
 80006d0:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 80006d2:	6803      	ldr	r3, [r0, #0]
 80006d4:	60d9      	str	r1, [r3, #12]
 80006d6:	e7f8      	b.n	80006ca <DMA_SetConfig+0x1e>

080006d8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80006d8:	6802      	ldr	r2, [r0, #0]
 80006da:	b2d3      	uxtb	r3, r2
 80006dc:	3b10      	subs	r3, #16
 80006de:	490b      	ldr	r1, [pc, #44]	; (800070c <DMA_CalcBaseAndBitshift+0x34>)
 80006e0:	fba1 1303 	umull	r1, r3, r1, r3
 80006e4:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80006e6:	490a      	ldr	r1, [pc, #40]	; (8000710 <DMA_CalcBaseAndBitshift+0x38>)
 80006e8:	5cc9      	ldrb	r1, [r1, r3]
 80006ea:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 80006ec:	2b03      	cmp	r3, #3
 80006ee:	d806      	bhi.n	80006fe <DMA_CalcBaseAndBitshift+0x26>
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80006f0:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 80006f4:	f022 0203 	bic.w	r2, r2, #3
 80006f8:	6582      	str	r2, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 80006fa:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80006fc:	4770      	bx	lr
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80006fe:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 8000702:	f022 0203 	bic.w	r2, r2, #3
 8000706:	3204      	adds	r2, #4
 8000708:	6582      	str	r2, [r0, #88]	; 0x58
 800070a:	e7f6      	b.n	80006fa <DMA_CalcBaseAndBitshift+0x22>
 800070c:	aaaaaaab 	.word	0xaaaaaaab
 8000710:	0800ef48 	.word	0x0800ef48

08000714 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000714:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000716:	6982      	ldr	r2, [r0, #24]
 8000718:	b992      	cbnz	r2, 8000740 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 800071a:	2b01      	cmp	r3, #1
 800071c:	d00a      	beq.n	8000734 <DMA_CheckFifoParam+0x20>
 800071e:	b11b      	cbz	r3, 8000728 <DMA_CheckFifoParam+0x14>
 8000720:	2b02      	cmp	r3, #2
 8000722:	d001      	beq.n	8000728 <DMA_CheckFifoParam+0x14>
  HAL_StatusTypeDef status = HAL_OK;
 8000724:	2000      	movs	r0, #0
 8000726:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000728:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800072a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800072e:	d12c      	bne.n	800078a <DMA_CheckFifoParam+0x76>
  HAL_StatusTypeDef status = HAL_OK;
 8000730:	2000      	movs	r0, #0
 8000732:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000734:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000736:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800073a:	d028      	beq.n	800078e <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 800073c:	2000      	movs	r0, #0
 800073e:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000740:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000744:	d005      	beq.n	8000752 <DMA_CheckFifoParam+0x3e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000746:	2b02      	cmp	r3, #2
 8000748:	d929      	bls.n	800079e <DMA_CheckFifoParam+0x8a>
 800074a:	2b03      	cmp	r3, #3
 800074c:	d015      	beq.n	800077a <DMA_CheckFifoParam+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 800074e:	2000      	movs	r0, #0
 8000750:	4770      	bx	lr
    switch (tmp)
 8000752:	2b03      	cmp	r3, #3
 8000754:	d803      	bhi.n	800075e <DMA_CheckFifoParam+0x4a>
 8000756:	e8df f003 	tbb	[pc, r3]
 800075a:	041c      	.short	0x041c
 800075c:	0a1c      	.short	0x0a1c
  HAL_StatusTypeDef status = HAL_OK;
 800075e:	2000      	movs	r0, #0
 8000760:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000762:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000764:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8000768:	d115      	bne.n	8000796 <DMA_CheckFifoParam+0x82>
  HAL_StatusTypeDef status = HAL_OK;
 800076a:	2000      	movs	r0, #0
 800076c:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800076e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000770:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000774:	d011      	beq.n	800079a <DMA_CheckFifoParam+0x86>
  HAL_StatusTypeDef status = HAL_OK;
 8000776:	2000      	movs	r0, #0
 8000778:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800077a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800077c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8000780:	d001      	beq.n	8000786 <DMA_CheckFifoParam+0x72>
      {
        status = HAL_ERROR;
 8000782:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8000784:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8000786:	2000      	movs	r0, #0
 8000788:	4770      	bx	lr
        status = HAL_ERROR;
 800078a:	2001      	movs	r0, #1
 800078c:	4770      	bx	lr
        status = HAL_ERROR;
 800078e:	2001      	movs	r0, #1
 8000790:	4770      	bx	lr
      status = HAL_ERROR;
 8000792:	2001      	movs	r0, #1
 8000794:	4770      	bx	lr
        status = HAL_ERROR;
 8000796:	2001      	movs	r0, #1
 8000798:	4770      	bx	lr
        status = HAL_ERROR;
 800079a:	2001      	movs	r0, #1
 800079c:	4770      	bx	lr
      status = HAL_ERROR;
 800079e:	2001      	movs	r0, #1
 80007a0:	4770      	bx	lr

080007a2 <HAL_DMA_Init>:
{
 80007a2:	b570      	push	{r4, r5, r6, lr}
 80007a4:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80007a6:	f7ff fd71 	bl	800028c <HAL_GetTick>
  if(hdma == NULL)
 80007aa:	2c00      	cmp	r4, #0
 80007ac:	d05d      	beq.n	800086a <HAL_DMA_Init+0xc8>
 80007ae:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 80007b0:	2300      	movs	r3, #0
 80007b2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 80007b6:	2302      	movs	r3, #2
 80007b8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80007bc:	6822      	ldr	r2, [r4, #0]
 80007be:	6813      	ldr	r3, [r2, #0]
 80007c0:	f023 0301 	bic.w	r3, r3, #1
 80007c4:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80007c6:	6823      	ldr	r3, [r4, #0]
 80007c8:	681a      	ldr	r2, [r3, #0]
 80007ca:	f012 0f01 	tst.w	r2, #1
 80007ce:	d00a      	beq.n	80007e6 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80007d0:	f7ff fd5c 	bl	800028c <HAL_GetTick>
 80007d4:	1b40      	subs	r0, r0, r5
 80007d6:	2805      	cmp	r0, #5
 80007d8:	d9f5      	bls.n	80007c6 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80007da:	2320      	movs	r3, #32
 80007dc:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80007de:	2003      	movs	r0, #3
 80007e0:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 80007e6:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80007e8:	4921      	ldr	r1, [pc, #132]	; (8000870 <HAL_DMA_Init+0xce>)
 80007ea:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80007ec:	6862      	ldr	r2, [r4, #4]
 80007ee:	68a0      	ldr	r0, [r4, #8]
 80007f0:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80007f2:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80007f4:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80007f6:	6920      	ldr	r0, [r4, #16]
 80007f8:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007fa:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80007fc:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007fe:	69a0      	ldr	r0, [r4, #24]
 8000800:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000802:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000804:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000806:	6a20      	ldr	r0, [r4, #32]
 8000808:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800080a:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800080c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800080e:	2904      	cmp	r1, #4
 8000810:	d016      	beq.n	8000840 <HAL_DMA_Init+0x9e>
  hdma->Instance->CR = tmp;  
 8000812:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8000814:	6826      	ldr	r6, [r4, #0]
 8000816:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000818:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 800081c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800081e:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000820:	2b04      	cmp	r3, #4
 8000822:	d012      	beq.n	800084a <HAL_DMA_Init+0xa8>
  hdma->Instance->FCR = tmp;
 8000824:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000826:	4620      	mov	r0, r4
 8000828:	f7ff ff56 	bl	80006d8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800082c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800082e:	233f      	movs	r3, #63	; 0x3f
 8000830:	4093      	lsls	r3, r2
 8000832:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000834:	2000      	movs	r0, #0
 8000836:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000838:	2301      	movs	r3, #1
 800083a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 800083e:	bd70      	pop	{r4, r5, r6, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000840:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000842:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000844:	4301      	orrs	r1, r0
 8000846:	430a      	orrs	r2, r1
 8000848:	e7e3      	b.n	8000812 <HAL_DMA_Init+0x70>
    tmp |= hdma->Init.FIFOThreshold;
 800084a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800084c:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800084e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000850:	2b00      	cmp	r3, #0
 8000852:	d0e7      	beq.n	8000824 <HAL_DMA_Init+0x82>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000854:	4620      	mov	r0, r4
 8000856:	f7ff ff5d 	bl	8000714 <DMA_CheckFifoParam>
 800085a:	2800      	cmp	r0, #0
 800085c:	d0e2      	beq.n	8000824 <HAL_DMA_Init+0x82>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800085e:	2340      	movs	r3, #64	; 0x40
 8000860:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000862:	2001      	movs	r0, #1
 8000864:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8000868:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800086a:	2001      	movs	r0, #1
}
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	bf00      	nop
 8000870:	f010803f 	.word	0xf010803f

08000874 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8000874:	2800      	cmp	r0, #0
 8000876:	d02e      	beq.n	80008d6 <HAL_DMA_DeInit+0x62>
{
 8000878:	b538      	push	{r3, r4, r5, lr}
 800087a:	4604      	mov	r4, r0
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800087c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000880:	b2db      	uxtb	r3, r3
 8000882:	2b02      	cmp	r3, #2
 8000884:	d101      	bne.n	800088a <HAL_DMA_DeInit+0x16>
    return HAL_BUSY;
 8000886:	2002      	movs	r0, #2
}
 8000888:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_DMA_DISABLE(hdma);
 800088a:	6802      	ldr	r2, [r0, #0]
 800088c:	6813      	ldr	r3, [r2, #0]
 800088e:	f023 0301 	bic.w	r3, r3, #1
 8000892:	6013      	str	r3, [r2, #0]
  hdma->Instance->CR   = 0U;
 8000894:	6803      	ldr	r3, [r0, #0]
 8000896:	2500      	movs	r5, #0
 8000898:	601d      	str	r5, [r3, #0]
  hdma->Instance->NDTR = 0U;
 800089a:	6803      	ldr	r3, [r0, #0]
 800089c:	605d      	str	r5, [r3, #4]
  hdma->Instance->PAR  = 0U;
 800089e:	6803      	ldr	r3, [r0, #0]
 80008a0:	609d      	str	r5, [r3, #8]
  hdma->Instance->M0AR = 0U;
 80008a2:	6803      	ldr	r3, [r0, #0]
 80008a4:	60dd      	str	r5, [r3, #12]
  hdma->Instance->M1AR = 0U;
 80008a6:	6803      	ldr	r3, [r0, #0]
 80008a8:	611d      	str	r5, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 80008aa:	6803      	ldr	r3, [r0, #0]
 80008ac:	2221      	movs	r2, #33	; 0x21
 80008ae:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80008b0:	f7ff ff12 	bl	80006d8 <DMA_CalcBaseAndBitshift>
  hdma->XferCpltCallback = NULL;
 80008b4:	63e5      	str	r5, [r4, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80008b6:	6425      	str	r5, [r4, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80008b8:	6465      	str	r5, [r4, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80008ba:	64a5      	str	r5, [r4, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80008bc:	64e5      	str	r5, [r4, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80008be:	6525      	str	r5, [r4, #80]	; 0x50
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80008c0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80008c2:	233f      	movs	r3, #63	; 0x3f
 80008c4:	4093      	lsls	r3, r2
 80008c6:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80008c8:	6565      	str	r5, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_RESET;
 80008ca:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 80008ce:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
  return HAL_OK;
 80008d2:	4628      	mov	r0, r5
 80008d4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80008d6:	2001      	movs	r0, #1
 80008d8:	4770      	bx	lr

080008da <HAL_DMA_Start>:
{
 80008da:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 80008dc:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80008e0:	2c01      	cmp	r4, #1
 80008e2:	d01c      	beq.n	800091e <HAL_DMA_Start+0x44>
 80008e4:	2401      	movs	r4, #1
 80008e6:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80008ea:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80008ee:	b2e4      	uxtb	r4, r4
 80008f0:	2c01      	cmp	r4, #1
 80008f2:	d004      	beq.n	80008fe <HAL_DMA_Start+0x24>
    __HAL_UNLOCK(hdma);
 80008f4:	2300      	movs	r3, #0
 80008f6:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 80008fa:	2002      	movs	r0, #2
 80008fc:	bd38      	pop	{r3, r4, r5, pc}
 80008fe:	4605      	mov	r5, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 8000900:	2002      	movs	r0, #2
 8000902:	f885 0035 	strb.w	r0, [r5, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000906:	2400      	movs	r4, #0
 8000908:	656c      	str	r4, [r5, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800090a:	4628      	mov	r0, r5
 800090c:	f7ff fece 	bl	80006ac <DMA_SetConfig>
    __HAL_DMA_ENABLE(hdma);
 8000910:	682a      	ldr	r2, [r5, #0]
 8000912:	6813      	ldr	r3, [r2, #0]
 8000914:	f043 0301 	orr.w	r3, r3, #1
 8000918:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800091a:	4620      	mov	r0, r4
 800091c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hdma);
 800091e:	2002      	movs	r0, #2
}
 8000920:	bd38      	pop	{r3, r4, r5, pc}

08000922 <HAL_DMA_Start_IT>:
{
 8000922:	b538      	push	{r3, r4, r5, lr}
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000924:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8000926:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800092a:	2c01      	cmp	r4, #1
 800092c:	d031      	beq.n	8000992 <HAL_DMA_Start_IT+0x70>
 800092e:	2401      	movs	r4, #1
 8000930:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000934:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8000938:	b2e4      	uxtb	r4, r4
 800093a:	2c01      	cmp	r4, #1
 800093c:	d004      	beq.n	8000948 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);	  
 800093e:	2300      	movs	r3, #0
 8000940:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 8000944:	2002      	movs	r0, #2
 8000946:	bd38      	pop	{r3, r4, r5, pc}
 8000948:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 800094a:	2002      	movs	r0, #2
 800094c:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000950:	2000      	movs	r0, #0
 8000952:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000954:	4620      	mov	r0, r4
 8000956:	f7ff fea9 	bl	80006ac <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800095a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800095c:	233f      	movs	r3, #63	; 0x3f
 800095e:	4093      	lsls	r3, r2
 8000960:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000962:	6822      	ldr	r2, [r4, #0]
 8000964:	6813      	ldr	r3, [r2, #0]
 8000966:	f043 0316 	orr.w	r3, r3, #22
 800096a:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800096c:	6822      	ldr	r2, [r4, #0]
 800096e:	6953      	ldr	r3, [r2, #20]
 8000970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000974:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8000976:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000978:	b123      	cbz	r3, 8000984 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CR  |= DMA_IT_HT;
 800097a:	6822      	ldr	r2, [r4, #0]
 800097c:	6813      	ldr	r3, [r2, #0]
 800097e:	f043 0308 	orr.w	r3, r3, #8
 8000982:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8000984:	6822      	ldr	r2, [r4, #0]
 8000986:	6813      	ldr	r3, [r2, #0]
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800098e:	2000      	movs	r0, #0
 8000990:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hdma);
 8000992:	2002      	movs	r0, #2
}
 8000994:	bd38      	pop	{r3, r4, r5, pc}

08000996 <HAL_DMA_Abort>:
{
 8000996:	b570      	push	{r4, r5, r6, lr}
 8000998:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800099a:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 800099c:	f7ff fc76 	bl	800028c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80009a0:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d006      	beq.n	80009b8 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009aa:	2380      	movs	r3, #128	; 0x80
 80009ac:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80009ae:	2300      	movs	r3, #0
 80009b0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 80009b4:	2001      	movs	r0, #1
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	4605      	mov	r5, r0
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80009ba:	6822      	ldr	r2, [r4, #0]
 80009bc:	6813      	ldr	r3, [r2, #0]
 80009be:	f023 0316 	bic.w	r3, r3, #22
 80009c2:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80009c4:	6822      	ldr	r2, [r4, #0]
 80009c6:	6953      	ldr	r3, [r2, #20]
 80009c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80009cc:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80009ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80009d0:	b1e3      	cbz	r3, 8000a0c <HAL_DMA_Abort+0x76>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80009d2:	6822      	ldr	r2, [r4, #0]
 80009d4:	6813      	ldr	r3, [r2, #0]
 80009d6:	f023 0308 	bic.w	r3, r3, #8
 80009da:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80009dc:	6822      	ldr	r2, [r4, #0]
 80009de:	6813      	ldr	r3, [r2, #0]
 80009e0:	f023 0301 	bic.w	r3, r3, #1
 80009e4:	6013      	str	r3, [r2, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80009e6:	6823      	ldr	r3, [r4, #0]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f013 0f01 	tst.w	r3, #1
 80009ee:	d011      	beq.n	8000a14 <HAL_DMA_Abort+0x7e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80009f0:	f7ff fc4c 	bl	800028c <HAL_GetTick>
 80009f4:	1b40      	subs	r0, r0, r5
 80009f6:	2805      	cmp	r0, #5
 80009f8:	d9f5      	bls.n	80009e6 <HAL_DMA_Abort+0x50>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80009fa:	2320      	movs	r3, #32
 80009fc:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 80009fe:	2300      	movs	r3, #0
 8000a00:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000a04:	2003      	movs	r0, #3
 8000a06:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8000a0a:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000a0c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d1df      	bne.n	80009d2 <HAL_DMA_Abort+0x3c>
 8000a12:	e7e3      	b.n	80009dc <HAL_DMA_Abort+0x46>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a14:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000a16:	233f      	movs	r3, #63	; 0x3f
 8000a18:	4093      	lsls	r3, r2
 8000a1a:	60b3      	str	r3, [r6, #8]
    __HAL_UNLOCK(hdma);
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8000a22:	2301      	movs	r3, #1
 8000a24:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8000a28:	bd70      	pop	{r4, r5, r6, pc}

08000a2a <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a2a:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	2b02      	cmp	r3, #2
 8000a32:	d003      	beq.n	8000a3c <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a34:	2380      	movs	r3, #128	; 0x80
 8000a36:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000a38:	2001      	movs	r0, #1
 8000a3a:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8000a3c:	2305      	movs	r3, #5
 8000a3e:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000a42:	6802      	ldr	r2, [r0, #0]
 8000a44:	6813      	ldr	r3, [r2, #0]
 8000a46:	f023 0301 	bic.w	r3, r3, #1
 8000a4a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8000a4c:	2000      	movs	r0, #0
}
 8000a4e:	4770      	bx	lr

08000a50 <HAL_DMA_PollForTransfer>:
{
 8000a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000a54:	4604      	mov	r4, r0
 8000a56:	4689      	mov	r9, r1
 8000a58:	4615      	mov	r5, r2
  uint32_t tickstart = HAL_GetTick(); 
 8000a5a:	f7ff fc17 	bl	800028c <HAL_GetTick>
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000a5e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	2b02      	cmp	r3, #2
 8000a66:	d007      	beq.n	8000a78 <HAL_DMA_PollForTransfer+0x28>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 8000a72:	2001      	movs	r0, #1
 8000a74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000a78:	4680      	mov	r8, r0
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8000a7a:	6823      	ldr	r3, [r4, #0]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000a82:	d138      	bne.n	8000af6 <HAL_DMA_PollForTransfer+0xa6>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8000a84:	f1b9 0f00 	cmp.w	r9, #0
 8000a88:	d13b      	bne.n	8000b02 <HAL_DMA_PollForTransfer+0xb2>
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000a8a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8000a8c:	2720      	movs	r7, #32
 8000a8e:	409f      	lsls	r7, r3
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a90:	6da6      	ldr	r6, [r4, #88]	; 0x58
  tmpisr = regs->ISR;
 8000a92:	6833      	ldr	r3, [r6, #0]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8000a94:	421f      	tst	r7, r3
 8000a96:	d143      	bne.n	8000b20 <HAL_DMA_PollForTransfer+0xd0>
 8000a98:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a9a:	f013 0f01 	tst.w	r3, #1
 8000a9e:	d13f      	bne.n	8000b20 <HAL_DMA_PollForTransfer+0xd0>
    if(Timeout != HAL_MAX_DELAY)
 8000aa0:	f1b5 3fff 	cmp.w	r5, #4294967295
 8000aa4:	d007      	beq.n	8000ab6 <HAL_DMA_PollForTransfer+0x66>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8000aa6:	2d00      	cmp	r5, #0
 8000aa8:	d02f      	beq.n	8000b0a <HAL_DMA_PollForTransfer+0xba>
 8000aaa:	f7ff fbef 	bl	800028c <HAL_GetTick>
 8000aae:	eba0 0008 	sub.w	r0, r0, r8
 8000ab2:	4285      	cmp	r5, r0
 8000ab4:	d329      	bcc.n	8000b0a <HAL_DMA_PollForTransfer+0xba>
    tmpisr = regs->ISR;
 8000ab6:	6833      	ldr	r3, [r6, #0]
    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ab8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8000aba:	2208      	movs	r2, #8
 8000abc:	408a      	lsls	r2, r1
 8000abe:	4213      	tst	r3, r2
 8000ac0:	d004      	beq.n	8000acc <HAL_DMA_PollForTransfer+0x7c>
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000ac2:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000ac4:	f041 0101 	orr.w	r1, r1, #1
 8000ac8:	6561      	str	r1, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000aca:	60b2      	str	r2, [r6, #8]
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000acc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8000ace:	2201      	movs	r2, #1
 8000ad0:	408a      	lsls	r2, r1
 8000ad2:	4213      	tst	r3, r2
 8000ad4:	d004      	beq.n	8000ae0 <HAL_DMA_PollForTransfer+0x90>
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000ad6:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000ad8:	f041 0102 	orr.w	r1, r1, #2
 8000adc:	6561      	str	r1, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000ade:	60b2      	str	r2, [r6, #8]
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ae0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8000ae2:	2204      	movs	r2, #4
 8000ae4:	408a      	lsls	r2, r1
 8000ae6:	4213      	tst	r3, r2
 8000ae8:	d0d4      	beq.n	8000a94 <HAL_DMA_PollForTransfer+0x44>
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000aea:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000aec:	f041 0104 	orr.w	r1, r1, #4
 8000af0:	6561      	str	r1, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000af2:	60b2      	str	r2, [r6, #8]
 8000af4:	e7ce      	b.n	8000a94 <HAL_DMA_PollForTransfer+0x44>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8000af6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000afa:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000afc:	2001      	movs	r0, #1
 8000afe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000b02:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8000b04:	2710      	movs	r7, #16
 8000b06:	409f      	lsls	r7, r3
 8000b08:	e7c2      	b.n	8000a90 <HAL_DMA_PollForTransfer+0x40>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000b0a:	2320      	movs	r3, #32
 8000b0c:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8000b0e:	2300      	movs	r3, #0
 8000b10:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000b14:	2301      	movs	r3, #1
 8000b16:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8000b1a:	2003      	movs	r0, #3
 8000b1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000b20:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b22:	b11b      	cbz	r3, 8000b2c <HAL_DMA_PollForTransfer+0xdc>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000b24:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b26:	f013 0f01 	tst.w	r3, #1
 8000b2a:	d109      	bne.n	8000b40 <HAL_DMA_PollForTransfer+0xf0>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8000b2c:	f1b9 0f00 	cmp.w	r9, #0
 8000b30:	d015      	beq.n	8000b5e <HAL_DMA_PollForTransfer+0x10e>
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8000b32:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000b34:	2310      	movs	r3, #16
 8000b36:	4093      	lsls	r3, r2
 8000b38:	60b3      	str	r3, [r6, #8]
  return status;
 8000b3a:	2000      	movs	r0, #0
}
 8000b3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      HAL_DMA_Abort(hdma);
 8000b40:	4620      	mov	r0, r4
 8000b42:	f7ff ff28 	bl	8000996 <HAL_DMA_Abort>
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8000b46:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000b48:	2330      	movs	r3, #48	; 0x30
 8000b4a:	4093      	lsls	r3, r2
 8000b4c:	60b3      	str	r3, [r6, #8]
      __HAL_UNLOCK(hdma);
 8000b4e:	2300      	movs	r3, #0
 8000b50:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State= HAL_DMA_STATE_READY;
 8000b54:	2001      	movs	r0, #1
 8000b56:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      return HAL_ERROR;
 8000b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8000b5e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000b60:	2330      	movs	r3, #48	; 0x30
 8000b62:	4093      	lsls	r3, r2
 8000b64:	60b3      	str	r3, [r6, #8]
    __HAL_UNLOCK(hdma);
 8000b66:	2000      	movs	r0, #0
 8000b68:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8000b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000b76 <HAL_DMA_IRQHandler>:
{
 8000b76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000b80:	4b72      	ldr	r3, [pc, #456]	; (8000d4c <HAL_DMA_IRQHandler+0x1d6>)
 8000b82:	681d      	ldr	r5, [r3, #0]
 8000b84:	4b72      	ldr	r3, [pc, #456]	; (8000d50 <HAL_DMA_IRQHandler+0x1da>)
 8000b86:	fba3 3505 	umull	r3, r5, r3, r5
 8000b8a:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000b8c:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8000b8e:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b90:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8000b92:	2308      	movs	r3, #8
 8000b94:	4093      	lsls	r3, r2
 8000b96:	421e      	tst	r6, r3
 8000b98:	d010      	beq.n	8000bbc <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000b9a:	6803      	ldr	r3, [r0, #0]
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	f012 0f04 	tst.w	r2, #4
 8000ba2:	d00b      	beq.n	8000bbc <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	f022 0204 	bic.w	r2, r2, #4
 8000baa:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000bac:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8000bae:	2308      	movs	r3, #8
 8000bb0:	4093      	lsls	r3, r2
 8000bb2:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000bb4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000bb6:	f043 0301 	orr.w	r3, r3, #1
 8000bba:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000bbc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	4093      	lsls	r3, r2
 8000bc2:	421e      	tst	r6, r3
 8000bc4:	d009      	beq.n	8000bda <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000bc6:	6822      	ldr	r2, [r4, #0]
 8000bc8:	6952      	ldr	r2, [r2, #20]
 8000bca:	f012 0f80 	tst.w	r2, #128	; 0x80
 8000bce:	d004      	beq.n	8000bda <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000bd0:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000bd2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bd4:	f043 0302 	orr.w	r3, r3, #2
 8000bd8:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000bda:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000bdc:	2304      	movs	r3, #4
 8000bde:	4093      	lsls	r3, r2
 8000be0:	421e      	tst	r6, r3
 8000be2:	d009      	beq.n	8000bf8 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000be4:	6822      	ldr	r2, [r4, #0]
 8000be6:	6812      	ldr	r2, [r2, #0]
 8000be8:	f012 0f02 	tst.w	r2, #2
 8000bec:	d004      	beq.n	8000bf8 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000bee:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000bf0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bf2:	f043 0304 	orr.w	r3, r3, #4
 8000bf6:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000bf8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000bfa:	2310      	movs	r3, #16
 8000bfc:	4093      	lsls	r3, r2
 8000bfe:	421e      	tst	r6, r3
 8000c00:	d024      	beq.n	8000c4c <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000c02:	6822      	ldr	r2, [r4, #0]
 8000c04:	6812      	ldr	r2, [r2, #0]
 8000c06:	f012 0f08 	tst.w	r2, #8
 8000c0a:	d01f      	beq.n	8000c4c <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000c0c:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000c0e:	6823      	ldr	r3, [r4, #0]
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8000c16:	d00d      	beq.n	8000c34 <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8000c1e:	d104      	bne.n	8000c2a <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8000c20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c22:	b19b      	cbz	r3, 8000c4c <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8000c24:	4620      	mov	r0, r4
 8000c26:	4798      	blx	r3
 8000c28:	e010      	b.n	8000c4c <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000c2a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000c2c:	b173      	cbz	r3, 8000c4c <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8000c2e:	4620      	mov	r0, r4
 8000c30:	4798      	blx	r3
 8000c32:	e00b      	b.n	8000c4c <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000c3a:	d103      	bne.n	8000c44 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	f022 0208 	bic.w	r2, r2, #8
 8000c42:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8000c44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c46:	b10b      	cbz	r3, 8000c4c <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8000c48:	4620      	mov	r0, r4
 8000c4a:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000c4c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000c4e:	2320      	movs	r3, #32
 8000c50:	4093      	lsls	r3, r2
 8000c52:	421e      	tst	r6, r3
 8000c54:	d055      	beq.n	8000d02 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000c56:	6822      	ldr	r2, [r4, #0]
 8000c58:	6812      	ldr	r2, [r2, #0]
 8000c5a:	f012 0f10 	tst.w	r2, #16
 8000c5e:	d050      	beq.n	8000d02 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000c60:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000c62:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b05      	cmp	r3, #5
 8000c6a:	d00e      	beq.n	8000c8a <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000c6c:	6823      	ldr	r3, [r4, #0]
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8000c74:	d033      	beq.n	8000cde <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8000c7c:	d12a      	bne.n	8000cd4 <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8000c7e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d03e      	beq.n	8000d02 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 8000c84:	4620      	mov	r0, r4
 8000c86:	4798      	blx	r3
 8000c88:	e03b      	b.n	8000d02 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000c8a:	6822      	ldr	r2, [r4, #0]
 8000c8c:	6813      	ldr	r3, [r2, #0]
 8000c8e:	f023 0316 	bic.w	r3, r3, #22
 8000c92:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000c94:	6822      	ldr	r2, [r4, #0]
 8000c96:	6953      	ldr	r3, [r2, #20]
 8000c98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000c9c:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000c9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ca0:	b1a3      	cbz	r3, 8000ccc <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000ca2:	6822      	ldr	r2, [r4, #0]
 8000ca4:	6813      	ldr	r3, [r2, #0]
 8000ca6:	f023 0308 	bic.w	r3, r3, #8
 8000caa:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000cac:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000cae:	233f      	movs	r3, #63	; 0x3f
 8000cb0:	4093      	lsls	r3, r2
 8000cb2:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8000cc0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d03f      	beq.n	8000d46 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8000cc6:	4620      	mov	r0, r4
 8000cc8:	4798      	blx	r3
 8000cca:	e03c      	b.n	8000d46 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000ccc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d1e7      	bne.n	8000ca2 <HAL_DMA_IRQHandler+0x12c>
 8000cd2:	e7eb      	b.n	8000cac <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 8000cd4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000cd6:	b1a3      	cbz	r3, 8000d02 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4798      	blx	r3
 8000cdc:	e011      	b.n	8000d02 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000ce4:	d109      	bne.n	8000cfa <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	f022 0210 	bic.w	r2, r2, #16
 8000cec:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(hdma);
 8000cee:	2300      	movs	r3, #0
 8000cf0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8000cfa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000cfc:	b10b      	cbz	r3, 8000d02 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8000cfe:	4620      	mov	r0, r4
 8000d00:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000d02:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000d04:	b1fb      	cbz	r3, 8000d46 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000d06:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000d08:	f013 0f01 	tst.w	r3, #1
 8000d0c:	d017      	beq.n	8000d3e <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8000d0e:	2305      	movs	r3, #5
 8000d10:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8000d14:	6822      	ldr	r2, [r4, #0]
 8000d16:	6813      	ldr	r3, [r2, #0]
 8000d18:	f023 0301 	bic.w	r3, r3, #1
 8000d1c:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8000d1e:	9b01      	ldr	r3, [sp, #4]
 8000d20:	3301      	adds	r3, #1
 8000d22:	9301      	str	r3, [sp, #4]
 8000d24:	429d      	cmp	r5, r3
 8000d26:	d304      	bcc.n	8000d32 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000d28:	6823      	ldr	r3, [r4, #0]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f013 0f01 	tst.w	r3, #1
 8000d30:	d1f5      	bne.n	8000d1e <HAL_DMA_IRQHandler+0x1a8>
      __HAL_UNLOCK(hdma);
 8000d32:	2300      	movs	r3, #0
 8000d34:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8000d3e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d40:	b10b      	cbz	r3, 8000d46 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8000d42:	4620      	mov	r0, r4
 8000d44:	4798      	blx	r3
}
 8000d46:	b003      	add	sp, #12
 8000d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000028 	.word	0x20000028
 8000d50:	1b4e81b5 	.word	0x1b4e81b5

08000d54 <HAL_DMA_RegisterCallback>:
{
 8000d54:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8000d56:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8000d5a:	2801      	cmp	r0, #1
 8000d5c:	d027      	beq.n	8000dae <HAL_DMA_RegisterCallback+0x5a>
 8000d5e:	2001      	movs	r0, #1
 8000d60:	f883 0034 	strb.w	r0, [r3, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000d64:	f893 0035 	ldrb.w	r0, [r3, #53]	; 0x35
 8000d68:	b2c0      	uxtb	r0, r0
 8000d6a:	2801      	cmp	r0, #1
 8000d6c:	d004      	beq.n	8000d78 <HAL_DMA_RegisterCallback+0x24>
    status =  HAL_ERROR;
 8000d6e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8000d70:	2200      	movs	r2, #0
 8000d72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  return status;
 8000d76:	4770      	bx	lr
    switch (CallbackID)
 8000d78:	2905      	cmp	r1, #5
 8000d7a:	d816      	bhi.n	8000daa <HAL_DMA_RegisterCallback+0x56>
 8000d7c:	e8df f001 	tbb	[pc, r1]
 8000d80:	0c090603 	.word	0x0c090603
 8000d84:	120f      	.short	0x120f
      hdma->XferCpltCallback = pCallback;
 8000d86:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8000d88:	2000      	movs	r0, #0
      break;
 8000d8a:	e7f1      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = pCallback;
 8000d8c:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_StatusTypeDef status = HAL_OK;
 8000d8e:	2000      	movs	r0, #0
      break;
 8000d90:	e7ee      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferM1CpltCallback = pCallback;
 8000d92:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_StatusTypeDef status = HAL_OK;
 8000d94:	2000      	movs	r0, #0
      break;
 8000d96:	e7eb      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferM1HalfCpltCallback = pCallback;
 8000d98:	649a      	str	r2, [r3, #72]	; 0x48
  HAL_StatusTypeDef status = HAL_OK;
 8000d9a:	2000      	movs	r0, #0
      break;
 8000d9c:	e7e8      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferErrorCallback = pCallback;
 8000d9e:	64da      	str	r2, [r3, #76]	; 0x4c
  HAL_StatusTypeDef status = HAL_OK;
 8000da0:	2000      	movs	r0, #0
      break;
 8000da2:	e7e5      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferAbortCallback = pCallback;
 8000da4:	651a      	str	r2, [r3, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8000da6:	2000      	movs	r0, #0
      break;
 8000da8:	e7e2      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 8000daa:	2000      	movs	r0, #0
 8000dac:	e7e0      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 8000dae:	2002      	movs	r0, #2
}
 8000db0:	4770      	bx	lr

08000db2 <HAL_DMA_UnRegisterCallback>:
{
 8000db2:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8000db4:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
 8000db8:	2a01      	cmp	r2, #1
 8000dba:	d030      	beq.n	8000e1e <HAL_DMA_UnRegisterCallback+0x6c>
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000dc2:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8000dc6:	b2d2      	uxtb	r2, r2
 8000dc8:	2a01      	cmp	r2, #1
 8000dca:	d004      	beq.n	8000dd6 <HAL_DMA_UnRegisterCallback+0x24>
    status = HAL_ERROR;
 8000dcc:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  return status;
 8000dd4:	4770      	bx	lr
    switch (CallbackID)
 8000dd6:	2906      	cmp	r1, #6
 8000dd8:	d81f      	bhi.n	8000e1a <HAL_DMA_UnRegisterCallback+0x68>
 8000dda:	e8df f001 	tbb	[pc, r1]
 8000dde:	0704      	.short	0x0704
 8000de0:	13100d0a 	.word	0x13100d0a
 8000de4:	16          	.byte	0x16
 8000de5:	00          	.byte	0x00
      hdma->XferCpltCallback = NULL;
 8000de6:	2000      	movs	r0, #0
 8000de8:	63d8      	str	r0, [r3, #60]	; 0x3c
      break;
 8000dea:	e7f0      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = NULL;
 8000dec:	2000      	movs	r0, #0
 8000dee:	6418      	str	r0, [r3, #64]	; 0x40
      break;
 8000df0:	e7ed      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferM1CpltCallback = NULL;
 8000df2:	2000      	movs	r0, #0
 8000df4:	6458      	str	r0, [r3, #68]	; 0x44
      break;
 8000df6:	e7ea      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferM1HalfCpltCallback = NULL;
 8000df8:	2000      	movs	r0, #0
 8000dfa:	6498      	str	r0, [r3, #72]	; 0x48
      break;
 8000dfc:	e7e7      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferErrorCallback = NULL;
 8000dfe:	2000      	movs	r0, #0
 8000e00:	64d8      	str	r0, [r3, #76]	; 0x4c
      break;
 8000e02:	e7e4      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferAbortCallback = NULL;
 8000e04:	2000      	movs	r0, #0
 8000e06:	6518      	str	r0, [r3, #80]	; 0x50
      break; 
 8000e08:	e7e1      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferCpltCallback = NULL;
 8000e0a:	2000      	movs	r0, #0
 8000e0c:	63d8      	str	r0, [r3, #60]	; 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8000e0e:	6418      	str	r0, [r3, #64]	; 0x40
      hdma->XferM1CpltCallback = NULL;
 8000e10:	6458      	str	r0, [r3, #68]	; 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 8000e12:	6498      	str	r0, [r3, #72]	; 0x48
      hdma->XferErrorCallback = NULL;
 8000e14:	64d8      	str	r0, [r3, #76]	; 0x4c
      hdma->XferAbortCallback = NULL;
 8000e16:	6518      	str	r0, [r3, #80]	; 0x50
      break; 
 8000e18:	e7d9      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      status = HAL_ERROR;
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	e7d7      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 8000e1e:	2002      	movs	r0, #2
}
 8000e20:	4770      	bx	lr

08000e22 <HAL_DMA_GetState>:
  return hdma->State;
 8000e22:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8000e26:	4770      	bx	lr

08000e28 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8000e28:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8000e2a:	4770      	bx	lr

08000e2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e2e:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e30:	2400      	movs	r4, #0
 8000e32:	e04b      	b.n	8000ecc <HAL_GPIO_Init+0xa0>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e34:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8000e38:	f10e 0e08 	add.w	lr, lr, #8
 8000e3c:	f850 202e 	ldr.w	r2, [r0, lr, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e40:	f004 0607 	and.w	r6, r4, #7
 8000e44:	00b6      	lsls	r6, r6, #2
 8000e46:	270f      	movs	r7, #15
 8000e48:	40b7      	lsls	r7, r6
 8000e4a:	ea22 0207 	bic.w	r2, r2, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e4e:	690f      	ldr	r7, [r1, #16]
 8000e50:	fa07 f606 	lsl.w	r6, r7, r6
 8000e54:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3U] = temp;
 8000e56:	f840 202e 	str.w	r2, [r0, lr, lsl #2]
 8000e5a:	e046      	b.n	8000eea <HAL_GPIO_Init+0xbe>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e5c:	2607      	movs	r6, #7
 8000e5e:	e000      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000e60:	2600      	movs	r6, #0
 8000e62:	fa06 f60e 	lsl.w	r6, r6, lr
 8000e66:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e68:	3302      	adds	r3, #2
 8000e6a:	4e5e      	ldr	r6, [pc, #376]	; (8000fe4 <HAL_GPIO_Init+0x1b8>)
 8000e6c:	f846 2023 	str.w	r2, [r6, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e70:	4b5d      	ldr	r3, [pc, #372]	; (8000fe8 <HAL_GPIO_Init+0x1bc>)
 8000e72:	681a      	ldr	r2, [r3, #0]
        temp &= ~((uint32_t)iocurrent);
 8000e74:	43eb      	mvns	r3, r5
 8000e76:	ea02 0603 	and.w	r6, r2, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e7a:	684f      	ldr	r7, [r1, #4]
 8000e7c:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000e80:	d001      	beq.n	8000e86 <HAL_GPIO_Init+0x5a>
        {
          temp |= iocurrent;
 8000e82:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->IMR = temp;
 8000e86:	4a58      	ldr	r2, [pc, #352]	; (8000fe8 <HAL_GPIO_Init+0x1bc>)
 8000e88:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8000e8a:	6852      	ldr	r2, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8000e8c:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e90:	684f      	ldr	r7, [r1, #4]
 8000e92:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000e96:	d001      	beq.n	8000e9c <HAL_GPIO_Init+0x70>
        {
          temp |= iocurrent;
 8000e98:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->EMR = temp;
 8000e9c:	4a52      	ldr	r2, [pc, #328]	; (8000fe8 <HAL_GPIO_Init+0x1bc>)
 8000e9e:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ea0:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000ea2:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ea6:	684f      	ldr	r7, [r1, #4]
 8000ea8:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8000eac:	d001      	beq.n	8000eb2 <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 8000eae:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->RTSR = temp;
 8000eb2:	4a4d      	ldr	r2, [pc, #308]	; (8000fe8 <HAL_GPIO_Init+0x1bc>)
 8000eb4:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8000eb6:	68d2      	ldr	r2, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8000eb8:	4013      	ands	r3, r2
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000eba:	684e      	ldr	r6, [r1, #4]
 8000ebc:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000ec0:	d001      	beq.n	8000ec6 <HAL_GPIO_Init+0x9a>
        {
          temp |= iocurrent;
 8000ec2:	ea45 0302 	orr.w	r3, r5, r2
        }
        EXTI->FTSR = temp;
 8000ec6:	4a48      	ldr	r2, [pc, #288]	; (8000fe8 <HAL_GPIO_Init+0x1bc>)
 8000ec8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eca:	3401      	adds	r4, #1
 8000ecc:	2c0f      	cmp	r4, #15
 8000ece:	f200 8086 	bhi.w	8000fde <HAL_GPIO_Init+0x1b2>
    ioposition = 0x01U << position;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ed6:	680a      	ldr	r2, [r1, #0]
 8000ed8:	ea03 0502 	and.w	r5, r3, r2
    if(iocurrent == ioposition)
 8000edc:	42ab      	cmp	r3, r5
 8000ede:	d1f4      	bne.n	8000eca <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ee0:	684a      	ldr	r2, [r1, #4]
 8000ee2:	2a02      	cmp	r2, #2
 8000ee4:	d0a6      	beq.n	8000e34 <HAL_GPIO_Init+0x8>
 8000ee6:	2a12      	cmp	r2, #18
 8000ee8:	d0a4      	beq.n	8000e34 <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 8000eea:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eec:	ea4f 0e44 	mov.w	lr, r4, lsl #1
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	fa02 f20e 	lsl.w	r2, r2, lr
 8000ef6:	43d2      	mvns	r2, r2
 8000ef8:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000efa:	684f      	ldr	r7, [r1, #4]
 8000efc:	f007 0703 	and.w	r7, r7, #3
 8000f00:	fa07 f70e 	lsl.w	r7, r7, lr
 8000f04:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8000f06:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f08:	684e      	ldr	r6, [r1, #4]
 8000f0a:	1e77      	subs	r7, r6, #1
 8000f0c:	2f01      	cmp	r7, #1
 8000f0e:	d903      	bls.n	8000f18 <HAL_GPIO_Init+0xec>
 8000f10:	2e11      	cmp	r6, #17
 8000f12:	d001      	beq.n	8000f18 <HAL_GPIO_Init+0xec>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f14:	2e12      	cmp	r6, #18
 8000f16:	d10f      	bne.n	8000f38 <HAL_GPIO_Init+0x10c>
        temp = GPIOx->OSPEEDR; 
 8000f18:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f1a:	4016      	ands	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f1c:	68cf      	ldr	r7, [r1, #12]
 8000f1e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000f22:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000f24:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000f26:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f28:	ea26 0303 	bic.w	r3, r6, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000f2c:	684e      	ldr	r6, [r1, #4]
 8000f2e:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8000f32:	40a6      	lsls	r6, r4
 8000f34:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8000f36:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 8000f38:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f3a:	401a      	ands	r2, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f3c:	688b      	ldr	r3, [r1, #8]
 8000f3e:	fa03 f30e 	lsl.w	r3, r3, lr
 8000f42:	431a      	orrs	r2, r3
      GPIOx->PUPDR = temp;
 8000f44:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f46:	684b      	ldr	r3, [r1, #4]
 8000f48:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000f4c:	d0bd      	beq.n	8000eca <HAL_GPIO_Init+0x9e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	9301      	str	r3, [sp, #4]
 8000f52:	4b26      	ldr	r3, [pc, #152]	; (8000fec <HAL_GPIO_Init+0x1c0>)
 8000f54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000f5a:	645a      	str	r2, [r3, #68]	; 0x44
 8000f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f62:	9301      	str	r3, [sp, #4]
 8000f64:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000f66:	08a3      	lsrs	r3, r4, #2
 8000f68:	1c9e      	adds	r6, r3, #2
 8000f6a:	4a1e      	ldr	r2, [pc, #120]	; (8000fe4 <HAL_GPIO_Init+0x1b8>)
 8000f6c:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f70:	f004 0603 	and.w	r6, r4, #3
 8000f74:	ea4f 0e86 	mov.w	lr, r6, lsl #2
 8000f78:	260f      	movs	r6, #15
 8000f7a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000f7e:	ea22 0206 	bic.w	r2, r2, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f82:	4f1b      	ldr	r7, [pc, #108]	; (8000ff0 <HAL_GPIO_Init+0x1c4>)
 8000f84:	42b8      	cmp	r0, r7
 8000f86:	f43f af6b 	beq.w	8000e60 <HAL_GPIO_Init+0x34>
 8000f8a:	4e1a      	ldr	r6, [pc, #104]	; (8000ff4 <HAL_GPIO_Init+0x1c8>)
 8000f8c:	42b0      	cmp	r0, r6
 8000f8e:	d01a      	beq.n	8000fc6 <HAL_GPIO_Init+0x19a>
 8000f90:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f94:	42b0      	cmp	r0, r6
 8000f96:	d018      	beq.n	8000fca <HAL_GPIO_Init+0x19e>
 8000f98:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f9c:	42b0      	cmp	r0, r6
 8000f9e:	d016      	beq.n	8000fce <HAL_GPIO_Init+0x1a2>
 8000fa0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fa4:	42b0      	cmp	r0, r6
 8000fa6:	d014      	beq.n	8000fd2 <HAL_GPIO_Init+0x1a6>
 8000fa8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fac:	42b0      	cmp	r0, r6
 8000fae:	d012      	beq.n	8000fd6 <HAL_GPIO_Init+0x1aa>
 8000fb0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fb4:	42b0      	cmp	r0, r6
 8000fb6:	d010      	beq.n	8000fda <HAL_GPIO_Init+0x1ae>
 8000fb8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fbc:	42b0      	cmp	r0, r6
 8000fbe:	f43f af4d 	beq.w	8000e5c <HAL_GPIO_Init+0x30>
 8000fc2:	2608      	movs	r6, #8
 8000fc4:	e74d      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fc6:	2601      	movs	r6, #1
 8000fc8:	e74b      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fca:	2602      	movs	r6, #2
 8000fcc:	e749      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fce:	2603      	movs	r6, #3
 8000fd0:	e747      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fd2:	2604      	movs	r6, #4
 8000fd4:	e745      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fd6:	2605      	movs	r6, #5
 8000fd8:	e743      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fda:	2606      	movs	r6, #6
 8000fdc:	e741      	b.n	8000e62 <HAL_GPIO_Init+0x36>
      }
    }
  }
}
 8000fde:	b003      	add	sp, #12
 8000fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40013800 	.word	0x40013800
 8000fe8:	40013c00 	.word	0x40013c00
 8000fec:	40023800 	.word	0x40023800
 8000ff0:	40020000 	.word	0x40020000
 8000ff4:	40020400 	.word	0x40020400

08000ff8 <HAL_GPIO_DeInit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	2b0f      	cmp	r3, #15
 8000ffc:	f200 8087 	bhi.w	800110e <HAL_GPIO_DeInit+0x116>
{
 8001000:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001002:	e029      	b.n	8001058 <HAL_GPIO_DeInit+0x60>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001004:	2707      	movs	r7, #7
 8001006:	e000      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 8001008:	2700      	movs	r7, #0
 800100a:	fa07 f505 	lsl.w	r5, r7, r5
 800100e:	42ae      	cmp	r6, r5
 8001010:	d064      	beq.n	80010dc <HAL_GPIO_DeInit+0xe4>
        EXTI->FTSR &= ~((uint32_t)iocurrent);
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001012:	6805      	ldr	r5, [r0, #0]
 8001014:	005e      	lsls	r6, r3, #1
 8001016:	2403      	movs	r4, #3
 8001018:	40b4      	lsls	r4, r6
 800101a:	43e4      	mvns	r4, r4
 800101c:	4025      	ands	r5, r4
 800101e:	6005      	str	r5, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001020:	08dd      	lsrs	r5, r3, #3
 8001022:	3508      	adds	r5, #8
 8001024:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8001028:	f003 0707 	and.w	r7, r3, #7
 800102c:	ea4f 0e87 	mov.w	lr, r7, lsl #2
 8001030:	270f      	movs	r7, #15
 8001032:	fa07 f70e 	lsl.w	r7, r7, lr
 8001036:	ea26 0607 	bic.w	r6, r6, r7
 800103a:	f840 6025 	str.w	r6, [r0, r5, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800103e:	6885      	ldr	r5, [r0, #8]
 8001040:	4025      	ands	r5, r4
 8001042:	6085      	str	r5, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001044:	6845      	ldr	r5, [r0, #4]
 8001046:	ea25 0202 	bic.w	r2, r5, r2
 800104a:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800104c:	68c2      	ldr	r2, [r0, #12]
 800104e:	4014      	ands	r4, r2
 8001050:	60c4      	str	r4, [r0, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001052:	3301      	adds	r3, #1
 8001054:	2b0f      	cmp	r3, #15
 8001056:	d859      	bhi.n	800110c <HAL_GPIO_DeInit+0x114>
    ioposition = 0x01U << position;
 8001058:	2201      	movs	r2, #1
 800105a:	409a      	lsls	r2, r3
    iocurrent = (GPIO_Pin) & ioposition;
 800105c:	ea02 0401 	and.w	r4, r2, r1
    if(iocurrent == ioposition)
 8001060:	42a2      	cmp	r2, r4
 8001062:	d1f6      	bne.n	8001052 <HAL_GPIO_DeInit+0x5a>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001064:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 8001068:	f10e 0602 	add.w	r6, lr, #2
 800106c:	4d28      	ldr	r5, [pc, #160]	; (8001110 <HAL_GPIO_DeInit+0x118>)
 800106e:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001072:	f003 0503 	and.w	r5, r3, #3
 8001076:	00ad      	lsls	r5, r5, #2
 8001078:	270f      	movs	r7, #15
 800107a:	fa07 fc05 	lsl.w	ip, r7, r5
 800107e:	ea06 060c 	and.w	r6, r6, ip
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001082:	4f24      	ldr	r7, [pc, #144]	; (8001114 <HAL_GPIO_DeInit+0x11c>)
 8001084:	42b8      	cmp	r0, r7
 8001086:	d0bf      	beq.n	8001008 <HAL_GPIO_DeInit+0x10>
 8001088:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800108c:	42b8      	cmp	r0, r7
 800108e:	d019      	beq.n	80010c4 <HAL_GPIO_DeInit+0xcc>
 8001090:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001094:	42b8      	cmp	r0, r7
 8001096:	d017      	beq.n	80010c8 <HAL_GPIO_DeInit+0xd0>
 8001098:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800109c:	42b8      	cmp	r0, r7
 800109e:	d015      	beq.n	80010cc <HAL_GPIO_DeInit+0xd4>
 80010a0:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80010a4:	42b8      	cmp	r0, r7
 80010a6:	d013      	beq.n	80010d0 <HAL_GPIO_DeInit+0xd8>
 80010a8:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80010ac:	42b8      	cmp	r0, r7
 80010ae:	d011      	beq.n	80010d4 <HAL_GPIO_DeInit+0xdc>
 80010b0:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80010b4:	42b8      	cmp	r0, r7
 80010b6:	d00f      	beq.n	80010d8 <HAL_GPIO_DeInit+0xe0>
 80010b8:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80010bc:	42b8      	cmp	r0, r7
 80010be:	d0a1      	beq.n	8001004 <HAL_GPIO_DeInit+0xc>
 80010c0:	2708      	movs	r7, #8
 80010c2:	e7a2      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010c4:	2701      	movs	r7, #1
 80010c6:	e7a0      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010c8:	2702      	movs	r7, #2
 80010ca:	e79e      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010cc:	2703      	movs	r7, #3
 80010ce:	e79c      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010d0:	2704      	movs	r7, #4
 80010d2:	e79a      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010d4:	2705      	movs	r7, #5
 80010d6:	e798      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010d8:	2706      	movs	r7, #6
 80010da:	e796      	b.n	800100a <HAL_GPIO_DeInit+0x12>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80010dc:	4e0c      	ldr	r6, [pc, #48]	; (8001110 <HAL_GPIO_DeInit+0x118>)
 80010de:	f10e 0502 	add.w	r5, lr, #2
 80010e2:	f856 7025 	ldr.w	r7, [r6, r5, lsl #2]
 80010e6:	ea27 070c 	bic.w	r7, r7, ip
 80010ea:	f846 7025 	str.w	r7, [r6, r5, lsl #2]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80010ee:	4d0a      	ldr	r5, [pc, #40]	; (8001118 <HAL_GPIO_DeInit+0x120>)
 80010f0:	682e      	ldr	r6, [r5, #0]
 80010f2:	43e4      	mvns	r4, r4
 80010f4:	4026      	ands	r6, r4
 80010f6:	602e      	str	r6, [r5, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80010f8:	686e      	ldr	r6, [r5, #4]
 80010fa:	4026      	ands	r6, r4
 80010fc:	606e      	str	r6, [r5, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80010fe:	68ae      	ldr	r6, [r5, #8]
 8001100:	4026      	ands	r6, r4
 8001102:	60ae      	str	r6, [r5, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001104:	68ee      	ldr	r6, [r5, #12]
 8001106:	4034      	ands	r4, r6
 8001108:	60ec      	str	r4, [r5, #12]
 800110a:	e782      	b.n	8001012 <HAL_GPIO_DeInit+0x1a>
    }
  }
}
 800110c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800110e:	4770      	bx	lr
 8001110:	40013800 	.word	0x40013800
 8001114:	40020000 	.word	0x40020000
 8001118:	40013c00 	.word	0x40013c00

0800111c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800111c:	6903      	ldr	r3, [r0, #16]
 800111e:	4219      	tst	r1, r3
 8001120:	d101      	bne.n	8001126 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001122:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001124:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 8001126:	2001      	movs	r0, #1
 8001128:	4770      	bx	lr

0800112a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800112a:	b912      	cbnz	r2, 8001132 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800112c:	0409      	lsls	r1, r1, #16
 800112e:	6181      	str	r1, [r0, #24]
 8001130:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8001132:	6181      	str	r1, [r0, #24]
 8001134:	4770      	bx	lr

08001136 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001136:	6943      	ldr	r3, [r0, #20]
 8001138:	ea31 0303 	bics.w	r3, r1, r3
 800113c:	d001      	beq.n	8001142 <HAL_GPIO_TogglePin+0xc>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 800113e:	6181      	str	r1, [r0, #24]
 8001140:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001142:	0409      	lsls	r1, r1, #16
 8001144:	6181      	str	r1, [r0, #24]
 8001146:	4770      	bx	lr

08001148 <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001148:	b082      	sub	sp, #8
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 800114a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800114e:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 8001150:	9b01      	ldr	r3, [sp, #4]
 8001152:	430b      	orrs	r3, r1
 8001154:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8001156:	9b01      	ldr	r3, [sp, #4]
 8001158:	61c3      	str	r3, [r0, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 800115a:	61c1      	str	r1, [r0, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800115c:	9b01      	ldr	r3, [sp, #4]
 800115e:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8001160:	69c3      	ldr	r3, [r0, #28]
 8001162:	9301      	str	r3, [sp, #4]

 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 8001164:	69c3      	ldr	r3, [r0, #28]
 8001166:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800116a:	d102      	bne.n	8001172 <HAL_GPIO_LockPin+0x2a>
  {
    return HAL_OK;
  }
  else
  {
    return HAL_ERROR;
 800116c:	2001      	movs	r0, #1
  }
}
 800116e:	b002      	add	sp, #8
 8001170:	4770      	bx	lr
    return HAL_OK;
 8001172:	2000      	movs	r0, #0
 8001174:	e7fb      	b.n	800116e <HAL_GPIO_LockPin+0x26>

08001176 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001176:	4770      	bx	lr

08001178 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001178:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800117a:	4b05      	ldr	r3, [pc, #20]	; (8001190 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	4203      	tst	r3, r0
 8001180:	d100      	bne.n	8001184 <HAL_GPIO_EXTI_IRQHandler+0xc>
 8001182:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001184:	4b02      	ldr	r3, [pc, #8]	; (8001190 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8001186:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001188:	f7ff fff5 	bl	8001176 <HAL_GPIO_EXTI_Callback>
}
 800118c:	e7f9      	b.n	8001182 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800118e:	bf00      	nop
 8001190:	40013c00 	.word	0x40013c00

08001194 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001196:	6806      	ldr	r6, [r0, #0]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8001198:	6a34      	ldr	r4, [r6, #32]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800119a:	f004 070f 	and.w	r7, r4, #15
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800119e:	f3c4 4343 	ubfx	r3, r4, #17, #4
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80011a2:	f3c4 140a 	ubfx	r4, r4, #4, #11

  switch (pktsts)
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d12e      	bne.n	8001208 <HCD_RXQLVL_IRQHandler+0x74>
  {
    case GRXSTS_PKTSTS_IN:
      /* Read the data into the host buffer. */
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80011aa:	b36c      	cbz	r4, 8001208 <HCD_RXQLVL_IRQHandler+0x74>
 80011ac:	eb07 0287 	add.w	r2, r7, r7, lsl #2
 80011b0:	00d3      	lsls	r3, r2, #3
 80011b2:	4403      	add	r3, r0
 80011b4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80011b6:	b339      	cbz	r1, 8001208 <HCD_RXQLVL_IRQHandler+0x74>
 80011b8:	4605      	mov	r5, r0
      {
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80011ba:	4622      	mov	r2, r4
 80011bc:	4630      	mov	r0, r6
 80011be:	f008 fe19 	bl	8009df4 <USB_ReadPacket>

        /*manage multiple Xfer */
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80011c2:	00ba      	lsls	r2, r7, #2
 80011c4:	443a      	add	r2, r7
 80011c6:	00d3      	lsls	r3, r2, #3
 80011c8:	442b      	add	r3, r5
 80011ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80011cc:	4422      	add	r2, r4
 80011ce:	645a      	str	r2, [r3, #68]	; 0x44
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 80011d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011d2:	4422      	add	r2, r4
 80011d4:	64da      	str	r2, [r3, #76]	; 0x4c

        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80011d6:	eb06 1347 	add.w	r3, r6, r7, lsl #5
 80011da:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
 80011de:	4a0b      	ldr	r2, [pc, #44]	; (800120c <HCD_RXQLVL_IRQHandler+0x78>)
 80011e0:	400a      	ands	r2, r1
 80011e2:	b18a      	cbz	r2, 8001208 <HCD_RXQLVL_IRQHandler+0x74>
        {
          /* re-activate the channel when more packets are expected */
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80011e4:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80011e8:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80011ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80011f0:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80011f4:	00bb      	lsls	r3, r7, #2
 80011f6:	19d9      	adds	r1, r3, r7
 80011f8:	00ca      	lsls	r2, r1, #3
 80011fa:	442a      	add	r2, r5
 80011fc:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
 8001200:	f083 0301 	eor.w	r3, r3, #1
 8001204:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
 8001208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800120a:	bf00      	nop
 800120c:	1ff80000 	.word	0x1ff80000

08001210 <HAL_HCD_HC_Init>:
{
 8001210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001212:	b085      	sub	sp, #20
 8001214:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28
 8001218:	f89d 602c 	ldrb.w	r6, [sp, #44]	; 0x2c
 800121c:	f8bd 7030 	ldrh.w	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hhcd);
 8001220:	f890 42b8 	ldrb.w	r4, [r0, #696]	; 0x2b8
 8001224:	2c01      	cmp	r4, #1
 8001226:	d041      	beq.n	80012ac <HAL_HCD_HC_Init+0x9c>
 8001228:	2401      	movs	r4, #1
 800122a:	f880 42b8 	strb.w	r4, [r0, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800122e:	ea4f 0e81 	mov.w	lr, r1, lsl #2
 8001232:	448e      	add	lr, r1
 8001234:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8001238:	4404      	add	r4, r0
 800123a:	f04f 0e00 	mov.w	lr, #0
 800123e:	f884 e03d 	strb.w	lr, [r4, #61]	; 0x3d
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001242:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  hhcd->hc[ch_num].max_packet = mps;
 8001246:	f8a4 7040 	strh.w	r7, [r4, #64]	; 0x40
  hhcd->hc[ch_num].ch_num = ch_num;
 800124a:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  hhcd->hc[ch_num].ep_type = ep_type;
 800124e:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001252:	f002 0e7f 	and.w	lr, r2, #127	; 0x7f
 8001256:	f884 e03a 	strb.w	lr, [r4, #58]	; 0x3a
  if ((epnum & 0x80U) == 0x80U)
 800125a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800125e:	d11b      	bne.n	8001298 <HAL_HCD_HC_Init+0x88>
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001260:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 8001264:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8001268:	4404      	add	r4, r0
 800126a:	f04f 0e00 	mov.w	lr, #0
 800126e:	f884 e03b 	strb.w	lr, [r4, #59]	; 0x3b
 8001272:	4604      	mov	r4, r0
  hhcd->hc[ch_num].speed = speed;
 8001274:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 8001278:	ea4f 00ce 	mov.w	r0, lr, lsl #3
 800127c:	4420      	add	r0, r4
 800127e:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  status =  USB_HC_Init(hhcd->Instance,
 8001282:	9702      	str	r7, [sp, #8]
 8001284:	9601      	str	r6, [sp, #4]
 8001286:	9500      	str	r5, [sp, #0]
 8001288:	6820      	ldr	r0, [r4, #0]
 800128a:	f008 ffdf 	bl	800a24c <USB_HC_Init>
  __HAL_UNLOCK(hhcd);
 800128e:	2300      	movs	r3, #0
 8001290:	f884 32b8 	strb.w	r3, [r4, #696]	; 0x2b8
}
 8001294:	b005      	add	sp, #20
 8001296:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001298:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 800129c:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 80012a0:	4404      	add	r4, r0
 80012a2:	f04f 0e01 	mov.w	lr, #1
 80012a6:	f884 e03b 	strb.w	lr, [r4, #59]	; 0x3b
 80012aa:	e7e2      	b.n	8001272 <HAL_HCD_HC_Init+0x62>
  __HAL_LOCK(hhcd);
 80012ac:	2002      	movs	r0, #2
 80012ae:	e7f1      	b.n	8001294 <HAL_HCD_HC_Init+0x84>

080012b0 <HAL_HCD_HC_Halt>:
  __HAL_LOCK(hhcd);
 80012b0:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d101      	bne.n	80012bc <HAL_HCD_HC_Halt+0xc>
 80012b8:	2002      	movs	r0, #2
 80012ba:	4770      	bx	lr
{
 80012bc:	b510      	push	{r4, lr}
 80012be:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 80012c0:	2301      	movs	r3, #1
 80012c2:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80012c6:	6800      	ldr	r0, [r0, #0]
 80012c8:	f009 f847 	bl	800a35a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80012cc:	2000      	movs	r0, #0
 80012ce:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
  return status;
 80012d2:	bd10      	pop	{r4, pc}
{
 80012d4:	4770      	bx	lr

080012d6 <HAL_HCD_Init>:
  if (hhcd == NULL)
 80012d6:	2800      	cmp	r0, #0
 80012d8:	d045      	beq.n	8001366 <HAL_HCD_Init+0x90>
{
 80012da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012dc:	b08b      	sub	sp, #44	; 0x2c
 80012de:	4606      	mov	r6, r0
  USBx = hhcd->Instance;
 80012e0:	6804      	ldr	r4, [r0, #0]
  if (hhcd->State == HAL_HCD_STATE_RESET)
 80012e2:	f890 32b9 	ldrb.w	r3, [r0, #697]	; 0x2b9
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d038      	beq.n	800135c <HAL_HCD_Init+0x86>
  hhcd->State = HAL_HCD_STATE_BUSY;
 80012ea:	2303      	movs	r3, #3
 80012ec:	f886 32b9 	strb.w	r3, [r6, #697]	; 0x2b9
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80012f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80012f2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80012f6:	d101      	bne.n	80012fc <HAL_HCD_Init+0x26>
    hhcd->Init.dma_enable = 0U;
 80012f8:	2300      	movs	r3, #0
 80012fa:	6133      	str	r3, [r6, #16]
  __HAL_HCD_DISABLE(hhcd);
 80012fc:	6830      	ldr	r0, [r6, #0]
 80012fe:	f008 f991 	bl	8009624 <USB_DisableGlobalInt>
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001302:	4634      	mov	r4, r6
 8001304:	f854 eb10 	ldr.w	lr, [r4], #16
 8001308:	466d      	mov	r5, sp
 800130a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800130c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800130e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001310:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001312:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001316:	e885 0003 	stmia.w	r5, {r0, r1}
 800131a:	1d37      	adds	r7, r6, #4
 800131c:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001320:	4670      	mov	r0, lr
 8001322:	f008 f8bd 	bl	80094a0 <USB_CoreInit>
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001326:	2101      	movs	r1, #1
 8001328:	6830      	ldr	r0, [r6, #0]
 800132a:	f008 f981 	bl	8009630 <USB_SetCurrentMode>
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800132e:	4634      	mov	r4, r6
 8001330:	f854 eb10 	ldr.w	lr, [r4], #16
 8001334:	466d      	mov	r5, sp
 8001336:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001338:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800133a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800133c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800133e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001342:	e885 0003 	stmia.w	r5, {r0, r1}
 8001346:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800134a:	4670      	mov	r0, lr
 800134c:	f008 feef 	bl	800a12e <USB_HostInit>
  hhcd->State = HAL_HCD_STATE_READY;
 8001350:	2301      	movs	r3, #1
 8001352:	f886 32b9 	strb.w	r3, [r6, #697]	; 0x2b9
  return HAL_OK;
 8001356:	2000      	movs	r0, #0
}
 8001358:	b00b      	add	sp, #44	; 0x2c
 800135a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hhcd->Lock = HAL_UNLOCKED;
 800135c:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
    HAL_HCD_MspInit(hhcd);
 8001360:	f00a ffec 	bl	800c33c <HAL_HCD_MspInit>
 8001364:	e7c1      	b.n	80012ea <HAL_HCD_Init+0x14>
    return HAL_ERROR;
 8001366:	2001      	movs	r0, #1
 8001368:	4770      	bx	lr
{
 800136a:	4770      	bx	lr

0800136c <HAL_HCD_DeInit>:
  if (hhcd == NULL)
 800136c:	b168      	cbz	r0, 800138a <HAL_HCD_DeInit+0x1e>
{
 800136e:	b510      	push	{r4, lr}
 8001370:	4604      	mov	r4, r0
  hhcd->State = HAL_HCD_STATE_BUSY;
 8001372:	2303      	movs	r3, #3
 8001374:	f880 32b9 	strb.w	r3, [r0, #697]	; 0x2b9
  HAL_HCD_MspDeInit(hhcd);
 8001378:	f00b f82c 	bl	800c3d4 <HAL_HCD_MspDeInit>
  __HAL_HCD_DISABLE(hhcd);
 800137c:	6820      	ldr	r0, [r4, #0]
 800137e:	f008 f951 	bl	8009624 <USB_DisableGlobalInt>
  hhcd->State = HAL_HCD_STATE_RESET;
 8001382:	2000      	movs	r0, #0
 8001384:	f884 02b9 	strb.w	r0, [r4, #697]	; 0x2b9
  return HAL_OK;
 8001388:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800138a:	2001      	movs	r0, #1
 800138c:	4770      	bx	lr

0800138e <HAL_HCD_HC_SubmitRequest>:
{
 800138e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001390:	f89d 7018 	ldrb.w	r7, [sp, #24]
 8001394:	f8bd 6020 	ldrh.w	r6, [sp, #32]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001398:	008d      	lsls	r5, r1, #2
 800139a:	440d      	add	r5, r1
 800139c:	00ec      	lsls	r4, r5, #3
 800139e:	4404      	add	r4, r0
 80013a0:	f884 203b 	strb.w	r2, [r4, #59]	; 0x3b
  hhcd->hc[ch_num].ep_type  = ep_type;
 80013a4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  if (token == 0U)
 80013a8:	b96f      	cbnz	r7, 80013c6 <HAL_HCD_HC_SubmitRequest+0x38>
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80013aa:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 80013ae:	00ec      	lsls	r4, r5, #3
 80013b0:	4404      	add	r4, r0
 80013b2:	2503      	movs	r5, #3
 80013b4:	f884 5042 	strb.w	r5, [r4, #66]	; 0x42
  switch (ep_type)
 80013b8:	2b03      	cmp	r3, #3
 80013ba:	f200 8096 	bhi.w	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
 80013be:	e8df f003 	tbb	[pc, r3]
 80013c2:	8d0a      	.short	0x8d0a
 80013c4:	5e2f      	.short	0x5e2f
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80013c6:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 80013ca:	00ec      	lsls	r4, r5, #3
 80013cc:	4404      	add	r4, r0
 80013ce:	2502      	movs	r5, #2
 80013d0:	f884 5042 	strb.w	r5, [r4, #66]	; 0x42
 80013d4:	e7f0      	b.n	80013b8 <HAL_HCD_HC_SubmitRequest+0x2a>
      if ((token == 1U) && (direction == 0U)) /*send data */
 80013d6:	2f01      	cmp	r7, #1
 80013d8:	f040 8087 	bne.w	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
 80013dc:	2a00      	cmp	r2, #0
 80013de:	f040 8084 	bne.w	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
        if (length == 0U)
 80013e2:	b936      	cbnz	r6, 80013f2 <HAL_HCD_HC_SubmitRequest+0x64>
          hhcd->hc[ch_num].toggle_out = 1U;
 80013e4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80013e8:	00d3      	lsls	r3, r2, #3
 80013ea:	4403      	add	r3, r0
 80013ec:	2201      	movs	r2, #1
 80013ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80013f2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80013f6:	00d3      	lsls	r3, r2, #3
 80013f8:	4403      	add	r3, r0
 80013fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80013fe:	b93b      	cbnz	r3, 8001410 <HAL_HCD_HC_SubmitRequest+0x82>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001400:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001404:	00d3      	lsls	r3, r2, #3
 8001406:	4403      	add	r3, r0
 8001408:	2200      	movs	r2, #0
 800140a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800140e:	e06c      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001410:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001414:	00d3      	lsls	r3, r2, #3
 8001416:	4403      	add	r3, r0
 8001418:	2202      	movs	r2, #2
 800141a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800141e:	e064      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
      if (direction == 0U)
 8001420:	b9b2      	cbnz	r2, 8001450 <HAL_HCD_HC_SubmitRequest+0xc2>
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001422:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001426:	00d3      	lsls	r3, r2, #3
 8001428:	4403      	add	r3, r0
 800142a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800142e:	b93b      	cbnz	r3, 8001440 <HAL_HCD_HC_SubmitRequest+0xb2>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001430:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001434:	00d3      	lsls	r3, r2, #3
 8001436:	4403      	add	r3, r0
 8001438:	2200      	movs	r2, #0
 800143a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800143e:	e054      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001440:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001444:	00d3      	lsls	r3, r2, #3
 8001446:	4403      	add	r3, r0
 8001448:	2202      	movs	r2, #2
 800144a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800144e:	e04c      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001450:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001454:	00d3      	lsls	r3, r2, #3
 8001456:	4403      	add	r3, r0
 8001458:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800145c:	b93b      	cbnz	r3, 800146e <HAL_HCD_HC_SubmitRequest+0xe0>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800145e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001462:	00d3      	lsls	r3, r2, #3
 8001464:	4403      	add	r3, r0
 8001466:	2200      	movs	r2, #0
 8001468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800146c:	e03d      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800146e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001472:	00d3      	lsls	r3, r2, #3
 8001474:	4403      	add	r3, r0
 8001476:	2202      	movs	r2, #2
 8001478:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800147c:	e035      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
      if (direction == 0U)
 800147e:	b9b2      	cbnz	r2, 80014ae <HAL_HCD_HC_SubmitRequest+0x120>
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001480:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001484:	00d3      	lsls	r3, r2, #3
 8001486:	4403      	add	r3, r0
 8001488:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800148c:	b93b      	cbnz	r3, 800149e <HAL_HCD_HC_SubmitRequest+0x110>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800148e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001492:	00d3      	lsls	r3, r2, #3
 8001494:	4403      	add	r3, r0
 8001496:	2200      	movs	r2, #0
 8001498:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800149c:	e025      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800149e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80014a2:	00d3      	lsls	r3, r2, #3
 80014a4:	4403      	add	r3, r0
 80014a6:	2202      	movs	r2, #2
 80014a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80014ac:	e01d      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80014ae:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80014b2:	00d3      	lsls	r3, r2, #3
 80014b4:	4403      	add	r3, r0
 80014b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80014ba:	b93b      	cbnz	r3, 80014cc <HAL_HCD_HC_SubmitRequest+0x13e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80014bc:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80014c0:	00d3      	lsls	r3, r2, #3
 80014c2:	4403      	add	r3, r0
 80014c4:	2200      	movs	r2, #0
 80014c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80014ca:	e00e      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80014cc:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80014d0:	00d3      	lsls	r3, r2, #3
 80014d2:	4403      	add	r3, r0
 80014d4:	2202      	movs	r2, #2
 80014d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80014da:	e006      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80014dc:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80014e0:	00d3      	lsls	r3, r2, #3
 80014e2:	4403      	add	r3, r0
 80014e4:	2200      	movs	r2, #0
 80014e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hhcd->hc[ch_num].xfer_buff = pbuff;
 80014ea:	008a      	lsls	r2, r1, #2
 80014ec:	1854      	adds	r4, r2, r1
 80014ee:	00e3      	lsls	r3, r4, #3
 80014f0:	4403      	add	r3, r0
 80014f2:	9c07      	ldr	r4, [sp, #28]
 80014f4:	645c      	str	r4, [r3, #68]	; 0x44
  hhcd->hc[ch_num].xfer_len  = length;
 80014f6:	649e      	str	r6, [r3, #72]	; 0x48
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80014f8:	2400      	movs	r4, #0
 80014fa:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
  hhcd->hc[ch_num].xfer_count = 0U;
 80014fe:	64dc      	str	r4, [r3, #76]	; 0x4c
  hhcd->hc[ch_num].ch_num = ch_num;
 8001500:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
  hhcd->hc[ch_num].state = HC_IDLE;
 8001504:	f883 405d 	strb.w	r4, [r3, #93]	; 0x5d
  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001508:	4411      	add	r1, r2
 800150a:	00cb      	lsls	r3, r1, #3
 800150c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8001510:	7c02      	ldrb	r2, [r0, #16]
 8001512:	4401      	add	r1, r0
 8001514:	6800      	ldr	r0, [r0, #0]
 8001516:	f008 ff99 	bl	800a44c <USB_HC_StartXfer>
}
 800151a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
 800151c:	4770      	bx	lr
{
 800151e:	4770      	bx	lr
{
 8001520:	4770      	bx	lr
{
 8001522:	4770      	bx	lr
{
 8001524:	4770      	bx	lr

08001526 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001526:	b530      	push	{r4, r5, lr}
 8001528:	b083      	sub	sp, #12
 800152a:	4605      	mov	r5, r0
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800152c:	6804      	ldr	r4, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800152e:	f8d4 3440 	ldr.w	r3, [r4, #1088]	; 0x440
 8001532:	9301      	str	r3, [sp, #4]
  hprt0_dup = USBx_HPRT0;
 8001534:	f8d4 3440 	ldr.w	r3, [r4, #1088]	; 0x440
 8001538:	9300      	str	r3, [sp, #0]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800153a:	9b00      	ldr	r3, [sp, #0]
 800153c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8001540:	9300      	str	r3, [sp, #0]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8001542:	9b01      	ldr	r3, [sp, #4]
 8001544:	f013 0f02 	tst.w	r3, #2
 8001548:	d007      	beq.n	800155a <HCD_Port_IRQHandler+0x34>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800154a:	9b01      	ldr	r3, [sp, #4]
 800154c:	f013 0f01 	tst.w	r3, #1
 8001550:	d128      	bne.n	80015a4 <HCD_Port_IRQHandler+0x7e>
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8001552:	9b00      	ldr	r3, [sp, #0]
 8001554:	f043 0302 	orr.w	r3, r3, #2
 8001558:	9300      	str	r3, [sp, #0]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800155a:	9b01      	ldr	r3, [sp, #4]
 800155c:	f013 0f08 	tst.w	r3, #8
 8001560:	d013      	beq.n	800158a <HCD_Port_IRQHandler+0x64>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8001562:	9b00      	ldr	r3, [sp, #0]
 8001564:	f043 0308 	orr.w	r3, r3, #8
 8001568:	9300      	str	r3, [sp, #0]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800156a:	9b01      	ldr	r3, [sp, #4]
 800156c:	f013 0f04 	tst.w	r3, #4
 8001570:	d034      	beq.n	80015dc <HCD_Port_IRQHandler+0xb6>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8001572:	69ab      	ldr	r3, [r5, #24]
 8001574:	2b02      	cmp	r3, #2
 8001576:	d01c      	beq.n	80015b2 <HCD_Port_IRQHandler+0x8c>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8001578:	68eb      	ldr	r3, [r5, #12]
 800157a:	2b01      	cmp	r3, #1
 800157c:	d029      	beq.n	80015d2 <HCD_Port_IRQHandler+0xac>
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800157e:	4628      	mov	r0, r5
 8001580:	f00a ff53 	bl	800c42a <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8001584:	4628      	mov	r0, r5
 8001586:	f00a ff43 	bl	800c410 <HAL_HCD_Connect_Callback>
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800158a:	9b01      	ldr	r3, [sp, #4]
 800158c:	f013 0f20 	tst.w	r3, #32
 8001590:	d003      	beq.n	800159a <HCD_Port_IRQHandler+0x74>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8001592:	9b00      	ldr	r3, [sp, #0]
 8001594:	f043 0320 	orr.w	r3, r3, #32
 8001598:	9300      	str	r3, [sp, #0]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800159a:	9b00      	ldr	r3, [sp, #0]
 800159c:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
}
 80015a0:	b003      	add	sp, #12
 80015a2:	bd30      	pop	{r4, r5, pc}
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80015a4:	69a3      	ldr	r3, [r4, #24]
 80015a6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80015aa:	61a3      	str	r3, [r4, #24]
      HAL_HCD_Connect_Callback(hhcd);
 80015ac:	f00a ff30 	bl	800c410 <HAL_HCD_Connect_Callback>
 80015b0:	e7cf      	b.n	8001552 <HCD_Port_IRQHandler+0x2c>
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80015b2:	9b01      	ldr	r3, [sp, #4]
 80015b4:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80015b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80015bc:	d004      	beq.n	80015c8 <HCD_Port_IRQHandler+0xa2>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80015be:	2101      	movs	r1, #1
 80015c0:	6828      	ldr	r0, [r5, #0]
 80015c2:	f008 fd53 	bl	800a06c <USB_InitFSLSPClkSel>
 80015c6:	e7da      	b.n	800157e <HCD_Port_IRQHandler+0x58>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80015c8:	2102      	movs	r1, #2
 80015ca:	6828      	ldr	r0, [r5, #0]
 80015cc:	f008 fd4e 	bl	800a06c <USB_InitFSLSPClkSel>
 80015d0:	e7d5      	b.n	800157e <HCD_Port_IRQHandler+0x58>
          USBx_HOST->HFIR = 60000U;
 80015d2:	f64e 2260 	movw	r2, #60000	; 0xea60
 80015d6:	f8c4 2404 	str.w	r2, [r4, #1028]	; 0x404
 80015da:	e7d0      	b.n	800157e <HCD_Port_IRQHandler+0x58>
      HAL_HCD_PortDisabled_Callback(hhcd);
 80015dc:	4628      	mov	r0, r5
 80015de:	f00a ff2a 	bl	800c436 <HAL_HCD_PortDisabled_Callback>
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80015e2:	f8d4 3440 	ldr.w	r3, [r4, #1088]	; 0x440
 80015e6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80015ea:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80015ee:	682a      	ldr	r2, [r5, #0]
 80015f0:	6993      	ldr	r3, [r2, #24]
 80015f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80015f6:	6193      	str	r3, [r2, #24]
 80015f8:	e7c7      	b.n	800158a <HCD_Port_IRQHandler+0x64>
{
 80015fa:	4770      	bx	lr

080015fc <HCD_HC_IN_IRQHandler>:
{
 80015fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015fe:	4606      	mov	r6, r0
 8001600:	460d      	mov	r5, r1
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001602:	6807      	ldr	r7, [r0, #0]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001604:	eb07 1741 	add.w	r7, r7, r1, lsl #5
 8001608:	f507 64a0 	add.w	r4, r7, #1280	; 0x500
 800160c:	68a3      	ldr	r3, [r4, #8]
 800160e:	f013 0f04 	tst.w	r3, #4
 8001612:	d03e      	beq.n	8001692 <HCD_HC_IN_IRQHandler+0x96>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001614:	2304      	movs	r3, #4
 8001616:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001618:	68e3      	ldr	r3, [r4, #12]
 800161a:	f043 0302 	orr.w	r3, r3, #2
 800161e:	60e3      	str	r3, [r4, #12]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001620:	68a3      	ldr	r3, [r4, #8]
 8001622:	f413 7f00 	tst.w	r3, #512	; 0x200
 8001626:	d16a      	bne.n	80016fe <HCD_HC_IN_IRQHandler+0x102>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001628:	68a3      	ldr	r3, [r4, #8]
 800162a:	f013 0f01 	tst.w	r3, #1
 800162e:	f000 8087 	beq.w	8001740 <HCD_HC_IN_IRQHandler+0x144>
    if (hhcd->Init.dma_enable != 0U)
 8001632:	6933      	ldr	r3, [r6, #16]
 8001634:	b14b      	cbz	r3, 800164a <HCD_HC_IN_IRQHandler+0x4e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001636:	00aa      	lsls	r2, r5, #2
 8001638:	442a      	add	r2, r5
 800163a:	00d3      	lsls	r3, r2, #3
 800163c:	4433      	add	r3, r6
 800163e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001640:	6921      	ldr	r1, [r4, #16]
 8001642:	f3c1 0112 	ubfx	r1, r1, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001646:	1a52      	subs	r2, r2, r1
 8001648:	64da      	str	r2, [r3, #76]	; 0x4c
    hhcd->hc[ch_num].state = HC_XFRC;
 800164a:	00aa      	lsls	r2, r5, #2
 800164c:	442a      	add	r2, r5
 800164e:	00d3      	lsls	r3, r2, #3
 8001650:	4433      	add	r3, r6
 8001652:	2201      	movs	r2, #1
 8001654:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001658:	2100      	movs	r1, #0
 800165a:	6599      	str	r1, [r3, #88]	; 0x58
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800165c:	60a2      	str	r2, [r4, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800165e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001662:	2b00      	cmp	r3, #0
 8001664:	d057      	beq.n	8001716 <HCD_HC_IN_IRQHandler+0x11a>
 8001666:	2b02      	cmp	r3, #2
 8001668:	d055      	beq.n	8001716 <HCD_HC_IN_IRQHandler+0x11a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800166a:	2b03      	cmp	r3, #3
 800166c:	d15d      	bne.n	800172a <HCD_HC_IN_IRQHandler+0x12e>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800166e:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
 8001672:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001676:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800167a:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 800167e:	00d3      	lsls	r3, r2, #3
 8001680:	4433      	add	r3, r6
 8001682:	2201      	movs	r2, #1
 8001684:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001688:	4629      	mov	r1, r5
 800168a:	4630      	mov	r0, r6
 800168c:	f00a fecc 	bl	800c428 <HAL_HCD_HC_NotifyURBChange_Callback>
 8001690:	e04b      	b.n	800172a <HCD_HC_IN_IRQHandler+0x12e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001692:	68a3      	ldr	r3, [r4, #8]
 8001694:	f013 0f20 	tst.w	r3, #32
 8001698:	d002      	beq.n	80016a0 <HCD_HC_IN_IRQHandler+0xa4>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800169a:	2320      	movs	r3, #32
 800169c:	60a3      	str	r3, [r4, #8]
 800169e:	e7bf      	b.n	8001620 <HCD_HC_IN_IRQHandler+0x24>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80016a0:	68a3      	ldr	r3, [r4, #8]
 80016a2:	f013 0f08 	tst.w	r3, #8
 80016a6:	d117      	bne.n	80016d8 <HCD_HC_IN_IRQHandler+0xdc>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80016a8:	68a3      	ldr	r3, [r4, #8]
 80016aa:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80016ae:	d0b7      	beq.n	8001620 <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80016b0:	68e3      	ldr	r3, [r4, #12]
 80016b2:	f043 0302 	orr.w	r3, r3, #2
 80016b6:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016b8:	6800      	ldr	r0, [r0, #0]
 80016ba:	f008 fe4e 	bl	800a35a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80016be:	2310      	movs	r3, #16
 80016c0:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80016c2:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 80016c6:	00d3      	lsls	r3, r2, #3
 80016c8:	4433      	add	r3, r6
 80016ca:	2208      	movs	r2, #8
 80016cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80016d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016d4:	60a3      	str	r3, [r4, #8]
 80016d6:	e7a3      	b.n	8001620 <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80016d8:	68e3      	ldr	r3, [r4, #12]
 80016da:	f043 0302 	orr.w	r3, r3, #2
 80016de:	60e3      	str	r3, [r4, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80016e0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80016e4:	00d3      	lsls	r3, r2, #3
 80016e6:	4403      	add	r3, r0
 80016e8:	2205      	movs	r2, #5
 80016ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80016ee:	2310      	movs	r3, #16
 80016f0:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80016f2:	2308      	movs	r3, #8
 80016f4:	60a3      	str	r3, [r4, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016f6:	6800      	ldr	r0, [r0, #0]
 80016f8:	f008 fe2f 	bl	800a35a <USB_HC_Halt>
 80016fc:	e790      	b.n	8001620 <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80016fe:	68e3      	ldr	r3, [r4, #12]
 8001700:	f043 0302 	orr.w	r3, r3, #2
 8001704:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001706:	4629      	mov	r1, r5
 8001708:	6830      	ldr	r0, [r6, #0]
 800170a:	f008 fe26 	bl	800a35a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800170e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001712:	60a3      	str	r3, [r4, #8]
 8001714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001716:	68e3      	ldr	r3, [r4, #12]
 8001718:	f043 0302 	orr.w	r3, r3, #2
 800171c:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800171e:	4629      	mov	r1, r5
 8001720:	6830      	ldr	r0, [r6, #0]
 8001722:	f008 fe1a 	bl	800a35a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001726:	2310      	movs	r3, #16
 8001728:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].toggle_in ^= 1U;
 800172a:	00ab      	lsls	r3, r5, #2
 800172c:	1959      	adds	r1, r3, r5
 800172e:	00ca      	lsls	r2, r1, #3
 8001730:	4432      	add	r2, r6
 8001732:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
 8001736:	f083 0301 	eor.w	r3, r3, #1
 800173a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
 800173e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001740:	68a3      	ldr	r3, [r4, #8]
 8001742:	f013 0f02 	tst.w	r3, #2
 8001746:	d062      	beq.n	800180e <HCD_HC_IN_IRQHandler+0x212>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001748:	68e3      	ldr	r3, [r4, #12]
 800174a:	f023 0302 	bic.w	r3, r3, #2
 800174e:	60e3      	str	r3, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001750:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001754:	00d3      	lsls	r3, r2, #3
 8001756:	4433      	add	r3, r6
 8001758:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800175c:	2b01      	cmp	r3, #1
 800175e:	d017      	beq.n	8001790 <HCD_HC_IN_IRQHandler+0x194>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8001760:	2b05      	cmp	r3, #5
 8001762:	d029      	beq.n	80017b8 <HCD_HC_IN_IRQHandler+0x1bc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001764:	2b06      	cmp	r3, #6
 8001766:	d02f      	beq.n	80017c8 <HCD_HC_IN_IRQHandler+0x1cc>
 8001768:	2b08      	cmp	r3, #8
 800176a:	d02d      	beq.n	80017c8 <HCD_HC_IN_IRQHandler+0x1cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800176c:	2b03      	cmp	r3, #3
 800176e:	d116      	bne.n	800179e <HCD_HC_IN_IRQHandler+0x1a2>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001770:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001774:	00d3      	lsls	r3, r2, #3
 8001776:	4433      	add	r3, r6
 8001778:	2202      	movs	r2, #2
 800177a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800177e:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001782:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001786:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800178a:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
 800178e:	e006      	b.n	800179e <HCD_HC_IN_IRQHandler+0x1a2>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8001790:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001794:	00d3      	lsls	r3, r2, #3
 8001796:	4433      	add	r3, r6
 8001798:	2201      	movs	r2, #1
 800179a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800179e:	2302      	movs	r3, #2
 80017a0:	60a3      	str	r3, [r4, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80017a2:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 80017a6:	00d3      	lsls	r3, r2, #3
 80017a8:	4433      	add	r3, r6
 80017aa:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 80017ae:	4629      	mov	r1, r5
 80017b0:	4630      	mov	r0, r6
 80017b2:	f00a fe39 	bl	800c428 <HAL_HCD_HC_NotifyURBChange_Callback>
 80017b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80017b8:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 80017bc:	00d3      	lsls	r3, r2, #3
 80017be:	4433      	add	r3, r6
 80017c0:	2205      	movs	r2, #5
 80017c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 80017c6:	e7ea      	b.n	800179e <HCD_HC_IN_IRQHandler+0x1a2>
      hhcd->hc[ch_num].ErrCnt++;
 80017c8:	00aa      	lsls	r2, r5, #2
 80017ca:	442a      	add	r2, r5
 80017cc:	00d3      	lsls	r3, r2, #3
 80017ce:	4433      	add	r3, r6
 80017d0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017d2:	3201      	adds	r2, #1
 80017d4:	659a      	str	r2, [r3, #88]	; 0x58
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80017d6:	2a03      	cmp	r2, #3
 80017d8:	d911      	bls.n	80017fe <HCD_HC_IN_IRQHandler+0x202>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80017da:	00aa      	lsls	r2, r5, #2
 80017dc:	442a      	add	r2, r5
 80017de:	00d3      	lsls	r3, r2, #3
 80017e0:	4433      	add	r3, r6
 80017e2:	2200      	movs	r2, #0
 80017e4:	659a      	str	r2, [r3, #88]	; 0x58
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80017e6:	2204      	movs	r2, #4
 80017e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80017ec:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80017f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80017f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80017f8:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
 80017fc:	e7cf      	b.n	800179e <HCD_HC_IN_IRQHandler+0x1a2>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80017fe:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001802:	00d3      	lsls	r3, r2, #3
 8001804:	4433      	add	r3, r6
 8001806:	2202      	movs	r2, #2
 8001808:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800180c:	e7ee      	b.n	80017ec <HCD_HC_IN_IRQHandler+0x1f0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800180e:	68a3      	ldr	r3, [r4, #8]
 8001810:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001814:	d119      	bne.n	800184a <HCD_HC_IN_IRQHandler+0x24e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001816:	68a3      	ldr	r3, [r4, #8]
 8001818:	f013 0f10 	tst.w	r3, #16
 800181c:	d014      	beq.n	8001848 <HCD_HC_IN_IRQHandler+0x24c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800181e:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001822:	00d3      	lsls	r3, r2, #3
 8001824:	4433      	add	r3, r6
 8001826:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800182a:	2b03      	cmp	r3, #3
 800182c:	d025      	beq.n	800187a <HCD_HC_IN_IRQHandler+0x27e>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800182e:	b10b      	cbz	r3, 8001834 <HCD_HC_IN_IRQHandler+0x238>
 8001830:	2b02      	cmp	r3, #2
 8001832:	d107      	bne.n	8001844 <HCD_HC_IN_IRQHandler+0x248>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001834:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001838:	00d3      	lsls	r3, r2, #3
 800183a:	4433      	add	r3, r6
 800183c:	2200      	movs	r2, #0
 800183e:	659a      	str	r2, [r3, #88]	; 0x58
      if (hhcd->Init.dma_enable == 0U)
 8001840:	6933      	ldr	r3, [r6, #16]
 8001842:	b34b      	cbz	r3, 8001898 <HCD_HC_IN_IRQHandler+0x29c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001844:	2310      	movs	r3, #16
 8001846:	60a3      	str	r3, [r4, #8]
 8001848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800184a:	68e3      	ldr	r3, [r4, #12]
 800184c:	f043 0302 	orr.w	r3, r3, #2
 8001850:	60e3      	str	r3, [r4, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8001852:	00ab      	lsls	r3, r5, #2
 8001854:	1959      	adds	r1, r3, r5
 8001856:	00ca      	lsls	r2, r1, #3
 8001858:	4432      	add	r2, r6
 800185a:	6d91      	ldr	r1, [r2, #88]	; 0x58
 800185c:	3101      	adds	r1, #1
 800185e:	6591      	str	r1, [r2, #88]	; 0x58
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001860:	442b      	add	r3, r5
 8001862:	00da      	lsls	r2, r3, #3
 8001864:	4432      	add	r2, r6
 8001866:	2306      	movs	r3, #6
 8001868:	f882 305d 	strb.w	r3, [r2, #93]	; 0x5d
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800186c:	4629      	mov	r1, r5
 800186e:	6830      	ldr	r0, [r6, #0]
 8001870:	f008 fd73 	bl	800a35a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001874:	2380      	movs	r3, #128	; 0x80
 8001876:	60a3      	str	r3, [r4, #8]
 8001878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].ErrCnt = 0U;
 800187a:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 800187e:	00d3      	lsls	r3, r2, #3
 8001880:	4433      	add	r3, r6
 8001882:	2200      	movs	r2, #0
 8001884:	659a      	str	r2, [r3, #88]	; 0x58
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001886:	68e3      	ldr	r3, [r4, #12]
 8001888:	f043 0302 	orr.w	r3, r3, #2
 800188c:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800188e:	4629      	mov	r1, r5
 8001890:	6830      	ldr	r0, [r6, #0]
 8001892:	f008 fd62 	bl	800a35a <USB_HC_Halt>
 8001896:	e7d5      	b.n	8001844 <HCD_HC_IN_IRQHandler+0x248>
        hhcd->hc[ch_num].state = HC_NAK;
 8001898:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 800189c:	00d3      	lsls	r3, r2, #3
 800189e:	4433      	add	r3, r6
 80018a0:	2203      	movs	r2, #3
 80018a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80018a6:	68e3      	ldr	r3, [r4, #12]
 80018a8:	f043 0302 	orr.w	r3, r3, #2
 80018ac:	60e3      	str	r3, [r4, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80018ae:	4629      	mov	r1, r5
 80018b0:	6830      	ldr	r0, [r6, #0]
 80018b2:	f008 fd52 	bl	800a35a <USB_HC_Halt>
 80018b6:	e7c5      	b.n	8001844 <HCD_HC_IN_IRQHandler+0x248>

080018b8 <HCD_HC_OUT_IRQHandler>:
{
 80018b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80018ba:	6803      	ldr	r3, [r0, #0]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80018bc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80018c0:	f503 64a0 	add.w	r4, r3, #1280	; 0x500
 80018c4:	68a2      	ldr	r2, [r4, #8]
 80018c6:	f012 0f04 	tst.w	r2, #4
 80018ca:	d111      	bne.n	80018f0 <HCD_HC_OUT_IRQHandler+0x38>
 80018cc:	460e      	mov	r6, r1
 80018ce:	4605      	mov	r5, r0
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80018d0:	68a2      	ldr	r2, [r4, #8]
 80018d2:	f012 0f20 	tst.w	r2, #32
 80018d6:	d026      	beq.n	8001926 <HCD_HC_OUT_IRQHandler+0x6e>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80018d8:	2320      	movs	r3, #32
 80018da:	60a3      	str	r3, [r4, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80018dc:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80018e0:	00d3      	lsls	r3, r2, #3
 80018e2:	461a      	mov	r2, r3
 80018e4:	4403      	add	r3, r0
 80018e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d007      	beq.n	80018fe <HCD_HC_OUT_IRQHandler+0x46>
 80018ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80018f0:	2304      	movs	r3, #4
 80018f2:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80018f4:	68e3      	ldr	r3, [r4, #12]
 80018f6:	f043 0302 	orr.w	r3, r3, #2
 80018fa:	60e3      	str	r3, [r4, #12]
 80018fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].do_ping = 0U;
 80018fe:	008b      	lsls	r3, r1, #2
 8001900:	4402      	add	r2, r0
 8001902:	2100      	movs	r1, #0
 8001904:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001908:	4433      	add	r3, r6
 800190a:	00da      	lsls	r2, r3, #3
 800190c:	4402      	add	r2, r0
 800190e:	2302      	movs	r3, #2
 8001910:	f882 305c 	strb.w	r3, [r2, #92]	; 0x5c
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001914:	68e3      	ldr	r3, [r4, #12]
 8001916:	f043 0302 	orr.w	r3, r3, #2
 800191a:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800191c:	4631      	mov	r1, r6
 800191e:	6800      	ldr	r0, [r0, #0]
 8001920:	f008 fd1b 	bl	800a35a <USB_HC_Halt>
 8001924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8001926:	68a2      	ldr	r2, [r4, #8]
 8001928:	f012 0f40 	tst.w	r2, #64	; 0x40
 800192c:	d134      	bne.n	8001998 <HCD_HC_OUT_IRQHandler+0xe0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800192e:	68a2      	ldr	r2, [r4, #8]
 8001930:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001934:	d14a      	bne.n	80019cc <HCD_HC_OUT_IRQHandler+0x114>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001936:	68a2      	ldr	r2, [r4, #8]
 8001938:	f012 0f01 	tst.w	r2, #1
 800193c:	d151      	bne.n	80019e2 <HCD_HC_OUT_IRQHandler+0x12a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800193e:	68a2      	ldr	r2, [r4, #8]
 8001940:	f012 0f08 	tst.w	r2, #8
 8001944:	d162      	bne.n	8001a0c <HCD_HC_OUT_IRQHandler+0x154>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001946:	68a2      	ldr	r2, [r4, #8]
 8001948:	f012 0f10 	tst.w	r2, #16
 800194c:	d06f      	beq.n	8001a2e <HCD_HC_OUT_IRQHandler+0x176>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800194e:	008a      	lsls	r2, r1, #2
 8001950:	440a      	add	r2, r1
 8001952:	00d3      	lsls	r3, r2, #3
 8001954:	4403      	add	r3, r0
 8001956:	2200      	movs	r2, #0
 8001958:	659a      	str	r2, [r3, #88]	; 0x58
    hhcd->hc[ch_num].state = HC_NAK;
 800195a:	2203      	movs	r2, #3
 800195c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001964:	b96b      	cbnz	r3, 8001982 <HCD_HC_OUT_IRQHandler+0xca>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8001966:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800196a:	00d3      	lsls	r3, r2, #3
 800196c:	4403      	add	r3, r0
 800196e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001972:	b933      	cbnz	r3, 8001982 <HCD_HC_OUT_IRQHandler+0xca>
        hhcd->hc[ch_num].do_ping = 1U;
 8001974:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001978:	00d3      	lsls	r3, r2, #3
 800197a:	4403      	add	r3, r0
 800197c:	2201      	movs	r2, #1
 800197e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001982:	68e3      	ldr	r3, [r4, #12]
 8001984:	f043 0302 	orr.w	r3, r3, #2
 8001988:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800198a:	4631      	mov	r1, r6
 800198c:	6828      	ldr	r0, [r5, #0]
 800198e:	f008 fce4 	bl	800a35a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001992:	2310      	movs	r3, #16
 8001994:	60a3      	str	r3, [r4, #8]
 8001996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hhcd->hc[ch_num].state = HC_NYET;
 8001998:	008b      	lsls	r3, r1, #2
 800199a:	1859      	adds	r1, r3, r1
 800199c:	00ca      	lsls	r2, r1, #3
 800199e:	4402      	add	r2, r0
 80019a0:	2104      	movs	r1, #4
 80019a2:	f882 105d 	strb.w	r1, [r2, #93]	; 0x5d
    hhcd->hc[ch_num].do_ping = 1U;
 80019a6:	2101      	movs	r1, #1
 80019a8:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
    hhcd->hc[ch_num].ErrCnt = 0U;
 80019ac:	4433      	add	r3, r6
 80019ae:	00da      	lsls	r2, r3, #3
 80019b0:	4402      	add	r2, r0
 80019b2:	2300      	movs	r3, #0
 80019b4:	6593      	str	r3, [r2, #88]	; 0x58
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80019b6:	68e3      	ldr	r3, [r4, #12]
 80019b8:	f043 0302 	orr.w	r3, r3, #2
 80019bc:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80019be:	4631      	mov	r1, r6
 80019c0:	6800      	ldr	r0, [r0, #0]
 80019c2:	f008 fcca 	bl	800a35a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80019c6:	2340      	movs	r3, #64	; 0x40
 80019c8:	60a3      	str	r3, [r4, #8]
 80019ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80019cc:	68e3      	ldr	r3, [r4, #12]
 80019ce:	f043 0302 	orr.w	r3, r3, #2
 80019d2:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80019d4:	6800      	ldr	r0, [r0, #0]
 80019d6:	f008 fcc0 	bl	800a35a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80019da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019de:	60a3      	str	r3, [r4, #8]
 80019e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hhcd->hc[ch_num].ErrCnt = 0U;
 80019e2:	008f      	lsls	r7, r1, #2
 80019e4:	187a      	adds	r2, r7, r1
 80019e6:	00d3      	lsls	r3, r2, #3
 80019e8:	4403      	add	r3, r0
 80019ea:	2200      	movs	r2, #0
 80019ec:	659a      	str	r2, [r3, #88]	; 0x58
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80019ee:	68e3      	ldr	r3, [r4, #12]
 80019f0:	f043 0302 	orr.w	r3, r3, #2
 80019f4:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80019f6:	6800      	ldr	r0, [r0, #0]
 80019f8:	f008 fcaf 	bl	800a35a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80019fc:	2301      	movs	r3, #1
 80019fe:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001a00:	19b9      	adds	r1, r7, r6
 8001a02:	00c8      	lsls	r0, r1, #3
 8001a04:	4428      	add	r0, r5
 8001a06:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
 8001a0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001a0c:	2308      	movs	r3, #8
 8001a0e:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001a10:	68e3      	ldr	r3, [r4, #12]
 8001a12:	f043 0302 	orr.w	r3, r3, #2
 8001a16:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a18:	6800      	ldr	r0, [r0, #0]
 8001a1a:	f008 fc9e 	bl	800a35a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8001a1e:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8001a22:	00c8      	lsls	r0, r1, #3
 8001a24:	4428      	add	r0, r5
 8001a26:	2305      	movs	r3, #5
 8001a28:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
 8001a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001a2e:	68a2      	ldr	r2, [r4, #8]
 8001a30:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001a34:	d13a      	bne.n	8001aac <HCD_HC_OUT_IRQHandler+0x1f4>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001a36:	68a2      	ldr	r2, [r4, #8]
 8001a38:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001a3c:	d147      	bne.n	8001ace <HCD_HC_OUT_IRQHandler+0x216>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001a3e:	68a2      	ldr	r2, [r4, #8]
 8001a40:	f012 0f02 	tst.w	r2, #2
 8001a44:	f43f af53 	beq.w	80018ee <HCD_HC_OUT_IRQHandler+0x36>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001a48:	68e2      	ldr	r2, [r4, #12]
 8001a4a:	f022 0202 	bic.w	r2, r2, #2
 8001a4e:	60e2      	str	r2, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001a50:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001a54:	00ca      	lsls	r2, r1, #3
 8001a56:	4611      	mov	r1, r2
 8001a58:	4402      	add	r2, r0
 8001a5a:	f892 205d 	ldrb.w	r2, [r2, #93]	; 0x5d
 8001a5e:	2a01      	cmp	r2, #1
 8001a60:	d049      	beq.n	8001af6 <HCD_HC_OUT_IRQHandler+0x23e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8001a62:	2a03      	cmp	r2, #3
 8001a64:	d068      	beq.n	8001b38 <HCD_HC_OUT_IRQHandler+0x280>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8001a66:	2a04      	cmp	r2, #4
 8001a68:	d06e      	beq.n	8001b48 <HCD_HC_OUT_IRQHandler+0x290>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8001a6a:	2a05      	cmp	r2, #5
 8001a6c:	d074      	beq.n	8001b58 <HCD_HC_OUT_IRQHandler+0x2a0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001a6e:	2a06      	cmp	r2, #6
 8001a70:	d001      	beq.n	8001a76 <HCD_HC_OUT_IRQHandler+0x1be>
 8001a72:	2a08      	cmp	r2, #8
 8001a74:	d14a      	bne.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].ErrCnt++;
 8001a76:	00b1      	lsls	r1, r6, #2
 8001a78:	4431      	add	r1, r6
 8001a7a:	00ca      	lsls	r2, r1, #3
 8001a7c:	442a      	add	r2, r5
 8001a7e:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8001a80:	3101      	adds	r1, #1
 8001a82:	6591      	str	r1, [r2, #88]	; 0x58
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8001a84:	2903      	cmp	r1, #3
 8001a86:	d96f      	bls.n	8001b68 <HCD_HC_OUT_IRQHandler+0x2b0>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8001a88:	00b1      	lsls	r1, r6, #2
 8001a8a:	4431      	add	r1, r6
 8001a8c:	00ca      	lsls	r2, r1, #3
 8001a8e:	442a      	add	r2, r5
 8001a90:	2100      	movs	r1, #0
 8001a92:	6591      	str	r1, [r2, #88]	; 0x58
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001a94:	2104      	movs	r1, #4
 8001a96:	f882 105c 	strb.w	r1, [r2, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001a9a:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001a9e:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001aa2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001aa6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 8001aaa:	e02f      	b.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001aac:	68e3      	ldr	r3, [r4, #12]
 8001aae:	f043 0302 	orr.w	r3, r3, #2
 8001ab2:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ab4:	6800      	ldr	r0, [r0, #0]
 8001ab6:	f008 fc50 	bl	800a35a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001aba:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8001abe:	00cb      	lsls	r3, r1, #3
 8001ac0:	442b      	add	r3, r5
 8001ac2:	2206      	movs	r2, #6
 8001ac4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001ac8:	2380      	movs	r3, #128	; 0x80
 8001aca:	60a3      	str	r3, [r4, #8]
 8001acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ace:	68e3      	ldr	r3, [r4, #12]
 8001ad0:	f043 0302 	orr.w	r3, r3, #2
 8001ad4:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ad6:	6800      	ldr	r0, [r0, #0]
 8001ad8:	f008 fc3f 	bl	800a35a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001adc:	2310      	movs	r3, #16
 8001ade:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001ae0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ae4:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001ae6:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8001aea:	00cb      	lsls	r3, r1, #3
 8001aec:	442b      	add	r3, r5
 8001aee:	2208      	movs	r2, #8
 8001af0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 8001af4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8001af6:	460b      	mov	r3, r1
 8001af8:	4403      	add	r3, r0
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8001b00:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001b04:	3b02      	subs	r3, #2
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d90c      	bls.n	8001b26 <HCD_HC_OUT_IRQHandler+0x26e>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	60a3      	str	r3, [r4, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001b10:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8001b14:	00d3      	lsls	r3, r2, #3
 8001b16:	442b      	add	r3, r5
 8001b18:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 8001b1c:	4631      	mov	r1, r6
 8001b1e:	4628      	mov	r0, r5
 8001b20:	f00a fc82 	bl	800c428 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8001b24:	e6e3      	b.n	80018ee <HCD_HC_OUT_IRQHandler+0x36>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8001b26:	460b      	mov	r3, r1
 8001b28:	4403      	add	r3, r0
 8001b2a:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 8001b2e:	f082 0201 	eor.w	r2, r2, #1
 8001b32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8001b36:	e7e9      	b.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001b38:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8001b3c:	00d3      	lsls	r3, r2, #3
 8001b3e:	4403      	add	r3, r0
 8001b40:	2202      	movs	r2, #2
 8001b42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8001b46:	e7e1      	b.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001b48:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8001b4c:	00d3      	lsls	r3, r2, #3
 8001b4e:	4403      	add	r3, r0
 8001b50:	2202      	movs	r2, #2
 8001b52:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8001b56:	e7d9      	b.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8001b58:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8001b5c:	00d3      	lsls	r3, r2, #3
 8001b5e:	4403      	add	r3, r0
 8001b60:	2205      	movs	r2, #5
 8001b62:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8001b66:	e7d1      	b.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001b68:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8001b6c:	00ca      	lsls	r2, r1, #3
 8001b6e:	442a      	add	r2, r5
 8001b70:	2102      	movs	r1, #2
 8001b72:	f882 105c 	strb.w	r1, [r2, #92]	; 0x5c
 8001b76:	e790      	b.n	8001a9a <HCD_HC_OUT_IRQHandler+0x1e2>

08001b78 <HAL_HCD_IRQHandler>:
{
 8001b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b7a:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b7c:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001b7e:	4628      	mov	r0, r5
 8001b80:	f008 fa25 	bl	8009fce <USB_GetMode>
 8001b84:	2801      	cmp	r0, #1
 8001b86:	d000      	beq.n	8001b8a <HAL_HCD_IRQHandler+0x12>
 8001b88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001b8a:	6820      	ldr	r0, [r4, #0]
 8001b8c:	f008 f9ec 	bl	8009f68 <USB_ReadInterrupts>
 8001b90:	2800      	cmp	r0, #0
 8001b92:	d0f9      	beq.n	8001b88 <HAL_HCD_IRQHandler+0x10>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001b94:	6820      	ldr	r0, [r4, #0]
 8001b96:	f008 f9e7 	bl	8009f68 <USB_ReadInterrupts>
 8001b9a:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 8001b9e:	d003      	beq.n	8001ba8 <HAL_HCD_IRQHandler+0x30>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001ba0:	6823      	ldr	r3, [r4, #0]
 8001ba2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001ba6:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001ba8:	6820      	ldr	r0, [r4, #0]
 8001baa:	f008 f9dd 	bl	8009f68 <USB_ReadInterrupts>
 8001bae:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8001bb2:	d003      	beq.n	8001bbc <HAL_HCD_IRQHandler+0x44>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001bb4:	6823      	ldr	r3, [r4, #0]
 8001bb6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001bba:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001bbc:	6820      	ldr	r0, [r4, #0]
 8001bbe:	f008 f9d3 	bl	8009f68 <USB_ReadInterrupts>
 8001bc2:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8001bc6:	d003      	beq.n	8001bd0 <HAL_HCD_IRQHandler+0x58>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001bc8:	6823      	ldr	r3, [r4, #0]
 8001bca:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001bce:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001bd0:	6820      	ldr	r0, [r4, #0]
 8001bd2:	f008 f9c9 	bl	8009f68 <USB_ReadInterrupts>
 8001bd6:	f010 0f02 	tst.w	r0, #2
 8001bda:	d002      	beq.n	8001be2 <HAL_HCD_IRQHandler+0x6a>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001bdc:	6823      	ldr	r3, [r4, #0]
 8001bde:	2202      	movs	r2, #2
 8001be0:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001be2:	6820      	ldr	r0, [r4, #0]
 8001be4:	f008 f9c0 	bl	8009f68 <USB_ReadInterrupts>
 8001be8:	f010 5f00 	tst.w	r0, #536870912	; 0x20000000
 8001bec:	d128      	bne.n	8001c40 <HAL_HCD_IRQHandler+0xc8>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001bee:	6820      	ldr	r0, [r4, #0]
 8001bf0:	f008 f9ba 	bl	8009f68 <USB_ReadInterrupts>
 8001bf4:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8001bf8:	d134      	bne.n	8001c64 <HAL_HCD_IRQHandler+0xec>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001bfa:	6820      	ldr	r0, [r4, #0]
 8001bfc:	f008 f9b4 	bl	8009f68 <USB_ReadInterrupts>
 8001c00:	f010 0f08 	tst.w	r0, #8
 8001c04:	d132      	bne.n	8001c6c <HAL_HCD_IRQHandler+0xf4>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001c06:	6820      	ldr	r0, [r4, #0]
 8001c08:	f008 f9ae 	bl	8009f68 <USB_ReadInterrupts>
 8001c0c:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 8001c10:	d133      	bne.n	8001c7a <HAL_HCD_IRQHandler+0x102>
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001c12:	6820      	ldr	r0, [r4, #0]
 8001c14:	f008 f9a8 	bl	8009f68 <USB_ReadInterrupts>
 8001c18:	f010 0f10 	tst.w	r0, #16
 8001c1c:	d053      	beq.n	8001cc6 <HAL_HCD_IRQHandler+0x14e>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d0b1      	beq.n	8001b88 <HAL_HCD_IRQHandler+0x10>
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c24:	6822      	ldr	r2, [r4, #0]
 8001c26:	6993      	ldr	r3, [r2, #24]
 8001c28:	f023 0310 	bic.w	r3, r3, #16
 8001c2c:	6193      	str	r3, [r2, #24]
      HCD_RXQLVL_IRQHandler(hhcd);
 8001c2e:	4620      	mov	r0, r4
 8001c30:	f7ff fab0 	bl	8001194 <HCD_RXQLVL_IRQHandler>
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c34:	6822      	ldr	r2, [r4, #0]
 8001c36:	6993      	ldr	r3, [r2, #24]
 8001c38:	f043 0310 	orr.w	r3, r3, #16
 8001c3c:	6193      	str	r3, [r2, #24]
 8001c3e:	e7a3      	b.n	8001b88 <HAL_HCD_IRQHandler+0x10>
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8001c40:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 8001c44:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8001c48:	f8c5 3440 	str.w	r3, [r5, #1088]	; 0x440
      HAL_HCD_Disconnect_Callback(hhcd);
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	f00a fbe5 	bl	800c41c <HAL_HCD_Disconnect_Callback>
      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001c52:	2101      	movs	r1, #1
 8001c54:	6820      	ldr	r0, [r4, #0]
 8001c56:	f008 fa09 	bl	800a06c <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001c5a:	6823      	ldr	r3, [r4, #0]
 8001c5c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001c60:	615a      	str	r2, [r3, #20]
 8001c62:	e7c4      	b.n	8001bee <HAL_HCD_IRQHandler+0x76>
      HCD_Port_IRQHandler(hhcd);
 8001c64:	4620      	mov	r0, r4
 8001c66:	f7ff fc5e 	bl	8001526 <HCD_Port_IRQHandler>
 8001c6a:	e7c6      	b.n	8001bfa <HAL_HCD_IRQHandler+0x82>
      HAL_HCD_SOF_Callback(hhcd);
 8001c6c:	4620      	mov	r0, r4
 8001c6e:	f00a fbc9 	bl	800c404 <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001c72:	6823      	ldr	r3, [r4, #0]
 8001c74:	2208      	movs	r2, #8
 8001c76:	615a      	str	r2, [r3, #20]
 8001c78:	e7c5      	b.n	8001c06 <HAL_HCD_IRQHandler+0x8e>
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001c7a:	6820      	ldr	r0, [r4, #0]
 8001c7c:	f008 fb68 	bl	800a350 <USB_HC_ReadInterrupt>
 8001c80:	4607      	mov	r7, r0
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c82:	2600      	movs	r6, #0
 8001c84:	e004      	b.n	8001c90 <HAL_HCD_IRQHandler+0x118>
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001c86:	b2f1      	uxtb	r1, r6
 8001c88:	4620      	mov	r0, r4
 8001c8a:	f7ff fe15 	bl	80018b8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c8e:	3601      	adds	r6, #1
 8001c90:	68a3      	ldr	r3, [r4, #8]
 8001c92:	429e      	cmp	r6, r3
 8001c94:	d212      	bcs.n	8001cbc <HAL_HCD_IRQHandler+0x144>
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001c96:	f006 030f 	and.w	r3, r6, #15
 8001c9a:	fa27 f303 	lsr.w	r3, r7, r3
 8001c9e:	f013 0f01 	tst.w	r3, #1
 8001ca2:	d0f4      	beq.n	8001c8e <HAL_HCD_IRQHandler+0x116>
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001ca4:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8001ca8:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8001cac:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001cb0:	d0e9      	beq.n	8001c86 <HAL_HCD_IRQHandler+0x10e>
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001cb2:	b2f1      	uxtb	r1, r6
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	f7ff fca1 	bl	80015fc <HCD_HC_IN_IRQHandler>
 8001cba:	e7e8      	b.n	8001c8e <HAL_HCD_IRQHandler+0x116>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001cbc:	6823      	ldr	r3, [r4, #0]
 8001cbe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cc2:	615a      	str	r2, [r3, #20]
 8001cc4:	e7a5      	b.n	8001c12 <HAL_HCD_IRQHandler+0x9a>
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	e7aa      	b.n	8001c20 <HAL_HCD_IRQHandler+0xa8>

08001cca <HAL_HCD_Start>:
{
 8001cca:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hhcd);
 8001ccc:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d101      	bne.n	8001cd8 <HAL_HCD_Start+0xe>
 8001cd4:	2002      	movs	r0, #2
}
 8001cd6:	bd38      	pop	{r3, r4, r5, pc}
 8001cd8:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8001cda:	2501      	movs	r5, #1
 8001cdc:	f880 52b8 	strb.w	r5, [r0, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8001ce0:	6800      	ldr	r0, [r0, #0]
 8001ce2:	f007 fc99 	bl	8009618 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001ce6:	4629      	mov	r1, r5
 8001ce8:	6820      	ldr	r0, [r4, #0]
 8001cea:	f008 f9fd 	bl	800a0e8 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8001cee:	2000      	movs	r0, #0
 8001cf0:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
  return HAL_OK;
 8001cf4:	bd38      	pop	{r3, r4, r5, pc}

08001cf6 <HAL_HCD_Stop>:
  __HAL_LOCK(hhcd);
 8001cf6:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d101      	bne.n	8001d02 <HAL_HCD_Stop+0xc>
 8001cfe:	2002      	movs	r0, #2
 8001d00:	4770      	bx	lr
{
 8001d02:	b510      	push	{r4, lr}
 8001d04:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8001d06:	2301      	movs	r3, #1
 8001d08:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8001d0c:	6800      	ldr	r0, [r0, #0]
 8001d0e:	f008 fc49 	bl	800a5a4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001d12:	2000      	movs	r0, #0
 8001d14:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
  return HAL_OK;
 8001d18:	bd10      	pop	{r4, pc}

08001d1a <HAL_HCD_ResetPort>:
{
 8001d1a:	b508      	push	{r3, lr}
  return (USB_ResetPort(hhcd->Instance));
 8001d1c:	6800      	ldr	r0, [r0, #0]
 8001d1e:	f008 f9c4 	bl	800a0aa <USB_ResetPort>
}
 8001d22:	bd08      	pop	{r3, pc}

08001d24 <HAL_HCD_GetState>:
  return hhcd->State;
 8001d24:	f890 02b9 	ldrb.w	r0, [r0, #697]	; 0x2b9
}
 8001d28:	4770      	bx	lr

08001d2a <HAL_HCD_HC_GetURBState>:
  return hhcd->hc[chnum].urb_state;
 8001d2a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001d2e:	00cb      	lsls	r3, r1, #3
 8001d30:	4418      	add	r0, r3
}
 8001d32:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 8001d36:	4770      	bx	lr

08001d38 <HAL_HCD_HC_GetXferCount>:
  return hhcd->hc[chnum].xfer_count;
 8001d38:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001d3c:	00cb      	lsls	r3, r1, #3
 8001d3e:	4418      	add	r0, r3
}
 8001d40:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001d42:	4770      	bx	lr

08001d44 <HAL_HCD_HC_GetState>:
  return hhcd->hc[chnum].state;
 8001d44:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001d48:	00cb      	lsls	r3, r1, #3
 8001d4a:	4418      	add	r0, r3
}
 8001d4c:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
 8001d50:	4770      	bx	lr

08001d52 <HAL_HCD_GetCurrentFrame>:
{
 8001d52:	b508      	push	{r3, lr}
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001d54:	6800      	ldr	r0, [r0, #0]
 8001d56:	f008 fa74 	bl	800a242 <USB_GetCurrentFrame>
}
 8001d5a:	bd08      	pop	{r3, pc}

08001d5c <HAL_HCD_GetCurrentSpeed>:
{
 8001d5c:	b508      	push	{r3, lr}
  return (USB_GetHostSpeed(hhcd->Instance));
 8001d5e:	6800      	ldr	r0, [r0, #0]
 8001d60:	f008 fa64 	bl	800a22c <USB_GetHostSpeed>
}
 8001d64:	bd08      	pop	{r3, pc}
 8001d66:	bf00      	nop

08001d68 <I2C_Master_SB>:
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001d68:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	2b40      	cmp	r3, #64	; 0x40
 8001d70:	d00a      	beq.n	8001d88 <I2C_Master_SB+0x20>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
    }
  }
  else
  {
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d72:	6903      	ldr	r3, [r0, #16]
 8001d74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d78:	d015      	beq.n	8001da6 <I2C_Master_SB+0x3e>
        }
      }
    }
    else
    {
      if (hi2c->EventCount == 0U)
 8001d7a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d036      	beq.n	8001dee <I2C_Master_SB+0x86>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
      }
      else if (hi2c->EventCount == 1U)
 8001d80:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d03d      	beq.n	8001e02 <I2C_Master_SB+0x9a>
 8001d86:	4770      	bx	lr
    if (hi2c->EventCount == 0U)
 8001d88:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001d8a:	b92b      	cbnz	r3, 8001d98 <I2C_Master_SB+0x30>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001d8c:	6802      	ldr	r2, [r0, #0]
 8001d8e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001d90:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8001d94:	6113      	str	r3, [r2, #16]
 8001d96:	4770      	bx	lr
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001d98:	6802      	ldr	r2, [r0, #0]
 8001d9a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	6113      	str	r3, [r2, #16]
 8001da4:	4770      	bx	lr
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001da6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b21      	cmp	r3, #33	; 0x21
 8001dae:	d00f      	beq.n	8001dd0 <I2C_Master_SB+0x68>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001db0:	6802      	ldr	r2, [r0, #0]
 8001db2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001db4:	f043 0301 	orr.w	r3, r3, #1
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	6113      	str	r3, [r2, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8001dbc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001dbe:	b16b      	cbz	r3, 8001ddc <I2C_Master_SB+0x74>
        if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8001dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc2:	b17b      	cbz	r3, 8001de4 <I2C_Master_SB+0x7c>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001dc4:	6802      	ldr	r2, [r0, #0]
 8001dc6:	6853      	ldr	r3, [r2, #4]
 8001dc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001dcc:	6053      	str	r3, [r2, #4]
 8001dce:	4770      	bx	lr
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001dd0:	6802      	ldr	r2, [r0, #0]
 8001dd2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001dd4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8001dd8:	6113      	str	r3, [r2, #16]
 8001dda:	e7ef      	b.n	8001dbc <I2C_Master_SB+0x54>
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8001ddc:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8001dde:	2a00      	cmp	r2, #0
 8001de0:	d1ee      	bne.n	8001dc0 <I2C_Master_SB+0x58>
 8001de2:	e7d0      	b.n	8001d86 <I2C_Master_SB+0x1e>
        if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8001de4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d1eb      	bne.n	8001dc4 <I2C_Master_SB+0x5c>
 8001dec:	e7cb      	b.n	8001d86 <I2C_Master_SB+0x1e>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8001dee:	6802      	ldr	r2, [r0, #0]
 8001df0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001df2:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 8001df6:	f003 0306 	and.w	r3, r3, #6
 8001dfa:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001dfe:	6113      	str	r3, [r2, #16]
 8001e00:	4770      	bx	lr
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8001e02:	6802      	ldr	r2, [r0, #0]
 8001e04:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001e06:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 8001e0a:	f003 0306 	and.w	r3, r3, #6
 8001e0e:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
 8001e12:	6113      	str	r3, [r2, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8001e14:	e7b7      	b.n	8001d86 <I2C_Master_SB+0x1e>

08001e16 <I2C_Master_ADD10>:
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8001e16:	6802      	ldr	r2, [r0, #0]
 8001e18:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	6113      	str	r3, [r2, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8001e1e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001e20:	b13b      	cbz	r3, 8001e32 <I2C_Master_ADD10+0x1c>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8001e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e24:	b14b      	cbz	r3, 8001e3a <I2C_Master_ADD10+0x24>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001e26:	6802      	ldr	r2, [r0, #0]
 8001e28:	6853      	ldr	r3, [r2, #4]
 8001e2a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e2e:	6053      	str	r3, [r2, #4]
 8001e30:	4770      	bx	lr
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8001e32:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8001e34:	2a00      	cmp	r2, #0
 8001e36:	d1f4      	bne.n	8001e22 <I2C_Master_ADD10+0xc>
 8001e38:	e7fa      	b.n	8001e30 <I2C_Master_ADD10+0x1a>
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8001e3a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d1f1      	bne.n	8001e26 <I2C_Master_ADD10+0x10>
 8001e42:	e7f5      	b.n	8001e30 <I2C_Master_ADD10+0x1a>

08001e44 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8001e44:	b410      	push	{r4}
 8001e46:	b08b      	sub	sp, #44	; 0x2c
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8001e48:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001e4c:	b2da      	uxtb	r2, r3
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8001e4e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8001e50:	6b04      	ldr	r4, [r0, #48]	; 0x30

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001e52:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b22      	cmp	r3, #34	; 0x22
 8001e5a:	d00a      	beq.n	8001e72 <I2C_Master_ADDR+0x2e>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	9309      	str	r3, [sp, #36]	; 0x24
 8001e60:	6803      	ldr	r3, [r0, #0]
 8001e62:	695a      	ldr	r2, [r3, #20]
 8001e64:	9209      	str	r2, [sp, #36]	; 0x24
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	9309      	str	r3, [sp, #36]	; 0x24
 8001e6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  }
}
 8001e6c:	b00b      	add	sp, #44	; 0x2c
 8001e6e:	bc10      	pop	{r4}
 8001e70:	4770      	bx	lr
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8001e72:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001e74:	b90b      	cbnz	r3, 8001e7a <I2C_Master_ADDR+0x36>
 8001e76:	2a40      	cmp	r2, #64	; 0x40
 8001e78:	d017      	beq.n	8001eaa <I2C_Master_ADDR+0x66>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8001e7a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001e7c:	b91b      	cbnz	r3, 8001e86 <I2C_Master_ADDR+0x42>
 8001e7e:	6903      	ldr	r3, [r0, #16]
 8001e80:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001e84:	d019      	beq.n	8001eba <I2C_Master_ADDR+0x76>
      if (hi2c->XferCount == 0U)
 8001e86:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d125      	bne.n	8001eda <I2C_Master_ADDR+0x96>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e8e:	9302      	str	r3, [sp, #8]
 8001e90:	6803      	ldr	r3, [r0, #0]
 8001e92:	695a      	ldr	r2, [r3, #20]
 8001e94:	9202      	str	r2, [sp, #8]
 8001e96:	699a      	ldr	r2, [r3, #24]
 8001e98:	9202      	str	r2, [sp, #8]
 8001e9a:	9a02      	ldr	r2, [sp, #8]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ea2:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	6503      	str	r3, [r0, #80]	; 0x50
 8001ea8:	e7e0      	b.n	8001e6c <I2C_Master_ADDR+0x28>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001eaa:	9300      	str	r3, [sp, #0]
 8001eac:	6803      	ldr	r3, [r0, #0]
 8001eae:	695a      	ldr	r2, [r3, #20]
 8001eb0:	9200      	str	r2, [sp, #0]
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	9300      	str	r3, [sp, #0]
 8001eb6:	9b00      	ldr	r3, [sp, #0]
 8001eb8:	e7d8      	b.n	8001e6c <I2C_Master_ADDR+0x28>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001eba:	2300      	movs	r3, #0
 8001ebc:	9301      	str	r3, [sp, #4]
 8001ebe:	6803      	ldr	r3, [r0, #0]
 8001ec0:	695a      	ldr	r2, [r3, #20]
 8001ec2:	9201      	str	r2, [sp, #4]
 8001ec4:	699a      	ldr	r2, [r3, #24]
 8001ec6:	9201      	str	r2, [sp, #4]
 8001ec8:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ed0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8001ed2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	6503      	str	r3, [r0, #80]	; 0x50
 8001ed8:	e7c8      	b.n	8001e6c <I2C_Master_ADDR+0x28>
      else if (hi2c->XferCount == 1U)
 8001eda:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d025      	beq.n	8001f2e <I2C_Master_ADDR+0xea>
      else if (hi2c->XferCount == 2U)
 8001ee2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d07b      	beq.n	8001fe2 <I2C_Master_ADDR+0x19e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001eea:	6802      	ldr	r2, [r0, #0]
 8001eec:	6813      	ldr	r3, [r2, #0]
 8001eee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ef2:	6013      	str	r3, [r2, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8001ef4:	6803      	ldr	r3, [r0, #0]
 8001ef6:	685a      	ldr	r2, [r3, #4]
 8001ef8:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8001efc:	d00e      	beq.n	8001f1c <I2C_Master_ADDR+0xd8>
 8001efe:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8001f02:	d007      	beq.n	8001f14 <I2C_Master_ADDR+0xd0>
 8001f04:	2901      	cmp	r1, #1
 8001f06:	d005      	beq.n	8001f14 <I2C_Master_ADDR+0xd0>
 8001f08:	2908      	cmp	r1, #8
 8001f0a:	d003      	beq.n	8001f14 <I2C_Master_ADDR+0xd0>
 8001f0c:	2910      	cmp	r1, #16
 8001f0e:	d001      	beq.n	8001f14 <I2C_Master_ADDR+0xd0>
 8001f10:	2920      	cmp	r1, #32
 8001f12:	d103      	bne.n	8001f1c <I2C_Master_ADDR+0xd8>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8001f14:	685a      	ldr	r2, [r3, #4]
 8001f16:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001f1a:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	9308      	str	r3, [sp, #32]
 8001f20:	6803      	ldr	r3, [r0, #0]
 8001f22:	695a      	ldr	r2, [r3, #20]
 8001f24:	9208      	str	r2, [sp, #32]
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	9308      	str	r3, [sp, #32]
 8001f2a:	9b08      	ldr	r3, [sp, #32]
 8001f2c:	e7ba      	b.n	8001ea4 <I2C_Master_ADDR+0x60>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8001f2e:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8001f32:	d011      	beq.n	8001f58 <I2C_Master_ADDR+0x114>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8001f34:	2908      	cmp	r1, #8
 8001f36:	d034      	beq.n	8001fa2 <I2C_Master_ADDR+0x15e>
 8001f38:	2920      	cmp	r1, #32
 8001f3a:	d032      	beq.n	8001fa2 <I2C_Master_ADDR+0x15e>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8001f3c:	2c12      	cmp	r4, #18
 8001f3e:	d02e      	beq.n	8001f9e <I2C_Master_ADDR+0x15a>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8001f40:	2904      	cmp	r1, #4
 8001f42:	d040      	beq.n	8001fc6 <I2C_Master_ADDR+0x182>
 8001f44:	2902      	cmp	r1, #2
 8001f46:	d03e      	beq.n	8001fc6 <I2C_Master_ADDR+0x182>
 8001f48:	2910      	cmp	r1, #16
 8001f4a:	d03c      	beq.n	8001fc6 <I2C_Master_ADDR+0x182>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f4c:	6802      	ldr	r2, [r0, #0]
 8001f4e:	6813      	ldr	r3, [r2, #0]
 8001f50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001f54:	6013      	str	r3, [r2, #0]
 8001f56:	e03b      	b.n	8001fd0 <I2C_Master_ADDR+0x18c>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f58:	6802      	ldr	r2, [r0, #0]
 8001f5a:	6813      	ldr	r3, [r2, #0]
 8001f5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001f60:	6013      	str	r3, [r2, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001f62:	6803      	ldr	r3, [r0, #0]
 8001f64:	685a      	ldr	r2, [r3, #4]
 8001f66:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8001f6a:	d00c      	beq.n	8001f86 <I2C_Master_ADDR+0x142>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f72:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f74:	2300      	movs	r3, #0
 8001f76:	9303      	str	r3, [sp, #12]
 8001f78:	6803      	ldr	r3, [r0, #0]
 8001f7a:	695a      	ldr	r2, [r3, #20]
 8001f7c:	9203      	str	r2, [sp, #12]
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	9303      	str	r3, [sp, #12]
 8001f82:	9b03      	ldr	r3, [sp, #12]
 8001f84:	e78e      	b.n	8001ea4 <I2C_Master_ADDR+0x60>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f86:	2200      	movs	r2, #0
 8001f88:	9204      	str	r2, [sp, #16]
 8001f8a:	695a      	ldr	r2, [r3, #20]
 8001f8c:	9204      	str	r2, [sp, #16]
 8001f8e:	699a      	ldr	r2, [r3, #24]
 8001f90:	9204      	str	r2, [sp, #16]
 8001f92:	9a04      	ldr	r2, [sp, #16]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	e782      	b.n	8001ea4 <I2C_Master_ADDR+0x60>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8001f9e:	2901      	cmp	r1, #1
 8001fa0:	d0ce      	beq.n	8001f40 <I2C_Master_ADDR+0xfc>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fa2:	6802      	ldr	r2, [r0, #0]
 8001fa4:	6813      	ldr	r3, [r2, #0]
 8001fa6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001faa:	6013      	str	r3, [r2, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fac:	2300      	movs	r3, #0
 8001fae:	9306      	str	r3, [sp, #24]
 8001fb0:	6803      	ldr	r3, [r0, #0]
 8001fb2:	695a      	ldr	r2, [r3, #20]
 8001fb4:	9206      	str	r2, [sp, #24]
 8001fb6:	699a      	ldr	r2, [r3, #24]
 8001fb8:	9206      	str	r2, [sp, #24]
 8001fba:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	e76e      	b.n	8001ea4 <I2C_Master_ADDR+0x60>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fc6:	6802      	ldr	r2, [r0, #0]
 8001fc8:	6813      	ldr	r3, [r2, #0]
 8001fca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fce:	6013      	str	r3, [r2, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	9305      	str	r3, [sp, #20]
 8001fd4:	6803      	ldr	r3, [r0, #0]
 8001fd6:	695a      	ldr	r2, [r3, #20]
 8001fd8:	9205      	str	r2, [sp, #20]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	9305      	str	r3, [sp, #20]
 8001fde:	9b05      	ldr	r3, [sp, #20]
 8001fe0:	e760      	b.n	8001ea4 <I2C_Master_ADDR+0x60>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8001fe2:	2904      	cmp	r1, #4
 8001fe4:	d00e      	beq.n	8002004 <I2C_Master_ADDR+0x1c0>
 8001fe6:	2902      	cmp	r1, #2
 8001fe8:	d00c      	beq.n	8002004 <I2C_Master_ADDR+0x1c0>
 8001fea:	2910      	cmp	r1, #16
 8001fec:	d00a      	beq.n	8002004 <I2C_Master_ADDR+0x1c0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fee:	6802      	ldr	r2, [r0, #0]
 8001ff0:	6813      	ldr	r3, [r2, #0]
 8001ff2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ff6:	6013      	str	r3, [r2, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ff8:	6802      	ldr	r2, [r0, #0]
 8001ffa:	6813      	ldr	r3, [r2, #0]
 8001ffc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002000:	6013      	str	r3, [r2, #0]
 8002002:	e004      	b.n	800200e <I2C_Master_ADDR+0x1ca>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002004:	6802      	ldr	r2, [r0, #0]
 8002006:	6813      	ldr	r3, [r2, #0]
 8002008:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800200c:	6013      	str	r3, [r2, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800200e:	6803      	ldr	r3, [r0, #0]
 8002010:	685a      	ldr	r2, [r3, #4]
 8002012:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8002016:	d00e      	beq.n	8002036 <I2C_Master_ADDR+0x1f2>
 8002018:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800201c:	d007      	beq.n	800202e <I2C_Master_ADDR+0x1ea>
 800201e:	2901      	cmp	r1, #1
 8002020:	d005      	beq.n	800202e <I2C_Master_ADDR+0x1ea>
 8002022:	2908      	cmp	r1, #8
 8002024:	d003      	beq.n	800202e <I2C_Master_ADDR+0x1ea>
 8002026:	2910      	cmp	r1, #16
 8002028:	d001      	beq.n	800202e <I2C_Master_ADDR+0x1ea>
 800202a:	2920      	cmp	r1, #32
 800202c:	d103      	bne.n	8002036 <I2C_Master_ADDR+0x1f2>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800202e:	685a      	ldr	r2, [r3, #4]
 8002030:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002034:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002036:	2300      	movs	r3, #0
 8002038:	9307      	str	r3, [sp, #28]
 800203a:	6803      	ldr	r3, [r0, #0]
 800203c:	695a      	ldr	r2, [r3, #20]
 800203e:	9207      	str	r2, [sp, #28]
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	9307      	str	r3, [sp, #28]
 8002044:	9b07      	ldr	r3, [sp, #28]
 8002046:	e72d      	b.n	8001ea4 <I2C_Master_ADDR+0x60>

08002048 <I2C_SlaveTransmit_BTF>:
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
  if (hi2c->XferCount != 0U)
 8002048:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800204a:	b29b      	uxth	r3, r3
 800204c:	b15b      	cbz	r3, 8002066 <I2C_SlaveTransmit_BTF+0x1e>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800204e:	6803      	ldr	r3, [r0, #0]
 8002050:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002052:	7812      	ldrb	r2, [r2, #0]
 8002054:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002056:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002058:	3301      	adds	r3, #1
 800205a:	6243      	str	r3, [r0, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800205c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800205e:	b29b      	uxth	r3, r3
 8002060:	3b01      	subs	r3, #1
 8002062:	b29b      	uxth	r3, r3
 8002064:	8543      	strh	r3, [r0, #42]	; 0x2a
 8002066:	4770      	bx	lr

08002068 <I2C_SlaveReceive_BTF>:
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
  if (hi2c->XferCount != 0U)
 8002068:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800206a:	b29b      	uxth	r3, r3
 800206c:	b15b      	cbz	r3, 8002086 <I2C_SlaveReceive_BTF+0x1e>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800206e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002070:	6802      	ldr	r2, [r0, #0]
 8002072:	6912      	ldr	r2, [r2, #16]
 8002074:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002076:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002078:	3301      	adds	r3, #1
 800207a:	6243      	str	r3, [r0, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800207c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800207e:	b29b      	uxth	r3, r3
 8002080:	3b01      	subs	r3, #1
 8002082:	b29b      	uxth	r3, r3
 8002084:	8543      	strh	r3, [r0, #42]	; 0x2a
 8002086:	4770      	bx	lr

08002088 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002088:	6803      	ldr	r3, [r0, #0]
 800208a:	695a      	ldr	r2, [r3, #20]
 800208c:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002090:	d011      	beq.n	80020b6 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002092:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002096:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002098:	2300      	movs	r3, #0
 800209a:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800209c:	2220      	movs	r2, #32
 800209e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020a2:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80020a6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80020a8:	f042 0204 	orr.w	r2, r2, #4
 80020ac:	6402      	str	r2, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ae:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

    return HAL_ERROR;
 80020b2:	2001      	movs	r0, #1
 80020b4:	4770      	bx	lr
  }
  return HAL_OK;
 80020b6:	2000      	movs	r0, #0
}
 80020b8:	4770      	bx	lr

080020ba <I2C_ConvertOtherXferOptions>:
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80020ba:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80020bc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80020c0:	d004      	beq.n	80020cc <I2C_ConvertOtherXferOptions+0x12>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80020c2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80020c4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80020c8:	d003      	beq.n	80020d2 <I2C_ConvertOtherXferOptions+0x18>
 80020ca:	4770      	bx	lr
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80020cc:	2301      	movs	r3, #1
 80020ce:	62c3      	str	r3, [r0, #44]	; 0x2c
 80020d0:	4770      	bx	lr
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80020d2:	2308      	movs	r3, #8
 80020d4:	62c3      	str	r3, [r0, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80020d6:	e7f8      	b.n	80020ca <I2C_ConvertOtherXferOptions+0x10>

080020d8 <I2C_WaitOnFlagUntilTimeout>:
{
 80020d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020da:	4606      	mov	r6, r0
 80020dc:	460c      	mov	r4, r1
 80020de:	4617      	mov	r7, r2
 80020e0:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020e2:	e022      	b.n	800212a <I2C_WaitOnFlagUntilTimeout+0x52>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020e4:	f7fe f8d2 	bl	800028c <HAL_GetTick>
 80020e8:	9b06      	ldr	r3, [sp, #24]
 80020ea:	1ac0      	subs	r0, r0, r3
 80020ec:	4285      	cmp	r5, r0
 80020ee:	d300      	bcc.n	80020f2 <I2C_WaitOnFlagUntilTimeout+0x1a>
 80020f0:	b9dd      	cbnz	r5, 800212a <I2C_WaitOnFlagUntilTimeout+0x52>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80020f6:	2220      	movs	r2, #32
 80020f8:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80020fc:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002100:	6c32      	ldr	r2, [r6, #64]	; 0x40
 8002102:	f042 0220 	orr.w	r2, r2, #32
 8002106:	6432      	str	r2, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002108:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        return HAL_ERROR;
 800210c:	2001      	movs	r0, #1
 800210e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002110:	6833      	ldr	r3, [r6, #0]
 8002112:	695b      	ldr	r3, [r3, #20]
 8002114:	ea24 0303 	bic.w	r3, r4, r3
 8002118:	b29b      	uxth	r3, r3
 800211a:	fab3 f383 	clz	r3, r3
 800211e:	095b      	lsrs	r3, r3, #5
 8002120:	42bb      	cmp	r3, r7
 8002122:	d10f      	bne.n	8002144 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8002124:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002128:	d1dc      	bne.n	80020e4 <I2C_WaitOnFlagUntilTimeout+0xc>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800212a:	f3c4 4307 	ubfx	r3, r4, #16, #8
 800212e:	2b01      	cmp	r3, #1
 8002130:	d0ee      	beq.n	8002110 <I2C_WaitOnFlagUntilTimeout+0x38>
 8002132:	6833      	ldr	r3, [r6, #0]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	ea24 0303 	bic.w	r3, r4, r3
 800213a:	b29b      	uxth	r3, r3
 800213c:	fab3 f383 	clz	r3, r3
 8002140:	095b      	lsrs	r3, r3, #5
 8002142:	e7ed      	b.n	8002120 <I2C_WaitOnFlagUntilTimeout+0x48>
  return HAL_OK;
 8002144:	2000      	movs	r0, #0
}
 8002146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002148 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8002148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800214a:	4604      	mov	r4, r0
 800214c:	460d      	mov	r5, r1
 800214e:	4616      	mov	r6, r2
 8002150:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002152:	e03c      	b.n	80021ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800215a:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800215c:	6823      	ldr	r3, [r4, #0]
 800215e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002162:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002164:	2300      	movs	r3, #0
 8002166:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002168:	2220      	movs	r2, #32
 800216a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800216e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002172:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002174:	f042 0204 	orr.w	r2, r2, #4
 8002178:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800217a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 800217e:	2001      	movs	r0, #1
 8002180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002182:	f7fe f883 	bl	800028c <HAL_GetTick>
 8002186:	1bc0      	subs	r0, r0, r7
 8002188:	4286      	cmp	r6, r0
 800218a:	d300      	bcc.n	800218e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x46>
 800218c:	b9fe      	cbnz	r6, 80021ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
        hi2c->PreviousState       = I2C_STATE_NONE;
 800218e:	2300      	movs	r3, #0
 8002190:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002192:	2220      	movs	r2, #32
 8002194:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002198:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800219c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800219e:	f042 0220 	orr.w	r2, r2, #32
 80021a2:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80021a4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80021a8:	2001      	movs	r0, #1
 80021aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80021ac:	6823      	ldr	r3, [r4, #0]
 80021ae:	695b      	ldr	r3, [r3, #20]
 80021b0:	ea25 0303 	bic.w	r3, r5, r3
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	3300      	adds	r3, #0
 80021b8:	bf18      	it	ne
 80021ba:	2301      	movne	r3, #1
 80021bc:	b1a3      	cbz	r3, 80021e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021be:	6823      	ldr	r3, [r4, #0]
 80021c0:	695a      	ldr	r2, [r3, #20]
 80021c2:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80021c6:	d1c5      	bne.n	8002154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
    if (Timeout != HAL_MAX_DELAY)
 80021c8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80021cc:	d1d9      	bne.n	8002182 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80021ce:	f3c5 4307 	ubfx	r3, r5, #16, #8
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d0ea      	beq.n	80021ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x64>
 80021d6:	6823      	ldr	r3, [r4, #0]
 80021d8:	699b      	ldr	r3, [r3, #24]
 80021da:	ea25 0303 	bic.w	r3, r5, r3
 80021de:	b29b      	uxth	r3, r3
 80021e0:	3300      	adds	r3, #0
 80021e2:	bf18      	it	ne
 80021e4:	2301      	movne	r3, #1
 80021e6:	e7e9      	b.n	80021bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
  return HAL_OK;
 80021e8:	2000      	movs	r0, #0
}
 80021ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080021ec <I2C_MasterRequestWrite>:
{
 80021ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ee:	b083      	sub	sp, #12
 80021f0:	4604      	mov	r4, r0
 80021f2:	460f      	mov	r7, r1
 80021f4:	4615      	mov	r5, r2
 80021f6:	461e      	mov	r6, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80021f8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d00d      	beq.n	800221a <I2C_MasterRequestWrite+0x2e>
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d00b      	beq.n	800221a <I2C_MasterRequestWrite+0x2e>
 8002202:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002206:	d008      	beq.n	800221a <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002208:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800220a:	2b12      	cmp	r3, #18
 800220c:	d10a      	bne.n	8002224 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800220e:	6802      	ldr	r2, [r0, #0]
 8002210:	6813      	ldr	r3, [r2, #0]
 8002212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002216:	6013      	str	r3, [r2, #0]
 8002218:	e004      	b.n	8002224 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800221a:	6822      	ldr	r2, [r4, #0]
 800221c:	6813      	ldr	r3, [r2, #0]
 800221e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002222:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002224:	9600      	str	r6, [sp, #0]
 8002226:	462b      	mov	r3, r5
 8002228:	2200      	movs	r2, #0
 800222a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800222e:	4620      	mov	r0, r4
 8002230:	f7ff ff52 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8002234:	bb18      	cbnz	r0, 800227e <I2C_MasterRequestWrite+0x92>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002236:	6923      	ldr	r3, [r4, #16]
 8002238:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800223c:	d011      	beq.n	8002262 <I2C_MasterRequestWrite+0x76>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800223e:	6822      	ldr	r2, [r4, #0]
 8002240:	11fb      	asrs	r3, r7, #7
 8002242:	f003 0306 	and.w	r3, r3, #6
 8002246:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800224a:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800224c:	4633      	mov	r3, r6
 800224e:	462a      	mov	r2, r5
 8002250:	490e      	ldr	r1, [pc, #56]	; (800228c <I2C_MasterRequestWrite+0xa0>)
 8002252:	4620      	mov	r0, r4
 8002254:	f7ff ff78 	bl	8002148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002258:	b9a8      	cbnz	r0, 8002286 <I2C_MasterRequestWrite+0x9a>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800225a:	6823      	ldr	r3, [r4, #0]
 800225c:	b2ff      	uxtb	r7, r7
 800225e:	611f      	str	r7, [r3, #16]
 8002260:	e003      	b.n	800226a <I2C_MasterRequestWrite+0x7e>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002262:	6823      	ldr	r3, [r4, #0]
 8002264:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8002268:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800226a:	4633      	mov	r3, r6
 800226c:	462a      	mov	r2, r5
 800226e:	4908      	ldr	r1, [pc, #32]	; (8002290 <I2C_MasterRequestWrite+0xa4>)
 8002270:	4620      	mov	r0, r4
 8002272:	f7ff ff69 	bl	8002148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002276:	4603      	mov	r3, r0
 8002278:	b110      	cbz	r0, 8002280 <I2C_MasterRequestWrite+0x94>
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e000      	b.n	8002280 <I2C_MasterRequestWrite+0x94>
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
}
 8002280:	4618      	mov	r0, r3
 8002282:	b003      	add	sp, #12
 8002284:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e7fa      	b.n	8002280 <I2C_MasterRequestWrite+0x94>
 800228a:	bf00      	nop
 800228c:	00010008 	.word	0x00010008
 8002290:	00010002 	.word	0x00010002

08002294 <I2C_MasterRequestRead>:
{
 8002294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002298:	b084      	sub	sp, #16
 800229a:	4604      	mov	r4, r0
 800229c:	460d      	mov	r5, r1
 800229e:	4616      	mov	r6, r2
 80022a0:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80022a2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022a4:	6801      	ldr	r1, [r0, #0]
 80022a6:	680b      	ldr	r3, [r1, #0]
 80022a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022ac:	600b      	str	r3, [r1, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80022ae:	2a08      	cmp	r2, #8
 80022b0:	d00d      	beq.n	80022ce <I2C_MasterRequestRead+0x3a>
 80022b2:	2a01      	cmp	r2, #1
 80022b4:	d00b      	beq.n	80022ce <I2C_MasterRequestRead+0x3a>
 80022b6:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80022ba:	d008      	beq.n	80022ce <I2C_MasterRequestRead+0x3a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80022bc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80022be:	2b11      	cmp	r3, #17
 80022c0:	d10a      	bne.n	80022d8 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022c2:	6802      	ldr	r2, [r0, #0]
 80022c4:	6813      	ldr	r3, [r2, #0]
 80022c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	e004      	b.n	80022d8 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022ce:	6822      	ldr	r2, [r4, #0]
 80022d0:	6813      	ldr	r3, [r2, #0]
 80022d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022d6:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80022d8:	9700      	str	r7, [sp, #0]
 80022da:	4633      	mov	r3, r6
 80022dc:	2200      	movs	r2, #0
 80022de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80022e2:	4620      	mov	r0, r4
 80022e4:	f7ff fef8 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 80022e8:	2800      	cmp	r0, #0
 80022ea:	d148      	bne.n	800237e <I2C_MasterRequestRead+0xea>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022ec:	6923      	ldr	r3, [r4, #16]
 80022ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80022f2:	d010      	beq.n	8002316 <I2C_MasterRequestRead+0x82>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80022f4:	6823      	ldr	r3, [r4, #0]
 80022f6:	ea4f 18e5 	mov.w	r8, r5, asr #7
 80022fa:	f008 0806 	and.w	r8, r8, #6
 80022fe:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8002302:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002304:	463b      	mov	r3, r7
 8002306:	4632      	mov	r2, r6
 8002308:	4920      	ldr	r1, [pc, #128]	; (800238c <I2C_MasterRequestRead+0xf8>)
 800230a:	4620      	mov	r0, r4
 800230c:	f7ff ff1c 	bl	8002148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002310:	b180      	cbz	r0, 8002334 <I2C_MasterRequestRead+0xa0>
      return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e034      	b.n	8002380 <I2C_MasterRequestRead+0xec>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002316:	6823      	ldr	r3, [r4, #0]
 8002318:	f045 0501 	orr.w	r5, r5, #1
 800231c:	b2ed      	uxtb	r5, r5
 800231e:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002320:	463b      	mov	r3, r7
 8002322:	4632      	mov	r2, r6
 8002324:	491a      	ldr	r1, [pc, #104]	; (8002390 <I2C_MasterRequestRead+0xfc>)
 8002326:	4620      	mov	r0, r4
 8002328:	f7ff ff0e 	bl	8002148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800232c:	4603      	mov	r3, r0
 800232e:	b338      	cbz	r0, 8002380 <I2C_MasterRequestRead+0xec>
    return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e025      	b.n	8002380 <I2C_MasterRequestRead+0xec>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002334:	6823      	ldr	r3, [r4, #0]
 8002336:	b2ed      	uxtb	r5, r5
 8002338:	611d      	str	r5, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800233a:	463b      	mov	r3, r7
 800233c:	4632      	mov	r2, r6
 800233e:	4914      	ldr	r1, [pc, #80]	; (8002390 <I2C_MasterRequestRead+0xfc>)
 8002340:	4620      	mov	r0, r4
 8002342:	f7ff ff01 	bl	8002148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002346:	b108      	cbz	r0, 800234c <I2C_MasterRequestRead+0xb8>
      return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e019      	b.n	8002380 <I2C_MasterRequestRead+0xec>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800234c:	2200      	movs	r2, #0
 800234e:	9203      	str	r2, [sp, #12]
 8002350:	6823      	ldr	r3, [r4, #0]
 8002352:	6959      	ldr	r1, [r3, #20]
 8002354:	9103      	str	r1, [sp, #12]
 8002356:	6999      	ldr	r1, [r3, #24]
 8002358:	9103      	str	r1, [sp, #12]
 800235a:	9903      	ldr	r1, [sp, #12]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800235c:	6819      	ldr	r1, [r3, #0]
 800235e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002362:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002364:	9700      	str	r7, [sp, #0]
 8002366:	4633      	mov	r3, r6
 8002368:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800236c:	4620      	mov	r0, r4
 800236e:	f7ff feb3 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8002372:	b948      	cbnz	r0, 8002388 <I2C_MasterRequestRead+0xf4>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002374:	6822      	ldr	r2, [r4, #0]
 8002376:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 800237a:	6113      	str	r3, [r2, #16]
 800237c:	e7d0      	b.n	8002320 <I2C_MasterRequestRead+0x8c>
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
}
 8002380:	4618      	mov	r0, r3
 8002382:	b004      	add	sp, #16
 8002384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e7f9      	b.n	8002380 <I2C_MasterRequestRead+0xec>
 800238c:	00010008 	.word	0x00010008
 8002390:	00010002 	.word	0x00010002

08002394 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8002394:	b570      	push	{r4, r5, r6, lr}
 8002396:	4604      	mov	r4, r0
 8002398:	460d      	mov	r5, r1
 800239a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800239c:	6823      	ldr	r3, [r4, #0]
 800239e:	695b      	ldr	r3, [r3, #20]
 80023a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80023a4:	d11c      	bne.n	80023e0 <I2C_WaitOnTXEFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023a6:	4620      	mov	r0, r4
 80023a8:	f7ff fe6e 	bl	8002088 <I2C_IsAcknowledgeFailed>
 80023ac:	b9d0      	cbnz	r0, 80023e4 <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 80023ae:	f1b5 3fff 	cmp.w	r5, #4294967295
 80023b2:	d0f3      	beq.n	800239c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023b4:	f7fd ff6a 	bl	800028c <HAL_GetTick>
 80023b8:	1b80      	subs	r0, r0, r6
 80023ba:	4285      	cmp	r5, r0
 80023bc:	d301      	bcc.n	80023c2 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 80023be:	2d00      	cmp	r5, #0
 80023c0:	d1ec      	bne.n	800239c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80023c2:	2300      	movs	r3, #0
 80023c4:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80023c6:	2220      	movs	r2, #32
 80023c8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023cc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023d0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80023d2:	f042 0220 	orr.w	r2, r2, #32
 80023d6:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80023d8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80023dc:	2001      	movs	r0, #1
 80023de:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80023e0:	2000      	movs	r0, #0
 80023e2:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80023e4:	2001      	movs	r0, #1
}
 80023e6:	bd70      	pop	{r4, r5, r6, pc}

080023e8 <I2C_RequestMemoryWrite>:
{
 80023e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023ec:	b084      	sub	sp, #16
 80023ee:	4604      	mov	r4, r0
 80023f0:	460e      	mov	r6, r1
 80023f2:	4617      	mov	r7, r2
 80023f4:	4698      	mov	r8, r3
 80023f6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023f8:	6802      	ldr	r2, [r0, #0]
 80023fa:	6813      	ldr	r3, [r2, #0]
 80023fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002400:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002402:	9500      	str	r5, [sp, #0]
 8002404:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002406:	2200      	movs	r2, #0
 8002408:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800240c:	f7ff fe64 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8002410:	b120      	cbz	r0, 800241c <I2C_RequestMemoryWrite+0x34>
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
}
 8002414:	4618      	mov	r0, r3
 8002416:	b004      	add	sp, #16
 8002418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800241c:	6823      	ldr	r3, [r4, #0]
 800241e:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
 8002422:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002424:	462b      	mov	r3, r5
 8002426:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002428:	4921      	ldr	r1, [pc, #132]	; (80024b0 <I2C_RequestMemoryWrite+0xc8>)
 800242a:	4620      	mov	r0, r4
 800242c:	f7ff fe8c 	bl	8002148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002430:	b108      	cbz	r0, 8002436 <I2C_RequestMemoryWrite+0x4e>
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e7ee      	b.n	8002414 <I2C_RequestMemoryWrite+0x2c>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002436:	2300      	movs	r3, #0
 8002438:	9303      	str	r3, [sp, #12]
 800243a:	6823      	ldr	r3, [r4, #0]
 800243c:	695a      	ldr	r2, [r3, #20]
 800243e:	9203      	str	r2, [sp, #12]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	9303      	str	r3, [sp, #12]
 8002444:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002446:	462a      	mov	r2, r5
 8002448:	990a      	ldr	r1, [sp, #40]	; 0x28
 800244a:	4620      	mov	r0, r4
 800244c:	f7ff ffa2 	bl	8002394 <I2C_WaitOnTXEFlagUntilTimeout>
 8002450:	4603      	mov	r3, r0
 8002452:	b158      	cbz	r0, 800246c <I2C_RequestMemoryWrite+0x84>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002454:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002456:	2b04      	cmp	r3, #4
 8002458:	d001      	beq.n	800245e <I2C_RequestMemoryWrite+0x76>
    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e7da      	b.n	8002414 <I2C_RequestMemoryWrite+0x2c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800245e:	6822      	ldr	r2, [r4, #0]
 8002460:	6813      	ldr	r3, [r2, #0]
 8002462:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002466:	6013      	str	r3, [r2, #0]
    return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e7d3      	b.n	8002414 <I2C_RequestMemoryWrite+0x2c>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800246c:	f1b8 0f01 	cmp.w	r8, #1
 8002470:	d00e      	beq.n	8002490 <I2C_RequestMemoryWrite+0xa8>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002472:	6823      	ldr	r3, [r4, #0]
 8002474:	0a3a      	lsrs	r2, r7, #8
 8002476:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002478:	462a      	mov	r2, r5
 800247a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800247c:	4620      	mov	r0, r4
 800247e:	f7ff ff89 	bl	8002394 <I2C_WaitOnTXEFlagUntilTimeout>
 8002482:	4603      	mov	r3, r0
 8002484:	b178      	cbz	r0, 80024a6 <I2C_RequestMemoryWrite+0xbe>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002486:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002488:	2b04      	cmp	r3, #4
 800248a:	d005      	beq.n	8002498 <I2C_RequestMemoryWrite+0xb0>
      return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e7c1      	b.n	8002414 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002490:	6822      	ldr	r2, [r4, #0]
 8002492:	b2ff      	uxtb	r7, r7
 8002494:	6117      	str	r7, [r2, #16]
 8002496:	e7bd      	b.n	8002414 <I2C_RequestMemoryWrite+0x2c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002498:	6822      	ldr	r2, [r4, #0]
 800249a:	6813      	ldr	r3, [r2, #0]
 800249c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024a0:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e7b6      	b.n	8002414 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80024a6:	6822      	ldr	r2, [r4, #0]
 80024a8:	b2ff      	uxtb	r7, r7
 80024aa:	6117      	str	r7, [r2, #16]
 80024ac:	e7b2      	b.n	8002414 <I2C_RequestMemoryWrite+0x2c>
 80024ae:	bf00      	nop
 80024b0:	00010002 	.word	0x00010002

080024b4 <I2C_RequestMemoryRead>:
{
 80024b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024b8:	b084      	sub	sp, #16
 80024ba:	4604      	mov	r4, r0
 80024bc:	460e      	mov	r6, r1
 80024be:	4617      	mov	r7, r2
 80024c0:	4698      	mov	r8, r3
 80024c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024c4:	6802      	ldr	r2, [r0, #0]
 80024c6:	6813      	ldr	r3, [r2, #0]
 80024c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024cc:	6013      	str	r3, [r2, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024ce:	6802      	ldr	r2, [r0, #0]
 80024d0:	6813      	ldr	r3, [r2, #0]
 80024d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024d6:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024d8:	9500      	str	r5, [sp, #0]
 80024da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80024dc:	2200      	movs	r2, #0
 80024de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80024e2:	f7ff fdf9 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 80024e6:	b120      	cbz	r0, 80024f2 <I2C_RequestMemoryRead+0x3e>
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	b004      	add	sp, #16
 80024ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80024f2:	6823      	ldr	r3, [r4, #0]
 80024f4:	b2f6      	uxtb	r6, r6
 80024f6:	f006 02fe 	and.w	r2, r6, #254	; 0xfe
 80024fa:	611a      	str	r2, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024fc:	462b      	mov	r3, r5
 80024fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002500:	4938      	ldr	r1, [pc, #224]	; (80025e4 <I2C_RequestMemoryRead+0x130>)
 8002502:	4620      	mov	r0, r4
 8002504:	f7ff fe20 	bl	8002148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002508:	b108      	cbz	r0, 800250e <I2C_RequestMemoryRead+0x5a>
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e7ed      	b.n	80024ea <I2C_RequestMemoryRead+0x36>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800250e:	2300      	movs	r3, #0
 8002510:	9303      	str	r3, [sp, #12]
 8002512:	6823      	ldr	r3, [r4, #0]
 8002514:	695a      	ldr	r2, [r3, #20]
 8002516:	9203      	str	r2, [sp, #12]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	9303      	str	r3, [sp, #12]
 800251c:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800251e:	462a      	mov	r2, r5
 8002520:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002522:	4620      	mov	r0, r4
 8002524:	f7ff ff36 	bl	8002394 <I2C_WaitOnTXEFlagUntilTimeout>
 8002528:	b158      	cbz	r0, 8002542 <I2C_RequestMemoryRead+0x8e>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800252a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800252c:	2b04      	cmp	r3, #4
 800252e:	d001      	beq.n	8002534 <I2C_RequestMemoryRead+0x80>
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e7da      	b.n	80024ea <I2C_RequestMemoryRead+0x36>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002534:	6822      	ldr	r2, [r4, #0]
 8002536:	6813      	ldr	r3, [r2, #0]
 8002538:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800253c:	6013      	str	r3, [r2, #0]
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e7d3      	b.n	80024ea <I2C_RequestMemoryRead+0x36>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002542:	f1b8 0f01 	cmp.w	r8, #1
 8002546:	d00d      	beq.n	8002564 <I2C_RequestMemoryRead+0xb0>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002548:	6823      	ldr	r3, [r4, #0]
 800254a:	0a3a      	lsrs	r2, r7, #8
 800254c:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800254e:	462a      	mov	r2, r5
 8002550:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002552:	4620      	mov	r0, r4
 8002554:	f7ff ff1e 	bl	8002394 <I2C_WaitOnTXEFlagUntilTimeout>
 8002558:	b1c8      	cbz	r0, 800258e <I2C_RequestMemoryRead+0xda>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800255a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800255c:	2b04      	cmp	r3, #4
 800255e:	d00f      	beq.n	8002580 <I2C_RequestMemoryRead+0xcc>
      return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e7c2      	b.n	80024ea <I2C_RequestMemoryRead+0x36>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002564:	6823      	ldr	r3, [r4, #0]
 8002566:	b2ff      	uxtb	r7, r7
 8002568:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800256a:	462a      	mov	r2, r5
 800256c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800256e:	4620      	mov	r0, r4
 8002570:	f7ff ff10 	bl	8002394 <I2C_WaitOnTXEFlagUntilTimeout>
 8002574:	b1b0      	cbz	r0, 80025a4 <I2C_RequestMemoryRead+0xf0>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002576:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002578:	2b04      	cmp	r3, #4
 800257a:	d00c      	beq.n	8002596 <I2C_RequestMemoryRead+0xe2>
    return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e7b4      	b.n	80024ea <I2C_RequestMemoryRead+0x36>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002580:	6822      	ldr	r2, [r4, #0]
 8002582:	6813      	ldr	r3, [r2, #0]
 8002584:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002588:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e7ad      	b.n	80024ea <I2C_RequestMemoryRead+0x36>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800258e:	6823      	ldr	r3, [r4, #0]
 8002590:	b2ff      	uxtb	r7, r7
 8002592:	611f      	str	r7, [r3, #16]
 8002594:	e7e9      	b.n	800256a <I2C_RequestMemoryRead+0xb6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002596:	6822      	ldr	r2, [r4, #0]
 8002598:	6813      	ldr	r3, [r2, #0]
 800259a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800259e:	6013      	str	r3, [r2, #0]
    return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e7a2      	b.n	80024ea <I2C_RequestMemoryRead+0x36>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025a4:	6822      	ldr	r2, [r4, #0]
 80025a6:	6813      	ldr	r3, [r2, #0]
 80025a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ac:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025ae:	9500      	str	r5, [sp, #0]
 80025b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80025b2:	2200      	movs	r2, #0
 80025b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80025b8:	4620      	mov	r0, r4
 80025ba:	f7ff fd8d 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 80025be:	b108      	cbz	r0, 80025c4 <I2C_RequestMemoryRead+0x110>
    return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e792      	b.n	80024ea <I2C_RequestMemoryRead+0x36>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	f046 0601 	orr.w	r6, r6, #1
 80025ca:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025cc:	462b      	mov	r3, r5
 80025ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80025d0:	4904      	ldr	r1, [pc, #16]	; (80025e4 <I2C_RequestMemoryRead+0x130>)
 80025d2:	4620      	mov	r0, r4
 80025d4:	f7ff fdb8 	bl	8002148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025d8:	4603      	mov	r3, r0
 80025da:	2800      	cmp	r0, #0
 80025dc:	d085      	beq.n	80024ea <I2C_RequestMemoryRead+0x36>
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e783      	b.n	80024ea <I2C_RequestMemoryRead+0x36>
 80025e2:	bf00      	nop
 80025e4:	00010002 	.word	0x00010002

080025e8 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 80025e8:	b570      	push	{r4, r5, r6, lr}
 80025ea:	4604      	mov	r4, r0
 80025ec:	460d      	mov	r5, r1
 80025ee:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80025f0:	6823      	ldr	r3, [r4, #0]
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	f013 0f04 	tst.w	r3, #4
 80025f8:	d11c      	bne.n	8002634 <I2C_WaitOnBTFFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80025fa:	4620      	mov	r0, r4
 80025fc:	f7ff fd44 	bl	8002088 <I2C_IsAcknowledgeFailed>
 8002600:	b9d0      	cbnz	r0, 8002638 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8002602:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002606:	d0f3      	beq.n	80025f0 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002608:	f7fd fe40 	bl	800028c <HAL_GetTick>
 800260c:	1b80      	subs	r0, r0, r6
 800260e:	4285      	cmp	r5, r0
 8002610:	d301      	bcc.n	8002616 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8002612:	2d00      	cmp	r5, #0
 8002614:	d1ec      	bne.n	80025f0 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002616:	2300      	movs	r3, #0
 8002618:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800261a:	2220      	movs	r2, #32
 800261c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002620:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002624:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002626:	f042 0220 	orr.w	r2, r2, #32
 800262a:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800262c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8002630:	2001      	movs	r0, #1
 8002632:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8002634:	2000      	movs	r0, #0
 8002636:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002638:	2001      	movs	r0, #1
}
 800263a:	bd70      	pop	{r4, r5, r6, pc}

0800263c <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 800263c:	b570      	push	{r4, r5, r6, lr}
 800263e:	4605      	mov	r5, r0
 8002640:	460c      	mov	r4, r1
 8002642:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002644:	682b      	ldr	r3, [r5, #0]
 8002646:	695a      	ldr	r2, [r3, #20]
 8002648:	f012 0f40 	tst.w	r2, #64	; 0x40
 800264c:	d129      	bne.n	80026a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800264e:	695a      	ldr	r2, [r3, #20]
 8002650:	f012 0f10 	tst.w	r2, #16
 8002654:	d115      	bne.n	8002682 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002656:	f7fd fe19 	bl	800028c <HAL_GetTick>
 800265a:	1b80      	subs	r0, r0, r6
 800265c:	42a0      	cmp	r0, r4
 800265e:	d801      	bhi.n	8002664 <I2C_WaitOnRXNEFlagUntilTimeout+0x28>
 8002660:	2c00      	cmp	r4, #0
 8002662:	d1ef      	bne.n	8002644 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002664:	2300      	movs	r3, #0
 8002666:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002668:	2220      	movs	r2, #32
 800266a:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800266e:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002672:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002674:	f042 0220 	orr.w	r2, r2, #32
 8002678:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800267a:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 800267e:	2001      	movs	r0, #1
 8002680:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002682:	f06f 0210 	mvn.w	r2, #16
 8002686:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002688:	2300      	movs	r3, #0
 800268a:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800268c:	2220      	movs	r2, #32
 800268e:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002692:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002696:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002698:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800269a:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 800269e:	2001      	movs	r0, #1
 80026a0:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80026a2:	2000      	movs	r0, #0
}
 80026a4:	bd70      	pop	{r4, r5, r6, pc}

080026a6 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80026a6:	b570      	push	{r4, r5, r6, lr}
 80026a8:	4604      	mov	r4, r0
 80026aa:	460d      	mov	r5, r1
 80026ac:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026ae:	6823      	ldr	r3, [r4, #0]
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	f013 0f10 	tst.w	r3, #16
 80026b6:	d119      	bne.n	80026ec <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80026b8:	4620      	mov	r0, r4
 80026ba:	f7ff fce5 	bl	8002088 <I2C_IsAcknowledgeFailed>
 80026be:	b9b8      	cbnz	r0, 80026f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026c0:	f7fd fde4 	bl	800028c <HAL_GetTick>
 80026c4:	1b80      	subs	r0, r0, r6
 80026c6:	42a8      	cmp	r0, r5
 80026c8:	d801      	bhi.n	80026ce <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
 80026ca:	2d00      	cmp	r5, #0
 80026cc:	d1ef      	bne.n	80026ae <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80026ce:	2300      	movs	r3, #0
 80026d0:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80026d2:	2220      	movs	r2, #32
 80026d4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026d8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026dc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80026de:	f042 0220 	orr.w	r2, r2, #32
 80026e2:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80026e4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 80026e8:	2001      	movs	r0, #1
 80026ea:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80026ec:	2000      	movs	r0, #0
 80026ee:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80026f0:	2001      	movs	r0, #1
}
 80026f2:	bd70      	pop	{r4, r5, r6, pc}
{
 80026f4:	4770      	bx	lr

080026f6 <HAL_I2C_Init>:
  if (hi2c == NULL)
 80026f6:	2800      	cmp	r0, #0
 80026f8:	f000 80be 	beq.w	8002878 <HAL_I2C_Init+0x182>
{
 80026fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026fe:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002700:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002704:	2b00      	cmp	r3, #0
 8002706:	d06b      	beq.n	80027e0 <HAL_I2C_Init+0xea>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002708:	2324      	movs	r3, #36	; 0x24
 800270a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800270e:	6822      	ldr	r2, [r4, #0]
 8002710:	6813      	ldr	r3, [r2, #0]
 8002712:	f023 0301 	bic.w	r3, r3, #1
 8002716:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002718:	f005 f868 	bl	80077ec <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800271c:	6862      	ldr	r2, [r4, #4]
 800271e:	4b58      	ldr	r3, [pc, #352]	; (8002880 <HAL_I2C_Init+0x18a>)
 8002720:	429a      	cmp	r2, r3
 8002722:	d862      	bhi.n	80027ea <HAL_I2C_Init+0xf4>
 8002724:	4b57      	ldr	r3, [pc, #348]	; (8002884 <HAL_I2C_Init+0x18e>)
 8002726:	4298      	cmp	r0, r3
 8002728:	bf8c      	ite	hi
 800272a:	2300      	movhi	r3, #0
 800272c:	2301      	movls	r3, #1
 800272e:	2b00      	cmp	r3, #0
 8002730:	f040 80a4 	bne.w	800287c <HAL_I2C_Init+0x186>
  freqrange = I2C_FREQRANGE(pclk1);
 8002734:	4b54      	ldr	r3, [pc, #336]	; (8002888 <HAL_I2C_Init+0x192>)
 8002736:	fba3 2300 	umull	r2, r3, r3, r0
 800273a:	0c9a      	lsrs	r2, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800273c:	6821      	ldr	r1, [r4, #0]
 800273e:	684b      	ldr	r3, [r1, #4]
 8002740:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002744:	4313      	orrs	r3, r2
 8002746:	604b      	str	r3, [r1, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002748:	6825      	ldr	r5, [r4, #0]
 800274a:	6a29      	ldr	r1, [r5, #32]
 800274c:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8002750:	6866      	ldr	r6, [r4, #4]
 8002752:	4b4b      	ldr	r3, [pc, #300]	; (8002880 <HAL_I2C_Init+0x18a>)
 8002754:	429e      	cmp	r6, r3
 8002756:	d84e      	bhi.n	80027f6 <HAL_I2C_Init+0x100>
 8002758:	1c53      	adds	r3, r2, #1
 800275a:	430b      	orrs	r3, r1
 800275c:	622b      	str	r3, [r5, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800275e:	6822      	ldr	r2, [r4, #0]
 8002760:	69d1      	ldr	r1, [r2, #28]
 8002762:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8002766:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800276a:	6863      	ldr	r3, [r4, #4]
 800276c:	4d44      	ldr	r5, [pc, #272]	; (8002880 <HAL_I2C_Init+0x18a>)
 800276e:	42ab      	cmp	r3, r5
 8002770:	d84b      	bhi.n	800280a <HAL_I2C_Init+0x114>
 8002772:	3801      	subs	r0, #1
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	fbb0 f3f3 	udiv	r3, r0, r3
 800277a:	3301      	adds	r3, #1
 800277c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002780:	2b04      	cmp	r3, #4
 8002782:	bf38      	it	cc
 8002784:	2304      	movcc	r3, #4
 8002786:	430b      	orrs	r3, r1
 8002788:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800278a:	6821      	ldr	r1, [r4, #0]
 800278c:	680b      	ldr	r3, [r1, #0]
 800278e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002792:	69e2      	ldr	r2, [r4, #28]
 8002794:	6a20      	ldr	r0, [r4, #32]
 8002796:	4302      	orrs	r2, r0
 8002798:	4313      	orrs	r3, r2
 800279a:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800279c:	6821      	ldr	r1, [r4, #0]
 800279e:	688b      	ldr	r3, [r1, #8]
 80027a0:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80027a4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80027a8:	6922      	ldr	r2, [r4, #16]
 80027aa:	68e0      	ldr	r0, [r4, #12]
 80027ac:	4302      	orrs	r2, r0
 80027ae:	4313      	orrs	r3, r2
 80027b0:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027b2:	6821      	ldr	r1, [r4, #0]
 80027b4:	68cb      	ldr	r3, [r1, #12]
 80027b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80027ba:	6962      	ldr	r2, [r4, #20]
 80027bc:	69a0      	ldr	r0, [r4, #24]
 80027be:	4302      	orrs	r2, r0
 80027c0:	4313      	orrs	r3, r2
 80027c2:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 80027c4:	6822      	ldr	r2, [r4, #0]
 80027c6:	6813      	ldr	r3, [r2, #0]
 80027c8:	f043 0301 	orr.w	r3, r3, #1
 80027cc:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027ce:	2000      	movs	r0, #0
 80027d0:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027d2:	2320      	movs	r3, #32
 80027d4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027d8:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027da:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80027de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80027e0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 80027e4:	f009 fa80 	bl	800bce8 <HAL_I2C_MspInit>
 80027e8:	e78e      	b.n	8002708 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027ea:	4b28      	ldr	r3, [pc, #160]	; (800288c <HAL_I2C_Init+0x196>)
 80027ec:	4298      	cmp	r0, r3
 80027ee:	bf8c      	ite	hi
 80027f0:	2300      	movhi	r3, #0
 80027f2:	2301      	movls	r3, #1
 80027f4:	e79b      	b.n	800272e <HAL_I2C_Init+0x38>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027f6:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80027fa:	fb03 f302 	mul.w	r3, r3, r2
 80027fe:	4a24      	ldr	r2, [pc, #144]	; (8002890 <HAL_I2C_Init+0x19a>)
 8002800:	fba2 2303 	umull	r2, r3, r2, r3
 8002804:	099b      	lsrs	r3, r3, #6
 8002806:	3301      	adds	r3, #1
 8002808:	e7a7      	b.n	800275a <HAL_I2C_Init+0x64>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800280a:	68a6      	ldr	r6, [r4, #8]
 800280c:	b9be      	cbnz	r6, 800283e <HAL_I2C_Init+0x148>
 800280e:	1e45      	subs	r5, r0, #1
 8002810:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 8002814:	fbb5 f5f7 	udiv	r5, r5, r7
 8002818:	3501      	adds	r5, #1
 800281a:	f3c5 050b 	ubfx	r5, r5, #0, #12
 800281e:	fab5 f585 	clz	r5, r5
 8002822:	096d      	lsrs	r5, r5, #5
 8002824:	bb35      	cbnz	r5, 8002874 <HAL_I2C_Init+0x17e>
 8002826:	b9c6      	cbnz	r6, 800285a <HAL_I2C_Init+0x164>
 8002828:	3801      	subs	r0, #1
 800282a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800282e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002832:	3301      	adds	r3, #1
 8002834:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002838:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800283c:	e7a3      	b.n	8002786 <HAL_I2C_Init+0x90>
 800283e:	1e45      	subs	r5, r0, #1
 8002840:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 8002844:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8002848:	fbb5 f5f7 	udiv	r5, r5, r7
 800284c:	3501      	adds	r5, #1
 800284e:	f3c5 050b 	ubfx	r5, r5, #0, #12
 8002852:	fab5 f585 	clz	r5, r5
 8002856:	096d      	lsrs	r5, r5, #5
 8002858:	e7e4      	b.n	8002824 <HAL_I2C_Init+0x12e>
 800285a:	3801      	subs	r0, #1
 800285c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002860:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002864:	fbb0 f3f3 	udiv	r3, r0, r3
 8002868:	3301      	adds	r3, #1
 800286a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800286e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002872:	e788      	b.n	8002786 <HAL_I2C_Init+0x90>
 8002874:	2301      	movs	r3, #1
 8002876:	e786      	b.n	8002786 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002878:	2001      	movs	r0, #1
 800287a:	4770      	bx	lr
    return HAL_ERROR;
 800287c:	2001      	movs	r0, #1
}
 800287e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002880:	000186a0 	.word	0x000186a0
 8002884:	001e847f 	.word	0x001e847f
 8002888:	431bde83 	.word	0x431bde83
 800288c:	003d08ff 	.word	0x003d08ff
 8002890:	10624dd3 	.word	0x10624dd3
{
 8002894:	4770      	bx	lr

08002896 <HAL_I2C_DeInit>:
  if (hi2c == NULL)
 8002896:	b1a8      	cbz	r0, 80028c4 <HAL_I2C_DeInit+0x2e>
{
 8002898:	b510      	push	{r4, lr}
 800289a:	4604      	mov	r4, r0
  hi2c->State = HAL_I2C_STATE_BUSY;
 800289c:	2324      	movs	r3, #36	; 0x24
 800289e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80028a2:	6802      	ldr	r2, [r0, #0]
 80028a4:	6813      	ldr	r3, [r2, #0]
 80028a6:	f023 0301 	bic.w	r3, r3, #1
 80028aa:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 80028ac:	f009 fa54 	bl	800bd58 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80028b0:	2000      	movs	r0, #0
 80028b2:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80028b4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028b8:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80028ba:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  __HAL_UNLOCK(hi2c);
 80028be:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80028c2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80028c4:	2001      	movs	r0, #1
 80028c6:	4770      	bx	lr

080028c8 <HAL_I2C_Master_Transmit>:
{
 80028c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028cc:	b084      	sub	sp, #16
 80028ce:	4604      	mov	r4, r0
 80028d0:	460d      	mov	r5, r1
 80028d2:	4690      	mov	r8, r2
 80028d4:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 80028d6:	f7fd fcd9 	bl	800028c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80028da:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	2b20      	cmp	r3, #32
 80028e2:	d004      	beq.n	80028ee <HAL_I2C_Master_Transmit+0x26>
    return HAL_BUSY;
 80028e4:	2502      	movs	r5, #2
}
 80028e6:	4628      	mov	r0, r5
 80028e8:	b004      	add	sp, #16
 80028ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028ee:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028f0:	9000      	str	r0, [sp, #0]
 80028f2:	2319      	movs	r3, #25
 80028f4:	2201      	movs	r2, #1
 80028f6:	494f      	ldr	r1, [pc, #316]	; (8002a34 <HAL_I2C_Master_Transmit+0x16c>)
 80028f8:	4620      	mov	r0, r4
 80028fa:	f7ff fbed 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 80028fe:	b108      	cbz	r0, 8002904 <HAL_I2C_Master_Transmit+0x3c>
      return HAL_BUSY;
 8002900:	2502      	movs	r5, #2
 8002902:	e7f0      	b.n	80028e6 <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 8002904:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002908:	2b01      	cmp	r3, #1
 800290a:	f000 808e 	beq.w	8002a2a <HAL_I2C_Master_Transmit+0x162>
 800290e:	2301      	movs	r3, #1
 8002910:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002914:	6823      	ldr	r3, [r4, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	f012 0f01 	tst.w	r2, #1
 800291c:	d103      	bne.n	8002926 <HAL_I2C_Master_Transmit+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	f042 0201 	orr.w	r2, r2, #1
 8002924:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002926:	6822      	ldr	r2, [r4, #0]
 8002928:	6813      	ldr	r3, [r2, #0]
 800292a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800292e:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002930:	2321      	movs	r3, #33	; 0x21
 8002932:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002936:	2310      	movs	r3, #16
 8002938:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800293c:	2300      	movs	r3, #0
 800293e:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8002940:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002944:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002946:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002948:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800294a:	4b3b      	ldr	r3, [pc, #236]	; (8002a38 <HAL_I2C_Master_Transmit+0x170>)
 800294c:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800294e:	4633      	mov	r3, r6
 8002950:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002952:	4629      	mov	r1, r5
 8002954:	4620      	mov	r0, r4
 8002956:	f7ff fc49 	bl	80021ec <I2C_MasterRequestWrite>
 800295a:	4605      	mov	r5, r0
 800295c:	2800      	cmp	r0, #0
 800295e:	d166      	bne.n	8002a2e <HAL_I2C_Master_Transmit+0x166>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002960:	2300      	movs	r3, #0
 8002962:	9303      	str	r3, [sp, #12]
 8002964:	6823      	ldr	r3, [r4, #0]
 8002966:	695a      	ldr	r2, [r3, #20]
 8002968:	9203      	str	r2, [sp, #12]
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	9303      	str	r3, [sp, #12]
 800296e:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8002970:	e012      	b.n	8002998 <HAL_I2C_Master_Transmit+0xd0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002972:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002974:	2b04      	cmp	r3, #4
 8002976:	d001      	beq.n	800297c <HAL_I2C_Master_Transmit+0xb4>
        return HAL_ERROR;
 8002978:	2501      	movs	r5, #1
 800297a:	e7b4      	b.n	80028e6 <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800297c:	6822      	ldr	r2, [r4, #0]
 800297e:	6813      	ldr	r3, [r2, #0]
 8002980:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002984:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8002986:	2501      	movs	r5, #1
 8002988:	e7ad      	b.n	80028e6 <HAL_I2C_Master_Transmit+0x1e>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800298a:	4632      	mov	r2, r6
 800298c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800298e:	4620      	mov	r0, r4
 8002990:	f7ff fe2a 	bl	80025e8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002994:	2800      	cmp	r0, #0
 8002996:	d12e      	bne.n	80029f6 <HAL_I2C_Master_Transmit+0x12e>
    while (hi2c->XferSize > 0U)
 8002998:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800299a:	2b00      	cmp	r3, #0
 800299c:	d037      	beq.n	8002a0e <HAL_I2C_Master_Transmit+0x146>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800299e:	4632      	mov	r2, r6
 80029a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80029a2:	4620      	mov	r0, r4
 80029a4:	f7ff fcf6 	bl	8002394 <I2C_WaitOnTXEFlagUntilTimeout>
 80029a8:	2800      	cmp	r0, #0
 80029aa:	d1e2      	bne.n	8002972 <HAL_I2C_Master_Transmit+0xaa>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029ac:	6823      	ldr	r3, [r4, #0]
 80029ae:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80029b0:	7812      	ldrb	r2, [r2, #0]
 80029b2:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80029b4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80029b6:	1c4b      	adds	r3, r1, #1
 80029b8:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80029ba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80029bc:	b29b      	uxth	r3, r3
 80029be:	3b01      	subs	r3, #1
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80029c4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80029c6:	3b01      	subs	r3, #1
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029cc:	6822      	ldr	r2, [r4, #0]
 80029ce:	6950      	ldr	r0, [r2, #20]
 80029d0:	f010 0f04 	tst.w	r0, #4
 80029d4:	d0d9      	beq.n	800298a <HAL_I2C_Master_Transmit+0xc2>
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d0d7      	beq.n	800298a <HAL_I2C_Master_Transmit+0xc2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029da:	784b      	ldrb	r3, [r1, #1]
 80029dc:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 80029de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80029e0:	3301      	adds	r3, #1
 80029e2:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80029e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	3b01      	subs	r3, #1
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80029ee:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80029f0:	3b01      	subs	r3, #1
 80029f2:	8523      	strh	r3, [r4, #40]	; 0x28
 80029f4:	e7c9      	b.n	800298a <HAL_I2C_Master_Transmit+0xc2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80029f8:	2b04      	cmp	r3, #4
 80029fa:	d001      	beq.n	8002a00 <HAL_I2C_Master_Transmit+0x138>
        return HAL_ERROR;
 80029fc:	2501      	movs	r5, #1
 80029fe:	e772      	b.n	80028e6 <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a00:	6822      	ldr	r2, [r4, #0]
 8002a02:	6813      	ldr	r3, [r2, #0]
 8002a04:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a08:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8002a0a:	2501      	movs	r5, #1
 8002a0c:	e76b      	b.n	80028e6 <HAL_I2C_Master_Transmit+0x1e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a0e:	6822      	ldr	r2, [r4, #0]
 8002a10:	6813      	ldr	r3, [r2, #0]
 8002a12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a16:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002a18:	2320      	movs	r3, #32
 8002a1a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8002a24:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8002a28:	e75d      	b.n	80028e6 <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 8002a2a:	2502      	movs	r5, #2
 8002a2c:	e75b      	b.n	80028e6 <HAL_I2C_Master_Transmit+0x1e>
      return HAL_ERROR;
 8002a2e:	2501      	movs	r5, #1
 8002a30:	e759      	b.n	80028e6 <HAL_I2C_Master_Transmit+0x1e>
 8002a32:	bf00      	nop
 8002a34:	00100002 	.word	0x00100002
 8002a38:	ffff0000 	.word	0xffff0000

08002a3c <HAL_I2C_Master_Receive>:
{
 8002a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a40:	b086      	sub	sp, #24
 8002a42:	4604      	mov	r4, r0
 8002a44:	460d      	mov	r5, r1
 8002a46:	4690      	mov	r8, r2
 8002a48:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 8002a4a:	f7fd fc1f 	bl	800028c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a4e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b20      	cmp	r3, #32
 8002a56:	d004      	beq.n	8002a62 <HAL_I2C_Master_Receive+0x26>
    return HAL_BUSY;
 8002a58:	2502      	movs	r5, #2
}
 8002a5a:	4628      	mov	r0, r5
 8002a5c:	b006      	add	sp, #24
 8002a5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a62:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a64:	9000      	str	r0, [sp, #0]
 8002a66:	2319      	movs	r3, #25
 8002a68:	2201      	movs	r2, #1
 8002a6a:	4988      	ldr	r1, [pc, #544]	; (8002c8c <HAL_I2C_Master_Receive+0x250>)
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	f7ff fb33 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8002a72:	b108      	cbz	r0, 8002a78 <HAL_I2C_Master_Receive+0x3c>
      return HAL_BUSY;
 8002a74:	2502      	movs	r5, #2
 8002a76:	e7f0      	b.n	8002a5a <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8002a78:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	f000 813d 	beq.w	8002cfc <HAL_I2C_Master_Receive+0x2c0>
 8002a82:	2301      	movs	r3, #1
 8002a84:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a88:	6823      	ldr	r3, [r4, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	f012 0f01 	tst.w	r2, #1
 8002a90:	d103      	bne.n	8002a9a <HAL_I2C_Master_Receive+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	f042 0201 	orr.w	r2, r2, #1
 8002a98:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a9a:	6822      	ldr	r2, [r4, #0]
 8002a9c:	6813      	ldr	r3, [r2, #0]
 8002a9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002aa2:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002aa4:	2322      	movs	r3, #34	; 0x22
 8002aa6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002aaa:	2310      	movs	r3, #16
 8002aac:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8002ab4:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ab8:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002aba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002abc:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002abe:	4b74      	ldr	r3, [pc, #464]	; (8002c90 <HAL_I2C_Master_Receive+0x254>)
 8002ac0:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ac2:	4633      	mov	r3, r6
 8002ac4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002ac6:	4629      	mov	r1, r5
 8002ac8:	4620      	mov	r0, r4
 8002aca:	f7ff fbe3 	bl	8002294 <I2C_MasterRequestRead>
 8002ace:	4605      	mov	r5, r0
 8002ad0:	2800      	cmp	r0, #0
 8002ad2:	f040 8115 	bne.w	8002d00 <HAL_I2C_Master_Receive+0x2c4>
    if (hi2c->XferSize == 0U)
 8002ad6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002ad8:	b95b      	cbnz	r3, 8002af2 <HAL_I2C_Master_Receive+0xb6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ada:	9302      	str	r3, [sp, #8]
 8002adc:	6823      	ldr	r3, [r4, #0]
 8002ade:	695a      	ldr	r2, [r3, #20]
 8002ae0:	9202      	str	r2, [sp, #8]
 8002ae2:	699a      	ldr	r2, [r3, #24]
 8002ae4:	9202      	str	r2, [sp, #8]
 8002ae6:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	e07a      	b.n	8002be8 <HAL_I2C_Master_Receive+0x1ac>
    else if (hi2c->XferSize == 1U)
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d00f      	beq.n	8002b16 <HAL_I2C_Master_Receive+0xda>
    else if (hi2c->XferSize == 2U)
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d01f      	beq.n	8002b3a <HAL_I2C_Master_Receive+0xfe>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002afa:	6822      	ldr	r2, [r4, #0]
 8002afc:	6813      	ldr	r3, [r2, #0]
 8002afe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b02:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b04:	2300      	movs	r3, #0
 8002b06:	9305      	str	r3, [sp, #20]
 8002b08:	6823      	ldr	r3, [r4, #0]
 8002b0a:	695a      	ldr	r2, [r3, #20]
 8002b0c:	9205      	str	r2, [sp, #20]
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	9305      	str	r3, [sp, #20]
 8002b12:	9b05      	ldr	r3, [sp, #20]
 8002b14:	e068      	b.n	8002be8 <HAL_I2C_Master_Receive+0x1ac>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b16:	6822      	ldr	r2, [r4, #0]
 8002b18:	6813      	ldr	r3, [r2, #0]
 8002b1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b1e:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b20:	2300      	movs	r3, #0
 8002b22:	9303      	str	r3, [sp, #12]
 8002b24:	6823      	ldr	r3, [r4, #0]
 8002b26:	695a      	ldr	r2, [r3, #20]
 8002b28:	9203      	str	r2, [sp, #12]
 8002b2a:	699a      	ldr	r2, [r3, #24]
 8002b2c:	9203      	str	r2, [sp, #12]
 8002b2e:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	e056      	b.n	8002be8 <HAL_I2C_Master_Receive+0x1ac>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b3a:	6822      	ldr	r2, [r4, #0]
 8002b3c:	6813      	ldr	r3, [r2, #0]
 8002b3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b42:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b44:	6822      	ldr	r2, [r4, #0]
 8002b46:	6813      	ldr	r3, [r2, #0]
 8002b48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b4c:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b4e:	2300      	movs	r3, #0
 8002b50:	9304      	str	r3, [sp, #16]
 8002b52:	6823      	ldr	r3, [r4, #0]
 8002b54:	695a      	ldr	r2, [r3, #20]
 8002b56:	9204      	str	r2, [sp, #16]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	9304      	str	r3, [sp, #16]
 8002b5c:	9b04      	ldr	r3, [sp, #16]
 8002b5e:	e043      	b.n	8002be8 <HAL_I2C_Master_Receive+0x1ac>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b60:	4632      	mov	r2, r6
 8002b62:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002b64:	4620      	mov	r0, r4
 8002b66:	f7ff fd69 	bl	800263c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b6a:	2800      	cmp	r0, #0
 8002b6c:	f040 80ca 	bne.w	8002d04 <HAL_I2C_Master_Receive+0x2c8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b72:	6822      	ldr	r2, [r4, #0]
 8002b74:	6912      	ldr	r2, [r2, #16]
 8002b76:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002b78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8002b7e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002b80:	3b01      	subs	r3, #1
 8002b82:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002b84:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002b8e:	e02b      	b.n	8002be8 <HAL_I2C_Master_Receive+0x1ac>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b90:	9600      	str	r6, [sp, #0]
 8002b92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002b94:	2200      	movs	r2, #0
 8002b96:	493f      	ldr	r1, [pc, #252]	; (8002c94 <HAL_I2C_Master_Receive+0x258>)
 8002b98:	4620      	mov	r0, r4
 8002b9a:	f7ff fa9d 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8002b9e:	2800      	cmp	r0, #0
 8002ba0:	f040 80b2 	bne.w	8002d08 <HAL_I2C_Master_Receive+0x2cc>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ba4:	6822      	ldr	r2, [r4, #0]
 8002ba6:	6813      	ldr	r3, [r2, #0]
 8002ba8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bac:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bb0:	6822      	ldr	r2, [r4, #0]
 8002bb2:	6912      	ldr	r2, [r2, #16]
 8002bb4:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002bb6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002bb8:	1c53      	adds	r3, r2, #1
 8002bba:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8002bbc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002bc2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bcc:	6823      	ldr	r3, [r4, #0]
 8002bce:	691b      	ldr	r3, [r3, #16]
 8002bd0:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8002bd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8002bd8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002bde:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	3b01      	subs	r3, #1
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002be8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d07d      	beq.n	8002cea <HAL_I2C_Master_Receive+0x2ae>
      if (hi2c->XferSize <= 3U)
 8002bee:	2b03      	cmp	r3, #3
 8002bf0:	d852      	bhi.n	8002c98 <HAL_I2C_Master_Receive+0x25c>
        if (hi2c->XferSize == 1U)
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d0b4      	beq.n	8002b60 <HAL_I2C_Master_Receive+0x124>
        else if (hi2c->XferSize == 2U)
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d0ca      	beq.n	8002b90 <HAL_I2C_Master_Receive+0x154>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bfa:	9600      	str	r6, [sp, #0]
 8002bfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002bfe:	2200      	movs	r2, #0
 8002c00:	4924      	ldr	r1, [pc, #144]	; (8002c94 <HAL_I2C_Master_Receive+0x258>)
 8002c02:	4620      	mov	r0, r4
 8002c04:	f7ff fa68 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8002c08:	2800      	cmp	r0, #0
 8002c0a:	d17f      	bne.n	8002d0c <HAL_I2C_Master_Receive+0x2d0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c0c:	6822      	ldr	r2, [r4, #0]
 8002c0e:	6813      	ldr	r3, [r2, #0]
 8002c10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c14:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c18:	6822      	ldr	r2, [r4, #0]
 8002c1a:	6912      	ldr	r2, [r2, #16]
 8002c1c:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002c1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c20:	3301      	adds	r3, #1
 8002c22:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8002c24:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002c26:	3b01      	subs	r3, #1
 8002c28:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002c2a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c34:	9600      	str	r6, [sp, #0]
 8002c36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002c38:	2200      	movs	r2, #0
 8002c3a:	4916      	ldr	r1, [pc, #88]	; (8002c94 <HAL_I2C_Master_Receive+0x258>)
 8002c3c:	4620      	mov	r0, r4
 8002c3e:	f7ff fa4b 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8002c42:	2800      	cmp	r0, #0
 8002c44:	d164      	bne.n	8002d10 <HAL_I2C_Master_Receive+0x2d4>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c46:	6822      	ldr	r2, [r4, #0]
 8002c48:	6813      	ldr	r3, [r2, #0]
 8002c4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c4e:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c52:	6822      	ldr	r2, [r4, #0]
 8002c54:	6912      	ldr	r2, [r2, #16]
 8002c56:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002c58:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002c5a:	1c53      	adds	r3, r2, #1
 8002c5c:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8002c5e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002c60:	3b01      	subs	r3, #1
 8002c62:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002c64:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c6e:	6823      	ldr	r3, [r4, #0]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8002c74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c76:	3301      	adds	r3, #1
 8002c78:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8002c7a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002c80:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	3b01      	subs	r3, #1
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002c8a:	e7ad      	b.n	8002be8 <HAL_I2C_Master_Receive+0x1ac>
 8002c8c:	00100002 	.word	0x00100002
 8002c90:	ffff0000 	.word	0xffff0000
 8002c94:	00010004 	.word	0x00010004
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c98:	4632      	mov	r2, r6
 8002c9a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002c9c:	4620      	mov	r0, r4
 8002c9e:	f7ff fccd 	bl	800263c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	d136      	bne.n	8002d14 <HAL_I2C_Master_Receive+0x2d8>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ca6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002ca8:	6822      	ldr	r2, [r4, #0]
 8002caa:	6912      	ldr	r2, [r2, #16]
 8002cac:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002cae:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002cb0:	1c53      	adds	r3, r2, #1
 8002cb2:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8002cb4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8002cba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002cc4:	6823      	ldr	r3, [r4, #0]
 8002cc6:	6959      	ldr	r1, [r3, #20]
 8002cc8:	f011 0f04 	tst.w	r1, #4
 8002ccc:	d08c      	beq.n	8002be8 <HAL_I2C_Master_Receive+0x1ac>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8002cd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8002cd8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002cde:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002ce8:	e77e      	b.n	8002be8 <HAL_I2C_Master_Receive+0x1ac>
    hi2c->State = HAL_I2C_STATE_READY;
 8002cea:	2320      	movs	r3, #32
 8002cec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8002cf6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8002cfa:	e6ae      	b.n	8002a5a <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8002cfc:	2502      	movs	r5, #2
 8002cfe:	e6ac      	b.n	8002a5a <HAL_I2C_Master_Receive+0x1e>
      return HAL_ERROR;
 8002d00:	2501      	movs	r5, #1
 8002d02:	e6aa      	b.n	8002a5a <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8002d04:	2501      	movs	r5, #1
 8002d06:	e6a8      	b.n	8002a5a <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8002d08:	2501      	movs	r5, #1
 8002d0a:	e6a6      	b.n	8002a5a <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8002d0c:	2501      	movs	r5, #1
 8002d0e:	e6a4      	b.n	8002a5a <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8002d10:	2501      	movs	r5, #1
 8002d12:	e6a2      	b.n	8002a5a <HAL_I2C_Master_Receive+0x1e>
          return HAL_ERROR;
 8002d14:	2501      	movs	r5, #1
 8002d16:	e6a0      	b.n	8002a5a <HAL_I2C_Master_Receive+0x1e>

08002d18 <HAL_I2C_Slave_Transmit>:
{
 8002d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d1c:	b084      	sub	sp, #16
 8002d1e:	4604      	mov	r4, r0
 8002d20:	460f      	mov	r7, r1
 8002d22:	4690      	mov	r8, r2
 8002d24:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8002d26:	f7fd fab1 	bl	800028c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d2a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	2b20      	cmp	r3, #32
 8002d32:	d004      	beq.n	8002d3e <HAL_I2C_Slave_Transmit+0x26>
    return HAL_BUSY;
 8002d34:	2302      	movs	r3, #2
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	b004      	add	sp, #16
 8002d3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d3e:	4606      	mov	r6, r0
    if ((pData == NULL) || (Size == 0U))
 8002d40:	2f00      	cmp	r7, #0
 8002d42:	f000 80a6 	beq.w	8002e92 <HAL_I2C_Slave_Transmit+0x17a>
 8002d46:	f1b8 0f00 	cmp.w	r8, #0
 8002d4a:	f000 80a4 	beq.w	8002e96 <HAL_I2C_Slave_Transmit+0x17e>
    __HAL_LOCK(hi2c);
 8002d4e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	f000 80a1 	beq.w	8002e9a <HAL_I2C_Slave_Transmit+0x182>
 8002d58:	2301      	movs	r3, #1
 8002d5a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d5e:	6823      	ldr	r3, [r4, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	f012 0f01 	tst.w	r2, #1
 8002d66:	d103      	bne.n	8002d70 <HAL_I2C_Slave_Transmit+0x58>
      __HAL_I2C_ENABLE(hi2c);
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	f042 0201 	orr.w	r2, r2, #1
 8002d6e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d70:	6822      	ldr	r2, [r4, #0]
 8002d72:	6813      	ldr	r3, [r2, #0]
 8002d74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d78:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d7a:	2321      	movs	r3, #33	; 0x21
 8002d7c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8002d80:	2320      	movs	r3, #32
 8002d82:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d86:	2200      	movs	r2, #0
 8002d88:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8002d8a:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d8c:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d90:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002d92:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d94:	4b45      	ldr	r3, [pc, #276]	; (8002eac <HAL_I2C_Slave_Transmit+0x194>)
 8002d96:	62e3      	str	r3, [r4, #44]	; 0x2c
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d98:	6821      	ldr	r1, [r4, #0]
 8002d9a:	680b      	ldr	r3, [r1, #0]
 8002d9c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002da0:	600b      	str	r3, [r1, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8002da2:	9600      	str	r6, [sp, #0]
 8002da4:	462b      	mov	r3, r5
 8002da6:	4942      	ldr	r1, [pc, #264]	; (8002eb0 <HAL_I2C_Slave_Transmit+0x198>)
 8002da8:	4620      	mov	r0, r4
 8002daa:	f7ff f995 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8002dae:	2800      	cmp	r0, #0
 8002db0:	d175      	bne.n	8002e9e <HAL_I2C_Slave_Transmit+0x186>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002db2:	2300      	movs	r3, #0
 8002db4:	9302      	str	r3, [sp, #8]
 8002db6:	6823      	ldr	r3, [r4, #0]
 8002db8:	695a      	ldr	r2, [r3, #20]
 8002dba:	9202      	str	r2, [sp, #8]
 8002dbc:	699b      	ldr	r3, [r3, #24]
 8002dbe:	9302      	str	r3, [sp, #8]
 8002dc0:	9b02      	ldr	r3, [sp, #8]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002dc2:	6923      	ldr	r3, [r4, #16]
 8002dc4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002dc8:	d02e      	beq.n	8002e28 <HAL_I2C_Slave_Transmit+0x110>
    while (hi2c->XferSize > 0U)
 8002dca:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d044      	beq.n	8002e5a <HAL_I2C_Slave_Transmit+0x142>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dd0:	4632      	mov	r2, r6
 8002dd2:	4629      	mov	r1, r5
 8002dd4:	4620      	mov	r0, r4
 8002dd6:	f7ff fadd 	bl	8002394 <I2C_WaitOnTXEFlagUntilTimeout>
 8002dda:	2800      	cmp	r0, #0
 8002ddc:	d136      	bne.n	8002e4c <HAL_I2C_Slave_Transmit+0x134>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dde:	6823      	ldr	r3, [r4, #0]
 8002de0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002de2:	7812      	ldrb	r2, [r2, #0]
 8002de4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002de6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002de8:	1c4b      	adds	r3, r1, #1
 8002dea:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002dec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	3b01      	subs	r3, #1
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002df6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002dfe:	6822      	ldr	r2, [r4, #0]
 8002e00:	6950      	ldr	r0, [r2, #20]
 8002e02:	f010 0f04 	tst.w	r0, #4
 8002e06:	d0e0      	beq.n	8002dca <HAL_I2C_Slave_Transmit+0xb2>
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d0de      	beq.n	8002dca <HAL_I2C_Slave_Transmit+0xb2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e0c:	784b      	ldrb	r3, [r1, #1]
 8002e0e:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8002e10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e12:	3301      	adds	r3, #1
 8002e14:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8002e16:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8002e20:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002e22:	3b01      	subs	r3, #1
 8002e24:	8523      	strh	r3, [r4, #40]	; 0x28
 8002e26:	e7d0      	b.n	8002dca <HAL_I2C_Slave_Transmit+0xb2>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8002e28:	9600      	str	r6, [sp, #0]
 8002e2a:	462b      	mov	r3, r5
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	4920      	ldr	r1, [pc, #128]	; (8002eb0 <HAL_I2C_Slave_Transmit+0x198>)
 8002e30:	4620      	mov	r0, r4
 8002e32:	f7ff f951 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8002e36:	2800      	cmp	r0, #0
 8002e38:	d133      	bne.n	8002ea2 <HAL_I2C_Slave_Transmit+0x18a>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	9303      	str	r3, [sp, #12]
 8002e3e:	6823      	ldr	r3, [r4, #0]
 8002e40:	695a      	ldr	r2, [r3, #20]
 8002e42:	9203      	str	r2, [sp, #12]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	9303      	str	r3, [sp, #12]
 8002e48:	9b03      	ldr	r3, [sp, #12]
 8002e4a:	e7be      	b.n	8002dca <HAL_I2C_Slave_Transmit+0xb2>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e4c:	6822      	ldr	r2, [r4, #0]
 8002e4e:	6813      	ldr	r3, [r2, #0]
 8002e50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e54:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e76d      	b.n	8002d36 <HAL_I2C_Slave_Transmit+0x1e>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_AF, RESET, Timeout, tickstart) != HAL_OK)
 8002e5a:	9600      	str	r6, [sp, #0]
 8002e5c:	462b      	mov	r3, r5
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f44f 3182 	mov.w	r1, #66560	; 0x10400
 8002e64:	4620      	mov	r0, r4
 8002e66:	f7ff f937 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	b9d8      	cbnz	r0, 8002ea6 <HAL_I2C_Slave_Transmit+0x18e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e6e:	6822      	ldr	r2, [r4, #0]
 8002e70:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 8002e74:	6151      	str	r1, [r2, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e76:	6821      	ldr	r1, [r4, #0]
 8002e78:	680a      	ldr	r2, [r1, #0]
 8002e7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e7e:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002e80:	2220      	movs	r2, #32
 8002e82:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e86:	2200      	movs	r2, #0
 8002e88:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8002e8c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    return HAL_OK;
 8002e90:	e751      	b.n	8002d36 <HAL_I2C_Slave_Transmit+0x1e>
      return  HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e74f      	b.n	8002d36 <HAL_I2C_Slave_Transmit+0x1e>
 8002e96:	2301      	movs	r3, #1
 8002e98:	e74d      	b.n	8002d36 <HAL_I2C_Slave_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	e74b      	b.n	8002d36 <HAL_I2C_Slave_Transmit+0x1e>
      return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e749      	b.n	8002d36 <HAL_I2C_Slave_Transmit+0x1e>
        return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e747      	b.n	8002d36 <HAL_I2C_Slave_Transmit+0x1e>
      return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e745      	b.n	8002d36 <HAL_I2C_Slave_Transmit+0x1e>
 8002eaa:	bf00      	nop
 8002eac:	ffff0000 	.word	0xffff0000
 8002eb0:	00010002 	.word	0x00010002

08002eb4 <HAL_I2C_Slave_Receive>:
{
 8002eb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002eb8:	b084      	sub	sp, #16
 8002eba:	4604      	mov	r4, r0
 8002ebc:	460f      	mov	r7, r1
 8002ebe:	4690      	mov	r8, r2
 8002ec0:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8002ec2:	f7fd f9e3 	bl	800028c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ec6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b20      	cmp	r3, #32
 8002ece:	d004      	beq.n	8002eda <HAL_I2C_Slave_Receive+0x26>
    return HAL_BUSY;
 8002ed0:	2302      	movs	r3, #2
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	b004      	add	sp, #16
 8002ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002eda:	4606      	mov	r6, r0
    if ((pData == NULL) || (Size == (uint16_t)0))
 8002edc:	2f00      	cmp	r7, #0
 8002ede:	f000 8098 	beq.w	8003012 <HAL_I2C_Slave_Receive+0x15e>
 8002ee2:	f1b8 0f00 	cmp.w	r8, #0
 8002ee6:	f000 8096 	beq.w	8003016 <HAL_I2C_Slave_Receive+0x162>
    __HAL_LOCK(hi2c);
 8002eea:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	f000 8093 	beq.w	800301a <HAL_I2C_Slave_Receive+0x166>
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002efa:	6823      	ldr	r3, [r4, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	f012 0f01 	tst.w	r2, #1
 8002f02:	d103      	bne.n	8002f0c <HAL_I2C_Slave_Receive+0x58>
      __HAL_I2C_ENABLE(hi2c);
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	f042 0201 	orr.w	r2, r2, #1
 8002f0a:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f0c:	6822      	ldr	r2, [r4, #0]
 8002f0e:	6813      	ldr	r3, [r2, #0]
 8002f10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002f14:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002f16:	2322      	movs	r3, #34	; 0x22
 8002f18:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8002f1c:	2320      	movs	r3, #32
 8002f1e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f22:	2200      	movs	r2, #0
 8002f24:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8002f26:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f28:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f2c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002f2e:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f30:	4b3c      	ldr	r3, [pc, #240]	; (8003024 <HAL_I2C_Slave_Receive+0x170>)
 8002f32:	62e3      	str	r3, [r4, #44]	; 0x2c
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f34:	6821      	ldr	r1, [r4, #0]
 8002f36:	680b      	ldr	r3, [r1, #0]
 8002f38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f3c:	600b      	str	r3, [r1, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8002f3e:	9600      	str	r6, [sp, #0]
 8002f40:	462b      	mov	r3, r5
 8002f42:	4939      	ldr	r1, [pc, #228]	; (8003028 <HAL_I2C_Slave_Receive+0x174>)
 8002f44:	4620      	mov	r0, r4
 8002f46:	f7ff f8c7 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8002f4a:	2800      	cmp	r0, #0
 8002f4c:	d167      	bne.n	800301e <HAL_I2C_Slave_Receive+0x16a>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f4e:	2300      	movs	r3, #0
 8002f50:	9302      	str	r3, [sp, #8]
 8002f52:	6823      	ldr	r3, [r4, #0]
 8002f54:	695a      	ldr	r2, [r3, #20]
 8002f56:	9202      	str	r2, [sp, #8]
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	9302      	str	r3, [sp, #8]
 8002f5c:	9b02      	ldr	r3, [sp, #8]
    while (hi2c->XferSize > 0U)
 8002f5e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d031      	beq.n	8002fc8 <HAL_I2C_Slave_Receive+0x114>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f64:	4632      	mov	r2, r6
 8002f66:	4629      	mov	r1, r5
 8002f68:	4620      	mov	r0, r4
 8002f6a:	f7ff fb67 	bl	800263c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f6e:	bb20      	cbnz	r0, 8002fba <HAL_I2C_Slave_Receive+0x106>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f72:	6822      	ldr	r2, [r4, #0]
 8002f74:	6912      	ldr	r2, [r2, #16]
 8002f76:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002f78:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002f7a:	1c4b      	adds	r3, r1, #1
 8002f7c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8002f7e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002f80:	3a01      	subs	r2, #1
 8002f82:	b292      	uxth	r2, r2
 8002f84:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002f86:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f90:	6823      	ldr	r3, [r4, #0]
 8002f92:	6958      	ldr	r0, [r3, #20]
 8002f94:	f010 0f04 	tst.w	r0, #4
 8002f98:	d0e1      	beq.n	8002f5e <HAL_I2C_Slave_Receive+0xaa>
 8002f9a:	2a00      	cmp	r2, #0
 8002f9c:	d0df      	beq.n	8002f5e <HAL_I2C_Slave_Receive+0xaa>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	704b      	strb	r3, [r1, #1]
        hi2c->pBuffPtr++;
 8002fa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8002fa8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002faa:	3b01      	subs	r3, #1
 8002fac:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8002fae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002fb8:	e7d1      	b.n	8002f5e <HAL_I2C_Slave_Receive+0xaa>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fba:	6822      	ldr	r2, [r4, #0]
 8002fbc:	6813      	ldr	r3, [r2, #0]
 8002fbe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002fc2:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e784      	b.n	8002ed2 <HAL_I2C_Slave_Receive+0x1e>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fc8:	4632      	mov	r2, r6
 8002fca:	4629      	mov	r1, r5
 8002fcc:	4620      	mov	r0, r4
 8002fce:	f7ff fb6a 	bl	80026a6 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	b9b0      	cbnz	r0, 8003004 <HAL_I2C_Slave_Receive+0x150>
    __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	9203      	str	r2, [sp, #12]
 8002fda:	6821      	ldr	r1, [r4, #0]
 8002fdc:	6948      	ldr	r0, [r1, #20]
 8002fde:	9003      	str	r0, [sp, #12]
 8002fe0:	6808      	ldr	r0, [r1, #0]
 8002fe2:	f040 0001 	orr.w	r0, r0, #1
 8002fe6:	6008      	str	r0, [r1, #0]
 8002fe8:	9903      	ldr	r1, [sp, #12]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fea:	6820      	ldr	r0, [r4, #0]
 8002fec:	6801      	ldr	r1, [r0, #0]
 8002fee:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002ff2:	6001      	str	r1, [r0, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002ff4:	2120      	movs	r1, #32
 8002ff6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ffa:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8002ffe:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    return HAL_OK;
 8003002:	e766      	b.n	8002ed2 <HAL_I2C_Slave_Receive+0x1e>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003004:	6822      	ldr	r2, [r4, #0]
 8003006:	6813      	ldr	r3, [r2, #0]
 8003008:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800300c:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e75f      	b.n	8002ed2 <HAL_I2C_Slave_Receive+0x1e>
      return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e75d      	b.n	8002ed2 <HAL_I2C_Slave_Receive+0x1e>
 8003016:	2301      	movs	r3, #1
 8003018:	e75b      	b.n	8002ed2 <HAL_I2C_Slave_Receive+0x1e>
    __HAL_LOCK(hi2c);
 800301a:	2302      	movs	r3, #2
 800301c:	e759      	b.n	8002ed2 <HAL_I2C_Slave_Receive+0x1e>
      return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e757      	b.n	8002ed2 <HAL_I2C_Slave_Receive+0x1e>
 8003022:	bf00      	nop
 8003024:	ffff0000 	.word	0xffff0000
 8003028:	00010002 	.word	0x00010002

0800302c <HAL_I2C_Master_Transmit_IT>:
{
 800302c:	b430      	push	{r4, r5}
 800302e:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003030:	2400      	movs	r4, #0
 8003032:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003034:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8003038:	b2e4      	uxtb	r4, r4
 800303a:	2c20      	cmp	r4, #32
 800303c:	d003      	beq.n	8003046 <HAL_I2C_Master_Transmit_IT+0x1a>
    return HAL_BUSY;
 800303e:	2002      	movs	r0, #2
}
 8003040:	b002      	add	sp, #8
 8003042:	bc30      	pop	{r4, r5}
 8003044:	4770      	bx	lr
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003046:	4c2c      	ldr	r4, [pc, #176]	; (80030f8 <HAL_I2C_Master_Transmit_IT+0xcc>)
 8003048:	6824      	ldr	r4, [r4, #0]
 800304a:	08e4      	lsrs	r4, r4, #3
 800304c:	4d2b      	ldr	r5, [pc, #172]	; (80030fc <HAL_I2C_Master_Transmit_IT+0xd0>)
 800304e:	fba5 5404 	umull	r5, r4, r5, r4
 8003052:	0a24      	lsrs	r4, r4, #8
 8003054:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8003058:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800305c:	9401      	str	r4, [sp, #4]
      count--;
 800305e:	9c01      	ldr	r4, [sp, #4]
 8003060:	3c01      	subs	r4, #1
 8003062:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 8003064:	9c01      	ldr	r4, [sp, #4]
 8003066:	2c00      	cmp	r4, #0
 8003068:	d035      	beq.n	80030d6 <HAL_I2C_Master_Transmit_IT+0xaa>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800306a:	6804      	ldr	r4, [r0, #0]
 800306c:	69a5      	ldr	r5, [r4, #24]
 800306e:	f015 0f02 	tst.w	r5, #2
 8003072:	d1f4      	bne.n	800305e <HAL_I2C_Master_Transmit_IT+0x32>
    __HAL_LOCK(hi2c);
 8003074:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 8003078:	2d01      	cmp	r5, #1
 800307a:	d03b      	beq.n	80030f4 <HAL_I2C_Master_Transmit_IT+0xc8>
 800307c:	2501      	movs	r5, #1
 800307e:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003082:	6825      	ldr	r5, [r4, #0]
 8003084:	f015 0f01 	tst.w	r5, #1
 8003088:	d103      	bne.n	8003092 <HAL_I2C_Master_Transmit_IT+0x66>
      __HAL_I2C_ENABLE(hi2c);
 800308a:	6825      	ldr	r5, [r4, #0]
 800308c:	f045 0501 	orr.w	r5, r5, #1
 8003090:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003092:	6805      	ldr	r5, [r0, #0]
 8003094:	682c      	ldr	r4, [r5, #0]
 8003096:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 800309a:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800309c:	2421      	movs	r4, #33	; 0x21
 800309e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80030a2:	2410      	movs	r4, #16
 80030a4:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030a8:	2400      	movs	r4, #0
 80030aa:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80030ac:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030ae:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030b0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80030b2:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030b4:	4b12      	ldr	r3, [pc, #72]	; (8003100 <HAL_I2C_Master_Transmit_IT+0xd4>)
 80030b6:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80030b8:	6441      	str	r1, [r0, #68]	; 0x44
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030ba:	6802      	ldr	r2, [r0, #0]
 80030bc:	6813      	ldr	r3, [r2, #0]
 80030be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030c2:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80030c4:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030c8:	6802      	ldr	r2, [r0, #0]
 80030ca:	6853      	ldr	r3, [r2, #4]
 80030cc:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80030d0:	6053      	str	r3, [r2, #4]
    return HAL_OK;
 80030d2:	4620      	mov	r0, r4
 80030d4:	e7b4      	b.n	8003040 <HAL_I2C_Master_Transmit_IT+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030d6:	2300      	movs	r3, #0
 80030d8:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030da:	2220      	movs	r2, #32
 80030dc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030e0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030e4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80030e6:	f042 0220 	orr.w	r2, r2, #32
 80030ea:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80030ec:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 80030f0:	2001      	movs	r0, #1
 80030f2:	e7a5      	b.n	8003040 <HAL_I2C_Master_Transmit_IT+0x14>
    __HAL_LOCK(hi2c);
 80030f4:	2002      	movs	r0, #2
 80030f6:	e7a3      	b.n	8003040 <HAL_I2C_Master_Transmit_IT+0x14>
 80030f8:	20000028 	.word	0x20000028
 80030fc:	14f8b589 	.word	0x14f8b589
 8003100:	ffff0000 	.word	0xffff0000

08003104 <HAL_I2C_Master_Receive_IT>:
{
 8003104:	b430      	push	{r4, r5}
 8003106:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003108:	2400      	movs	r4, #0
 800310a:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800310c:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8003110:	b2e4      	uxtb	r4, r4
 8003112:	2c20      	cmp	r4, #32
 8003114:	d003      	beq.n	800311e <HAL_I2C_Master_Receive_IT+0x1a>
    return HAL_BUSY;
 8003116:	2002      	movs	r0, #2
}
 8003118:	b002      	add	sp, #8
 800311a:	bc30      	pop	{r4, r5}
 800311c:	4770      	bx	lr
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800311e:	4c2f      	ldr	r4, [pc, #188]	; (80031dc <HAL_I2C_Master_Receive_IT+0xd8>)
 8003120:	6824      	ldr	r4, [r4, #0]
 8003122:	08e4      	lsrs	r4, r4, #3
 8003124:	4d2e      	ldr	r5, [pc, #184]	; (80031e0 <HAL_I2C_Master_Receive_IT+0xdc>)
 8003126:	fba5 5404 	umull	r5, r4, r5, r4
 800312a:	0a24      	lsrs	r4, r4, #8
 800312c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8003130:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8003134:	9401      	str	r4, [sp, #4]
      count--;
 8003136:	9c01      	ldr	r4, [sp, #4]
 8003138:	3c01      	subs	r4, #1
 800313a:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 800313c:	9c01      	ldr	r4, [sp, #4]
 800313e:	2c00      	cmp	r4, #0
 8003140:	d03a      	beq.n	80031b8 <HAL_I2C_Master_Receive_IT+0xb4>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003142:	6804      	ldr	r4, [r0, #0]
 8003144:	69a5      	ldr	r5, [r4, #24]
 8003146:	f015 0f02 	tst.w	r5, #2
 800314a:	d1f4      	bne.n	8003136 <HAL_I2C_Master_Receive_IT+0x32>
    __HAL_LOCK(hi2c);
 800314c:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 8003150:	2d01      	cmp	r5, #1
 8003152:	d040      	beq.n	80031d6 <HAL_I2C_Master_Receive_IT+0xd2>
 8003154:	2501      	movs	r5, #1
 8003156:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800315a:	6825      	ldr	r5, [r4, #0]
 800315c:	f015 0f01 	tst.w	r5, #1
 8003160:	d103      	bne.n	800316a <HAL_I2C_Master_Receive_IT+0x66>
      __HAL_I2C_ENABLE(hi2c);
 8003162:	6825      	ldr	r5, [r4, #0]
 8003164:	f045 0501 	orr.w	r5, r5, #1
 8003168:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800316a:	6805      	ldr	r5, [r0, #0]
 800316c:	682c      	ldr	r4, [r5, #0]
 800316e:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8003172:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003174:	2422      	movs	r4, #34	; 0x22
 8003176:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800317a:	2410      	movs	r4, #16
 800317c:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003180:	2400      	movs	r4, #0
 8003182:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003184:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003186:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003188:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800318a:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800318c:	4b15      	ldr	r3, [pc, #84]	; (80031e4 <HAL_I2C_Master_Receive_IT+0xe0>)
 800318e:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003190:	6441      	str	r1, [r0, #68]	; 0x44
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003192:	6802      	ldr	r2, [r0, #0]
 8003194:	6813      	ldr	r3, [r2, #0]
 8003196:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800319a:	6013      	str	r3, [r2, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800319c:	6802      	ldr	r2, [r0, #0]
 800319e:	6813      	ldr	r3, [r2, #0]
 80031a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031a4:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80031a6:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80031aa:	6802      	ldr	r2, [r0, #0]
 80031ac:	6853      	ldr	r3, [r2, #4]
 80031ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80031b2:	6053      	str	r3, [r2, #4]
    return HAL_OK;
 80031b4:	4620      	mov	r0, r4
 80031b6:	e7af      	b.n	8003118 <HAL_I2C_Master_Receive_IT+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80031b8:	2300      	movs	r3, #0
 80031ba:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80031bc:	2220      	movs	r2, #32
 80031be:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031c2:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031c6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80031c8:	f042 0220 	orr.w	r2, r2, #32
 80031cc:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80031ce:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 80031d2:	2001      	movs	r0, #1
 80031d4:	e7a0      	b.n	8003118 <HAL_I2C_Master_Receive_IT+0x14>
    __HAL_LOCK(hi2c);
 80031d6:	2002      	movs	r0, #2
 80031d8:	e79e      	b.n	8003118 <HAL_I2C_Master_Receive_IT+0x14>
 80031da:	bf00      	nop
 80031dc:	20000028 	.word	0x20000028
 80031e0:	14f8b589 	.word	0x14f8b589
 80031e4:	ffff0000 	.word	0xffff0000

080031e8 <HAL_I2C_Slave_Transmit_IT>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 80031e8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b20      	cmp	r3, #32
 80031f0:	d001      	beq.n	80031f6 <HAL_I2C_Slave_Transmit_IT+0xe>
    return HAL_BUSY;
 80031f2:	2002      	movs	r0, #2
 80031f4:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 80031f6:	2900      	cmp	r1, #0
 80031f8:	d034      	beq.n	8003264 <HAL_I2C_Slave_Transmit_IT+0x7c>
 80031fa:	2a00      	cmp	r2, #0
 80031fc:	d034      	beq.n	8003268 <HAL_I2C_Slave_Transmit_IT+0x80>
    __HAL_LOCK(hi2c);
 80031fe:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003202:	2b01      	cmp	r3, #1
 8003204:	d032      	beq.n	800326c <HAL_I2C_Slave_Transmit_IT+0x84>
{
 8003206:	b410      	push	{r4}
    __HAL_LOCK(hi2c);
 8003208:	2301      	movs	r3, #1
 800320a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800320e:	6803      	ldr	r3, [r0, #0]
 8003210:	681c      	ldr	r4, [r3, #0]
 8003212:	f014 0f01 	tst.w	r4, #1
 8003216:	d103      	bne.n	8003220 <HAL_I2C_Slave_Transmit_IT+0x38>
      __HAL_I2C_ENABLE(hi2c);
 8003218:	681c      	ldr	r4, [r3, #0]
 800321a:	f044 0401 	orr.w	r4, r4, #1
 800321e:	601c      	str	r4, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003220:	6804      	ldr	r4, [r0, #0]
 8003222:	6823      	ldr	r3, [r4, #0]
 8003224:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003228:	6023      	str	r3, [r4, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800322a:	2321      	movs	r3, #33	; 0x21
 800322c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8003230:	2320      	movs	r3, #32
 8003232:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003236:	2300      	movs	r3, #0
 8003238:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 800323a:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 800323c:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800323e:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8003240:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003242:	4a0b      	ldr	r2, [pc, #44]	; (8003270 <HAL_I2C_Slave_Transmit_IT+0x88>)
 8003244:	62c2      	str	r2, [r0, #44]	; 0x2c
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003246:	6801      	ldr	r1, [r0, #0]
 8003248:	680a      	ldr	r2, [r1, #0]
 800324a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800324e:	600a      	str	r2, [r1, #0]
    __HAL_UNLOCK(hi2c);
 8003250:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003254:	6801      	ldr	r1, [r0, #0]
 8003256:	684a      	ldr	r2, [r1, #4]
 8003258:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800325c:	604a      	str	r2, [r1, #4]
    return HAL_OK;
 800325e:	4618      	mov	r0, r3
}
 8003260:	bc10      	pop	{r4}
 8003262:	4770      	bx	lr
      return  HAL_ERROR;
 8003264:	2001      	movs	r0, #1
 8003266:	4770      	bx	lr
 8003268:	2001      	movs	r0, #1
 800326a:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800326c:	2002      	movs	r0, #2
 800326e:	4770      	bx	lr
 8003270:	ffff0000 	.word	0xffff0000

08003274 <HAL_I2C_Slave_Receive_IT>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003274:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b20      	cmp	r3, #32
 800327c:	d001      	beq.n	8003282 <HAL_I2C_Slave_Receive_IT+0xe>
    return HAL_BUSY;
 800327e:	2002      	movs	r0, #2
 8003280:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 8003282:	2900      	cmp	r1, #0
 8003284:	d034      	beq.n	80032f0 <HAL_I2C_Slave_Receive_IT+0x7c>
 8003286:	2a00      	cmp	r2, #0
 8003288:	d034      	beq.n	80032f4 <HAL_I2C_Slave_Receive_IT+0x80>
    __HAL_LOCK(hi2c);
 800328a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800328e:	2b01      	cmp	r3, #1
 8003290:	d032      	beq.n	80032f8 <HAL_I2C_Slave_Receive_IT+0x84>
{
 8003292:	b410      	push	{r4}
    __HAL_LOCK(hi2c);
 8003294:	2301      	movs	r3, #1
 8003296:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800329a:	6803      	ldr	r3, [r0, #0]
 800329c:	681c      	ldr	r4, [r3, #0]
 800329e:	f014 0f01 	tst.w	r4, #1
 80032a2:	d103      	bne.n	80032ac <HAL_I2C_Slave_Receive_IT+0x38>
      __HAL_I2C_ENABLE(hi2c);
 80032a4:	681c      	ldr	r4, [r3, #0]
 80032a6:	f044 0401 	orr.w	r4, r4, #1
 80032aa:	601c      	str	r4, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032ac:	6804      	ldr	r4, [r0, #0]
 80032ae:	6823      	ldr	r3, [r4, #0]
 80032b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032b4:	6023      	str	r3, [r4, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032b6:	2322      	movs	r3, #34	; 0x22
 80032b8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80032bc:	2320      	movs	r3, #32
 80032be:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c2:	2300      	movs	r3, #0
 80032c4:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80032c6:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032c8:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032ca:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80032cc:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032ce:	4a0b      	ldr	r2, [pc, #44]	; (80032fc <HAL_I2C_Slave_Receive_IT+0x88>)
 80032d0:	62c2      	str	r2, [r0, #44]	; 0x2c
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032d2:	6801      	ldr	r1, [r0, #0]
 80032d4:	680a      	ldr	r2, [r1, #0]
 80032d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80032da:	600a      	str	r2, [r1, #0]
    __HAL_UNLOCK(hi2c);
 80032dc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80032e0:	6801      	ldr	r1, [r0, #0]
 80032e2:	684a      	ldr	r2, [r1, #4]
 80032e4:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80032e8:	604a      	str	r2, [r1, #4]
    return HAL_OK;
 80032ea:	4618      	mov	r0, r3
}
 80032ec:	bc10      	pop	{r4}
 80032ee:	4770      	bx	lr
      return  HAL_ERROR;
 80032f0:	2001      	movs	r0, #1
 80032f2:	4770      	bx	lr
 80032f4:	2001      	movs	r0, #1
 80032f6:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80032f8:	2002      	movs	r0, #2
 80032fa:	4770      	bx	lr
 80032fc:	ffff0000 	.word	0xffff0000

08003300 <HAL_I2C_Master_Transmit_DMA>:
{
 8003300:	b530      	push	{r4, r5, lr}
 8003302:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 8003304:	2400      	movs	r4, #0
 8003306:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003308:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800330c:	b2e4      	uxtb	r4, r4
 800330e:	2c20      	cmp	r4, #32
 8003310:	d003      	beq.n	800331a <HAL_I2C_Master_Transmit_DMA+0x1a>
    return HAL_BUSY;
 8003312:	2302      	movs	r3, #2
}
 8003314:	4618      	mov	r0, r3
 8003316:	b003      	add	sp, #12
 8003318:	bd30      	pop	{r4, r5, pc}
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800331a:	4c50      	ldr	r4, [pc, #320]	; (800345c <HAL_I2C_Master_Transmit_DMA+0x15c>)
 800331c:	6824      	ldr	r4, [r4, #0]
 800331e:	08e4      	lsrs	r4, r4, #3
 8003320:	4d4f      	ldr	r5, [pc, #316]	; (8003460 <HAL_I2C_Master_Transmit_DMA+0x160>)
 8003322:	fba5 5404 	umull	r5, r4, r5, r4
 8003326:	0a24      	lsrs	r4, r4, #8
 8003328:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800332c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8003330:	9401      	str	r4, [sp, #4]
      count--;
 8003332:	9c01      	ldr	r4, [sp, #4]
 8003334:	3c01      	subs	r4, #1
 8003336:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 8003338:	9c01      	ldr	r4, [sp, #4]
 800333a:	2c00      	cmp	r4, #0
 800333c:	d03d      	beq.n	80033ba <HAL_I2C_Master_Transmit_DMA+0xba>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800333e:	6804      	ldr	r4, [r0, #0]
 8003340:	69a5      	ldr	r5, [r4, #24]
 8003342:	f015 0f02 	tst.w	r5, #2
 8003346:	d1f4      	bne.n	8003332 <HAL_I2C_Master_Transmit_DMA+0x32>
    __HAL_LOCK(hi2c);
 8003348:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 800334c:	2d01      	cmp	r5, #1
 800334e:	f000 8082 	beq.w	8003456 <HAL_I2C_Master_Transmit_DMA+0x156>
 8003352:	2501      	movs	r5, #1
 8003354:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003358:	6825      	ldr	r5, [r4, #0]
 800335a:	f015 0f01 	tst.w	r5, #1
 800335e:	d103      	bne.n	8003368 <HAL_I2C_Master_Transmit_DMA+0x68>
      __HAL_I2C_ENABLE(hi2c);
 8003360:	6825      	ldr	r5, [r4, #0]
 8003362:	f045 0501 	orr.w	r5, r5, #1
 8003366:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003368:	6805      	ldr	r5, [r0, #0]
 800336a:	682c      	ldr	r4, [r5, #0]
 800336c:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8003370:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003372:	2421      	movs	r4, #33	; 0x21
 8003374:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003378:	2410      	movs	r4, #16
 800337a:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800337e:	2400      	movs	r4, #0
 8003380:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003382:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003384:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003386:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003388:	b29b      	uxth	r3, r3
 800338a:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800338c:	4a35      	ldr	r2, [pc, #212]	; (8003464 <HAL_I2C_Master_Transmit_DMA+0x164>)
 800338e:	62c2      	str	r2, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003390:	6441      	str	r1, [r0, #68]	; 0x44
    if (hi2c->XferSize > 0U)
 8003392:	bb0b      	cbnz	r3, 80033d8 <HAL_I2C_Master_Transmit_DMA+0xd8>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003394:	6802      	ldr	r2, [r0, #0]
 8003396:	6813      	ldr	r3, [r2, #0]
 8003398:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800339c:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800339e:	6802      	ldr	r2, [r0, #0]
 80033a0:	6813      	ldr	r3, [r2, #0]
 80033a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033a6:	6013      	str	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 80033a8:	2300      	movs	r3, #0
 80033aa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033ae:	6801      	ldr	r1, [r0, #0]
 80033b0:	684a      	ldr	r2, [r1, #4]
 80033b2:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80033b6:	604a      	str	r2, [r1, #4]
 80033b8:	e7ac      	b.n	8003314 <HAL_I2C_Master_Transmit_DMA+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80033ba:	2300      	movs	r3, #0
 80033bc:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80033be:	2220      	movs	r2, #32
 80033c0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033c4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033c8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80033ca:	f042 0220 	orr.w	r2, r2, #32
 80033ce:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80033d0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e79d      	b.n	8003314 <HAL_I2C_Master_Transmit_DMA+0x14>
 80033d8:	4604      	mov	r4, r0
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80033da:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80033dc:	4a22      	ldr	r2, [pc, #136]	; (8003468 <HAL_I2C_Master_Transmit_DMA+0x168>)
 80033de:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80033e0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80033e2:	4a22      	ldr	r2, [pc, #136]	; (800346c <HAL_I2C_Master_Transmit_DMA+0x16c>)
 80033e4:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80033e6:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80033e8:	2300      	movs	r3, #0
 80033ea:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 80033ec:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80033ee:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 80033f0:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80033f2:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 80033f4:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80033f6:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80033f8:	6802      	ldr	r2, [r0, #0]
 80033fa:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 80033fc:	3210      	adds	r2, #16
 80033fe:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003400:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8003402:	f7fd fa8e 	bl	8000922 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8003406:	4603      	mov	r3, r0
 8003408:	b9b8      	cbnz	r0, 800343a <HAL_I2C_Master_Transmit_DMA+0x13a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800340a:	6821      	ldr	r1, [r4, #0]
 800340c:	680a      	ldr	r2, [r1, #0]
 800340e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003412:	600a      	str	r2, [r1, #0]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003414:	6821      	ldr	r1, [r4, #0]
 8003416:	680a      	ldr	r2, [r1, #0]
 8003418:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800341c:	600a      	str	r2, [r1, #0]
        __HAL_UNLOCK(hi2c);
 800341e:	2200      	movs	r2, #0
 8003420:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003424:	6821      	ldr	r1, [r4, #0]
 8003426:	684a      	ldr	r2, [r1, #4]
 8003428:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800342c:	604a      	str	r2, [r1, #4]
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800342e:	6821      	ldr	r1, [r4, #0]
 8003430:	684a      	ldr	r2, [r1, #4]
 8003432:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003436:	604a      	str	r2, [r1, #4]
 8003438:	e76c      	b.n	8003314 <HAL_I2C_Master_Transmit_DMA+0x14>
        hi2c->State     = HAL_I2C_STATE_READY;
 800343a:	2320      	movs	r3, #32
 800343c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003440:	2200      	movs	r2, #0
 8003442:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003446:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003448:	f043 0310 	orr.w	r3, r3, #16
 800344c:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800344e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e75e      	b.n	8003314 <HAL_I2C_Master_Transmit_DMA+0x14>
    __HAL_LOCK(hi2c);
 8003456:	2302      	movs	r3, #2
 8003458:	e75c      	b.n	8003314 <HAL_I2C_Master_Transmit_DMA+0x14>
 800345a:	bf00      	nop
 800345c:	20000028 	.word	0x20000028
 8003460:	14f8b589 	.word	0x14f8b589
 8003464:	ffff0000 	.word	0xffff0000
 8003468:	08005321 	.word	0x08005321
 800346c:	080052e3 	.word	0x080052e3

08003470 <HAL_I2C_Master_Receive_DMA>:
{
 8003470:	b530      	push	{r4, r5, lr}
 8003472:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 8003474:	2400      	movs	r4, #0
 8003476:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003478:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800347c:	b2e4      	uxtb	r4, r4
 800347e:	2c20      	cmp	r4, #32
 8003480:	d003      	beq.n	800348a <HAL_I2C_Master_Receive_DMA+0x1a>
    return HAL_BUSY;
 8003482:	2302      	movs	r3, #2
}
 8003484:	4618      	mov	r0, r3
 8003486:	b003      	add	sp, #12
 8003488:	bd30      	pop	{r4, r5, pc}
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800348a:	4c50      	ldr	r4, [pc, #320]	; (80035cc <HAL_I2C_Master_Receive_DMA+0x15c>)
 800348c:	6824      	ldr	r4, [r4, #0]
 800348e:	08e4      	lsrs	r4, r4, #3
 8003490:	4d4f      	ldr	r5, [pc, #316]	; (80035d0 <HAL_I2C_Master_Receive_DMA+0x160>)
 8003492:	fba5 5404 	umull	r5, r4, r5, r4
 8003496:	0a24      	lsrs	r4, r4, #8
 8003498:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800349c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80034a0:	9401      	str	r4, [sp, #4]
      count--;
 80034a2:	9c01      	ldr	r4, [sp, #4]
 80034a4:	3c01      	subs	r4, #1
 80034a6:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 80034a8:	9c01      	ldr	r4, [sp, #4]
 80034aa:	2c00      	cmp	r4, #0
 80034ac:	d03d      	beq.n	800352a <HAL_I2C_Master_Receive_DMA+0xba>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80034ae:	6804      	ldr	r4, [r0, #0]
 80034b0:	69a5      	ldr	r5, [r4, #24]
 80034b2:	f015 0f02 	tst.w	r5, #2
 80034b6:	d1f4      	bne.n	80034a2 <HAL_I2C_Master_Receive_DMA+0x32>
    __HAL_LOCK(hi2c);
 80034b8:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 80034bc:	2d01      	cmp	r5, #1
 80034be:	f000 8082 	beq.w	80035c6 <HAL_I2C_Master_Receive_DMA+0x156>
 80034c2:	2501      	movs	r5, #1
 80034c4:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034c8:	6825      	ldr	r5, [r4, #0]
 80034ca:	f015 0f01 	tst.w	r5, #1
 80034ce:	d103      	bne.n	80034d8 <HAL_I2C_Master_Receive_DMA+0x68>
      __HAL_I2C_ENABLE(hi2c);
 80034d0:	6825      	ldr	r5, [r4, #0]
 80034d2:	f045 0501 	orr.w	r5, r5, #1
 80034d6:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034d8:	6805      	ldr	r5, [r0, #0]
 80034da:	682c      	ldr	r4, [r5, #0]
 80034dc:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 80034e0:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034e2:	2422      	movs	r4, #34	; 0x22
 80034e4:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80034e8:	2410      	movs	r4, #16
 80034ea:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034ee:	2400      	movs	r4, #0
 80034f0:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80034f2:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034f4:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034f6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034fc:	4a35      	ldr	r2, [pc, #212]	; (80035d4 <HAL_I2C_Master_Receive_DMA+0x164>)
 80034fe:	62c2      	str	r2, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003500:	6441      	str	r1, [r0, #68]	; 0x44
    if (hi2c->XferSize > 0U)
 8003502:	bb0b      	cbnz	r3, 8003548 <HAL_I2C_Master_Receive_DMA+0xd8>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003504:	6802      	ldr	r2, [r0, #0]
 8003506:	6813      	ldr	r3, [r2, #0]
 8003508:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800350c:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800350e:	6802      	ldr	r2, [r0, #0]
 8003510:	6813      	ldr	r3, [r2, #0]
 8003512:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003516:	6013      	str	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8003518:	2300      	movs	r3, #0
 800351a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800351e:	6801      	ldr	r1, [r0, #0]
 8003520:	684a      	ldr	r2, [r1, #4]
 8003522:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8003526:	604a      	str	r2, [r1, #4]
 8003528:	e7ac      	b.n	8003484 <HAL_I2C_Master_Receive_DMA+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 800352a:	2300      	movs	r3, #0
 800352c:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800352e:	2220      	movs	r2, #32
 8003530:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003534:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003538:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800353a:	f042 0220 	orr.w	r2, r2, #32
 800353e:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003540:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e79d      	b.n	8003484 <HAL_I2C_Master_Receive_DMA+0x14>
 8003548:	4604      	mov	r4, r0
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800354a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800354c:	4a22      	ldr	r2, [pc, #136]	; (80035d8 <HAL_I2C_Master_Receive_DMA+0x168>)
 800354e:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003550:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003552:	4a22      	ldr	r2, [pc, #136]	; (80035dc <HAL_I2C_Master_Receive_DMA+0x16c>)
 8003554:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8003556:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8003558:	2300      	movs	r3, #0
 800355a:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 800355c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800355e:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8003560:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8003562:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 8003564:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8003566:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8003568:	6801      	ldr	r1, [r0, #0]
 800356a:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 800356c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800356e:	3110      	adds	r1, #16
 8003570:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003572:	f7fd f9d6 	bl	8000922 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8003576:	4603      	mov	r3, r0
 8003578:	b9b8      	cbnz	r0, 80035aa <HAL_I2C_Master_Receive_DMA+0x13a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800357a:	6821      	ldr	r1, [r4, #0]
 800357c:	680a      	ldr	r2, [r1, #0]
 800357e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003582:	600a      	str	r2, [r1, #0]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003584:	6821      	ldr	r1, [r4, #0]
 8003586:	680a      	ldr	r2, [r1, #0]
 8003588:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800358c:	600a      	str	r2, [r1, #0]
        __HAL_UNLOCK(hi2c);
 800358e:	2200      	movs	r2, #0
 8003590:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003594:	6821      	ldr	r1, [r4, #0]
 8003596:	684a      	ldr	r2, [r1, #4]
 8003598:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800359c:	604a      	str	r2, [r1, #4]
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800359e:	6821      	ldr	r1, [r4, #0]
 80035a0:	684a      	ldr	r2, [r1, #4]
 80035a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035a6:	604a      	str	r2, [r1, #4]
 80035a8:	e76c      	b.n	8003484 <HAL_I2C_Master_Receive_DMA+0x14>
        hi2c->State     = HAL_I2C_STATE_READY;
 80035aa:	2320      	movs	r3, #32
 80035ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80035b0:	2200      	movs	r2, #0
 80035b2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80035b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80035b8:	f043 0310 	orr.w	r3, r3, #16
 80035bc:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80035be:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e75e      	b.n	8003484 <HAL_I2C_Master_Receive_DMA+0x14>
    __HAL_LOCK(hi2c);
 80035c6:	2302      	movs	r3, #2
 80035c8:	e75c      	b.n	8003484 <HAL_I2C_Master_Receive_DMA+0x14>
 80035ca:	bf00      	nop
 80035cc:	20000028 	.word	0x20000028
 80035d0:	14f8b589 	.word	0x14f8b589
 80035d4:	ffff0000 	.word	0xffff0000
 80035d8:	08005321 	.word	0x08005321
 80035dc:	080052e3 	.word	0x080052e3

080035e0 <HAL_I2C_Slave_Transmit_DMA>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 80035e0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b20      	cmp	r3, #32
 80035e8:	d002      	beq.n	80035f0 <HAL_I2C_Slave_Transmit_DMA+0x10>
    return HAL_BUSY;
 80035ea:	2302      	movs	r3, #2
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 80035f0:	2900      	cmp	r1, #0
 80035f2:	d05f      	beq.n	80036b4 <HAL_I2C_Slave_Transmit_DMA+0xd4>
 80035f4:	2a00      	cmp	r2, #0
 80035f6:	d05f      	beq.n	80036b8 <HAL_I2C_Slave_Transmit_DMA+0xd8>
    __HAL_LOCK(hi2c);
 80035f8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d05d      	beq.n	80036bc <HAL_I2C_Slave_Transmit_DMA+0xdc>
{
 8003600:	b510      	push	{r4, lr}
    __HAL_LOCK(hi2c);
 8003602:	2301      	movs	r3, #1
 8003604:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003608:	6803      	ldr	r3, [r0, #0]
 800360a:	681c      	ldr	r4, [r3, #0]
 800360c:	f014 0f01 	tst.w	r4, #1
 8003610:	d103      	bne.n	800361a <HAL_I2C_Slave_Transmit_DMA+0x3a>
      __HAL_I2C_ENABLE(hi2c);
 8003612:	681c      	ldr	r4, [r3, #0]
 8003614:	f044 0401 	orr.w	r4, r4, #1
 8003618:	601c      	str	r4, [r3, #0]
 800361a:	4604      	mov	r4, r0
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800361c:	6800      	ldr	r0, [r0, #0]
 800361e:	6803      	ldr	r3, [r0, #0]
 8003620:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003624:	6003      	str	r3, [r0, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003626:	2321      	movs	r3, #33	; 0x21
 8003628:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800362c:	2320      	movs	r3, #32
 800362e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003632:	2300      	movs	r3, #0
 8003634:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003636:	6261      	str	r1, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003638:	8562      	strh	r2, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800363a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800363c:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800363e:	4a20      	ldr	r2, [pc, #128]	; (80036c0 <HAL_I2C_Slave_Transmit_DMA+0xe0>)
 8003640:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8003642:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003644:	491f      	ldr	r1, [pc, #124]	; (80036c4 <HAL_I2C_Slave_Transmit_DMA+0xe4>)
 8003646:	63d1      	str	r1, [r2, #60]	; 0x3c
    hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003648:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800364a:	491f      	ldr	r1, [pc, #124]	; (80036c8 <HAL_I2C_Slave_Transmit_DMA+0xe8>)
 800364c:	64d1      	str	r1, [r2, #76]	; 0x4c
    hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800364e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003650:	6413      	str	r3, [r2, #64]	; 0x40
    hi2c->hdmatx->XferM1CpltCallback = NULL;
 8003652:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003654:	6453      	str	r3, [r2, #68]	; 0x44
    hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8003656:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003658:	6493      	str	r3, [r2, #72]	; 0x48
    hi2c->hdmatx->XferAbortCallback = NULL;
 800365a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800365c:	6513      	str	r3, [r2, #80]	; 0x50
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800365e:	6822      	ldr	r2, [r4, #0]
 8003660:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003662:	3210      	adds	r2, #16
 8003664:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003666:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003668:	f7fd f95b 	bl	8000922 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 800366c:	4603      	mov	r3, r0
 800366e:	b170      	cbz	r0, 800368e <HAL_I2C_Slave_Transmit_DMA+0xae>
      hi2c->State     = HAL_I2C_STATE_READY;
 8003670:	2320      	movs	r3, #32
 8003672:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003676:	2200      	movs	r2, #0
 8003678:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800367c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800367e:	f043 0310 	orr.w	r3, r3, #16
 8003682:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003684:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
}
 800368a:	4618      	mov	r0, r3
 800368c:	bd10      	pop	{r4, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800368e:	6821      	ldr	r1, [r4, #0]
 8003690:	680a      	ldr	r2, [r1, #0]
 8003692:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003696:	600a      	str	r2, [r1, #0]
      __HAL_UNLOCK(hi2c);
 8003698:	2200      	movs	r2, #0
 800369a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800369e:	6821      	ldr	r1, [r4, #0]
 80036a0:	684a      	ldr	r2, [r1, #4]
 80036a2:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80036a6:	604a      	str	r2, [r1, #4]
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80036a8:	6821      	ldr	r1, [r4, #0]
 80036aa:	684a      	ldr	r2, [r1, #4]
 80036ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036b0:	604a      	str	r2, [r1, #4]
      return HAL_OK;
 80036b2:	e7ea      	b.n	800368a <HAL_I2C_Slave_Transmit_DMA+0xaa>
      return  HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e799      	b.n	80035ec <HAL_I2C_Slave_Transmit_DMA+0xc>
 80036b8:	2301      	movs	r3, #1
 80036ba:	e797      	b.n	80035ec <HAL_I2C_Slave_Transmit_DMA+0xc>
    __HAL_LOCK(hi2c);
 80036bc:	2302      	movs	r3, #2
 80036be:	e795      	b.n	80035ec <HAL_I2C_Slave_Transmit_DMA+0xc>
 80036c0:	ffff0000 	.word	0xffff0000
 80036c4:	08005321 	.word	0x08005321
 80036c8:	080052e3 	.word	0x080052e3

080036cc <HAL_I2C_Slave_Receive_DMA>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 80036cc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b20      	cmp	r3, #32
 80036d4:	d002      	beq.n	80036dc <HAL_I2C_Slave_Receive_DMA+0x10>
    return HAL_BUSY;
 80036d6:	2302      	movs	r3, #2
}
 80036d8:	4618      	mov	r0, r3
 80036da:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 80036dc:	2900      	cmp	r1, #0
 80036de:	d05f      	beq.n	80037a0 <HAL_I2C_Slave_Receive_DMA+0xd4>
 80036e0:	2a00      	cmp	r2, #0
 80036e2:	d05f      	beq.n	80037a4 <HAL_I2C_Slave_Receive_DMA+0xd8>
    __HAL_LOCK(hi2c);
 80036e4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d05d      	beq.n	80037a8 <HAL_I2C_Slave_Receive_DMA+0xdc>
{
 80036ec:	b510      	push	{r4, lr}
    __HAL_LOCK(hi2c);
 80036ee:	2301      	movs	r3, #1
 80036f0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036f4:	6803      	ldr	r3, [r0, #0]
 80036f6:	681c      	ldr	r4, [r3, #0]
 80036f8:	f014 0f01 	tst.w	r4, #1
 80036fc:	d103      	bne.n	8003706 <HAL_I2C_Slave_Receive_DMA+0x3a>
      __HAL_I2C_ENABLE(hi2c);
 80036fe:	681c      	ldr	r4, [r3, #0]
 8003700:	f044 0401 	orr.w	r4, r4, #1
 8003704:	601c      	str	r4, [r3, #0]
 8003706:	4604      	mov	r4, r0
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003708:	6800      	ldr	r0, [r0, #0]
 800370a:	6803      	ldr	r3, [r0, #0]
 800370c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003710:	6003      	str	r3, [r0, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003712:	2322      	movs	r3, #34	; 0x22
 8003714:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8003718:	2320      	movs	r3, #32
 800371a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800371e:	2300      	movs	r3, #0
 8003720:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003722:	6261      	str	r1, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003724:	8562      	strh	r2, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003726:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003728:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800372a:	4a20      	ldr	r2, [pc, #128]	; (80037ac <HAL_I2C_Slave_Receive_DMA+0xe0>)
 800372c:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800372e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003730:	491f      	ldr	r1, [pc, #124]	; (80037b0 <HAL_I2C_Slave_Receive_DMA+0xe4>)
 8003732:	63d1      	str	r1, [r2, #60]	; 0x3c
    hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003734:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003736:	491f      	ldr	r1, [pc, #124]	; (80037b4 <HAL_I2C_Slave_Receive_DMA+0xe8>)
 8003738:	64d1      	str	r1, [r2, #76]	; 0x4c
    hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800373a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800373c:	6413      	str	r3, [r2, #64]	; 0x40
    hi2c->hdmarx->XferM1CpltCallback = NULL;
 800373e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003740:	6453      	str	r3, [r2, #68]	; 0x44
    hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8003742:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003744:	6493      	str	r3, [r2, #72]	; 0x48
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003746:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003748:	6513      	str	r3, [r2, #80]	; 0x50
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800374a:	6821      	ldr	r1, [r4, #0]
 800374c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800374e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003750:	3110      	adds	r1, #16
 8003752:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003754:	f7fd f8e5 	bl	8000922 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 8003758:	4603      	mov	r3, r0
 800375a:	b170      	cbz	r0, 800377a <HAL_I2C_Slave_Receive_DMA+0xae>
      hi2c->State     = HAL_I2C_STATE_READY;
 800375c:	2320      	movs	r3, #32
 800375e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003762:	2200      	movs	r2, #0
 8003764:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003768:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800376a:	f043 0310 	orr.w	r3, r3, #16
 800376e:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003770:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
}
 8003776:	4618      	mov	r0, r3
 8003778:	bd10      	pop	{r4, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800377a:	6821      	ldr	r1, [r4, #0]
 800377c:	680a      	ldr	r2, [r1, #0]
 800377e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003782:	600a      	str	r2, [r1, #0]
      __HAL_UNLOCK(hi2c);
 8003784:	2200      	movs	r2, #0
 8003786:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800378a:	6821      	ldr	r1, [r4, #0]
 800378c:	684a      	ldr	r2, [r1, #4]
 800378e:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003792:	604a      	str	r2, [r1, #4]
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003794:	6821      	ldr	r1, [r4, #0]
 8003796:	684a      	ldr	r2, [r1, #4]
 8003798:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800379c:	604a      	str	r2, [r1, #4]
      return HAL_OK;
 800379e:	e7ea      	b.n	8003776 <HAL_I2C_Slave_Receive_DMA+0xaa>
      return  HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e799      	b.n	80036d8 <HAL_I2C_Slave_Receive_DMA+0xc>
 80037a4:	2301      	movs	r3, #1
 80037a6:	e797      	b.n	80036d8 <HAL_I2C_Slave_Receive_DMA+0xc>
    __HAL_LOCK(hi2c);
 80037a8:	2302      	movs	r3, #2
 80037aa:	e795      	b.n	80036d8 <HAL_I2C_Slave_Receive_DMA+0xc>
 80037ac:	ffff0000 	.word	0xffff0000
 80037b0:	08005321 	.word	0x08005321
 80037b4:	080052e3 	.word	0x080052e3

080037b8 <HAL_I2C_Mem_Write>:
{
 80037b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037bc:	b082      	sub	sp, #8
 80037be:	4604      	mov	r4, r0
 80037c0:	460e      	mov	r6, r1
 80037c2:	4617      	mov	r7, r2
 80037c4:	4698      	mov	r8, r3
  uint32_t tickstart = HAL_GetTick();
 80037c6:	f7fc fd61 	bl	800028c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80037ca:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2b20      	cmp	r3, #32
 80037d2:	d004      	beq.n	80037de <HAL_I2C_Mem_Write+0x26>
    return HAL_BUSY;
 80037d4:	2302      	movs	r3, #2
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	b002      	add	sp, #8
 80037da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037de:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037e0:	9000      	str	r0, [sp, #0]
 80037e2:	2319      	movs	r3, #25
 80037e4:	2201      	movs	r2, #1
 80037e6:	494c      	ldr	r1, [pc, #304]	; (8003918 <HAL_I2C_Mem_Write+0x160>)
 80037e8:	4620      	mov	r0, r4
 80037ea:	f7fe fc75 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 80037ee:	b108      	cbz	r0, 80037f4 <HAL_I2C_Mem_Write+0x3c>
      return HAL_BUSY;
 80037f0:	2302      	movs	r3, #2
 80037f2:	e7f0      	b.n	80037d6 <HAL_I2C_Mem_Write+0x1e>
    __HAL_LOCK(hi2c);
 80037f4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	f000 8088 	beq.w	800390e <HAL_I2C_Mem_Write+0x156>
 80037fe:	2301      	movs	r3, #1
 8003800:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003804:	6823      	ldr	r3, [r4, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	f012 0f01 	tst.w	r2, #1
 800380c:	d103      	bne.n	8003816 <HAL_I2C_Mem_Write+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	f042 0201 	orr.w	r2, r2, #1
 8003814:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003816:	6822      	ldr	r2, [r4, #0]
 8003818:	6813      	ldr	r3, [r2, #0]
 800381a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800381e:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003820:	2321      	movs	r3, #33	; 0x21
 8003822:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003826:	2340      	movs	r3, #64	; 0x40
 8003828:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800382c:	2300      	movs	r3, #0
 800382e:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003830:	9b08      	ldr	r3, [sp, #32]
 8003832:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003834:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8003838:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800383a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800383c:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800383e:	4b37      	ldr	r3, [pc, #220]	; (800391c <HAL_I2C_Mem_Write+0x164>)
 8003840:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003842:	9501      	str	r5, [sp, #4]
 8003844:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	4643      	mov	r3, r8
 800384a:	463a      	mov	r2, r7
 800384c:	4631      	mov	r1, r6
 800384e:	4620      	mov	r0, r4
 8003850:	f7fe fdca 	bl	80023e8 <I2C_RequestMemoryWrite>
 8003854:	2800      	cmp	r0, #0
 8003856:	d15c      	bne.n	8003912 <HAL_I2C_Mem_Write+0x15a>
    while (hi2c->XferSize > 0U)
 8003858:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800385a:	2b00      	cmp	r3, #0
 800385c:	d036      	beq.n	80038cc <HAL_I2C_Mem_Write+0x114>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800385e:	462a      	mov	r2, r5
 8003860:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003862:	4620      	mov	r0, r4
 8003864:	f7fe fd96 	bl	8002394 <I2C_WaitOnTXEFlagUntilTimeout>
 8003868:	bb20      	cbnz	r0, 80038b4 <HAL_I2C_Mem_Write+0xfc>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800386a:	6823      	ldr	r3, [r4, #0]
 800386c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800386e:	7812      	ldrb	r2, [r2, #0]
 8003870:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003872:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003874:	1c4b      	adds	r3, r1, #1
 8003876:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003878:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800387a:	3a01      	subs	r2, #1
 800387c:	b292      	uxth	r2, r2
 800387e:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003880:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003882:	b29b      	uxth	r3, r3
 8003884:	3b01      	subs	r3, #1
 8003886:	b29b      	uxth	r3, r3
 8003888:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800388a:	6823      	ldr	r3, [r4, #0]
 800388c:	6958      	ldr	r0, [r3, #20]
 800388e:	f010 0f04 	tst.w	r0, #4
 8003892:	d0e1      	beq.n	8003858 <HAL_I2C_Mem_Write+0xa0>
 8003894:	2a00      	cmp	r2, #0
 8003896:	d0df      	beq.n	8003858 <HAL_I2C_Mem_Write+0xa0>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003898:	784a      	ldrb	r2, [r1, #1]
 800389a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800389c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800389e:	3301      	adds	r3, #1
 80038a0:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 80038a2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80038a4:	3b01      	subs	r3, #1
 80038a6:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80038a8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	3b01      	subs	r3, #1
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	8563      	strh	r3, [r4, #42]	; 0x2a
 80038b2:	e7d1      	b.n	8003858 <HAL_I2C_Mem_Write+0xa0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038b6:	2b04      	cmp	r3, #4
 80038b8:	d001      	beq.n	80038be <HAL_I2C_Mem_Write+0x106>
        return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e78b      	b.n	80037d6 <HAL_I2C_Mem_Write+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038be:	6822      	ldr	r2, [r4, #0]
 80038c0:	6813      	ldr	r3, [r2, #0]
 80038c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038c6:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e784      	b.n	80037d6 <HAL_I2C_Mem_Write+0x1e>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038cc:	462a      	mov	r2, r5
 80038ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 80038d0:	4620      	mov	r0, r4
 80038d2:	f7fe fe89 	bl	80025e8 <I2C_WaitOnBTFFlagUntilTimeout>
 80038d6:	4603      	mov	r3, r0
 80038d8:	b158      	cbz	r0, 80038f2 <HAL_I2C_Mem_Write+0x13a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038dc:	2b04      	cmp	r3, #4
 80038de:	d001      	beq.n	80038e4 <HAL_I2C_Mem_Write+0x12c>
      return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e778      	b.n	80037d6 <HAL_I2C_Mem_Write+0x1e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e4:	6822      	ldr	r2, [r4, #0]
 80038e6:	6813      	ldr	r3, [r2, #0]
 80038e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038ec:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e771      	b.n	80037d6 <HAL_I2C_Mem_Write+0x1e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f2:	6821      	ldr	r1, [r4, #0]
 80038f4:	680a      	ldr	r2, [r1, #0]
 80038f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038fa:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80038fc:	2220      	movs	r2, #32
 80038fe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003902:	2200      	movs	r2, #0
 8003904:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8003908:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    return HAL_OK;
 800390c:	e763      	b.n	80037d6 <HAL_I2C_Mem_Write+0x1e>
    __HAL_LOCK(hi2c);
 800390e:	2302      	movs	r3, #2
 8003910:	e761      	b.n	80037d6 <HAL_I2C_Mem_Write+0x1e>
      return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e75f      	b.n	80037d6 <HAL_I2C_Mem_Write+0x1e>
 8003916:	bf00      	nop
 8003918:	00100002 	.word	0x00100002
 800391c:	ffff0000 	.word	0xffff0000

08003920 <HAL_I2C_Mem_Read>:
{
 8003920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003924:	b086      	sub	sp, #24
 8003926:	4604      	mov	r4, r0
 8003928:	460d      	mov	r5, r1
 800392a:	4617      	mov	r7, r2
 800392c:	4698      	mov	r8, r3
  uint32_t tickstart = HAL_GetTick();
 800392e:	f7fc fcad 	bl	800028c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003932:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b20      	cmp	r3, #32
 800393a:	d004      	beq.n	8003946 <HAL_I2C_Mem_Read+0x26>
    return HAL_BUSY;
 800393c:	2502      	movs	r5, #2
}
 800393e:	4628      	mov	r0, r5
 8003940:	b006      	add	sp, #24
 8003942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003946:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003948:	9000      	str	r0, [sp, #0]
 800394a:	2319      	movs	r3, #25
 800394c:	2201      	movs	r2, #1
 800394e:	4988      	ldr	r1, [pc, #544]	; (8003b70 <HAL_I2C_Mem_Read+0x250>)
 8003950:	4620      	mov	r0, r4
 8003952:	f7fe fbc1 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8003956:	b108      	cbz	r0, 800395c <HAL_I2C_Mem_Read+0x3c>
      return HAL_BUSY;
 8003958:	2502      	movs	r5, #2
 800395a:	e7f0      	b.n	800393e <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 800395c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003960:	2b01      	cmp	r3, #1
 8003962:	f000 813d 	beq.w	8003be0 <HAL_I2C_Mem_Read+0x2c0>
 8003966:	2301      	movs	r3, #1
 8003968:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800396c:	6823      	ldr	r3, [r4, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	f012 0f01 	tst.w	r2, #1
 8003974:	d103      	bne.n	800397e <HAL_I2C_Mem_Read+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	f042 0201 	orr.w	r2, r2, #1
 800397c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800397e:	6822      	ldr	r2, [r4, #0]
 8003980:	6813      	ldr	r3, [r2, #0]
 8003982:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003986:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003988:	2322      	movs	r3, #34	; 0x22
 800398a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800398e:	2340      	movs	r3, #64	; 0x40
 8003990:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003994:	2300      	movs	r3, #0
 8003996:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003998:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800399a:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 800399c:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 80039a0:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039a2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80039a4:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039a6:	4b73      	ldr	r3, [pc, #460]	; (8003b74 <HAL_I2C_Mem_Read+0x254>)
 80039a8:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039aa:	9601      	str	r6, [sp, #4]
 80039ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80039ae:	9300      	str	r3, [sp, #0]
 80039b0:	4643      	mov	r3, r8
 80039b2:	463a      	mov	r2, r7
 80039b4:	4629      	mov	r1, r5
 80039b6:	4620      	mov	r0, r4
 80039b8:	f7fe fd7c 	bl	80024b4 <I2C_RequestMemoryRead>
 80039bc:	4605      	mov	r5, r0
 80039be:	2800      	cmp	r0, #0
 80039c0:	f040 8110 	bne.w	8003be4 <HAL_I2C_Mem_Read+0x2c4>
    if (hi2c->XferSize == 0U)
 80039c4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80039c6:	b95b      	cbnz	r3, 80039e0 <HAL_I2C_Mem_Read+0xc0>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039c8:	9302      	str	r3, [sp, #8]
 80039ca:	6823      	ldr	r3, [r4, #0]
 80039cc:	695a      	ldr	r2, [r3, #20]
 80039ce:	9202      	str	r2, [sp, #8]
 80039d0:	699a      	ldr	r2, [r3, #24]
 80039d2:	9202      	str	r2, [sp, #8]
 80039d4:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039dc:	601a      	str	r2, [r3, #0]
 80039de:	e075      	b.n	8003acc <HAL_I2C_Mem_Read+0x1ac>
    else if (hi2c->XferSize == 1U)
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d00a      	beq.n	80039fa <HAL_I2C_Mem_Read+0xda>
    else if (hi2c->XferSize == 2U)
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d01a      	beq.n	8003a1e <HAL_I2C_Mem_Read+0xfe>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039e8:	2300      	movs	r3, #0
 80039ea:	9305      	str	r3, [sp, #20]
 80039ec:	6823      	ldr	r3, [r4, #0]
 80039ee:	695a      	ldr	r2, [r3, #20]
 80039f0:	9205      	str	r2, [sp, #20]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	9305      	str	r3, [sp, #20]
 80039f6:	9b05      	ldr	r3, [sp, #20]
 80039f8:	e068      	b.n	8003acc <HAL_I2C_Mem_Read+0x1ac>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fa:	6822      	ldr	r2, [r4, #0]
 80039fc:	6813      	ldr	r3, [r2, #0]
 80039fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a02:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a04:	2300      	movs	r3, #0
 8003a06:	9303      	str	r3, [sp, #12]
 8003a08:	6823      	ldr	r3, [r4, #0]
 8003a0a:	695a      	ldr	r2, [r3, #20]
 8003a0c:	9203      	str	r2, [sp, #12]
 8003a0e:	699a      	ldr	r2, [r3, #24]
 8003a10:	9203      	str	r2, [sp, #12]
 8003a12:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a1a:	601a      	str	r2, [r3, #0]
 8003a1c:	e056      	b.n	8003acc <HAL_I2C_Mem_Read+0x1ac>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a1e:	6822      	ldr	r2, [r4, #0]
 8003a20:	6813      	ldr	r3, [r2, #0]
 8003a22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a26:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a28:	6822      	ldr	r2, [r4, #0]
 8003a2a:	6813      	ldr	r3, [r2, #0]
 8003a2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a30:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a32:	2300      	movs	r3, #0
 8003a34:	9304      	str	r3, [sp, #16]
 8003a36:	6823      	ldr	r3, [r4, #0]
 8003a38:	695a      	ldr	r2, [r3, #20]
 8003a3a:	9204      	str	r2, [sp, #16]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	9304      	str	r3, [sp, #16]
 8003a40:	9b04      	ldr	r3, [sp, #16]
 8003a42:	e043      	b.n	8003acc <HAL_I2C_Mem_Read+0x1ac>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a44:	4632      	mov	r2, r6
 8003a46:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003a48:	4620      	mov	r0, r4
 8003a4a:	f7fe fdf7 	bl	800263c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a4e:	2800      	cmp	r0, #0
 8003a50:	f040 80ca 	bne.w	8003be8 <HAL_I2C_Mem_Read+0x2c8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a56:	6822      	ldr	r2, [r4, #0]
 8003a58:	6912      	ldr	r2, [r2, #16]
 8003a5a:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003a5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a5e:	3301      	adds	r3, #1
 8003a60:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003a62:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003a64:	3b01      	subs	r3, #1
 8003a66:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003a68:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003a72:	e02b      	b.n	8003acc <HAL_I2C_Mem_Read+0x1ac>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a74:	9600      	str	r6, [sp, #0]
 8003a76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a78:	2200      	movs	r2, #0
 8003a7a:	493f      	ldr	r1, [pc, #252]	; (8003b78 <HAL_I2C_Mem_Read+0x258>)
 8003a7c:	4620      	mov	r0, r4
 8003a7e:	f7fe fb2b 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8003a82:	2800      	cmp	r0, #0
 8003a84:	f040 80b2 	bne.w	8003bec <HAL_I2C_Mem_Read+0x2cc>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a88:	6822      	ldr	r2, [r4, #0]
 8003a8a:	6813      	ldr	r3, [r2, #0]
 8003a8c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a90:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a94:	6822      	ldr	r2, [r4, #0]
 8003a96:	6912      	ldr	r2, [r2, #16]
 8003a98:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003a9a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003a9c:	1c53      	adds	r3, r2, #1
 8003a9e:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003aa0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003aa6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab0:	6823      	ldr	r3, [r4, #0]
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8003ab6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ab8:	3301      	adds	r3, #1
 8003aba:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003abc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003ac2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003acc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d07d      	beq.n	8003bce <HAL_I2C_Mem_Read+0x2ae>
      if (hi2c->XferSize <= 3U)
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	d852      	bhi.n	8003b7c <HAL_I2C_Mem_Read+0x25c>
        if (hi2c->XferSize == 1U)
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d0b4      	beq.n	8003a44 <HAL_I2C_Mem_Read+0x124>
        else if (hi2c->XferSize == 2U)
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d0ca      	beq.n	8003a74 <HAL_I2C_Mem_Read+0x154>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ade:	9600      	str	r6, [sp, #0]
 8003ae0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	4924      	ldr	r1, [pc, #144]	; (8003b78 <HAL_I2C_Mem_Read+0x258>)
 8003ae6:	4620      	mov	r0, r4
 8003ae8:	f7fe faf6 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8003aec:	2800      	cmp	r0, #0
 8003aee:	d17f      	bne.n	8003bf0 <HAL_I2C_Mem_Read+0x2d0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003af0:	6822      	ldr	r2, [r4, #0]
 8003af2:	6813      	ldr	r3, [r2, #0]
 8003af4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003af8:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003afa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003afc:	6822      	ldr	r2, [r4, #0]
 8003afe:	6912      	ldr	r2, [r2, #16]
 8003b00:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003b02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b04:	3301      	adds	r3, #1
 8003b06:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003b08:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003b0e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	3b01      	subs	r3, #1
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b18:	9600      	str	r6, [sp, #0]
 8003b1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	4916      	ldr	r1, [pc, #88]	; (8003b78 <HAL_I2C_Mem_Read+0x258>)
 8003b20:	4620      	mov	r0, r4
 8003b22:	f7fe fad9 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8003b26:	2800      	cmp	r0, #0
 8003b28:	d164      	bne.n	8003bf4 <HAL_I2C_Mem_Read+0x2d4>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b2a:	6822      	ldr	r2, [r4, #0]
 8003b2c:	6813      	ldr	r3, [r2, #0]
 8003b2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b32:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b36:	6822      	ldr	r2, [r4, #0]
 8003b38:	6912      	ldr	r2, [r2, #16]
 8003b3a:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003b3c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003b3e:	1c53      	adds	r3, r2, #1
 8003b40:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003b42:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003b44:	3b01      	subs	r3, #1
 8003b46:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003b48:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b52:	6823      	ldr	r3, [r4, #0]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8003b58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003b5e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003b60:	3b01      	subs	r3, #1
 8003b62:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003b64:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003b6e:	e7ad      	b.n	8003acc <HAL_I2C_Mem_Read+0x1ac>
 8003b70:	00100002 	.word	0x00100002
 8003b74:	ffff0000 	.word	0xffff0000
 8003b78:	00010004 	.word	0x00010004
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b7c:	4632      	mov	r2, r6
 8003b7e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003b80:	4620      	mov	r0, r4
 8003b82:	f7fe fd5b 	bl	800263c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b86:	2800      	cmp	r0, #0
 8003b88:	d136      	bne.n	8003bf8 <HAL_I2C_Mem_Read+0x2d8>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b8c:	6822      	ldr	r2, [r4, #0]
 8003b8e:	6912      	ldr	r2, [r2, #16]
 8003b90:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003b92:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003b94:	1c53      	adds	r3, r2, #1
 8003b96:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8003b98:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8003b9e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ba8:	6823      	ldr	r3, [r4, #0]
 8003baa:	6959      	ldr	r1, [r3, #20]
 8003bac:	f011 0f04 	tst.w	r1, #4
 8003bb0:	d08c      	beq.n	8003acc <HAL_I2C_Mem_Read+0x1ac>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8003bb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003bb8:	3301      	adds	r3, #1
 8003bba:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003bbc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003bc2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003bcc:	e77e      	b.n	8003acc <HAL_I2C_Mem_Read+0x1ac>
    hi2c->State = HAL_I2C_STATE_READY;
 8003bce:	2320      	movs	r3, #32
 8003bd0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8003bda:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8003bde:	e6ae      	b.n	800393e <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8003be0:	2502      	movs	r5, #2
 8003be2:	e6ac      	b.n	800393e <HAL_I2C_Mem_Read+0x1e>
      return HAL_ERROR;
 8003be4:	2501      	movs	r5, #1
 8003be6:	e6aa      	b.n	800393e <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8003be8:	2501      	movs	r5, #1
 8003bea:	e6a8      	b.n	800393e <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8003bec:	2501      	movs	r5, #1
 8003bee:	e6a6      	b.n	800393e <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8003bf0:	2501      	movs	r5, #1
 8003bf2:	e6a4      	b.n	800393e <HAL_I2C_Mem_Read+0x1e>
            return HAL_ERROR;
 8003bf4:	2501      	movs	r5, #1
 8003bf6:	e6a2      	b.n	800393e <HAL_I2C_Mem_Read+0x1e>
          return HAL_ERROR;
 8003bf8:	2501      	movs	r5, #1
 8003bfa:	e6a0      	b.n	800393e <HAL_I2C_Mem_Read+0x1e>

08003bfc <HAL_I2C_Mem_Write_IT>:
{
 8003bfc:	b430      	push	{r4, r5}
 8003bfe:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003c00:	2400      	movs	r4, #0
 8003c02:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c04:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8003c08:	b2e4      	uxtb	r4, r4
 8003c0a:	2c20      	cmp	r4, #32
 8003c0c:	d003      	beq.n	8003c16 <HAL_I2C_Mem_Write_IT+0x1a>
    return HAL_BUSY;
 8003c0e:	2002      	movs	r0, #2
}
 8003c10:	b002      	add	sp, #8
 8003c12:	bc30      	pop	{r4, r5}
 8003c14:	4770      	bx	lr
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003c16:	4c2f      	ldr	r4, [pc, #188]	; (8003cd4 <HAL_I2C_Mem_Write_IT+0xd8>)
 8003c18:	6824      	ldr	r4, [r4, #0]
 8003c1a:	08e4      	lsrs	r4, r4, #3
 8003c1c:	4d2e      	ldr	r5, [pc, #184]	; (8003cd8 <HAL_I2C_Mem_Write_IT+0xdc>)
 8003c1e:	fba5 5404 	umull	r5, r4, r5, r4
 8003c22:	0a24      	lsrs	r4, r4, #8
 8003c24:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8003c28:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8003c2c:	9401      	str	r4, [sp, #4]
      count--;
 8003c2e:	9c01      	ldr	r4, [sp, #4]
 8003c30:	3c01      	subs	r4, #1
 8003c32:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 8003c34:	9c01      	ldr	r4, [sp, #4]
 8003c36:	2c00      	cmp	r4, #0
 8003c38:	d03b      	beq.n	8003cb2 <HAL_I2C_Mem_Write_IT+0xb6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003c3a:	6804      	ldr	r4, [r0, #0]
 8003c3c:	69a5      	ldr	r5, [r4, #24]
 8003c3e:	f015 0f02 	tst.w	r5, #2
 8003c42:	d1f4      	bne.n	8003c2e <HAL_I2C_Mem_Write_IT+0x32>
    __HAL_LOCK(hi2c);
 8003c44:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 8003c48:	2d01      	cmp	r5, #1
 8003c4a:	d041      	beq.n	8003cd0 <HAL_I2C_Mem_Write_IT+0xd4>
 8003c4c:	2501      	movs	r5, #1
 8003c4e:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c52:	6825      	ldr	r5, [r4, #0]
 8003c54:	f015 0f01 	tst.w	r5, #1
 8003c58:	d103      	bne.n	8003c62 <HAL_I2C_Mem_Write_IT+0x66>
      __HAL_I2C_ENABLE(hi2c);
 8003c5a:	6825      	ldr	r5, [r4, #0]
 8003c5c:	f045 0501 	orr.w	r5, r5, #1
 8003c60:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c62:	6805      	ldr	r5, [r0, #0]
 8003c64:	682c      	ldr	r4, [r5, #0]
 8003c66:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8003c6a:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c6c:	2421      	movs	r4, #33	; 0x21
 8003c6e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c72:	2440      	movs	r4, #64	; 0x40
 8003c74:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c78:	2400      	movs	r4, #0
 8003c7a:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003c7c:	9d04      	ldr	r5, [sp, #16]
 8003c7e:	6245      	str	r5, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003c80:	f8bd 5014 	ldrh.w	r5, [sp, #20]
 8003c84:	8545      	strh	r5, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c86:	8d45      	ldrh	r5, [r0, #42]	; 0x2a
 8003c88:	8505      	strh	r5, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c8a:	4d14      	ldr	r5, [pc, #80]	; (8003cdc <HAL_I2C_Mem_Write_IT+0xe0>)
 8003c8c:	62c5      	str	r5, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003c8e:	6441      	str	r1, [r0, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8003c90:	6482      	str	r2, [r0, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8003c92:	64c3      	str	r3, [r0, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8003c94:	6504      	str	r4, [r0, #80]	; 0x50
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c96:	6802      	ldr	r2, [r0, #0]
 8003c98:	6813      	ldr	r3, [r2, #0]
 8003c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c9e:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003ca0:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ca4:	6802      	ldr	r2, [r0, #0]
 8003ca6:	6853      	ldr	r3, [r2, #4]
 8003ca8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003cac:	6053      	str	r3, [r2, #4]
    return HAL_OK;
 8003cae:	4620      	mov	r0, r4
 8003cb0:	e7ae      	b.n	8003c10 <HAL_I2C_Mem_Write_IT+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cbc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cc0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003cc2:	f042 0220 	orr.w	r2, r2, #32
 8003cc6:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003cc8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 8003ccc:	2001      	movs	r0, #1
 8003cce:	e79f      	b.n	8003c10 <HAL_I2C_Mem_Write_IT+0x14>
    __HAL_LOCK(hi2c);
 8003cd0:	2002      	movs	r0, #2
 8003cd2:	e79d      	b.n	8003c10 <HAL_I2C_Mem_Write_IT+0x14>
 8003cd4:	20000028 	.word	0x20000028
 8003cd8:	14f8b589 	.word	0x14f8b589
 8003cdc:	ffff0000 	.word	0xffff0000

08003ce0 <HAL_I2C_Mem_Read_IT>:
{
 8003ce0:	b430      	push	{r4, r5}
 8003ce2:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003ce4:	2400      	movs	r4, #0
 8003ce6:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ce8:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8003cec:	b2e4      	uxtb	r4, r4
 8003cee:	2c20      	cmp	r4, #32
 8003cf0:	d003      	beq.n	8003cfa <HAL_I2C_Mem_Read_IT+0x1a>
    return HAL_BUSY;
 8003cf2:	2002      	movs	r0, #2
}
 8003cf4:	b002      	add	sp, #8
 8003cf6:	bc30      	pop	{r4, r5}
 8003cf8:	4770      	bx	lr
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003cfa:	4c34      	ldr	r4, [pc, #208]	; (8003dcc <HAL_I2C_Mem_Read_IT+0xec>)
 8003cfc:	6824      	ldr	r4, [r4, #0]
 8003cfe:	08e4      	lsrs	r4, r4, #3
 8003d00:	4d33      	ldr	r5, [pc, #204]	; (8003dd0 <HAL_I2C_Mem_Read_IT+0xf0>)
 8003d02:	fba5 5404 	umull	r5, r4, r5, r4
 8003d06:	0a24      	lsrs	r4, r4, #8
 8003d08:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8003d0c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8003d10:	9401      	str	r4, [sp, #4]
      count--;
 8003d12:	9c01      	ldr	r4, [sp, #4]
 8003d14:	3c01      	subs	r4, #1
 8003d16:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 8003d18:	9c01      	ldr	r4, [sp, #4]
 8003d1a:	2c00      	cmp	r4, #0
 8003d1c:	d042      	beq.n	8003da4 <HAL_I2C_Mem_Read_IT+0xc4>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003d1e:	6804      	ldr	r4, [r0, #0]
 8003d20:	69a5      	ldr	r5, [r4, #24]
 8003d22:	f015 0f02 	tst.w	r5, #2
 8003d26:	d1f4      	bne.n	8003d12 <HAL_I2C_Mem_Read_IT+0x32>
    __HAL_LOCK(hi2c);
 8003d28:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 8003d2c:	2d01      	cmp	r5, #1
 8003d2e:	d048      	beq.n	8003dc2 <HAL_I2C_Mem_Read_IT+0xe2>
 8003d30:	2501      	movs	r5, #1
 8003d32:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d36:	6825      	ldr	r5, [r4, #0]
 8003d38:	f015 0f01 	tst.w	r5, #1
 8003d3c:	d103      	bne.n	8003d46 <HAL_I2C_Mem_Read_IT+0x66>
      __HAL_I2C_ENABLE(hi2c);
 8003d3e:	6825      	ldr	r5, [r4, #0]
 8003d40:	f045 0501 	orr.w	r5, r5, #1
 8003d44:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d46:	6805      	ldr	r5, [r0, #0]
 8003d48:	682c      	ldr	r4, [r5, #0]
 8003d4a:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8003d4e:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d50:	2422      	movs	r4, #34	; 0x22
 8003d52:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d56:	2440      	movs	r4, #64	; 0x40
 8003d58:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d5c:	2400      	movs	r4, #0
 8003d5e:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003d60:	9d04      	ldr	r5, [sp, #16]
 8003d62:	6245      	str	r5, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d64:	f8bd 5014 	ldrh.w	r5, [sp, #20]
 8003d68:	8545      	strh	r5, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d6a:	8d45      	ldrh	r5, [r0, #42]	; 0x2a
 8003d6c:	8505      	strh	r5, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d6e:	4d19      	ldr	r5, [pc, #100]	; (8003dd4 <HAL_I2C_Mem_Read_IT+0xf4>)
 8003d70:	62c5      	str	r5, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003d72:	6441      	str	r1, [r0, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8003d74:	6482      	str	r2, [r0, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8003d76:	64c3      	str	r3, [r0, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8003d78:	6504      	str	r4, [r0, #80]	; 0x50
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d7a:	6802      	ldr	r2, [r0, #0]
 8003d7c:	6813      	ldr	r3, [r2, #0]
 8003d7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d82:	6013      	str	r3, [r2, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d84:	6802      	ldr	r2, [r0, #0]
 8003d86:	6813      	ldr	r3, [r2, #0]
 8003d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d8c:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003d8e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if (hi2c->XferSize > 0U)
 8003d92:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8003d94:	b1bb      	cbz	r3, 8003dc6 <HAL_I2C_Mem_Read_IT+0xe6>
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d96:	6802      	ldr	r2, [r0, #0]
 8003d98:	6853      	ldr	r3, [r2, #4]
 8003d9a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003d9e:	6053      	str	r3, [r2, #4]
    return HAL_OK;
 8003da0:	4620      	mov	r0, r4
 8003da2:	e7a7      	b.n	8003cf4 <HAL_I2C_Mem_Read_IT+0x14>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003da4:	2300      	movs	r3, #0
 8003da6:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003da8:	2220      	movs	r2, #32
 8003daa:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dae:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003db2:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003db4:	f042 0220 	orr.w	r2, r2, #32
 8003db8:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003dba:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 8003dbe:	2001      	movs	r0, #1
 8003dc0:	e798      	b.n	8003cf4 <HAL_I2C_Mem_Read_IT+0x14>
    __HAL_LOCK(hi2c);
 8003dc2:	2002      	movs	r0, #2
 8003dc4:	e796      	b.n	8003cf4 <HAL_I2C_Mem_Read_IT+0x14>
    return HAL_OK;
 8003dc6:	2000      	movs	r0, #0
 8003dc8:	e794      	b.n	8003cf4 <HAL_I2C_Mem_Read_IT+0x14>
 8003dca:	bf00      	nop
 8003dcc:	20000028 	.word	0x20000028
 8003dd0:	14f8b589 	.word	0x14f8b589
 8003dd4:	ffff0000 	.word	0xffff0000

08003dd8 <HAL_I2C_Mem_Write_DMA>:
{
 8003dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ddc:	b084      	sub	sp, #16
 8003dde:	4604      	mov	r4, r0
 8003de0:	460d      	mov	r5, r1
 8003de2:	4616      	mov	r6, r2
 8003de4:	461f      	mov	r7, r3
  __IO uint32_t count = 0U;
 8003de6:	2300      	movs	r3, #0
 8003de8:	9303      	str	r3, [sp, #12]
  uint32_t tickstart = HAL_GetTick();
 8003dea:	f7fc fa4f 	bl	800028c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dee:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b20      	cmp	r3, #32
 8003df6:	d004      	beq.n	8003e02 <HAL_I2C_Mem_Write_DMA+0x2a>
    return HAL_BUSY;
 8003df8:	2302      	movs	r3, #2
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	b004      	add	sp, #16
 8003dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e02:	4680      	mov	r8, r0
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003e04:	4b51      	ldr	r3, [pc, #324]	; (8003f4c <HAL_I2C_Mem_Write_DMA+0x174>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	08db      	lsrs	r3, r3, #3
 8003e0a:	4a51      	ldr	r2, [pc, #324]	; (8003f50 <HAL_I2C_Mem_Write_DMA+0x178>)
 8003e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e10:	0a1b      	lsrs	r3, r3, #8
 8003e12:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003e16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003e1a:	9303      	str	r3, [sp, #12]
      count--;
 8003e1c:	9b03      	ldr	r3, [sp, #12]
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	9303      	str	r3, [sp, #12]
      if (count == 0U)
 8003e22:	9b03      	ldr	r3, [sp, #12]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d03a      	beq.n	8003e9e <HAL_I2C_Mem_Write_DMA+0xc6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003e28:	6823      	ldr	r3, [r4, #0]
 8003e2a:	699a      	ldr	r2, [r3, #24]
 8003e2c:	f012 0f02 	tst.w	r2, #2
 8003e30:	d1f4      	bne.n	8003e1c <HAL_I2C_Mem_Write_DMA+0x44>
    __HAL_LOCK(hi2c);
 8003e32:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8003e36:	2a01      	cmp	r2, #1
 8003e38:	f000 8084 	beq.w	8003f44 <HAL_I2C_Mem_Write_DMA+0x16c>
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	f012 0f01 	tst.w	r2, #1
 8003e48:	d103      	bne.n	8003e52 <HAL_I2C_Mem_Write_DMA+0x7a>
      __HAL_I2C_ENABLE(hi2c);
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	f042 0201 	orr.w	r2, r2, #1
 8003e50:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e52:	6822      	ldr	r2, [r4, #0]
 8003e54:	6813      	ldr	r3, [r2, #0]
 8003e56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e5a:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e5c:	2321      	movs	r3, #33	; 0x21
 8003e5e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e62:	2340      	movs	r3, #64	; 0x40
 8003e64:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003e6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e6e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003e70:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8003e74:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e76:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e7c:	4a35      	ldr	r2, [pc, #212]	; (8003f54 <HAL_I2C_Mem_Write_DMA+0x17c>)
 8003e7e:	62e2      	str	r2, [r4, #44]	; 0x2c
    if (hi2c->XferSize > 0U)
 8003e80:	b9db      	cbnz	r3, 8003eba <HAL_I2C_Mem_Write_DMA+0xe2>
      hi2c->State     = HAL_I2C_STATE_READY;
 8003e82:	2320      	movs	r3, #32
 8003e84:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8003e8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e94:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003e96:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e7ad      	b.n	8003dfa <HAL_I2C_Mem_Write_DMA+0x22>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e9e:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ea0:	2220      	movs	r2, #32
 8003ea2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ea6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eaa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003eac:	f042 0220 	orr.w	r2, r2, #32
 8003eb0:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003eb2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e79f      	b.n	8003dfa <HAL_I2C_Mem_Write_DMA+0x22>
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8003eba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003ebc:	4a26      	ldr	r2, [pc, #152]	; (8003f58 <HAL_I2C_Mem_Write_DMA+0x180>)
 8003ebe:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003ec0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003ec2:	4a26      	ldr	r2, [pc, #152]	; (8003f5c <HAL_I2C_Mem_Write_DMA+0x184>)
 8003ec4:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003ec6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003ec8:	2300      	movs	r3, #0
 8003eca:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 8003ecc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003ece:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8003ed0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003ed2:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 8003ed4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003ed6:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8003ed8:	6822      	ldr	r2, [r4, #0]
 8003eda:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003edc:	3210      	adds	r2, #16
 8003ede:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003ee0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003ee2:	f7fc fd1e 	bl	8000922 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8003ee6:	b168      	cbz	r0, 8003f04 <HAL_I2C_Mem_Write_DMA+0x12c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003ee8:	2320      	movs	r3, #32
 8003eea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003ef4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ef6:	f043 0310 	orr.w	r3, r3, #16
 8003efa:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003efc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e77a      	b.n	8003dfa <HAL_I2C_Mem_Write_DMA+0x22>
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8003f04:	f8cd 8004 	str.w	r8, [sp, #4]
 8003f08:	2323      	movs	r3, #35	; 0x23
 8003f0a:	9300      	str	r3, [sp, #0]
 8003f0c:	463b      	mov	r3, r7
 8003f0e:	4632      	mov	r2, r6
 8003f10:	4629      	mov	r1, r5
 8003f12:	4620      	mov	r0, r4
 8003f14:	f7fe fa68 	bl	80023e8 <I2C_RequestMemoryWrite>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	b9a8      	cbnz	r0, 8003f48 <HAL_I2C_Mem_Write_DMA+0x170>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	9102      	str	r1, [sp, #8]
 8003f20:	6822      	ldr	r2, [r4, #0]
 8003f22:	6950      	ldr	r0, [r2, #20]
 8003f24:	9002      	str	r0, [sp, #8]
 8003f26:	6990      	ldr	r0, [r2, #24]
 8003f28:	9002      	str	r0, [sp, #8]
 8003f2a:	9802      	ldr	r0, [sp, #8]
        __HAL_UNLOCK(hi2c);
 8003f2c:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8003f30:	6851      	ldr	r1, [r2, #4]
 8003f32:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8003f36:	6051      	str	r1, [r2, #4]
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f38:	6821      	ldr	r1, [r4, #0]
 8003f3a:	684a      	ldr	r2, [r1, #4]
 8003f3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f40:	604a      	str	r2, [r1, #4]
        return HAL_OK;
 8003f42:	e75a      	b.n	8003dfa <HAL_I2C_Mem_Write_DMA+0x22>
    __HAL_LOCK(hi2c);
 8003f44:	2302      	movs	r3, #2
 8003f46:	e758      	b.n	8003dfa <HAL_I2C_Mem_Write_DMA+0x22>
          return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e756      	b.n	8003dfa <HAL_I2C_Mem_Write_DMA+0x22>
 8003f4c:	20000028 	.word	0x20000028
 8003f50:	14f8b589 	.word	0x14f8b589
 8003f54:	ffff0000 	.word	0xffff0000
 8003f58:	08005321 	.word	0x08005321
 8003f5c:	080052e3 	.word	0x080052e3

08003f60 <HAL_I2C_Mem_Read_DMA>:
{
 8003f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f64:	b086      	sub	sp, #24
 8003f66:	4604      	mov	r4, r0
 8003f68:	460d      	mov	r5, r1
 8003f6a:	4616      	mov	r6, r2
 8003f6c:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 8003f6e:	f7fc f98d 	bl	800028c <HAL_GetTick>
  __IO uint32_t count = 0U;
 8003f72:	2300      	movs	r3, #0
 8003f74:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f76:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b20      	cmp	r3, #32
 8003f7e:	d004      	beq.n	8003f8a <HAL_I2C_Mem_Read_DMA+0x2a>
    return HAL_BUSY;
 8003f80:	2302      	movs	r3, #2
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	b006      	add	sp, #24
 8003f86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f8a:	4680      	mov	r8, r0
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003f8c:	4b62      	ldr	r3, [pc, #392]	; (8004118 <HAL_I2C_Mem_Read_DMA+0x1b8>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	08db      	lsrs	r3, r3, #3
 8003f92:	4a62      	ldr	r2, [pc, #392]	; (800411c <HAL_I2C_Mem_Read_DMA+0x1bc>)
 8003f94:	fba2 2303 	umull	r2, r3, r2, r3
 8003f98:	0a1b      	lsrs	r3, r3, #8
 8003f9a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003f9e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003fa2:	9305      	str	r3, [sp, #20]
      count--;
 8003fa4:	9b05      	ldr	r3, [sp, #20]
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	9305      	str	r3, [sp, #20]
      if (count == 0U)
 8003faa:	9b05      	ldr	r3, [sp, #20]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d052      	beq.n	8004056 <HAL_I2C_Mem_Read_DMA+0xf6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003fb0:	6823      	ldr	r3, [r4, #0]
 8003fb2:	699a      	ldr	r2, [r3, #24]
 8003fb4:	f012 0f02 	tst.w	r2, #2
 8003fb8:	d1f4      	bne.n	8003fa4 <HAL_I2C_Mem_Read_DMA+0x44>
    __HAL_LOCK(hi2c);
 8003fba:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8003fbe:	2a01      	cmp	r2, #1
 8003fc0:	f000 80a3 	beq.w	800410a <HAL_I2C_Mem_Read_DMA+0x1aa>
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	f012 0f01 	tst.w	r2, #1
 8003fd0:	d103      	bne.n	8003fda <HAL_I2C_Mem_Read_DMA+0x7a>
      __HAL_I2C_ENABLE(hi2c);
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	f042 0201 	orr.w	r2, r2, #1
 8003fd8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fda:	6822      	ldr	r2, [r4, #0]
 8003fdc:	6813      	ldr	r3, [r2, #0]
 8003fde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fe2:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003fe4:	2322      	movs	r3, #34	; 0x22
 8003fe6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fea:	2340      	movs	r3, #64	; 0x40
 8003fec:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003ff4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ff6:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ff8:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8003ffc:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ffe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004000:	b29b      	uxth	r3, r3
 8004002:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004004:	4a46      	ldr	r2, [pc, #280]	; (8004120 <HAL_I2C_Mem_Read_DMA+0x1c0>)
 8004006:	62e2      	str	r2, [r4, #44]	; 0x2c
    if (hi2c->XferSize > 0U)
 8004008:	2b00      	cmp	r3, #0
 800400a:	d061      	beq.n	80040d0 <HAL_I2C_Mem_Read_DMA+0x170>
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800400c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800400e:	4a45      	ldr	r2, [pc, #276]	; (8004124 <HAL_I2C_Mem_Read_DMA+0x1c4>)
 8004010:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004012:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004014:	4a44      	ldr	r2, [pc, #272]	; (8004128 <HAL_I2C_Mem_Read_DMA+0x1c8>)
 8004016:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004018:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800401a:	2300      	movs	r3, #0
 800401c:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 800401e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004020:	6453      	str	r3, [r2, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8004022:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004024:	6493      	str	r3, [r2, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 8004026:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004028:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800402a:	6821      	ldr	r1, [r4, #0]
 800402c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800402e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004030:	3110      	adds	r1, #16
 8004032:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004034:	f7fc fc75 	bl	8000922 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8004038:	b1d8      	cbz	r0, 8004072 <HAL_I2C_Mem_Read_DMA+0x112>
        hi2c->State     = HAL_I2C_STATE_READY;
 800403a:	2320      	movs	r3, #32
 800403c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004040:	2200      	movs	r2, #0
 8004042:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004046:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004048:	f043 0310 	orr.w	r3, r3, #16
 800404c:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800404e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e795      	b.n	8003f82 <HAL_I2C_Mem_Read_DMA+0x22>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004056:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004058:	2220      	movs	r2, #32
 800405a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800405e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004062:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004064:	f042 0220 	orr.w	r2, r2, #32
 8004068:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800406a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e787      	b.n	8003f82 <HAL_I2C_Mem_Read_DMA+0x22>
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004072:	f8cd 8004 	str.w	r8, [sp, #4]
 8004076:	2323      	movs	r3, #35	; 0x23
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	463b      	mov	r3, r7
 800407c:	4632      	mov	r2, r6
 800407e:	4629      	mov	r1, r5
 8004080:	4620      	mov	r0, r4
 8004082:	f7fe fa17 	bl	80024b4 <I2C_RequestMemoryRead>
 8004086:	4603      	mov	r3, r0
 8004088:	2800      	cmp	r0, #0
 800408a:	d140      	bne.n	800410e <HAL_I2C_Mem_Read_DMA+0x1ae>
        if (hi2c->XferSize == 1U)
 800408c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800408e:	2a01      	cmp	r2, #1
 8004090:	d018      	beq.n	80040c4 <HAL_I2C_Mem_Read_DMA+0x164>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004092:	6821      	ldr	r1, [r4, #0]
 8004094:	684a      	ldr	r2, [r1, #4]
 8004096:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800409a:	604a      	str	r2, [r1, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800409c:	2100      	movs	r1, #0
 800409e:	9103      	str	r1, [sp, #12]
 80040a0:	6822      	ldr	r2, [r4, #0]
 80040a2:	6950      	ldr	r0, [r2, #20]
 80040a4:	9003      	str	r0, [sp, #12]
 80040a6:	6990      	ldr	r0, [r2, #24]
 80040a8:	9003      	str	r0, [sp, #12]
 80040aa:	9803      	ldr	r0, [sp, #12]
        __HAL_UNLOCK(hi2c);
 80040ac:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80040b0:	6851      	ldr	r1, [r2, #4]
 80040b2:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80040b6:	6051      	str	r1, [r2, #4]
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80040b8:	6821      	ldr	r1, [r4, #0]
 80040ba:	684a      	ldr	r2, [r1, #4]
 80040bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040c0:	604a      	str	r2, [r1, #4]
 80040c2:	e75e      	b.n	8003f82 <HAL_I2C_Mem_Read_DMA+0x22>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040c4:	6821      	ldr	r1, [r4, #0]
 80040c6:	680a      	ldr	r2, [r1, #0]
 80040c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040cc:	600a      	str	r2, [r1, #0]
 80040ce:	e7e5      	b.n	800409c <HAL_I2C_Mem_Read_DMA+0x13c>
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80040d0:	f8cd 8004 	str.w	r8, [sp, #4]
 80040d4:	2323      	movs	r3, #35	; 0x23
 80040d6:	9300      	str	r3, [sp, #0]
 80040d8:	463b      	mov	r3, r7
 80040da:	4632      	mov	r2, r6
 80040dc:	4629      	mov	r1, r5
 80040de:	4620      	mov	r0, r4
 80040e0:	f7fe f9e8 	bl	80024b4 <I2C_RequestMemoryRead>
 80040e4:	4603      	mov	r3, r0
 80040e6:	b9a0      	cbnz	r0, 8004112 <HAL_I2C_Mem_Read_DMA+0x1b2>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040e8:	9004      	str	r0, [sp, #16]
 80040ea:	6822      	ldr	r2, [r4, #0]
 80040ec:	6951      	ldr	r1, [r2, #20]
 80040ee:	9104      	str	r1, [sp, #16]
 80040f0:	6991      	ldr	r1, [r2, #24]
 80040f2:	9104      	str	r1, [sp, #16]
 80040f4:	9904      	ldr	r1, [sp, #16]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040f6:	6811      	ldr	r1, [r2, #0]
 80040f8:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80040fc:	6011      	str	r1, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 80040fe:	2220      	movs	r2, #32
 8004100:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8004104:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8004108:	e73b      	b.n	8003f82 <HAL_I2C_Mem_Read_DMA+0x22>
    __HAL_LOCK(hi2c);
 800410a:	2302      	movs	r3, #2
 800410c:	e739      	b.n	8003f82 <HAL_I2C_Mem_Read_DMA+0x22>
          return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e737      	b.n	8003f82 <HAL_I2C_Mem_Read_DMA+0x22>
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e735      	b.n	8003f82 <HAL_I2C_Mem_Read_DMA+0x22>
 8004116:	bf00      	nop
 8004118:	20000028 	.word	0x20000028
 800411c:	14f8b589 	.word	0x14f8b589
 8004120:	ffff0000 	.word	0xffff0000
 8004124:	08005321 	.word	0x08005321
 8004128:	080052e3 	.word	0x080052e3

0800412c <HAL_I2C_IsDeviceReady>:
{
 800412c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004130:	b085      	sub	sp, #20
 8004132:	4604      	mov	r4, r0
 8004134:	460f      	mov	r7, r1
 8004136:	4690      	mov	r8, r2
 8004138:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 800413a:	f7fc f8a7 	bl	800028c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800413e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004142:	b2db      	uxtb	r3, r3
 8004144:	2b20      	cmp	r3, #32
 8004146:	d004      	beq.n	8004152 <HAL_I2C_IsDeviceReady+0x26>
    return HAL_BUSY;
 8004148:	2302      	movs	r3, #2
}
 800414a:	4618      	mov	r0, r3
 800414c:	b005      	add	sp, #20
 800414e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004152:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004154:	9000      	str	r0, [sp, #0]
 8004156:	2319      	movs	r3, #25
 8004158:	2201      	movs	r2, #1
 800415a:	4954      	ldr	r1, [pc, #336]	; (80042ac <HAL_I2C_IsDeviceReady+0x180>)
 800415c:	4620      	mov	r0, r4
 800415e:	f7fd ffbb 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8004162:	b108      	cbz	r0, 8004168 <HAL_I2C_IsDeviceReady+0x3c>
      return HAL_BUSY;
 8004164:	2302      	movs	r3, #2
 8004166:	e7f0      	b.n	800414a <HAL_I2C_IsDeviceReady+0x1e>
    __HAL_LOCK(hi2c);
 8004168:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800416c:	2b01      	cmp	r3, #1
 800416e:	f000 8094 	beq.w	800429a <HAL_I2C_IsDeviceReady+0x16e>
 8004172:	2301      	movs	r3, #1
 8004174:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004178:	6823      	ldr	r3, [r4, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	f012 0f01 	tst.w	r2, #1
 8004180:	d103      	bne.n	800418a <HAL_I2C_IsDeviceReady+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	f042 0201 	orr.w	r2, r2, #1
 8004188:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800418a:	6822      	ldr	r2, [r4, #0]
 800418c:	6813      	ldr	r3, [r2, #0]
 800418e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004192:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004194:	2324      	movs	r3, #36	; 0x24
 8004196:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800419a:	2300      	movs	r3, #0
 800419c:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800419e:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80041a2:	62e3      	str	r3, [r4, #44]	; 0x2c
  uint32_t I2C_Trials = 1U;
 80041a4:	f04f 0901 	mov.w	r9, #1
 80041a8:	e035      	b.n	8004216 <HAL_I2C_IsDeviceReady+0xea>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80041aa:	23a0      	movs	r3, #160	; 0xa0
 80041ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80041b0:	6823      	ldr	r3, [r4, #0]
 80041b2:	695a      	ldr	r2, [r3, #20]
 80041b4:	f3c2 0240 	ubfx	r2, r2, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80041b8:	6959      	ldr	r1, [r3, #20]
 80041ba:	f3c1 2180 	ubfx	r1, r1, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80041be:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2ba0      	cmp	r3, #160	; 0xa0
 80041c6:	d009      	beq.n	80041dc <HAL_I2C_IsDeviceReady+0xb0>
 80041c8:	b942      	cbnz	r2, 80041dc <HAL_I2C_IsDeviceReady+0xb0>
 80041ca:	b939      	cbnz	r1, 80041dc <HAL_I2C_IsDeviceReady+0xb0>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80041cc:	f7fc f85e 	bl	800028c <HAL_GetTick>
 80041d0:	1b80      	subs	r0, r0, r6
 80041d2:	4285      	cmp	r5, r0
 80041d4:	d3e9      	bcc.n	80041aa <HAL_I2C_IsDeviceReady+0x7e>
 80041d6:	2d00      	cmp	r5, #0
 80041d8:	d1ea      	bne.n	80041b0 <HAL_I2C_IsDeviceReady+0x84>
 80041da:	e7e6      	b.n	80041aa <HAL_I2C_IsDeviceReady+0x7e>
      hi2c->State = HAL_I2C_STATE_READY;
 80041dc:	2320      	movs	r3, #32
 80041de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	695a      	ldr	r2, [r3, #20]
 80041e6:	f012 0f02 	tst.w	r2, #2
 80041ea:	d132      	bne.n	8004252 <HAL_I2C_IsDeviceReady+0x126>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041f2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041f4:	6823      	ldr	r3, [r4, #0]
 80041f6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80041fa:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041fc:	9600      	str	r6, [sp, #0]
 80041fe:	2319      	movs	r3, #25
 8004200:	2201      	movs	r2, #1
 8004202:	492a      	ldr	r1, [pc, #168]	; (80042ac <HAL_I2C_IsDeviceReady+0x180>)
 8004204:	4620      	mov	r0, r4
 8004206:	f7fd ff67 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 800420a:	2800      	cmp	r0, #0
 800420c:	d14b      	bne.n	80042a6 <HAL_I2C_IsDeviceReady+0x17a>
      I2C_Trials++;
 800420e:	f109 0901 	add.w	r9, r9, #1
    while (I2C_Trials < Trials);
 8004212:	45c1      	cmp	r9, r8
 8004214:	d239      	bcs.n	800428a <HAL_I2C_IsDeviceReady+0x15e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004216:	6822      	ldr	r2, [r4, #0]
 8004218:	6813      	ldr	r3, [r2, #0]
 800421a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800421e:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004220:	9600      	str	r6, [sp, #0]
 8004222:	462b      	mov	r3, r5
 8004224:	2200      	movs	r2, #0
 8004226:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800422a:	4620      	mov	r0, r4
 800422c:	f7fd ff54 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8004230:	2800      	cmp	r0, #0
 8004232:	d134      	bne.n	800429e <HAL_I2C_IsDeviceReady+0x172>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004234:	6823      	ldr	r3, [r4, #0]
 8004236:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 800423a:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 800423c:	f7fc f826 	bl	800028c <HAL_GetTick>
 8004240:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004242:	6823      	ldr	r3, [r4, #0]
 8004244:	695a      	ldr	r2, [r3, #20]
 8004246:	f3c2 0240 	ubfx	r2, r2, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800424a:	6959      	ldr	r1, [r3, #20]
 800424c:	f3c1 2180 	ubfx	r1, r1, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004250:	e7b5      	b.n	80041be <HAL_I2C_IsDeviceReady+0x92>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004258:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800425a:	2300      	movs	r3, #0
 800425c:	9303      	str	r3, [sp, #12]
 800425e:	6823      	ldr	r3, [r4, #0]
 8004260:	695a      	ldr	r2, [r3, #20]
 8004262:	9203      	str	r2, [sp, #12]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	9303      	str	r3, [sp, #12]
 8004268:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800426a:	9600      	str	r6, [sp, #0]
 800426c:	2319      	movs	r3, #25
 800426e:	2201      	movs	r2, #1
 8004270:	490e      	ldr	r1, [pc, #56]	; (80042ac <HAL_I2C_IsDeviceReady+0x180>)
 8004272:	4620      	mov	r0, r4
 8004274:	f7fd ff30 	bl	80020d8 <I2C_WaitOnFlagUntilTimeout>
 8004278:	4603      	mov	r3, r0
 800427a:	b990      	cbnz	r0, 80042a2 <HAL_I2C_IsDeviceReady+0x176>
        hi2c->State = HAL_I2C_STATE_READY;
 800427c:	2220      	movs	r2, #32
 800427e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8004282:	2200      	movs	r2, #0
 8004284:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_OK;
 8004288:	e75f      	b.n	800414a <HAL_I2C_IsDeviceReady+0x1e>
    hi2c->State = HAL_I2C_STATE_READY;
 800428a:	2320      	movs	r3, #32
 800428c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8004290:	2300      	movs	r3, #0
 8004292:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e757      	b.n	800414a <HAL_I2C_IsDeviceReady+0x1e>
    __HAL_LOCK(hi2c);
 800429a:	2302      	movs	r3, #2
 800429c:	e755      	b.n	800414a <HAL_I2C_IsDeviceReady+0x1e>
        return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e753      	b.n	800414a <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e751      	b.n	800414a <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e74f      	b.n	800414a <HAL_I2C_IsDeviceReady+0x1e>
 80042aa:	bf00      	nop
 80042ac:	00100002 	.word	0x00100002

080042b0 <HAL_I2C_Master_Seq_Transmit_IT>:
{
 80042b0:	b430      	push	{r4, r5}
 80042b2:	b082      	sub	sp, #8
  __IO uint32_t Prev_State = 0x00U;
 80042b4:	2400      	movs	r4, #0
 80042b6:	9401      	str	r4, [sp, #4]
  __IO uint32_t count      = 0x00U;
 80042b8:	9400      	str	r4, [sp, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80042ba:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80042be:	b2e4      	uxtb	r4, r4
 80042c0:	2c20      	cmp	r4, #32
 80042c2:	d003      	beq.n	80042cc <HAL_I2C_Master_Seq_Transmit_IT+0x1c>
    return HAL_BUSY;
 80042c4:	2002      	movs	r0, #2
}
 80042c6:	b002      	add	sp, #8
 80042c8:	bc30      	pop	{r4, r5}
 80042ca:	4770      	bx	lr
    if ((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 80042cc:	9c04      	ldr	r4, [sp, #16]
 80042ce:	2c08      	cmp	r4, #8
 80042d0:	d039      	beq.n	8004346 <HAL_I2C_Master_Seq_Transmit_IT+0x96>
 80042d2:	2c01      	cmp	r4, #1
 80042d4:	d037      	beq.n	8004346 <HAL_I2C_Master_Seq_Transmit_IT+0x96>
    __HAL_LOCK(hi2c);
 80042d6:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 80042da:	2c01      	cmp	r4, #1
 80042dc:	d068      	beq.n	80043b0 <HAL_I2C_Master_Seq_Transmit_IT+0x100>
 80042de:	2401      	movs	r4, #1
 80042e0:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042e4:	6804      	ldr	r4, [r0, #0]
 80042e6:	6825      	ldr	r5, [r4, #0]
 80042e8:	f015 0f01 	tst.w	r5, #1
 80042ec:	d103      	bne.n	80042f6 <HAL_I2C_Master_Seq_Transmit_IT+0x46>
      __HAL_I2C_ENABLE(hi2c);
 80042ee:	6825      	ldr	r5, [r4, #0]
 80042f0:	f045 0501 	orr.w	r5, r5, #1
 80042f4:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042f6:	6805      	ldr	r5, [r0, #0]
 80042f8:	682c      	ldr	r4, [r5, #0]
 80042fa:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 80042fe:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004300:	2421      	movs	r4, #33	; 0x21
 8004302:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004306:	2410      	movs	r4, #16
 8004308:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800430c:	2400      	movs	r4, #0
 800430e:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004310:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004312:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004314:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004316:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8004318:	9b04      	ldr	r3, [sp, #16]
 800431a:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800431c:	6441      	str	r1, [r0, #68]	; 0x44
    Prev_State = hi2c->PreviousState;
 800431e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004320:	9301      	str	r3, [sp, #4]
    if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8004322:	9b01      	ldr	r3, [sp, #4]
 8004324:	2b11      	cmp	r3, #17
 8004326:	d034      	beq.n	8004392 <HAL_I2C_Master_Seq_Transmit_IT+0xe2>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004328:	6802      	ldr	r2, [r0, #0]
 800432a:	6813      	ldr	r3, [r2, #0]
 800432c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004330:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8004332:	2300      	movs	r3, #0
 8004334:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004338:	6801      	ldr	r1, [r0, #0]
 800433a:	684a      	ldr	r2, [r1, #4]
 800433c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004340:	604a      	str	r2, [r1, #4]
    return HAL_OK;
 8004342:	4618      	mov	r0, r3
 8004344:	e7bf      	b.n	80042c6 <HAL_I2C_Master_Seq_Transmit_IT+0x16>
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004346:	4c1b      	ldr	r4, [pc, #108]	; (80043b4 <HAL_I2C_Master_Seq_Transmit_IT+0x104>)
 8004348:	6824      	ldr	r4, [r4, #0]
 800434a:	08e4      	lsrs	r4, r4, #3
 800434c:	4d1a      	ldr	r5, [pc, #104]	; (80043b8 <HAL_I2C_Master_Seq_Transmit_IT+0x108>)
 800434e:	fba5 5404 	umull	r5, r4, r5, r4
 8004352:	0a24      	lsrs	r4, r4, #8
 8004354:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004358:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800435c:	9400      	str	r4, [sp, #0]
        count--;
 800435e:	9c00      	ldr	r4, [sp, #0]
 8004360:	3c01      	subs	r4, #1
 8004362:	9400      	str	r4, [sp, #0]
        if (count == 0U)
 8004364:	9c00      	ldr	r4, [sp, #0]
 8004366:	b12c      	cbz	r4, 8004374 <HAL_I2C_Master_Seq_Transmit_IT+0xc4>
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004368:	6804      	ldr	r4, [r0, #0]
 800436a:	69a4      	ldr	r4, [r4, #24]
 800436c:	f014 0f02 	tst.w	r4, #2
 8004370:	d1f5      	bne.n	800435e <HAL_I2C_Master_Seq_Transmit_IT+0xae>
 8004372:	e7b0      	b.n	80042d6 <HAL_I2C_Master_Seq_Transmit_IT+0x26>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004374:	2300      	movs	r3, #0
 8004376:	6303      	str	r3, [r0, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004378:	2220      	movs	r2, #32
 800437a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800437e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004382:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004384:	f042 0220 	orr.w	r2, r2, #32
 8004388:	6402      	str	r2, [r0, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 800438a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          return HAL_ERROR;
 800438e:	2001      	movs	r0, #1
 8004390:	e799      	b.n	80042c6 <HAL_I2C_Master_Seq_Transmit_IT+0x16>
    if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8004392:	9b04      	ldr	r3, [sp, #16]
 8004394:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004398:	d008      	beq.n	80043ac <HAL_I2C_Master_Seq_Transmit_IT+0xfc>
 800439a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800439e:	d003      	beq.n	80043a8 <HAL_I2C_Master_Seq_Transmit_IT+0xf8>
 80043a0:	2300      	movs	r3, #0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d0c5      	beq.n	8004332 <HAL_I2C_Master_Seq_Transmit_IT+0x82>
 80043a6:	e7bf      	b.n	8004328 <HAL_I2C_Master_Seq_Transmit_IT+0x78>
 80043a8:	2301      	movs	r3, #1
 80043aa:	e7fa      	b.n	80043a2 <HAL_I2C_Master_Seq_Transmit_IT+0xf2>
 80043ac:	2301      	movs	r3, #1
 80043ae:	e7f8      	b.n	80043a2 <HAL_I2C_Master_Seq_Transmit_IT+0xf2>
    __HAL_LOCK(hi2c);
 80043b0:	2002      	movs	r0, #2
 80043b2:	e788      	b.n	80042c6 <HAL_I2C_Master_Seq_Transmit_IT+0x16>
 80043b4:	20000028 	.word	0x20000028
 80043b8:	14f8b589 	.word	0x14f8b589

080043bc <HAL_I2C_Master_Seq_Transmit_DMA>:
{
 80043bc:	b530      	push	{r4, r5, lr}
 80043be:	b083      	sub	sp, #12
  __IO uint32_t Prev_State = 0x00U;
 80043c0:	2400      	movs	r4, #0
 80043c2:	9401      	str	r4, [sp, #4]
  __IO uint32_t count      = 0x00U;
 80043c4:	9400      	str	r4, [sp, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80043c6:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80043ca:	b2e4      	uxtb	r4, r4
 80043cc:	2c20      	cmp	r4, #32
 80043ce:	d003      	beq.n	80043d8 <HAL_I2C_Master_Seq_Transmit_DMA+0x1c>
    return HAL_BUSY;
 80043d0:	2302      	movs	r3, #2
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	b003      	add	sp, #12
 80043d6:	bd30      	pop	{r4, r5, pc}
    if ((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 80043d8:	9c06      	ldr	r4, [sp, #24]
 80043da:	2c08      	cmp	r4, #8
 80043dc:	d042      	beq.n	8004464 <HAL_I2C_Master_Seq_Transmit_DMA+0xa8>
 80043de:	2c01      	cmp	r4, #1
 80043e0:	d040      	beq.n	8004464 <HAL_I2C_Master_Seq_Transmit_DMA+0xa8>
    __HAL_LOCK(hi2c);
 80043e2:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 80043e6:	2c01      	cmp	r4, #1
 80043e8:	f000 80c7 	beq.w	800457a <HAL_I2C_Master_Seq_Transmit_DMA+0x1be>
 80043ec:	2401      	movs	r4, #1
 80043ee:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80043f2:	6804      	ldr	r4, [r0, #0]
 80043f4:	6825      	ldr	r5, [r4, #0]
 80043f6:	f015 0f01 	tst.w	r5, #1
 80043fa:	d103      	bne.n	8004404 <HAL_I2C_Master_Seq_Transmit_DMA+0x48>
      __HAL_I2C_ENABLE(hi2c);
 80043fc:	6825      	ldr	r5, [r4, #0]
 80043fe:	f045 0501 	orr.w	r5, r5, #1
 8004402:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004404:	6805      	ldr	r5, [r0, #0]
 8004406:	682c      	ldr	r4, [r5, #0]
 8004408:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 800440c:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800440e:	2421      	movs	r4, #33	; 0x21
 8004410:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004414:	2410      	movs	r4, #16
 8004416:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800441a:	2400      	movs	r4, #0
 800441c:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 800441e:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004420:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004422:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004424:	b29b      	uxth	r3, r3
 8004426:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8004428:	9a06      	ldr	r2, [sp, #24]
 800442a:	62c2      	str	r2, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800442c:	6441      	str	r1, [r0, #68]	; 0x44
    Prev_State = hi2c->PreviousState;
 800442e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8004430:	9201      	str	r2, [sp, #4]
    if (hi2c->XferSize > 0U)
 8004432:	2b00      	cmp	r3, #0
 8004434:	d13c      	bne.n	80044b0 <HAL_I2C_Master_Seq_Transmit_DMA+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004436:	6802      	ldr	r2, [r0, #0]
 8004438:	6813      	ldr	r3, [r2, #0]
 800443a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800443e:	6013      	str	r3, [r2, #0]
      if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8004440:	9b01      	ldr	r3, [sp, #4]
 8004442:	2b11      	cmp	r3, #17
 8004444:	f000 8089 	beq.w	800455a <HAL_I2C_Master_Seq_Transmit_DMA+0x19e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004448:	6802      	ldr	r2, [r0, #0]
 800444a:	6813      	ldr	r3, [r2, #0]
 800444c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004450:	6013      	str	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8004452:	2300      	movs	r3, #0
 8004454:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004458:	6801      	ldr	r1, [r0, #0]
 800445a:	684a      	ldr	r2, [r1, #4]
 800445c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004460:	604a      	str	r2, [r1, #4]
 8004462:	e7b6      	b.n	80043d2 <HAL_I2C_Master_Seq_Transmit_DMA+0x16>
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004464:	4c46      	ldr	r4, [pc, #280]	; (8004580 <HAL_I2C_Master_Seq_Transmit_DMA+0x1c4>)
 8004466:	6824      	ldr	r4, [r4, #0]
 8004468:	08e4      	lsrs	r4, r4, #3
 800446a:	4d46      	ldr	r5, [pc, #280]	; (8004584 <HAL_I2C_Master_Seq_Transmit_DMA+0x1c8>)
 800446c:	fba5 5404 	umull	r5, r4, r5, r4
 8004470:	0a24      	lsrs	r4, r4, #8
 8004472:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004476:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800447a:	9400      	str	r4, [sp, #0]
        count--;
 800447c:	9c00      	ldr	r4, [sp, #0]
 800447e:	3c01      	subs	r4, #1
 8004480:	9400      	str	r4, [sp, #0]
        if (count == 0U)
 8004482:	9c00      	ldr	r4, [sp, #0]
 8004484:	b12c      	cbz	r4, 8004492 <HAL_I2C_Master_Seq_Transmit_DMA+0xd6>
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004486:	6804      	ldr	r4, [r0, #0]
 8004488:	69a4      	ldr	r4, [r4, #24]
 800448a:	f014 0f02 	tst.w	r4, #2
 800448e:	d1f5      	bne.n	800447c <HAL_I2C_Master_Seq_Transmit_DMA+0xc0>
 8004490:	e7a7      	b.n	80043e2 <HAL_I2C_Master_Seq_Transmit_DMA+0x26>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004492:	2300      	movs	r3, #0
 8004494:	6303      	str	r3, [r0, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004496:	2220      	movs	r2, #32
 8004498:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800449c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044a0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80044a2:	f042 0220 	orr.w	r2, r2, #32
 80044a6:	6402      	str	r2, [r0, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 80044a8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e790      	b.n	80043d2 <HAL_I2C_Master_Seq_Transmit_DMA+0x16>
 80044b0:	4604      	mov	r4, r0
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80044b2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80044b4:	4a34      	ldr	r2, [pc, #208]	; (8004588 <HAL_I2C_Master_Seq_Transmit_DMA+0x1cc>)
 80044b6:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80044b8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80044ba:	4a34      	ldr	r2, [pc, #208]	; (800458c <HAL_I2C_Master_Seq_Transmit_DMA+0x1d0>)
 80044bc:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80044be:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80044c0:	2300      	movs	r3, #0
 80044c2:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmatx->XferAbortCallback = NULL;
 80044c4:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80044c6:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80044c8:	6802      	ldr	r2, [r0, #0]
 80044ca:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 80044cc:	3210      	adds	r2, #16
 80044ce:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80044d0:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80044d2:	f7fc fa26 	bl	8000922 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 80044d6:	4603      	mov	r3, r0
 80044d8:	2800      	cmp	r0, #0
 80044da:	d130      	bne.n	800453e <HAL_I2C_Master_Seq_Transmit_DMA+0x182>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044dc:	6821      	ldr	r1, [r4, #0]
 80044de:	680a      	ldr	r2, [r1, #0]
 80044e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80044e4:	600a      	str	r2, [r1, #0]
        if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 80044e6:	9a01      	ldr	r2, [sp, #4]
 80044e8:	2a11      	cmp	r2, #17
 80044ea:	d019      	beq.n	8004520 <HAL_I2C_Master_Seq_Transmit_DMA+0x164>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044ec:	6821      	ldr	r1, [r4, #0]
 80044ee:	680a      	ldr	r2, [r1, #0]
 80044f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044f4:	600a      	str	r2, [r1, #0]
        __HAL_UNLOCK(hi2c);
 80044f6:	2200      	movs	r2, #0
 80044f8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        if ((XferOptions == I2C_NEXT_FRAME) || (XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 80044fc:	9a06      	ldr	r2, [sp, #24]
 80044fe:	2a04      	cmp	r2, #4
 8004500:	d003      	beq.n	800450a <HAL_I2C_Master_Seq_Transmit_DMA+0x14e>
 8004502:	2a20      	cmp	r2, #32
 8004504:	d001      	beq.n	800450a <HAL_I2C_Master_Seq_Transmit_DMA+0x14e>
 8004506:	2a10      	cmp	r2, #16
 8004508:	d104      	bne.n	8004514 <HAL_I2C_Master_Seq_Transmit_DMA+0x158>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800450a:	6821      	ldr	r1, [r4, #0]
 800450c:	684a      	ldr	r2, [r1, #4]
 800450e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004512:	604a      	str	r2, [r1, #4]
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004514:	6821      	ldr	r1, [r4, #0]
 8004516:	684a      	ldr	r2, [r1, #4]
 8004518:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800451c:	604a      	str	r2, [r1, #4]
 800451e:	e758      	b.n	80043d2 <HAL_I2C_Master_Seq_Transmit_DMA+0x16>
        if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8004520:	9a06      	ldr	r2, [sp, #24]
 8004522:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8004526:	d008      	beq.n	800453a <HAL_I2C_Master_Seq_Transmit_DMA+0x17e>
 8004528:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 800452c:	d003      	beq.n	8004536 <HAL_I2C_Master_Seq_Transmit_DMA+0x17a>
 800452e:	2200      	movs	r2, #0
 8004530:	2a00      	cmp	r2, #0
 8004532:	d0e0      	beq.n	80044f6 <HAL_I2C_Master_Seq_Transmit_DMA+0x13a>
 8004534:	e7da      	b.n	80044ec <HAL_I2C_Master_Seq_Transmit_DMA+0x130>
 8004536:	2201      	movs	r2, #1
 8004538:	e7fa      	b.n	8004530 <HAL_I2C_Master_Seq_Transmit_DMA+0x174>
 800453a:	2201      	movs	r2, #1
 800453c:	e7f8      	b.n	8004530 <HAL_I2C_Master_Seq_Transmit_DMA+0x174>
        hi2c->State     = HAL_I2C_STATE_READY;
 800453e:	2320      	movs	r3, #32
 8004540:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004544:	2200      	movs	r2, #0
 8004546:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800454a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800454c:	f043 0310 	orr.w	r3, r3, #16
 8004550:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004552:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e73b      	b.n	80043d2 <HAL_I2C_Master_Seq_Transmit_DMA+0x16>
      if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800455a:	9b06      	ldr	r3, [sp, #24]
 800455c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004560:	d009      	beq.n	8004576 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ba>
 8004562:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004566:	d004      	beq.n	8004572 <HAL_I2C_Master_Seq_Transmit_DMA+0x1b6>
 8004568:	2300      	movs	r3, #0
 800456a:	2b00      	cmp	r3, #0
 800456c:	f43f af71 	beq.w	8004452 <HAL_I2C_Master_Seq_Transmit_DMA+0x96>
 8004570:	e76a      	b.n	8004448 <HAL_I2C_Master_Seq_Transmit_DMA+0x8c>
 8004572:	2301      	movs	r3, #1
 8004574:	e7f9      	b.n	800456a <HAL_I2C_Master_Seq_Transmit_DMA+0x1ae>
 8004576:	2301      	movs	r3, #1
 8004578:	e7f7      	b.n	800456a <HAL_I2C_Master_Seq_Transmit_DMA+0x1ae>
    __HAL_LOCK(hi2c);
 800457a:	2302      	movs	r3, #2
 800457c:	e729      	b.n	80043d2 <HAL_I2C_Master_Seq_Transmit_DMA+0x16>
 800457e:	bf00      	nop
 8004580:	20000028 	.word	0x20000028
 8004584:	14f8b589 	.word	0x14f8b589
 8004588:	08005321 	.word	0x08005321
 800458c:	080052e3 	.word	0x080052e3

08004590 <HAL_I2C_Master_Seq_Receive_IT>:
{
 8004590:	b430      	push	{r4, r5}
 8004592:	b082      	sub	sp, #8
  __IO uint32_t Prev_State = 0x00U;
 8004594:	2400      	movs	r4, #0
 8004596:	9401      	str	r4, [sp, #4]
  __IO uint32_t count = 0U;
 8004598:	9400      	str	r4, [sp, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800459a:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800459e:	b2e4      	uxtb	r4, r4
 80045a0:	2c20      	cmp	r4, #32
 80045a2:	d003      	beq.n	80045ac <HAL_I2C_Master_Seq_Receive_IT+0x1c>
    return HAL_BUSY;
 80045a4:	2002      	movs	r0, #2
}
 80045a6:	b002      	add	sp, #8
 80045a8:	bc30      	pop	{r4, r5}
 80045aa:	4770      	bx	lr
    if ((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 80045ac:	9c04      	ldr	r4, [sp, #16]
 80045ae:	2c08      	cmp	r4, #8
 80045b0:	d044      	beq.n	800463c <HAL_I2C_Master_Seq_Receive_IT+0xac>
 80045b2:	2c01      	cmp	r4, #1
 80045b4:	d042      	beq.n	800463c <HAL_I2C_Master_Seq_Receive_IT+0xac>
    __HAL_LOCK(hi2c);
 80045b6:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 80045ba:	2c01      	cmp	r4, #1
 80045bc:	f000 8088 	beq.w	80046d0 <HAL_I2C_Master_Seq_Receive_IT+0x140>
 80045c0:	2401      	movs	r4, #1
 80045c2:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045c6:	6804      	ldr	r4, [r0, #0]
 80045c8:	6825      	ldr	r5, [r4, #0]
 80045ca:	f015 0f01 	tst.w	r5, #1
 80045ce:	d103      	bne.n	80045d8 <HAL_I2C_Master_Seq_Receive_IT+0x48>
      __HAL_I2C_ENABLE(hi2c);
 80045d0:	6825      	ldr	r5, [r4, #0]
 80045d2:	f045 0501 	orr.w	r5, r5, #1
 80045d6:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045d8:	6805      	ldr	r5, [r0, #0]
 80045da:	682c      	ldr	r4, [r5, #0]
 80045dc:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 80045e0:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80045e2:	2422      	movs	r4, #34	; 0x22
 80045e4:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80045e8:	2410      	movs	r4, #16
 80045ea:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045ee:	2400      	movs	r4, #0
 80045f0:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80045f2:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80045f4:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80045f6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80045f8:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 80045fa:	9b04      	ldr	r3, [sp, #16]
 80045fc:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80045fe:	6441      	str	r1, [r0, #68]	; 0x44
    Prev_State = hi2c->PreviousState;
 8004600:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004602:	9301      	str	r3, [sp, #4]
    if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 8004604:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004606:	b29b      	uxth	r3, r3
 8004608:	2b02      	cmp	r3, #2
 800460a:	d03d      	beq.n	8004688 <HAL_I2C_Master_Seq_Receive_IT+0xf8>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800460c:	6802      	ldr	r2, [r0, #0]
 800460e:	6813      	ldr	r3, [r2, #0]
 8004610:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004614:	6013      	str	r3, [r2, #0]
  uint32_t enableIT = (I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004616:	f44f 62e0 	mov.w	r2, #1792	; 0x700
    if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800461a:	9b01      	ldr	r3, [sp, #4]
 800461c:	2b12      	cmp	r3, #18
 800461e:	d048      	beq.n	80046b2 <HAL_I2C_Master_Seq_Receive_IT+0x122>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004620:	6801      	ldr	r1, [r0, #0]
 8004622:	680b      	ldr	r3, [r1, #0]
 8004624:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004628:	600b      	str	r3, [r1, #0]
    __HAL_UNLOCK(hi2c);
 800462a:	2300      	movs	r3, #0
 800462c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 8004630:	6801      	ldr	r1, [r0, #0]
 8004632:	6848      	ldr	r0, [r1, #4]
 8004634:	4302      	orrs	r2, r0
 8004636:	604a      	str	r2, [r1, #4]
    return HAL_OK;
 8004638:	4618      	mov	r0, r3
 800463a:	e7b4      	b.n	80045a6 <HAL_I2C_Master_Seq_Receive_IT+0x16>
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800463c:	4c25      	ldr	r4, [pc, #148]	; (80046d4 <HAL_I2C_Master_Seq_Receive_IT+0x144>)
 800463e:	6824      	ldr	r4, [r4, #0]
 8004640:	08e4      	lsrs	r4, r4, #3
 8004642:	4d25      	ldr	r5, [pc, #148]	; (80046d8 <HAL_I2C_Master_Seq_Receive_IT+0x148>)
 8004644:	fba5 5404 	umull	r5, r4, r5, r4
 8004648:	0a24      	lsrs	r4, r4, #8
 800464a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800464e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004652:	9400      	str	r4, [sp, #0]
        count--;
 8004654:	9c00      	ldr	r4, [sp, #0]
 8004656:	3c01      	subs	r4, #1
 8004658:	9400      	str	r4, [sp, #0]
        if (count == 0U)
 800465a:	9c00      	ldr	r4, [sp, #0]
 800465c:	b12c      	cbz	r4, 800466a <HAL_I2C_Master_Seq_Receive_IT+0xda>
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800465e:	6804      	ldr	r4, [r0, #0]
 8004660:	69a4      	ldr	r4, [r4, #24]
 8004662:	f014 0f02 	tst.w	r4, #2
 8004666:	d1f5      	bne.n	8004654 <HAL_I2C_Master_Seq_Receive_IT+0xc4>
 8004668:	e7a5      	b.n	80045b6 <HAL_I2C_Master_Seq_Receive_IT+0x26>
          hi2c->PreviousState       = I2C_STATE_NONE;
 800466a:	2300      	movs	r3, #0
 800466c:	6303      	str	r3, [r0, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800466e:	2220      	movs	r2, #32
 8004670:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004674:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004678:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800467a:	f042 0220 	orr.w	r2, r2, #32
 800467e:	6402      	str	r2, [r0, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 8004680:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          return HAL_ERROR;
 8004684:	2001      	movs	r0, #1
 8004686:	e78e      	b.n	80045a6 <HAL_I2C_Master_Seq_Receive_IT+0x16>
    if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 8004688:	9b04      	ldr	r3, [sp, #16]
 800468a:	2b20      	cmp	r3, #32
 800468c:	d004      	beq.n	8004698 <HAL_I2C_Master_Seq_Receive_IT+0x108>
 800468e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004692:	d001      	beq.n	8004698 <HAL_I2C_Master_Seq_Receive_IT+0x108>
 8004694:	2b10      	cmp	r3, #16
 8004696:	d1b9      	bne.n	800460c <HAL_I2C_Master_Seq_Receive_IT+0x7c>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004698:	6802      	ldr	r2, [r0, #0]
 800469a:	6813      	ldr	r3, [r2, #0]
 800469c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046a0:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046a2:	6802      	ldr	r2, [r0, #0]
 80046a4:	6813      	ldr	r3, [r2, #0]
 80046a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80046aa:	6013      	str	r3, [r2, #0]
      enableIT &= ~I2C_IT_BUF;
 80046ac:	f44f 7240 	mov.w	r2, #768	; 0x300
 80046b0:	e7b3      	b.n	800461a <HAL_I2C_Master_Seq_Receive_IT+0x8a>
    if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 80046b2:	9b04      	ldr	r3, [sp, #16]
 80046b4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80046b8:	d008      	beq.n	80046cc <HAL_I2C_Master_Seq_Receive_IT+0x13c>
 80046ba:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80046be:	d003      	beq.n	80046c8 <HAL_I2C_Master_Seq_Receive_IT+0x138>
 80046c0:	2300      	movs	r3, #0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d0b1      	beq.n	800462a <HAL_I2C_Master_Seq_Receive_IT+0x9a>
 80046c6:	e7ab      	b.n	8004620 <HAL_I2C_Master_Seq_Receive_IT+0x90>
 80046c8:	2301      	movs	r3, #1
 80046ca:	e7fa      	b.n	80046c2 <HAL_I2C_Master_Seq_Receive_IT+0x132>
 80046cc:	2301      	movs	r3, #1
 80046ce:	e7f8      	b.n	80046c2 <HAL_I2C_Master_Seq_Receive_IT+0x132>
    __HAL_LOCK(hi2c);
 80046d0:	2002      	movs	r0, #2
 80046d2:	e768      	b.n	80045a6 <HAL_I2C_Master_Seq_Receive_IT+0x16>
 80046d4:	20000028 	.word	0x20000028
 80046d8:	14f8b589 	.word	0x14f8b589

080046dc <HAL_I2C_Master_Seq_Receive_DMA>:
{
 80046dc:	b530      	push	{r4, r5, lr}
 80046de:	b083      	sub	sp, #12
  __IO uint32_t Prev_State = 0x00U;
 80046e0:	2400      	movs	r4, #0
 80046e2:	9401      	str	r4, [sp, #4]
  __IO uint32_t count = 0U;
 80046e4:	9400      	str	r4, [sp, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80046e6:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80046ea:	b2e4      	uxtb	r4, r4
 80046ec:	2c20      	cmp	r4, #32
 80046ee:	d003      	beq.n	80046f8 <HAL_I2C_Master_Seq_Receive_DMA+0x1c>
    return HAL_BUSY;
 80046f0:	2302      	movs	r3, #2
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	b003      	add	sp, #12
 80046f6:	bd30      	pop	{r4, r5, pc}
    if ((XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 80046f8:	9c06      	ldr	r4, [sp, #24]
 80046fa:	2c08      	cmp	r4, #8
 80046fc:	d07a      	beq.n	80047f4 <HAL_I2C_Master_Seq_Receive_DMA+0x118>
 80046fe:	2c01      	cmp	r4, #1
 8004700:	d078      	beq.n	80047f4 <HAL_I2C_Master_Seq_Receive_DMA+0x118>
    __HAL_LOCK(hi2c);
 8004702:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8004706:	2c01      	cmp	r4, #1
 8004708:	f000 80f4 	beq.w	80048f4 <HAL_I2C_Master_Seq_Receive_DMA+0x218>
 800470c:	2401      	movs	r4, #1
 800470e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004712:	6804      	ldr	r4, [r0, #0]
 8004714:	6825      	ldr	r5, [r4, #0]
 8004716:	f015 0f01 	tst.w	r5, #1
 800471a:	d103      	bne.n	8004724 <HAL_I2C_Master_Seq_Receive_DMA+0x48>
      __HAL_I2C_ENABLE(hi2c);
 800471c:	6825      	ldr	r5, [r4, #0]
 800471e:	f045 0501 	orr.w	r5, r5, #1
 8004722:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004724:	6805      	ldr	r5, [r0, #0]
 8004726:	682c      	ldr	r4, [r5, #0]
 8004728:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 800472c:	602c      	str	r4, [r5, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800472e:	6805      	ldr	r5, [r0, #0]
 8004730:	686c      	ldr	r4, [r5, #4]
 8004732:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8004736:	606c      	str	r4, [r5, #4]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004738:	2422      	movs	r4, #34	; 0x22
 800473a:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800473e:	2410      	movs	r4, #16
 8004740:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004744:	2400      	movs	r4, #0
 8004746:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004748:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 800474a:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800474c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800474e:	b29b      	uxth	r3, r3
 8004750:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8004752:	9a06      	ldr	r2, [sp, #24]
 8004754:	62c2      	str	r2, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004756:	6441      	str	r1, [r0, #68]	; 0x44
    Prev_State = hi2c->PreviousState;
 8004758:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800475a:	9201      	str	r2, [sp, #4]
    if (hi2c->XferSize > 0U)
 800475c:	2b00      	cmp	r3, #0
 800475e:	f000 80a4 	beq.w	80048aa <HAL_I2C_Master_Seq_Receive_DMA+0x1ce>
      if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 8004762:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004764:	b29b      	uxth	r3, r3
 8004766:	2b02      	cmp	r3, #2
 8004768:	d06a      	beq.n	8004840 <HAL_I2C_Master_Seq_Receive_DMA+0x164>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800476a:	6802      	ldr	r2, [r0, #0]
 800476c:	6813      	ldr	r3, [r2, #0]
 800476e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004772:	6013      	str	r3, [r2, #0]
        if ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 8004774:	9b06      	ldr	r3, [sp, #24]
 8004776:	2b20      	cmp	r3, #32
 8004778:	d004      	beq.n	8004784 <HAL_I2C_Master_Seq_Receive_DMA+0xa8>
 800477a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800477e:	d001      	beq.n	8004784 <HAL_I2C_Master_Seq_Receive_DMA+0xa8>
 8004780:	2b10      	cmp	r3, #16
 8004782:	d104      	bne.n	800478e <HAL_I2C_Master_Seq_Receive_DMA+0xb2>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004784:	6802      	ldr	r2, [r0, #0]
 8004786:	6853      	ldr	r3, [r2, #4]
 8004788:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800478c:	6053      	str	r3, [r2, #4]
 800478e:	4604      	mov	r4, r0
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004790:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004792:	4a59      	ldr	r2, [pc, #356]	; (80048f8 <HAL_I2C_Master_Seq_Receive_DMA+0x21c>)
 8004794:	63da      	str	r2, [r3, #60]	; 0x3c
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004796:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004798:	4a58      	ldr	r2, [pc, #352]	; (80048fc <HAL_I2C_Master_Seq_Receive_DMA+0x220>)
 800479a:	64da      	str	r2, [r3, #76]	; 0x4c
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800479c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800479e:	2300      	movs	r3, #0
 80047a0:	6413      	str	r3, [r2, #64]	; 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 80047a2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80047a4:	6513      	str	r3, [r2, #80]	; 0x50
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80047a6:	6801      	ldr	r1, [r0, #0]
 80047a8:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 80047aa:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80047ac:	3110      	adds	r1, #16
 80047ae:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80047b0:	f7fc f8b7 	bl	8000922 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 80047b4:	4603      	mov	r3, r0
 80047b6:	2800      	cmp	r0, #0
 80047b8:	d169      	bne.n	800488e <HAL_I2C_Master_Seq_Receive_DMA+0x1b2>
        if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 80047ba:	9a01      	ldr	r2, [sp, #4]
 80047bc:	2a12      	cmp	r2, #18
 80047be:	d057      	beq.n	8004870 <HAL_I2C_Master_Seq_Receive_DMA+0x194>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047c0:	6821      	ldr	r1, [r4, #0]
 80047c2:	680a      	ldr	r2, [r1, #0]
 80047c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047c8:	600a      	str	r2, [r1, #0]
        __HAL_UNLOCK(hi2c);
 80047ca:	2200      	movs	r2, #0
 80047cc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        if ((XferOptions == I2C_NEXT_FRAME) || (XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 80047d0:	9a06      	ldr	r2, [sp, #24]
 80047d2:	2a04      	cmp	r2, #4
 80047d4:	d003      	beq.n	80047de <HAL_I2C_Master_Seq_Receive_DMA+0x102>
 80047d6:	2a20      	cmp	r2, #32
 80047d8:	d001      	beq.n	80047de <HAL_I2C_Master_Seq_Receive_DMA+0x102>
 80047da:	2a10      	cmp	r2, #16
 80047dc:	d104      	bne.n	80047e8 <HAL_I2C_Master_Seq_Receive_DMA+0x10c>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047de:	6821      	ldr	r1, [r4, #0]
 80047e0:	684a      	ldr	r2, [r1, #4]
 80047e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047e6:	604a      	str	r2, [r1, #4]
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80047e8:	6821      	ldr	r1, [r4, #0]
 80047ea:	684a      	ldr	r2, [r1, #4]
 80047ec:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80047f0:	604a      	str	r2, [r1, #4]
 80047f2:	e77e      	b.n	80046f2 <HAL_I2C_Master_Seq_Receive_DMA+0x16>
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80047f4:	4c42      	ldr	r4, [pc, #264]	; (8004900 <HAL_I2C_Master_Seq_Receive_DMA+0x224>)
 80047f6:	6824      	ldr	r4, [r4, #0]
 80047f8:	08e4      	lsrs	r4, r4, #3
 80047fa:	4d42      	ldr	r5, [pc, #264]	; (8004904 <HAL_I2C_Master_Seq_Receive_DMA+0x228>)
 80047fc:	fba5 5404 	umull	r5, r4, r5, r4
 8004800:	0a24      	lsrs	r4, r4, #8
 8004802:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004806:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800480a:	9400      	str	r4, [sp, #0]
        count--;
 800480c:	9c00      	ldr	r4, [sp, #0]
 800480e:	3c01      	subs	r4, #1
 8004810:	9400      	str	r4, [sp, #0]
        if (count == 0U)
 8004812:	9c00      	ldr	r4, [sp, #0]
 8004814:	b12c      	cbz	r4, 8004822 <HAL_I2C_Master_Seq_Receive_DMA+0x146>
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004816:	6804      	ldr	r4, [r0, #0]
 8004818:	69a4      	ldr	r4, [r4, #24]
 800481a:	f014 0f02 	tst.w	r4, #2
 800481e:	d1f5      	bne.n	800480c <HAL_I2C_Master_Seq_Receive_DMA+0x130>
 8004820:	e76f      	b.n	8004702 <HAL_I2C_Master_Seq_Receive_DMA+0x26>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004822:	2300      	movs	r3, #0
 8004824:	6303      	str	r3, [r0, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004826:	2220      	movs	r2, #32
 8004828:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800482c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004830:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004832:	f042 0220 	orr.w	r2, r2, #32
 8004836:	6402      	str	r2, [r0, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 8004838:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
          return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e758      	b.n	80046f2 <HAL_I2C_Master_Seq_Receive_DMA+0x16>
      if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 8004840:	9b06      	ldr	r3, [sp, #24]
 8004842:	2b20      	cmp	r3, #32
 8004844:	d004      	beq.n	8004850 <HAL_I2C_Master_Seq_Receive_DMA+0x174>
 8004846:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800484a:	d001      	beq.n	8004850 <HAL_I2C_Master_Seq_Receive_DMA+0x174>
 800484c:	2b10      	cmp	r3, #16
 800484e:	d18c      	bne.n	800476a <HAL_I2C_Master_Seq_Receive_DMA+0x8e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004850:	6802      	ldr	r2, [r0, #0]
 8004852:	6813      	ldr	r3, [r2, #0]
 8004854:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004858:	6013      	str	r3, [r2, #0]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800485a:	6802      	ldr	r2, [r0, #0]
 800485c:	6813      	ldr	r3, [r2, #0]
 800485e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004862:	6013      	str	r3, [r2, #0]
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004864:	6802      	ldr	r2, [r0, #0]
 8004866:	6853      	ldr	r3, [r2, #4]
 8004868:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800486c:	6053      	str	r3, [r2, #4]
 800486e:	e78e      	b.n	800478e <HAL_I2C_Master_Seq_Receive_DMA+0xb2>
        if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8004870:	9a06      	ldr	r2, [sp, #24]
 8004872:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8004876:	d008      	beq.n	800488a <HAL_I2C_Master_Seq_Receive_DMA+0x1ae>
 8004878:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 800487c:	d003      	beq.n	8004886 <HAL_I2C_Master_Seq_Receive_DMA+0x1aa>
 800487e:	2200      	movs	r2, #0
 8004880:	2a00      	cmp	r2, #0
 8004882:	d0a2      	beq.n	80047ca <HAL_I2C_Master_Seq_Receive_DMA+0xee>
 8004884:	e79c      	b.n	80047c0 <HAL_I2C_Master_Seq_Receive_DMA+0xe4>
 8004886:	2201      	movs	r2, #1
 8004888:	e7fa      	b.n	8004880 <HAL_I2C_Master_Seq_Receive_DMA+0x1a4>
 800488a:	2201      	movs	r2, #1
 800488c:	e7f8      	b.n	8004880 <HAL_I2C_Master_Seq_Receive_DMA+0x1a4>
        hi2c->State     = HAL_I2C_STATE_READY;
 800488e:	2320      	movs	r3, #32
 8004890:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004894:	2200      	movs	r2, #0
 8004896:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800489a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800489c:	f043 0310 	orr.w	r3, r3, #16
 80048a0:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80048a2:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e723      	b.n	80046f2 <HAL_I2C_Master_Seq_Receive_DMA+0x16>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048aa:	6802      	ldr	r2, [r0, #0]
 80048ac:	6813      	ldr	r3, [r2, #0]
 80048ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048b2:	6013      	str	r3, [r2, #0]
      if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 80048b4:	9b01      	ldr	r3, [sp, #4]
 80048b6:	2b12      	cmp	r3, #18
 80048b8:	d00d      	beq.n	80048d6 <HAL_I2C_Master_Seq_Receive_DMA+0x1fa>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048ba:	6802      	ldr	r2, [r0, #0]
 80048bc:	6813      	ldr	r3, [r2, #0]
 80048be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048c2:	6013      	str	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 80048c4:	2300      	movs	r3, #0
 80048c6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 80048ca:	6801      	ldr	r1, [r0, #0]
 80048cc:	684a      	ldr	r2, [r1, #4]
 80048ce:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80048d2:	604a      	str	r2, [r1, #4]
 80048d4:	e70d      	b.n	80046f2 <HAL_I2C_Master_Seq_Receive_DMA+0x16>
      if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 80048d6:	9b06      	ldr	r3, [sp, #24]
 80048d8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80048dc:	d008      	beq.n	80048f0 <HAL_I2C_Master_Seq_Receive_DMA+0x214>
 80048de:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80048e2:	d003      	beq.n	80048ec <HAL_I2C_Master_Seq_Receive_DMA+0x210>
 80048e4:	2300      	movs	r3, #0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d0ec      	beq.n	80048c4 <HAL_I2C_Master_Seq_Receive_DMA+0x1e8>
 80048ea:	e7e6      	b.n	80048ba <HAL_I2C_Master_Seq_Receive_DMA+0x1de>
 80048ec:	2301      	movs	r3, #1
 80048ee:	e7fa      	b.n	80048e6 <HAL_I2C_Master_Seq_Receive_DMA+0x20a>
 80048f0:	2301      	movs	r3, #1
 80048f2:	e7f8      	b.n	80048e6 <HAL_I2C_Master_Seq_Receive_DMA+0x20a>
    __HAL_LOCK(hi2c);
 80048f4:	2302      	movs	r3, #2
 80048f6:	e6fc      	b.n	80046f2 <HAL_I2C_Master_Seq_Receive_DMA+0x16>
 80048f8:	08005321 	.word	0x08005321
 80048fc:	080052e3 	.word	0x080052e3
 8004900:	20000028 	.word	0x20000028
 8004904:	14f8b589 	.word	0x14f8b589

08004908 <HAL_I2C_Slave_Seq_Transmit_IT>:
{
 8004908:	b430      	push	{r4, r5}
 800490a:	b082      	sub	sp, #8
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800490c:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8004910:	f004 0428 	and.w	r4, r4, #40	; 0x28
 8004914:	2c28      	cmp	r4, #40	; 0x28
 8004916:	d003      	beq.n	8004920 <HAL_I2C_Slave_Seq_Transmit_IT+0x18>
    return HAL_BUSY;
 8004918:	2002      	movs	r0, #2
}
 800491a:	b002      	add	sp, #8
 800491c:	bc30      	pop	{r4, r5}
 800491e:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 8004920:	2900      	cmp	r1, #0
 8004922:	d032      	beq.n	800498a <HAL_I2C_Slave_Seq_Transmit_IT+0x82>
 8004924:	2a00      	cmp	r2, #0
 8004926:	d032      	beq.n	800498e <HAL_I2C_Slave_Seq_Transmit_IT+0x86>
    __HAL_LOCK(hi2c);
 8004928:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 800492c:	2c01      	cmp	r4, #1
 800492e:	d030      	beq.n	8004992 <HAL_I2C_Slave_Seq_Transmit_IT+0x8a>
 8004930:	2401      	movs	r4, #1
 8004932:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004936:	6804      	ldr	r4, [r0, #0]
 8004938:	6825      	ldr	r5, [r4, #0]
 800493a:	f015 0f01 	tst.w	r5, #1
 800493e:	d103      	bne.n	8004948 <HAL_I2C_Slave_Seq_Transmit_IT+0x40>
      __HAL_I2C_ENABLE(hi2c);
 8004940:	6825      	ldr	r5, [r4, #0]
 8004942:	f045 0501 	orr.w	r5, r5, #1
 8004946:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004948:	6805      	ldr	r5, [r0, #0]
 800494a:	682c      	ldr	r4, [r5, #0]
 800494c:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8004950:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8004952:	2429      	movs	r4, #41	; 0x29
 8004954:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8004958:	2420      	movs	r4, #32
 800495a:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800495e:	2400      	movs	r4, #0
 8004960:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004962:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004964:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004966:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004968:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800496a:	62c3      	str	r3, [r0, #44]	; 0x2c
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800496c:	9401      	str	r4, [sp, #4]
 800496e:	6803      	ldr	r3, [r0, #0]
 8004970:	695a      	ldr	r2, [r3, #20]
 8004972:	9201      	str	r2, [sp, #4]
 8004974:	699a      	ldr	r2, [r3, #24]
 8004976:	9201      	str	r2, [sp, #4]
 8004978:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(hi2c);
 800497a:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800497e:	685a      	ldr	r2, [r3, #4]
 8004980:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004984:	605a      	str	r2, [r3, #4]
    return HAL_OK;
 8004986:	4620      	mov	r0, r4
 8004988:	e7c7      	b.n	800491a <HAL_I2C_Slave_Seq_Transmit_IT+0x12>
      return  HAL_ERROR;
 800498a:	2001      	movs	r0, #1
 800498c:	e7c5      	b.n	800491a <HAL_I2C_Slave_Seq_Transmit_IT+0x12>
 800498e:	2001      	movs	r0, #1
 8004990:	e7c3      	b.n	800491a <HAL_I2C_Slave_Seq_Transmit_IT+0x12>
    __HAL_LOCK(hi2c);
 8004992:	2002      	movs	r0, #2
 8004994:	e7c1      	b.n	800491a <HAL_I2C_Slave_Seq_Transmit_IT+0x12>

08004996 <HAL_I2C_Slave_Seq_Transmit_DMA>:
{
 8004996:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004998:	b083      	sub	sp, #12
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800499a:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800499e:	f004 0428 	and.w	r4, r4, #40	; 0x28
 80049a2:	2c28      	cmp	r4, #40	; 0x28
 80049a4:	d003      	beq.n	80049ae <HAL_I2C_Slave_Seq_Transmit_DMA+0x18>
    return HAL_BUSY;
 80049a6:	2302      	movs	r3, #2
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	b003      	add	sp, #12
 80049ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 80049ae:	2900      	cmp	r1, #0
 80049b0:	f000 80a3 	beq.w	8004afa <HAL_I2C_Slave_Seq_Transmit_DMA+0x164>
 80049b4:	2a00      	cmp	r2, #0
 80049b6:	f000 80a2 	beq.w	8004afe <HAL_I2C_Slave_Seq_Transmit_DMA+0x168>
    __HAL_LOCK(hi2c);
 80049ba:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 80049be:	2c01      	cmp	r4, #1
 80049c0:	f000 809f 	beq.w	8004b02 <HAL_I2C_Slave_Seq_Transmit_DMA+0x16c>
 80049c4:	461f      	mov	r7, r3
 80049c6:	4616      	mov	r6, r2
 80049c8:	460d      	mov	r5, r1
 80049ca:	4604      	mov	r4, r0
 80049cc:	2301      	movs	r3, #1
 80049ce:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80049d2:	6802      	ldr	r2, [r0, #0]
 80049d4:	6853      	ldr	r3, [r2, #4]
 80049d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049da:	6053      	str	r3, [r2, #4]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80049dc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	2b2a      	cmp	r3, #42	; 0x2a
 80049e4:	d041      	beq.n	8004a6a <HAL_I2C_Slave_Seq_Transmit_DMA+0xd4>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80049e6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	2b29      	cmp	r3, #41	; 0x29
 80049ee:	d054      	beq.n	8004a9a <HAL_I2C_Slave_Seq_Transmit_DMA+0x104>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049f0:	6823      	ldr	r3, [r4, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	f012 0f01 	tst.w	r2, #1
 80049f8:	d103      	bne.n	8004a02 <HAL_I2C_Slave_Seq_Transmit_DMA+0x6c>
      __HAL_I2C_ENABLE(hi2c);
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	f042 0201 	orr.w	r2, r2, #1
 8004a00:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a02:	6822      	ldr	r2, [r4, #0]
 8004a04:	6813      	ldr	r3, [r2, #0]
 8004a06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a0a:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8004a0c:	2329      	movs	r3, #41	; 0x29
 8004a0e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8004a12:	2320      	movs	r3, #32
 8004a14:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004a1c:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a1e:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a20:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004a22:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8004a24:	62e7      	str	r7, [r4, #44]	; 0x2c
    hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8004a26:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004a28:	4937      	ldr	r1, [pc, #220]	; (8004b08 <HAL_I2C_Slave_Seq_Transmit_DMA+0x172>)
 8004a2a:	63d1      	str	r1, [r2, #60]	; 0x3c
    hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004a2c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004a2e:	4937      	ldr	r1, [pc, #220]	; (8004b0c <HAL_I2C_Slave_Seq_Transmit_DMA+0x176>)
 8004a30:	64d1      	str	r1, [r2, #76]	; 0x4c
    hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8004a32:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004a34:	6413      	str	r3, [r2, #64]	; 0x40
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004a36:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004a38:	6513      	str	r3, [r2, #80]	; 0x50
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8004a3a:	6822      	ldr	r2, [r4, #0]
 8004a3c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004a3e:	3210      	adds	r2, #16
 8004a40:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004a42:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004a44:	f7fb ff6d 	bl	8000922 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2800      	cmp	r0, #0
 8004a4c:	d03c      	beq.n	8004ac8 <HAL_I2C_Slave_Seq_Transmit_DMA+0x132>
      hi2c->State     = HAL_I2C_STATE_READY;
 8004a4e:	2320      	movs	r3, #32
 8004a50:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004a54:	2200      	movs	r2, #0
 8004a56:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004a5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a5c:	f043 0310 	orr.w	r3, r3, #16
 8004a60:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8004a62:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e79e      	b.n	80049a8 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004a6a:	6803      	ldr	r3, [r0, #0]
 8004a6c:	685a      	ldr	r2, [r3, #4]
 8004a6e:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8004a72:	d0bd      	beq.n	80049f0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
        if (hi2c->hdmarx != NULL)
 8004a74:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8004a76:	2a00      	cmp	r2, #0
 8004a78:	d0ba      	beq.n	80049f0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a80:	605a      	str	r2, [r3, #4]
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004a82:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004a84:	4a22      	ldr	r2, [pc, #136]	; (8004b10 <HAL_I2C_Slave_Seq_Transmit_DMA+0x17a>)
 8004a86:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004a88:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8004a8a:	f7fb ffce 	bl	8000a2a <HAL_DMA_Abort_IT>
 8004a8e:	2800      	cmp	r0, #0
 8004a90:	d0ae      	beq.n	80049f0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004a92:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004a94:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004a96:	4798      	blx	r3
 8004a98:	e7aa      	b.n	80049f0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004a9a:	6803      	ldr	r3, [r0, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8004aa2:	d0a5      	beq.n	80049f0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004aaa:	605a      	str	r2, [r3, #4]
        if (hi2c->hdmatx != NULL)
 8004aac:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d09e      	beq.n	80049f0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004ab2:	4a17      	ldr	r2, [pc, #92]	; (8004b10 <HAL_I2C_Slave_Seq_Transmit_DMA+0x17a>)
 8004ab4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004ab6:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8004ab8:	f7fb ffb7 	bl	8000a2a <HAL_DMA_Abort_IT>
 8004abc:	2800      	cmp	r0, #0
 8004abe:	d097      	beq.n	80049f0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004ac0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004ac2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004ac4:	4798      	blx	r3
 8004ac6:	e793      	b.n	80049f0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x5a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ac8:	6821      	ldr	r1, [r4, #0]
 8004aca:	680a      	ldr	r2, [r1, #0]
 8004acc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ad0:	600a      	str	r2, [r1, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ad2:	2100      	movs	r1, #0
 8004ad4:	9101      	str	r1, [sp, #4]
 8004ad6:	6822      	ldr	r2, [r4, #0]
 8004ad8:	6950      	ldr	r0, [r2, #20]
 8004ada:	9001      	str	r0, [sp, #4]
 8004adc:	6990      	ldr	r0, [r2, #24]
 8004ade:	9001      	str	r0, [sp, #4]
 8004ae0:	9801      	ldr	r0, [sp, #4]
      __HAL_UNLOCK(hi2c);
 8004ae2:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004ae6:	6851      	ldr	r1, [r2, #4]
 8004ae8:	f441 7140 	orr.w	r1, r1, #768	; 0x300
 8004aec:	6051      	str	r1, [r2, #4]
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8004aee:	6821      	ldr	r1, [r4, #0]
 8004af0:	684a      	ldr	r2, [r1, #4]
 8004af2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004af6:	604a      	str	r2, [r1, #4]
      return HAL_OK;
 8004af8:	e756      	b.n	80049a8 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12>
      return  HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e754      	b.n	80049a8 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12>
 8004afe:	2301      	movs	r3, #1
 8004b00:	e752      	b.n	80049a8 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12>
    __HAL_LOCK(hi2c);
 8004b02:	2302      	movs	r3, #2
 8004b04:	e750      	b.n	80049a8 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12>
 8004b06:	bf00      	nop
 8004b08:	08005321 	.word	0x08005321
 8004b0c:	080052e3 	.word	0x080052e3
 8004b10:	0800543f 	.word	0x0800543f

08004b14 <HAL_I2C_Slave_Seq_Receive_IT>:
{
 8004b14:	b430      	push	{r4, r5}
 8004b16:	b082      	sub	sp, #8
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b18:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8004b1c:	f004 0428 	and.w	r4, r4, #40	; 0x28
 8004b20:	2c28      	cmp	r4, #40	; 0x28
 8004b22:	d003      	beq.n	8004b2c <HAL_I2C_Slave_Seq_Receive_IT+0x18>
    return HAL_BUSY;
 8004b24:	2002      	movs	r0, #2
}
 8004b26:	b002      	add	sp, #8
 8004b28:	bc30      	pop	{r4, r5}
 8004b2a:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 8004b2c:	2900      	cmp	r1, #0
 8004b2e:	d032      	beq.n	8004b96 <HAL_I2C_Slave_Seq_Receive_IT+0x82>
 8004b30:	2a00      	cmp	r2, #0
 8004b32:	d032      	beq.n	8004b9a <HAL_I2C_Slave_Seq_Receive_IT+0x86>
    __HAL_LOCK(hi2c);
 8004b34:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8004b38:	2c01      	cmp	r4, #1
 8004b3a:	d030      	beq.n	8004b9e <HAL_I2C_Slave_Seq_Receive_IT+0x8a>
 8004b3c:	2401      	movs	r4, #1
 8004b3e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b42:	6804      	ldr	r4, [r0, #0]
 8004b44:	6825      	ldr	r5, [r4, #0]
 8004b46:	f015 0f01 	tst.w	r5, #1
 8004b4a:	d103      	bne.n	8004b54 <HAL_I2C_Slave_Seq_Receive_IT+0x40>
      __HAL_I2C_ENABLE(hi2c);
 8004b4c:	6825      	ldr	r5, [r4, #0]
 8004b4e:	f045 0501 	orr.w	r5, r5, #1
 8004b52:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b54:	6805      	ldr	r5, [r0, #0]
 8004b56:	682c      	ldr	r4, [r5, #0]
 8004b58:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8004b5c:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8004b5e:	242a      	movs	r4, #42	; 0x2a
 8004b60:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8004b64:	2420      	movs	r4, #32
 8004b66:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b6a:	2400      	movs	r4, #0
 8004b6c:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004b6e:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b70:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b72:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004b74:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8004b76:	62c3      	str	r3, [r0, #44]	; 0x2c
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b78:	9401      	str	r4, [sp, #4]
 8004b7a:	6803      	ldr	r3, [r0, #0]
 8004b7c:	695a      	ldr	r2, [r3, #20]
 8004b7e:	9201      	str	r2, [sp, #4]
 8004b80:	699a      	ldr	r2, [r3, #24]
 8004b82:	9201      	str	r2, [sp, #4]
 8004b84:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(hi2c);
 8004b86:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b8a:	685a      	ldr	r2, [r3, #4]
 8004b8c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004b90:	605a      	str	r2, [r3, #4]
    return HAL_OK;
 8004b92:	4620      	mov	r0, r4
 8004b94:	e7c7      	b.n	8004b26 <HAL_I2C_Slave_Seq_Receive_IT+0x12>
      return  HAL_ERROR;
 8004b96:	2001      	movs	r0, #1
 8004b98:	e7c5      	b.n	8004b26 <HAL_I2C_Slave_Seq_Receive_IT+0x12>
 8004b9a:	2001      	movs	r0, #1
 8004b9c:	e7c3      	b.n	8004b26 <HAL_I2C_Slave_Seq_Receive_IT+0x12>
    __HAL_LOCK(hi2c);
 8004b9e:	2002      	movs	r0, #2
 8004ba0:	e7c1      	b.n	8004b26 <HAL_I2C_Slave_Seq_Receive_IT+0x12>

08004ba2 <HAL_I2C_Slave_Seq_Receive_DMA>:
{
 8004ba2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ba4:	b083      	sub	sp, #12
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ba6:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8004baa:	f004 0428 	and.w	r4, r4, #40	; 0x28
 8004bae:	2c28      	cmp	r4, #40	; 0x28
 8004bb0:	d003      	beq.n	8004bba <HAL_I2C_Slave_Seq_Receive_DMA+0x18>
    return HAL_BUSY;
 8004bb2:	2302      	movs	r3, #2
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	b003      	add	sp, #12
 8004bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 8004bba:	2900      	cmp	r1, #0
 8004bbc:	f000 80a3 	beq.w	8004d06 <HAL_I2C_Slave_Seq_Receive_DMA+0x164>
 8004bc0:	2a00      	cmp	r2, #0
 8004bc2:	f000 80a2 	beq.w	8004d0a <HAL_I2C_Slave_Seq_Receive_DMA+0x168>
    __HAL_LOCK(hi2c);
 8004bc6:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8004bca:	2c01      	cmp	r4, #1
 8004bcc:	f000 809f 	beq.w	8004d0e <HAL_I2C_Slave_Seq_Receive_DMA+0x16c>
 8004bd0:	461f      	mov	r7, r3
 8004bd2:	4616      	mov	r6, r2
 8004bd4:	460d      	mov	r5, r1
 8004bd6:	4604      	mov	r4, r0
 8004bd8:	2301      	movs	r3, #1
 8004bda:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004bde:	6802      	ldr	r2, [r0, #0]
 8004be0:	6853      	ldr	r3, [r2, #4]
 8004be2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004be6:	6053      	str	r3, [r2, #4]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004be8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b2a      	cmp	r3, #42	; 0x2a
 8004bf0:	d041      	beq.n	8004c76 <HAL_I2C_Slave_Seq_Receive_DMA+0xd4>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004bf2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b29      	cmp	r3, #41	; 0x29
 8004bfa:	d054      	beq.n	8004ca6 <HAL_I2C_Slave_Seq_Receive_DMA+0x104>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bfc:	6823      	ldr	r3, [r4, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	f012 0f01 	tst.w	r2, #1
 8004c04:	d103      	bne.n	8004c0e <HAL_I2C_Slave_Seq_Receive_DMA+0x6c>
      __HAL_I2C_ENABLE(hi2c);
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	f042 0201 	orr.w	r2, r2, #1
 8004c0c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c0e:	6822      	ldr	r2, [r4, #0]
 8004c10:	6813      	ldr	r3, [r2, #0]
 8004c12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c16:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8004c18:	232a      	movs	r3, #42	; 0x2a
 8004c1a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8004c1e:	2320      	movs	r3, #32
 8004c20:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c24:	2300      	movs	r3, #0
 8004c26:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004c28:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c2a:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c2c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004c2e:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8004c30:	62e7      	str	r7, [r4, #44]	; 0x2c
    hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004c32:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004c34:	4937      	ldr	r1, [pc, #220]	; (8004d14 <HAL_I2C_Slave_Seq_Receive_DMA+0x172>)
 8004c36:	63d1      	str	r1, [r2, #60]	; 0x3c
    hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004c38:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004c3a:	4937      	ldr	r1, [pc, #220]	; (8004d18 <HAL_I2C_Slave_Seq_Receive_DMA+0x176>)
 8004c3c:	64d1      	str	r1, [r2, #76]	; 0x4c
    hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004c3e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004c40:	6413      	str	r3, [r2, #64]	; 0x40
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004c42:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004c44:	6513      	str	r3, [r2, #80]	; 0x50
    dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004c46:	6821      	ldr	r1, [r4, #0]
 8004c48:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004c4a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004c4c:	3110      	adds	r1, #16
 8004c4e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004c50:	f7fb fe67 	bl	8000922 <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 8004c54:	4603      	mov	r3, r0
 8004c56:	2800      	cmp	r0, #0
 8004c58:	d03c      	beq.n	8004cd4 <HAL_I2C_Slave_Seq_Receive_DMA+0x132>
      hi2c->State     = HAL_I2C_STATE_READY;
 8004c5a:	2320      	movs	r3, #32
 8004c5c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004c60:	2200      	movs	r2, #0
 8004c62:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004c66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c68:	f043 0310 	orr.w	r3, r3, #16
 8004c6c:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8004c6e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e79e      	b.n	8004bb4 <HAL_I2C_Slave_Seq_Receive_DMA+0x12>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c76:	6803      	ldr	r3, [r0, #0]
 8004c78:	685a      	ldr	r2, [r3, #4]
 8004c7a:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8004c7e:	d0bd      	beq.n	8004bfc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
        if (hi2c->hdmarx != NULL)
 8004c80:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8004c82:	2a00      	cmp	r2, #0
 8004c84:	d0ba      	beq.n	8004bfc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c86:	685a      	ldr	r2, [r3, #4]
 8004c88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c8c:	605a      	str	r2, [r3, #4]
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004c8e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004c90:	4a22      	ldr	r2, [pc, #136]	; (8004d1c <HAL_I2C_Slave_Seq_Receive_DMA+0x17a>)
 8004c92:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004c94:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8004c96:	f7fb fec8 	bl	8000a2a <HAL_DMA_Abort_IT>
 8004c9a:	2800      	cmp	r0, #0
 8004c9c:	d0ae      	beq.n	8004bfc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c9e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004ca0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004ca2:	4798      	blx	r3
 8004ca4:	e7aa      	b.n	8004bfc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004ca6:	6803      	ldr	r3, [r0, #0]
 8004ca8:	685a      	ldr	r2, [r3, #4]
 8004caa:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8004cae:	d0a5      	beq.n	8004bfc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004cb0:	685a      	ldr	r2, [r3, #4]
 8004cb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cb6:	605a      	str	r2, [r3, #4]
        if (hi2c->hdmatx != NULL)
 8004cb8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d09e      	beq.n	8004bfc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004cbe:	4a17      	ldr	r2, [pc, #92]	; (8004d1c <HAL_I2C_Slave_Seq_Receive_DMA+0x17a>)
 8004cc0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004cc2:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8004cc4:	f7fb feb1 	bl	8000a2a <HAL_DMA_Abort_IT>
 8004cc8:	2800      	cmp	r0, #0
 8004cca:	d097      	beq.n	8004bfc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004ccc:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004cce:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004cd0:	4798      	blx	r3
 8004cd2:	e793      	b.n	8004bfc <HAL_I2C_Slave_Seq_Receive_DMA+0x5a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cd4:	6821      	ldr	r1, [r4, #0]
 8004cd6:	680a      	ldr	r2, [r1, #0]
 8004cd8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004cdc:	600a      	str	r2, [r1, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cde:	2100      	movs	r1, #0
 8004ce0:	9101      	str	r1, [sp, #4]
 8004ce2:	6822      	ldr	r2, [r4, #0]
 8004ce4:	6950      	ldr	r0, [r2, #20]
 8004ce6:	9001      	str	r0, [sp, #4]
 8004ce8:	6990      	ldr	r0, [r2, #24]
 8004cea:	9001      	str	r0, [sp, #4]
 8004cec:	9801      	ldr	r0, [sp, #4]
      __HAL_UNLOCK(hi2c);
 8004cee:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004cf2:	6851      	ldr	r1, [r2, #4]
 8004cf4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8004cf8:	6051      	str	r1, [r2, #4]
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004cfa:	6821      	ldr	r1, [r4, #0]
 8004cfc:	684a      	ldr	r2, [r1, #4]
 8004cfe:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004d02:	604a      	str	r2, [r1, #4]
      return HAL_OK;
 8004d04:	e756      	b.n	8004bb4 <HAL_I2C_Slave_Seq_Receive_DMA+0x12>
      return  HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e754      	b.n	8004bb4 <HAL_I2C_Slave_Seq_Receive_DMA+0x12>
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e752      	b.n	8004bb4 <HAL_I2C_Slave_Seq_Receive_DMA+0x12>
    __HAL_LOCK(hi2c);
 8004d0e:	2302      	movs	r3, #2
 8004d10:	e750      	b.n	8004bb4 <HAL_I2C_Slave_Seq_Receive_DMA+0x12>
 8004d12:	bf00      	nop
 8004d14:	08005321 	.word	0x08005321
 8004d18:	080052e3 	.word	0x080052e3
 8004d1c:	0800543f 	.word	0x0800543f

08004d20 <HAL_I2C_EnableListen_IT>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d20:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	2b20      	cmp	r3, #32
 8004d28:	d001      	beq.n	8004d2e <HAL_I2C_EnableListen_IT+0xe>
    return HAL_BUSY;
 8004d2a:	2002      	movs	r0, #2
}
 8004d2c:	4770      	bx	lr
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d2e:	2328      	movs	r3, #40	; 0x28
 8004d30:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d34:	6803      	ldr	r3, [r0, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	f012 0f01 	tst.w	r2, #1
 8004d3c:	d103      	bne.n	8004d46 <HAL_I2C_EnableListen_IT+0x26>
      __HAL_I2C_ENABLE(hi2c);
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	f042 0201 	orr.w	r2, r2, #1
 8004d44:	601a      	str	r2, [r3, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d46:	6802      	ldr	r2, [r0, #0]
 8004d48:	6813      	ldr	r3, [r2, #0]
 8004d4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d4e:	6013      	str	r3, [r2, #0]
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004d50:	6802      	ldr	r2, [r0, #0]
 8004d52:	6853      	ldr	r3, [r2, #4]
 8004d54:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004d58:	6053      	str	r3, [r2, #4]
    return HAL_OK;
 8004d5a:	2000      	movs	r0, #0
 8004d5c:	4770      	bx	lr

08004d5e <HAL_I2C_DisableListen_IT>:
  if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004d5e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	2b28      	cmp	r3, #40	; 0x28
 8004d66:	d001      	beq.n	8004d6c <HAL_I2C_DisableListen_IT+0xe>
    return HAL_BUSY;
 8004d68:	2002      	movs	r0, #2
}
 8004d6a:	4770      	bx	lr
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 8004d6c:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8004d70:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8004d74:	f002 0203 	and.w	r2, r2, #3
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8004d7c:	2320      	movs	r3, #32
 8004d7e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d82:	2300      	movs	r3, #0
 8004d84:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d88:	6801      	ldr	r1, [r0, #0]
 8004d8a:	680a      	ldr	r2, [r1, #0]
 8004d8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d90:	600a      	str	r2, [r1, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004d92:	6801      	ldr	r1, [r0, #0]
 8004d94:	684a      	ldr	r2, [r1, #4]
 8004d96:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004d9a:	604a      	str	r2, [r1, #4]
    return HAL_OK;
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	4770      	bx	lr

08004da0 <HAL_I2C_MasterTxCpltCallback>:
{
 8004da0:	4770      	bx	lr

08004da2 <HAL_I2C_MasterRxCpltCallback>:
{
 8004da2:	4770      	bx	lr

08004da4 <HAL_I2C_SlaveTxCpltCallback>:
{
 8004da4:	4770      	bx	lr

08004da6 <I2C_SlaveTransmit_TXE>:
{
 8004da6:	b508      	push	{r3, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004da8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004dac:	b2da      	uxtb	r2, r3
  if (hi2c->XferCount != 0U)
 8004dae:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	b183      	cbz	r3, 8004dd6 <I2C_SlaveTransmit_TXE+0x30>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004db4:	6803      	ldr	r3, [r0, #0]
 8004db6:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004db8:	7809      	ldrb	r1, [r1, #0]
 8004dba:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 8004dbc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004dbe:	3301      	adds	r3, #1
 8004dc0:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8004dc2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	8543      	strh	r3, [r0, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004dcc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	b90b      	cbnz	r3, 8004dd6 <I2C_SlaveTransmit_TXE+0x30>
 8004dd2:	2a29      	cmp	r2, #41	; 0x29
 8004dd4:	d000      	beq.n	8004dd8 <I2C_SlaveTransmit_TXE+0x32>
 8004dd6:	bd08      	pop	{r3, pc}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004dd8:	6802      	ldr	r2, [r0, #0]
 8004dda:	6853      	ldr	r3, [r2, #4]
 8004ddc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004de0:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004de2:	2321      	movs	r3, #33	; 0x21
 8004de4:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004de6:	2328      	movs	r3, #40	; 0x28
 8004de8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004dec:	f7ff ffda 	bl	8004da4 <HAL_I2C_SlaveTxCpltCallback>
}
 8004df0:	e7f1      	b.n	8004dd6 <I2C_SlaveTransmit_TXE+0x30>

08004df2 <HAL_I2C_SlaveRxCpltCallback>:
{
 8004df2:	4770      	bx	lr

08004df4 <I2C_SlaveReceive_RXNE>:
{
 8004df4:	b508      	push	{r3, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004df6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004dfa:	b2da      	uxtb	r2, r3
  if (hi2c->XferCount != 0U)
 8004dfc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	b183      	cbz	r3, 8004e24 <I2C_SlaveReceive_RXNE+0x30>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e02:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004e04:	6801      	ldr	r1, [r0, #0]
 8004e06:	6909      	ldr	r1, [r1, #16]
 8004e08:	7019      	strb	r1, [r3, #0]
    hi2c->pBuffPtr++;
 8004e0a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8004e10:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	3b01      	subs	r3, #1
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	8543      	strh	r3, [r0, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e1a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	b90b      	cbnz	r3, 8004e24 <I2C_SlaveReceive_RXNE+0x30>
 8004e20:	2a2a      	cmp	r2, #42	; 0x2a
 8004e22:	d000      	beq.n	8004e26 <I2C_SlaveReceive_RXNE+0x32>
 8004e24:	bd08      	pop	{r3, pc}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e26:	6802      	ldr	r2, [r0, #0]
 8004e28:	6853      	ldr	r3, [r2, #4]
 8004e2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e2e:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e30:	2322      	movs	r3, #34	; 0x22
 8004e32:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e34:	2328      	movs	r3, #40	; 0x28
 8004e36:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004e3a:	f7ff ffda 	bl	8004df2 <HAL_I2C_SlaveRxCpltCallback>
}
 8004e3e:	e7f1      	b.n	8004e24 <I2C_SlaveReceive_RXNE+0x30>

08004e40 <HAL_I2C_AddrCallback>:
{
 8004e40:	4770      	bx	lr

08004e42 <I2C_Slave_ADDR>:
{
 8004e42:	b508      	push	{r3, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e44:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004e48:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e4c:	2b28      	cmp	r3, #40	; 0x28
 8004e4e:	d007      	beq.n	8004e60 <I2C_Slave_ADDR+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004e50:	6803      	ldr	r3, [r0, #0]
 8004e52:	f06f 0202 	mvn.w	r2, #2
 8004e56:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8004e58:	2300      	movs	r3, #0
 8004e5a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8004e5e:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004e60:	6802      	ldr	r2, [r0, #0]
 8004e62:	6853      	ldr	r3, [r2, #4]
 8004e64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e68:	6053      	str	r3, [r2, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004e6a:	f011 0f04 	tst.w	r1, #4
 8004e6e:	d00b      	beq.n	8004e88 <I2C_Slave_ADDR+0x46>
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004e70:	2300      	movs	r3, #0
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004e72:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004e76:	d109      	bne.n	8004e8c <I2C_Slave_ADDR+0x4a>
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004e78:	8982      	ldrh	r2, [r0, #12]
    __HAL_UNLOCK(hi2c);
 8004e7a:	2100      	movs	r1, #0
 8004e7c:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004e80:	4619      	mov	r1, r3
 8004e82:	f7ff ffdd 	bl	8004e40 <HAL_I2C_AddrCallback>
 8004e86:	bd08      	pop	{r3, pc}
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e7f2      	b.n	8004e72 <I2C_Slave_ADDR+0x30>
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004e8c:	8b02      	ldrh	r2, [r0, #24]
 8004e8e:	e7f4      	b.n	8004e7a <I2C_Slave_ADDR+0x38>

08004e90 <HAL_I2C_ListenCpltCallback>:
{
 8004e90:	4770      	bx	lr

08004e92 <I2C_Slave_AF>:
{
 8004e92:	b508      	push	{r3, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e94:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004e98:	b2db      	uxtb	r3, r3
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004e9a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004e9c:	2a08      	cmp	r2, #8
 8004e9e:	d008      	beq.n	8004eb2 <I2C_Slave_AF+0x20>
 8004ea0:	2a20      	cmp	r2, #32
 8004ea2:	d006      	beq.n	8004eb2 <I2C_Slave_AF+0x20>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004ea4:	2b21      	cmp	r3, #33	; 0x21
 8004ea6:	d020      	beq.n	8004eea <I2C_Slave_AF+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ea8:	6803      	ldr	r3, [r0, #0]
 8004eaa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004eae:	615a      	str	r2, [r3, #20]
 8004eb0:	bd08      	pop	{r3, pc}
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004eb2:	2b28      	cmp	r3, #40	; 0x28
 8004eb4:	d1f6      	bne.n	8004ea4 <I2C_Slave_AF+0x12>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004eb6:	4b1a      	ldr	r3, [pc, #104]	; (8004f20 <I2C_Slave_AF+0x8e>)
 8004eb8:	62c3      	str	r3, [r0, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004eba:	6802      	ldr	r2, [r0, #0]
 8004ebc:	6853      	ldr	r3, [r2, #4]
 8004ebe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004ec2:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ec4:	6803      	ldr	r3, [r0, #0]
 8004ec6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004eca:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ecc:	6802      	ldr	r2, [r0, #0]
 8004ece:	6813      	ldr	r3, [r2, #0]
 8004ed0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ed4:	6013      	str	r3, [r2, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004eda:	2220      	movs	r2, #32
 8004edc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ee0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ee4:	f7ff ffd4 	bl	8004e90 <HAL_I2C_ListenCpltCallback>
 8004ee8:	bd08      	pop	{r3, pc}
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004eea:	4b0d      	ldr	r3, [pc, #52]	; (8004f20 <I2C_Slave_AF+0x8e>)
 8004eec:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004eee:	2321      	movs	r3, #33	; 0x21
 8004ef0:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ef2:	2320      	movs	r3, #32
 8004ef4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004efe:	6802      	ldr	r2, [r0, #0]
 8004f00:	6853      	ldr	r3, [r2, #4]
 8004f02:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004f06:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f08:	6803      	ldr	r3, [r0, #0]
 8004f0a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f0e:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f10:	6802      	ldr	r2, [r0, #0]
 8004f12:	6813      	ldr	r3, [r2, #0]
 8004f14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f18:	6013      	str	r3, [r2, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004f1a:	f7ff ff43 	bl	8004da4 <HAL_I2C_SlaveTxCpltCallback>
 8004f1e:	bd08      	pop	{r3, pc}
 8004f20:	ffff0000 	.word	0xffff0000

08004f24 <HAL_I2C_MemTxCpltCallback>:
{
 8004f24:	4770      	bx	lr

08004f26 <I2C_MasterTransmit_TXE>:
{
 8004f26:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f28:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004f2c:	b2db      	uxtb	r3, r3
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f2e:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8004f32:	b2d2      	uxtb	r2, r2
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f34:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f36:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8004f38:	b909      	cbnz	r1, 8004f3e <I2C_MasterTransmit_TXE+0x18>
 8004f3a:	2b21      	cmp	r3, #33	; 0x21
 8004f3c:	d004      	beq.n	8004f48 <I2C_MasterTransmit_TXE+0x22>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004f3e:	2b21      	cmp	r3, #33	; 0x21
 8004f40:	d03b      	beq.n	8004fba <I2C_MasterTransmit_TXE+0x94>
 8004f42:	2a40      	cmp	r2, #64	; 0x40
 8004f44:	d037      	beq.n	8004fb6 <I2C_MasterTransmit_TXE+0x90>
 8004f46:	bd10      	pop	{r4, pc}
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f48:	2c08      	cmp	r4, #8
 8004f4a:	d004      	beq.n	8004f56 <I2C_MasterTransmit_TXE+0x30>
 8004f4c:	2c20      	cmp	r4, #32
 8004f4e:	d002      	beq.n	8004f56 <I2C_MasterTransmit_TXE+0x30>
 8004f50:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 8004f54:	d119      	bne.n	8004f8a <I2C_MasterTransmit_TXE+0x64>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f56:	6802      	ldr	r2, [r0, #0]
 8004f58:	6853      	ldr	r3, [r2, #4]
 8004f5a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004f5e:	6053      	str	r3, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f60:	6802      	ldr	r2, [r0, #0]
 8004f62:	6813      	ldr	r3, [r2, #0]
 8004f64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f68:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004f6e:	2320      	movs	r3, #32
 8004f70:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f74:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	2b40      	cmp	r3, #64	; 0x40
 8004f7c:	d015      	beq.n	8004faa <I2C_MasterTransmit_TXE+0x84>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004f84:	f7ff ff0c 	bl	8004da0 <HAL_I2C_MasterTxCpltCallback>
 8004f88:	bd10      	pop	{r4, pc}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f8a:	6802      	ldr	r2, [r0, #0]
 8004f8c:	6853      	ldr	r3, [r2, #4]
 8004f8e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004f92:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004f94:	2311      	movs	r3, #17
 8004f96:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004f9e:	2320      	movs	r3, #32
 8004fa0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004fa4:	f7ff fefc 	bl	8004da0 <HAL_I2C_MasterTxCpltCallback>
 8004fa8:	bd10      	pop	{r4, pc}
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004faa:	2300      	movs	r3, #0
 8004fac:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004fb0:	f7ff ffb8 	bl	8004f24 <HAL_I2C_MemTxCpltCallback>
 8004fb4:	bd10      	pop	{r4, pc}
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004fb6:	2b22      	cmp	r3, #34	; 0x22
 8004fb8:	d1c5      	bne.n	8004f46 <I2C_MasterTransmit_TXE+0x20>
    if (hi2c->XferCount == 0U)
 8004fba:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	b18b      	cbz	r3, 8004fe4 <I2C_MasterTransmit_TXE+0xbe>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fc0:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	2b40      	cmp	r3, #64	; 0x40
 8004fc8:	d012      	beq.n	8004ff0 <I2C_MasterTransmit_TXE+0xca>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fca:	6803      	ldr	r3, [r0, #0]
 8004fcc:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004fce:	7812      	ldrb	r2, [r2, #0]
 8004fd0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004fd2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	6243      	str	r3, [r0, #36]	; 0x24
        hi2c->XferCount--;
 8004fd8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8004fe2:	e7b0      	b.n	8004f46 <I2C_MasterTransmit_TXE+0x20>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fe4:	6802      	ldr	r2, [r0, #0]
 8004fe6:	6853      	ldr	r3, [r2, #4]
 8004fe8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004fec:	6053      	str	r3, [r2, #4]
 8004fee:	bd10      	pop	{r4, pc}
        if (hi2c->EventCount == 0U)
 8004ff0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004ff2:	b99b      	cbnz	r3, 800501c <I2C_MasterTransmit_TXE+0xf6>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004ff4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d008      	beq.n	800500c <I2C_MasterTransmit_TXE+0xe6>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004ffa:	6802      	ldr	r2, [r0, #0]
 8004ffc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8004ffe:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8005002:	6113      	str	r3, [r2, #16]
            hi2c->EventCount++;
 8005004:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005006:	3301      	adds	r3, #1
 8005008:	6503      	str	r3, [r0, #80]	; 0x50
 800500a:	bd10      	pop	{r4, pc}
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800500c:	6802      	ldr	r2, [r0, #0]
 800500e:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005010:	b2db      	uxtb	r3, r3
 8005012:	6113      	str	r3, [r2, #16]
            hi2c->EventCount += 2U;
 8005014:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005016:	3302      	adds	r3, #2
 8005018:	6503      	str	r3, [r0, #80]	; 0x50
 800501a:	bd10      	pop	{r4, pc}
        else if (hi2c->EventCount == 1U)
 800501c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800501e:	2b01      	cmp	r3, #1
 8005020:	d019      	beq.n	8005056 <I2C_MasterTransmit_TXE+0x130>
        else if (hi2c->EventCount == 2U)
 8005022:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005024:	2b02      	cmp	r3, #2
 8005026:	d18e      	bne.n	8004f46 <I2C_MasterTransmit_TXE+0x20>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005028:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800502c:	b2db      	uxtb	r3, r3
 800502e:	2b22      	cmp	r3, #34	; 0x22
 8005030:	d019      	beq.n	8005066 <I2C_MasterTransmit_TXE+0x140>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005032:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005036:	b2db      	uxtb	r3, r3
 8005038:	2b21      	cmp	r3, #33	; 0x21
 800503a:	d184      	bne.n	8004f46 <I2C_MasterTransmit_TXE+0x20>
            hi2c->Instance->DR = *hi2c->pBuffPtr;
 800503c:	6803      	ldr	r3, [r0, #0]
 800503e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8005040:	7812      	ldrb	r2, [r2, #0]
 8005042:	611a      	str	r2, [r3, #16]
            hi2c->pBuffPtr++;
 8005044:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005046:	3301      	adds	r3, #1
 8005048:	6243      	str	r3, [r0, #36]	; 0x24
            hi2c->XferCount--;
 800504a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800504c:	b29b      	uxth	r3, r3
 800504e:	3b01      	subs	r3, #1
 8005050:	b29b      	uxth	r3, r3
 8005052:	8543      	strh	r3, [r0, #42]	; 0x2a
 8005054:	bd10      	pop	{r4, pc}
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005056:	6802      	ldr	r2, [r0, #0]
 8005058:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800505a:	b2db      	uxtb	r3, r3
 800505c:	6113      	str	r3, [r2, #16]
          hi2c->EventCount++;
 800505e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005060:	3301      	adds	r3, #1
 8005062:	6503      	str	r3, [r0, #80]	; 0x50
 8005064:	bd10      	pop	{r4, pc}
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8005066:	6802      	ldr	r2, [r0, #0]
 8005068:	6813      	ldr	r3, [r2, #0]
 800506a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800506e:	6013      	str	r3, [r2, #0]
 8005070:	bd10      	pop	{r4, pc}

08005072 <I2C_MasterTransmit_BTF>:
{
 8005072:	b508      	push	{r3, lr}
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005074:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005076:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b21      	cmp	r3, #33	; 0x21
 800507e:	d000      	beq.n	8005082 <I2C_MasterTransmit_BTF+0x10>
 8005080:	bd08      	pop	{r3, pc}
    if (hi2c->XferCount != 0U)
 8005082:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005084:	b29b      	uxth	r3, r3
 8005086:	bb03      	cbnz	r3, 80050ca <I2C_MasterTransmit_BTF+0x58>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005088:	2a08      	cmp	r2, #8
 800508a:	d004      	beq.n	8005096 <I2C_MasterTransmit_BTF+0x24>
 800508c:	2a20      	cmp	r2, #32
 800508e:	d002      	beq.n	8005096 <I2C_MasterTransmit_BTF+0x24>
 8005090:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8005094:	d126      	bne.n	80050e4 <I2C_MasterTransmit_BTF+0x72>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005096:	6802      	ldr	r2, [r0, #0]
 8005098:	6853      	ldr	r3, [r2, #4]
 800509a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800509e:	6053      	str	r3, [r2, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050a0:	6802      	ldr	r2, [r0, #0]
 80050a2:	6813      	ldr	r3, [r2, #0]
 80050a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80050a8:	6013      	str	r3, [r2, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80050aa:	2300      	movs	r3, #0
 80050ac:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80050ae:	2320      	movs	r3, #32
 80050b0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80050b4:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b40      	cmp	r3, #64	; 0x40
 80050bc:	d022      	beq.n	8005104 <I2C_MasterTransmit_BTF+0x92>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050be:	2300      	movs	r3, #0
 80050c0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80050c4:	f7ff fe6c 	bl	8004da0 <HAL_I2C_MasterTxCpltCallback>
}
 80050c8:	e7da      	b.n	8005080 <I2C_MasterTransmit_BTF+0xe>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050ca:	6803      	ldr	r3, [r0, #0]
 80050cc:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80050ce:	7812      	ldrb	r2, [r2, #0]
 80050d0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80050d2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80050d4:	3301      	adds	r3, #1
 80050d6:	6243      	str	r3, [r0, #36]	; 0x24
      hi2c->XferCount--;
 80050d8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80050da:	b29b      	uxth	r3, r3
 80050dc:	3b01      	subs	r3, #1
 80050de:	b29b      	uxth	r3, r3
 80050e0:	8543      	strh	r3, [r0, #42]	; 0x2a
 80050e2:	bd08      	pop	{r3, pc}
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050e4:	6802      	ldr	r2, [r0, #0]
 80050e6:	6853      	ldr	r3, [r2, #4]
 80050e8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80050ec:	6053      	str	r3, [r2, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80050ee:	2311      	movs	r3, #17
 80050f0:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050f2:	2300      	movs	r3, #0
 80050f4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80050f8:	2320      	movs	r3, #32
 80050fa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80050fe:	f7ff fe4f 	bl	8004da0 <HAL_I2C_MasterTxCpltCallback>
 8005102:	bd08      	pop	{r3, pc}
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005104:	2300      	movs	r3, #0
 8005106:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800510a:	f7ff ff0b 	bl	8004f24 <HAL_I2C_MemTxCpltCallback>
 800510e:	bd08      	pop	{r3, pc}

08005110 <HAL_I2C_MemRxCpltCallback>:
{
 8005110:	4770      	bx	lr

08005112 <I2C_MasterReceive_RXNE>:
{
 8005112:	b508      	push	{r3, lr}
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005114:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005118:	b2db      	uxtb	r3, r3
 800511a:	2b22      	cmp	r3, #34	; 0x22
 800511c:	d000      	beq.n	8005120 <I2C_MasterReceive_RXNE+0xe>
 800511e:	bd08      	pop	{r3, pc}
    tmp = hi2c->XferCount;
 8005120:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005122:	b29b      	uxth	r3, r3
    if (tmp > 3U)
 8005124:	2b03      	cmp	r3, #3
 8005126:	d915      	bls.n	8005154 <I2C_MasterReceive_RXNE+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005128:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800512a:	6802      	ldr	r2, [r0, #0]
 800512c:	6912      	ldr	r2, [r2, #16]
 800512e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005130:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005132:	3301      	adds	r3, #1
 8005134:	6243      	str	r3, [r0, #36]	; 0x24
      hi2c->XferCount--;
 8005136:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005138:	b29b      	uxth	r3, r3
 800513a:	3b01      	subs	r3, #1
 800513c:	b29b      	uxth	r3, r3
 800513e:	8543      	strh	r3, [r0, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8005140:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005142:	b29b      	uxth	r3, r3
 8005144:	2b03      	cmp	r3, #3
 8005146:	d1ea      	bne.n	800511e <I2C_MasterReceive_RXNE+0xc>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005148:	6802      	ldr	r2, [r0, #0]
 800514a:	6853      	ldr	r3, [r2, #4]
 800514c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005150:	6053      	str	r3, [r2, #4]
 8005152:	bd08      	pop	{r3, pc}
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005154:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8005156:	2a02      	cmp	r2, #2
 8005158:	d0e1      	beq.n	800511e <I2C_MasterReceive_RXNE+0xc>
 800515a:	2b01      	cmp	r3, #1
 800515c:	d8df      	bhi.n	800511e <I2C_MasterReceive_RXNE+0xc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800515e:	6802      	ldr	r2, [r0, #0]
 8005160:	6813      	ldr	r3, [r2, #0]
 8005162:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005166:	6013      	str	r3, [r2, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005168:	6802      	ldr	r2, [r0, #0]
 800516a:	6853      	ldr	r3, [r2, #4]
 800516c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005170:	6053      	str	r3, [r2, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005172:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005174:	6802      	ldr	r2, [r0, #0]
 8005176:	6912      	ldr	r2, [r2, #16]
 8005178:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800517a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800517c:	3301      	adds	r3, #1
 800517e:	6243      	str	r3, [r0, #36]	; 0x24
      hi2c->XferCount--;
 8005180:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005182:	b29b      	uxth	r3, r3
 8005184:	3b01      	subs	r3, #1
 8005186:	b29b      	uxth	r3, r3
 8005188:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 800518a:	2320      	movs	r3, #32
 800518c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005190:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b40      	cmp	r3, #64	; 0x40
 8005198:	d007      	beq.n	80051aa <I2C_MasterReceive_RXNE+0x98>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800519a:	2300      	movs	r3, #0
 800519c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80051a0:	2312      	movs	r3, #18
 80051a2:	6303      	str	r3, [r0, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80051a4:	f7ff fdfd 	bl	8004da2 <HAL_I2C_MasterRxCpltCallback>
}
 80051a8:	e7b9      	b.n	800511e <I2C_MasterReceive_RXNE+0xc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051aa:	2300      	movs	r3, #0
 80051ac:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80051b0:	6303      	str	r3, [r0, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80051b2:	f7ff ffad 	bl	8005110 <HAL_I2C_MemRxCpltCallback>
 80051b6:	bd08      	pop	{r3, pc}

080051b8 <I2C_MasterReceive_BTF>:
{
 80051b8:	b508      	push	{r3, lr}
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051ba:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 80051bc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80051be:	b29b      	uxth	r3, r3
 80051c0:	2b04      	cmp	r3, #4
 80051c2:	d014      	beq.n	80051ee <I2C_MasterReceive_BTF+0x36>
  else if (hi2c->XferCount == 3U)
 80051c4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	2b03      	cmp	r3, #3
 80051ca:	d022      	beq.n	8005212 <I2C_MasterReceive_BTF+0x5a>
  else if (hi2c->XferCount == 2U)
 80051cc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d039      	beq.n	8005248 <I2C_MasterReceive_BTF+0x90>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051d4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80051d6:	6802      	ldr	r2, [r0, #0]
 80051d8:	6912      	ldr	r2, [r2, #16]
 80051da:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80051dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80051de:	3301      	adds	r3, #1
 80051e0:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 80051e2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	3b01      	subs	r3, #1
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	8543      	strh	r3, [r0, #42]	; 0x2a
 80051ec:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051ee:	6802      	ldr	r2, [r0, #0]
 80051f0:	6853      	ldr	r3, [r2, #4]
 80051f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051f6:	6053      	str	r3, [r2, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051f8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80051fa:	6802      	ldr	r2, [r0, #0]
 80051fc:	6912      	ldr	r2, [r2, #16]
 80051fe:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005200:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005202:	3301      	adds	r3, #1
 8005204:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8005206:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005208:	b29b      	uxth	r3, r3
 800520a:	3b01      	subs	r3, #1
 800520c:	b29b      	uxth	r3, r3
 800520e:	8543      	strh	r3, [r0, #42]	; 0x2a
 8005210:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005212:	6801      	ldr	r1, [r0, #0]
 8005214:	684b      	ldr	r3, [r1, #4]
 8005216:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800521a:	604b      	str	r3, [r1, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800521c:	2a04      	cmp	r2, #4
 800521e:	d006      	beq.n	800522e <I2C_MasterReceive_BTF+0x76>
 8005220:	2a02      	cmp	r2, #2
 8005222:	d004      	beq.n	800522e <I2C_MasterReceive_BTF+0x76>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005224:	6802      	ldr	r2, [r0, #0]
 8005226:	6813      	ldr	r3, [r2, #0]
 8005228:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800522c:	6013      	str	r3, [r2, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800522e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005230:	6802      	ldr	r2, [r0, #0]
 8005232:	6912      	ldr	r2, [r2, #16]
 8005234:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005236:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005238:	3301      	adds	r3, #1
 800523a:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 800523c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800523e:	b29b      	uxth	r3, r3
 8005240:	3b01      	subs	r3, #1
 8005242:	b29b      	uxth	r3, r3
 8005244:	8543      	strh	r3, [r0, #42]	; 0x2a
 8005246:	bd08      	pop	{r3, pc}
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005248:	2a01      	cmp	r2, #1
 800524a:	d00b      	beq.n	8005264 <I2C_MasterReceive_BTF+0xac>
 800524c:	2a10      	cmp	r2, #16
 800524e:	d009      	beq.n	8005264 <I2C_MasterReceive_BTF+0xac>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005250:	2a04      	cmp	r2, #4
 8005252:	d038      	beq.n	80052c6 <I2C_MasterReceive_BTF+0x10e>
 8005254:	2a02      	cmp	r2, #2
 8005256:	d036      	beq.n	80052c6 <I2C_MasterReceive_BTF+0x10e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005258:	6802      	ldr	r2, [r0, #0]
 800525a:	6813      	ldr	r3, [r2, #0]
 800525c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005260:	6013      	str	r3, [r2, #0]
 8005262:	e004      	b.n	800526e <I2C_MasterReceive_BTF+0xb6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005264:	6802      	ldr	r2, [r0, #0]
 8005266:	6813      	ldr	r3, [r2, #0]
 8005268:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800526c:	6013      	str	r3, [r2, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800526e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005270:	6802      	ldr	r2, [r0, #0]
 8005272:	6912      	ldr	r2, [r2, #16]
 8005274:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005276:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8005278:	1c53      	adds	r3, r2, #1
 800527a:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 800527c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800527e:	b29b      	uxth	r3, r3
 8005280:	3b01      	subs	r3, #1
 8005282:	b29b      	uxth	r3, r3
 8005284:	8543      	strh	r3, [r0, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005286:	6803      	ldr	r3, [r0, #0]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	7053      	strb	r3, [r2, #1]
    hi2c->pBuffPtr++;
 800528c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800528e:	3301      	adds	r3, #1
 8005290:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8005292:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005294:	b29b      	uxth	r3, r3
 8005296:	3b01      	subs	r3, #1
 8005298:	b29b      	uxth	r3, r3
 800529a:	8543      	strh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800529c:	6802      	ldr	r2, [r0, #0]
 800529e:	6853      	ldr	r3, [r2, #4]
 80052a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052a4:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80052a6:	2320      	movs	r3, #32
 80052a8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80052ac:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b40      	cmp	r3, #64	; 0x40
 80052b4:	d00d      	beq.n	80052d2 <I2C_MasterReceive_BTF+0x11a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052b6:	2300      	movs	r3, #0
 80052b8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80052bc:	2312      	movs	r3, #18
 80052be:	6303      	str	r3, [r0, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80052c0:	f7ff fd6f 	bl	8004da2 <HAL_I2C_MasterRxCpltCallback>
 80052c4:	bd08      	pop	{r3, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052c6:	6802      	ldr	r2, [r0, #0]
 80052c8:	6813      	ldr	r3, [r2, #0]
 80052ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80052ce:	6013      	str	r3, [r2, #0]
 80052d0:	e7cd      	b.n	800526e <I2C_MasterReceive_BTF+0xb6>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052d2:	2300      	movs	r3, #0
 80052d4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80052d8:	6303      	str	r3, [r0, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80052da:	f7ff ff19 	bl	8005110 <HAL_I2C_MemRxCpltCallback>
 80052de:	bd08      	pop	{r3, pc}

080052e0 <HAL_I2C_ErrorCallback>:
{
 80052e0:	4770      	bx	lr

080052e2 <I2C_DMAError>:
{
 80052e2:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80052e4:	6b84      	ldr	r4, [r0, #56]	; 0x38
  hi2c->hdmatx->XferCpltCallback = NULL;
 80052e6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80052e8:	2300      	movs	r3, #0
 80052ea:	63d3      	str	r3, [r2, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 80052ec:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80052ee:	63d3      	str	r3, [r2, #60]	; 0x3c
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80052f0:	f7fb fd9a 	bl	8000e28 <HAL_DMA_GetError>
 80052f4:	2802      	cmp	r0, #2
 80052f6:	d012      	beq.n	800531e <I2C_DMAError+0x3c>
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80052f8:	6822      	ldr	r2, [r4, #0]
 80052fa:	6813      	ldr	r3, [r2, #0]
 80052fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005300:	6013      	str	r3, [r2, #0]
    hi2c->XferCount = 0U;
 8005302:	2300      	movs	r3, #0
 8005304:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->State = HAL_I2C_STATE_READY;
 8005306:	2220      	movs	r2, #32
 8005308:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800530c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005310:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005312:	f043 0310 	orr.w	r3, r3, #16
 8005316:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005318:	4620      	mov	r0, r4
 800531a:	f7ff ffe1 	bl	80052e0 <HAL_I2C_ErrorCallback>
 800531e:	bd10      	pop	{r4, pc}

08005320 <I2C_DMAXferCplt>:
{
 8005320:	b538      	push	{r3, r4, r5, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005322:	6b84      	ldr	r4, [r0, #56]	; 0x38
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005324:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005328:	b2db      	uxtb	r3, r3
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800532a:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 800532e:	b2d1      	uxtb	r1, r2
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005330:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005332:	6820      	ldr	r0, [r4, #0]
 8005334:	6842      	ldr	r2, [r0, #4]
 8005336:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800533a:	6042      	str	r2, [r0, #4]
  hi2c->hdmatx->XferCpltCallback = NULL;
 800533c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800533e:	2200      	movs	r2, #0
 8005340:	63c2      	str	r2, [r0, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 8005342:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005344:	63c2      	str	r2, [r0, #60]	; 0x3c
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005346:	f003 0221 	and.w	r2, r3, #33	; 0x21
 800534a:	2a21      	cmp	r2, #33	; 0x21
 800534c:	d041      	beq.n	80053d2 <I2C_DMAXferCplt+0xb2>
 800534e:	f003 0222 	and.w	r2, r3, #34	; 0x22
 8005352:	2a22      	cmp	r2, #34	; 0x22
 8005354:	d03b      	beq.n	80053ce <I2C_DMAXferCplt+0xae>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005356:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800535a:	2b00      	cmp	r3, #0
 800535c:	d036      	beq.n	80053cc <I2C_DMAXferCplt+0xac>
    if (hi2c->XferCount == (uint16_t)1)
 800535e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005360:	b29b      	uxth	r3, r3
 8005362:	2b01      	cmp	r3, #1
 8005364:	d058      	beq.n	8005418 <I2C_DMAXferCplt+0xf8>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005366:	6822      	ldr	r2, [r4, #0]
 8005368:	6853      	ldr	r3, [r2, #4]
 800536a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800536e:	6053      	str	r3, [r2, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005370:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 8005374:	d006      	beq.n	8005384 <I2C_DMAXferCplt+0x64>
 8005376:	2d08      	cmp	r5, #8
 8005378:	d004      	beq.n	8005384 <I2C_DMAXferCplt+0x64>
 800537a:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 800537e:	d001      	beq.n	8005384 <I2C_DMAXferCplt+0x64>
 8005380:	2d20      	cmp	r5, #32
 8005382:	d104      	bne.n	800538e <I2C_DMAXferCplt+0x6e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005384:	6822      	ldr	r2, [r4, #0]
 8005386:	6813      	ldr	r3, [r2, #0]
 8005388:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800538c:	6013      	str	r3, [r2, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800538e:	6822      	ldr	r2, [r4, #0]
 8005390:	6853      	ldr	r3, [r2, #4]
 8005392:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005396:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005398:	6822      	ldr	r2, [r4, #0]
 800539a:	6853      	ldr	r3, [r2, #4]
 800539c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053a0:	6053      	str	r3, [r2, #4]
    hi2c->XferCount = 0U;
 80053a2:	2300      	movs	r3, #0
 80053a4:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80053a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d13b      	bne.n	8005424 <I2C_DMAXferCplt+0x104>
      hi2c->State = HAL_I2C_STATE_READY;
 80053ac:	2320      	movs	r3, #32
 80053ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80053b2:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	2b40      	cmp	r3, #64	; 0x40
 80053ba:	d037      	beq.n	800542c <I2C_DMAXferCplt+0x10c>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053bc:	2300      	movs	r3, #0
 80053be:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80053c2:	2312      	movs	r3, #18
 80053c4:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80053c6:	4620      	mov	r0, r4
 80053c8:	f7ff fceb 	bl	8004da2 <HAL_I2C_MasterRxCpltCallback>
 80053cc:	bd38      	pop	{r3, r4, r5, pc}
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80053ce:	2920      	cmp	r1, #32
 80053d0:	d1c1      	bne.n	8005356 <I2C_DMAXferCplt+0x36>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80053d2:	6821      	ldr	r1, [r4, #0]
 80053d4:	684a      	ldr	r2, [r1, #4]
 80053d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053da:	604a      	str	r2, [r1, #4]
    hi2c->XferCount = 0U;
 80053dc:	2200      	movs	r2, #0
 80053de:	8562      	strh	r2, [r4, #42]	; 0x2a
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80053e0:	2b29      	cmp	r3, #41	; 0x29
 80053e2:	d007      	beq.n	80053f4 <I2C_DMAXferCplt+0xd4>
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80053e4:	2b2a      	cmp	r3, #42	; 0x2a
 80053e6:	d00e      	beq.n	8005406 <I2C_DMAXferCplt+0xe6>
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80053e8:	6822      	ldr	r2, [r4, #0]
 80053ea:	6853      	ldr	r3, [r2, #4]
 80053ec:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80053f0:	6053      	str	r3, [r2, #4]
 80053f2:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80053f4:	2321      	movs	r3, #33	; 0x21
 80053f6:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80053f8:	2328      	movs	r3, #40	; 0x28
 80053fa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80053fe:	4620      	mov	r0, r4
 8005400:	f7ff fcd0 	bl	8004da4 <HAL_I2C_SlaveTxCpltCallback>
 8005404:	e7f0      	b.n	80053e8 <I2C_DMAXferCplt+0xc8>
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005406:	2322      	movs	r3, #34	; 0x22
 8005408:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800540a:	2328      	movs	r3, #40	; 0x28
 800540c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005410:	4620      	mov	r0, r4
 8005412:	f7ff fcee 	bl	8004df2 <HAL_I2C_SlaveRxCpltCallback>
 8005416:	e7e7      	b.n	80053e8 <I2C_DMAXferCplt+0xc8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005418:	6822      	ldr	r2, [r4, #0]
 800541a:	6813      	ldr	r3, [r2, #0]
 800541c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005420:	6013      	str	r3, [r2, #0]
 8005422:	e7a0      	b.n	8005366 <I2C_DMAXferCplt+0x46>
      HAL_I2C_ErrorCallback(hi2c);
 8005424:	4620      	mov	r0, r4
 8005426:	f7ff ff5b 	bl	80052e0 <HAL_I2C_ErrorCallback>
 800542a:	bd38      	pop	{r3, r4, r5, pc}
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800542c:	2300      	movs	r3, #0
 800542e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005432:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005434:	4620      	mov	r0, r4
 8005436:	f7ff fe6b 	bl	8005110 <HAL_I2C_MemRxCpltCallback>
 800543a:	bd38      	pop	{r3, r4, r5, pc}

0800543c <HAL_I2C_AbortCpltCallback>:
{
 800543c:	4770      	bx	lr

0800543e <I2C_DMAAbort>:
{
 800543e:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005440:	6b80      	ldr	r0, [r0, #56]	; 0x38
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005442:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  hi2c->hdmatx->XferCpltCallback = NULL;
 8005446:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8005448:	2300      	movs	r3, #0
 800544a:	63cb      	str	r3, [r1, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 800544c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800544e:	63cb      	str	r3, [r1, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005450:	6804      	ldr	r4, [r0, #0]
 8005452:	6821      	ldr	r1, [r4, #0]
 8005454:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8005458:	6021      	str	r1, [r4, #0]
  hi2c->XferCount = 0U;
 800545a:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2c->hdmatx->XferAbortCallback = NULL;
 800545c:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800545e:	650b      	str	r3, [r1, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8005460:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8005462:	650b      	str	r3, [r1, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8005464:	6801      	ldr	r1, [r0, #0]
 8005466:	680b      	ldr	r3, [r1, #0]
 8005468:	f023 0301 	bic.w	r3, r3, #1
 800546c:	600b      	str	r3, [r1, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800546e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005472:	b2db      	uxtb	r3, r3
 8005474:	2b60      	cmp	r3, #96	; 0x60
 8005476:	d00d      	beq.n	8005494 <I2C_DMAAbort+0x56>
 8005478:	b2d2      	uxtb	r2, r2
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800547a:	f002 0228 	and.w	r2, r2, #40	; 0x28
 800547e:	2a28      	cmp	r2, #40	; 0x28
 8005480:	d012      	beq.n	80054a8 <I2C_DMAAbort+0x6a>
      hi2c->State = HAL_I2C_STATE_READY;
 8005482:	2320      	movs	r3, #32
 8005484:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005488:	2300      	movs	r3, #0
 800548a:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800548e:	f7ff ff27 	bl	80052e0 <HAL_I2C_ErrorCallback>
 8005492:	bd10      	pop	{r4, pc}
    hi2c->State         = HAL_I2C_STATE_READY;
 8005494:	2320      	movs	r3, #32
 8005496:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800549a:	2300      	movs	r3, #0
 800549c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80054a0:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 80054a2:	f7ff ffcb 	bl	800543c <HAL_I2C_AbortCpltCallback>
 80054a6:	bd10      	pop	{r4, pc}
      __HAL_I2C_ENABLE(hi2c);
 80054a8:	6802      	ldr	r2, [r0, #0]
 80054aa:	6813      	ldr	r3, [r2, #0]
 80054ac:	f043 0301 	orr.w	r3, r3, #1
 80054b0:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054b2:	6802      	ldr	r2, [r0, #0]
 80054b4:	6813      	ldr	r3, [r2, #0]
 80054b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80054ba:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80054bc:	2300      	movs	r3, #0
 80054be:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80054c0:	2328      	movs	r3, #40	; 0x28
 80054c2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 80054c6:	e7e2      	b.n	800548e <I2C_DMAAbort+0x50>

080054c8 <I2C_ITError>:
{
 80054c8:	b510      	push	{r4, lr}
 80054ca:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80054cc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80054d0:	b2db      	uxtb	r3, r3
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80054d2:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80054d6:	b2d2      	uxtb	r2, r2
 80054d8:	2a10      	cmp	r2, #16
 80054da:	d033      	beq.n	8005544 <I2C_ITError+0x7c>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80054dc:	f003 0228 	and.w	r2, r3, #40	; 0x28
 80054e0:	2a28      	cmp	r2, #40	; 0x28
 80054e2:	d037      	beq.n	8005554 <I2C_ITError+0x8c>
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80054e4:	6822      	ldr	r2, [r4, #0]
 80054e6:	6852      	ldr	r2, [r2, #4]
 80054e8:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80054ec:	d104      	bne.n	80054f8 <I2C_ITError+0x30>
 80054ee:	2b60      	cmp	r3, #96	; 0x60
 80054f0:	d002      	beq.n	80054f8 <I2C_ITError+0x30>
      hi2c->State = HAL_I2C_STATE_READY;
 80054f2:	2320      	movs	r3, #32
 80054f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80054f8:	2300      	movs	r3, #0
 80054fa:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80054fc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005500:	6823      	ldr	r3, [r4, #0]
 8005502:	685a      	ldr	r2, [r3, #4]
 8005504:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8005508:	d048      	beq.n	800559c <I2C_ITError+0xd4>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005510:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005512:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005514:	f892 3035 	ldrb.w	r3, [r2, #53]	; 0x35
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b01      	cmp	r3, #1
 800551c:	d020      	beq.n	8005560 <I2C_ITError+0x98>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800551e:	4b42      	ldr	r3, [pc, #264]	; (8005628 <I2C_ITError+0x160>)
 8005520:	6513      	str	r3, [r2, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005522:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005524:	f7fb fa81 	bl	8000a2a <HAL_DMA_Abort_IT>
 8005528:	2800      	cmp	r0, #0
 800552a:	d049      	beq.n	80055c0 <I2C_ITError+0xf8>
        __HAL_I2C_DISABLE(hi2c);
 800552c:	6822      	ldr	r2, [r4, #0]
 800552e:	6813      	ldr	r3, [r2, #0]
 8005530:	f023 0301 	bic.w	r3, r3, #1
 8005534:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8005536:	2320      	movs	r3, #32
 8005538:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800553c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800553e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005540:	4798      	blx	r3
 8005542:	e03d      	b.n	80055c0 <I2C_ITError+0xf8>
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005544:	2b22      	cmp	r3, #34	; 0x22
 8005546:	d1c9      	bne.n	80054dc <I2C_ITError+0x14>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005548:	6801      	ldr	r1, [r0, #0]
 800554a:	680a      	ldr	r2, [r1, #0]
 800554c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005550:	600a      	str	r2, [r1, #0]
 8005552:	e7c3      	b.n	80054dc <I2C_ITError+0x14>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005554:	2300      	movs	r3, #0
 8005556:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005558:	2328      	movs	r3, #40	; 0x28
 800555a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 800555e:	e7cf      	b.n	8005500 <I2C_ITError+0x38>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005560:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005562:	4a31      	ldr	r2, [pc, #196]	; (8005628 <I2C_ITError+0x160>)
 8005564:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005566:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005568:	f7fb fa5f 	bl	8000a2a <HAL_DMA_Abort_IT>
 800556c:	b340      	cbz	r0, 80055c0 <I2C_ITError+0xf8>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800556e:	6823      	ldr	r3, [r4, #0]
 8005570:	695a      	ldr	r2, [r3, #20]
 8005572:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005576:	d005      	beq.n	8005584 <I2C_ITError+0xbc>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005578:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 800557e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005580:	3301      	adds	r3, #1
 8005582:	6263      	str	r3, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8005584:	6822      	ldr	r2, [r4, #0]
 8005586:	6813      	ldr	r3, [r2, #0]
 8005588:	f023 0301 	bic.w	r3, r3, #1
 800558c:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 800558e:	2320      	movs	r3, #32
 8005590:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005594:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005596:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005598:	4798      	blx	r3
 800559a:	e011      	b.n	80055c0 <I2C_ITError+0xf8>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800559c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80055a0:	b2d2      	uxtb	r2, r2
 80055a2:	2a60      	cmp	r2, #96	; 0x60
 80055a4:	d016      	beq.n	80055d4 <I2C_ITError+0x10c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80055a6:	695a      	ldr	r2, [r3, #20]
 80055a8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80055ac:	d005      	beq.n	80055ba <I2C_ITError+0xf2>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055ae:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80055b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055b6:	3301      	adds	r3, #1
 80055b8:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 80055ba:	4620      	mov	r0, r4
 80055bc:	f7ff fe90 	bl	80052e0 <HAL_I2C_ErrorCallback>
  CurrentState = hi2c->State;
 80055c0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80055c4:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80055c6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80055c8:	f012 0f04 	tst.w	r2, #4
 80055cc:	d001      	beq.n	80055d2 <I2C_ITError+0x10a>
 80055ce:	2b28      	cmp	r3, #40	; 0x28
 80055d0:	d018      	beq.n	8005604 <I2C_ITError+0x13c>
 80055d2:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 80055d4:	2220      	movs	r2, #32
 80055d6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055da:	2200      	movs	r2, #0
 80055dc:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80055de:	695a      	ldr	r2, [r3, #20]
 80055e0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80055e4:	d005      	beq.n	80055f2 <I2C_ITError+0x12a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80055ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055ee:	3301      	adds	r3, #1
 80055f0:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 80055f2:	6822      	ldr	r2, [r4, #0]
 80055f4:	6813      	ldr	r3, [r2, #0]
 80055f6:	f023 0301 	bic.w	r3, r3, #1
 80055fa:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 80055fc:	4620      	mov	r0, r4
 80055fe:	f7ff ff1d 	bl	800543c <HAL_I2C_AbortCpltCallback>
 8005602:	e7dd      	b.n	80055c0 <I2C_ITError+0xf8>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005604:	6822      	ldr	r2, [r4, #0]
 8005606:	6853      	ldr	r3, [r2, #4]
 8005608:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800560c:	6053      	str	r3, [r2, #4]
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800560e:	4b07      	ldr	r3, [pc, #28]	; (800562c <I2C_ITError+0x164>)
 8005610:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005612:	2300      	movs	r3, #0
 8005614:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005616:	2220      	movs	r2, #32
 8005618:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800561c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8005620:	4620      	mov	r0, r4
 8005622:	f7ff fc35 	bl	8004e90 <HAL_I2C_ListenCpltCallback>
}
 8005626:	e7d4      	b.n	80055d2 <I2C_ITError+0x10a>
 8005628:	0800543f 	.word	0x0800543f
 800562c:	ffff0000 	.word	0xffff0000

08005630 <HAL_I2C_Master_Abort_IT>:
  if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8005630:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b10      	cmp	r3, #16
 8005638:	d001      	beq.n	800563e <HAL_I2C_Master_Abort_IT+0xe>
    return HAL_ERROR;
 800563a:	2001      	movs	r0, #1
 800563c:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800563e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005642:	2b01      	cmp	r3, #1
 8005644:	d101      	bne.n	800564a <HAL_I2C_Master_Abort_IT+0x1a>
 8005646:	2002      	movs	r0, #2
 8005648:	4770      	bx	lr
{
 800564a:	b510      	push	{r4, lr}
    __HAL_LOCK(hi2c);
 800564c:	2301      	movs	r3, #1
 800564e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005652:	2400      	movs	r4, #0
 8005654:	6304      	str	r4, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_ABORT;
 8005656:	2360      	movs	r3, #96	; 0x60
 8005658:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800565c:	6802      	ldr	r2, [r0, #0]
 800565e:	6813      	ldr	r3, [r2, #0]
 8005660:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005664:	6013      	str	r3, [r2, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005666:	6802      	ldr	r2, [r0, #0]
 8005668:	6813      	ldr	r3, [r2, #0]
 800566a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800566e:	6013      	str	r3, [r2, #0]
    hi2c->XferCount = 0U;
 8005670:	8544      	strh	r4, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005672:	6802      	ldr	r2, [r0, #0]
 8005674:	6853      	ldr	r3, [r2, #4]
 8005676:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800567a:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hi2c);
 800567c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    I2C_ITError(hi2c);
 8005680:	f7ff ff22 	bl	80054c8 <I2C_ITError>
    return HAL_OK;
 8005684:	4620      	mov	r0, r4
 8005686:	bd10      	pop	{r4, pc}

08005688 <I2C_Slave_STOPF>:
{
 8005688:	b530      	push	{r4, r5, lr}
 800568a:	b083      	sub	sp, #12
 800568c:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800568e:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 8005692:	b2ed      	uxtb	r5, r5
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005694:	6802      	ldr	r2, [r0, #0]
 8005696:	6853      	ldr	r3, [r2, #4]
 8005698:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800569c:	6053      	str	r3, [r2, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800569e:	2300      	movs	r3, #0
 80056a0:	9301      	str	r3, [sp, #4]
 80056a2:	6803      	ldr	r3, [r0, #0]
 80056a4:	695a      	ldr	r2, [r3, #20]
 80056a6:	9201      	str	r2, [sp, #4]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	f042 0201 	orr.w	r2, r2, #1
 80056ae:	601a      	str	r2, [r3, #0]
 80056b0:	9b01      	ldr	r3, [sp, #4]
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056b2:	6802      	ldr	r2, [r0, #0]
 80056b4:	6813      	ldr	r3, [r2, #0]
 80056b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056ba:	6013      	str	r3, [r2, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80056bc:	6803      	ldr	r3, [r0, #0]
 80056be:	685a      	ldr	r2, [r3, #4]
 80056c0:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80056c4:	d020      	beq.n	8005708 <I2C_Slave_STOPF+0x80>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80056c6:	2d22      	cmp	r5, #34	; 0x22
 80056c8:	d059      	beq.n	800577e <I2C_Slave_STOPF+0xf6>
 80056ca:	2d2a      	cmp	r5, #42	; 0x2a
 80056cc:	d057      	beq.n	800577e <I2C_Slave_STOPF+0xf6>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80056ce:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80056d0:	6812      	ldr	r2, [r2, #0]
 80056d2:	6852      	ldr	r2, [r2, #4]
 80056d4:	b292      	uxth	r2, r2
 80056d6:	8542      	strh	r2, [r0, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 80056d8:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80056da:	b292      	uxth	r2, r2
 80056dc:	b11a      	cbz	r2, 80056e6 <I2C_Slave_STOPF+0x5e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80056de:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80056e0:	f042 0204 	orr.w	r2, r2, #4
 80056e4:	6402      	str	r2, [r0, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056ec:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80056ee:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80056f0:	f7fb fb97 	bl	8000e22 <HAL_DMA_GetState>
 80056f4:	2801      	cmp	r0, #1
 80056f6:	d007      	beq.n	8005708 <I2C_Slave_STOPF+0x80>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80056f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80056fa:	4a46      	ldr	r2, [pc, #280]	; (8005814 <I2C_Slave_STOPF+0x18c>)
 80056fc:	651a      	str	r2, [r3, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80056fe:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005700:	f7fb f993 	bl	8000a2a <HAL_DMA_Abort_IT>
 8005704:	2800      	cmp	r0, #0
 8005706:	d15b      	bne.n	80057c0 <I2C_Slave_STOPF+0x138>
  if (hi2c->XferCount != 0U)
 8005708:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800570a:	b29b      	uxth	r3, r3
 800570c:	b333      	cbz	r3, 800575c <I2C_Slave_STOPF+0xd4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800570e:	6823      	ldr	r3, [r4, #0]
 8005710:	695a      	ldr	r2, [r3, #20]
 8005712:	f012 0f04 	tst.w	r2, #4
 8005716:	d00a      	beq.n	800572e <I2C_Slave_STOPF+0xa6>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005718:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 800571e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005720:	3301      	adds	r3, #1
 8005722:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005724:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005726:	b29b      	uxth	r3, r3
 8005728:	3b01      	subs	r3, #1
 800572a:	b29b      	uxth	r3, r3
 800572c:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800572e:	6823      	ldr	r3, [r4, #0]
 8005730:	695a      	ldr	r2, [r3, #20]
 8005732:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005736:	d00a      	beq.n	800574e <I2C_Slave_STOPF+0xc6>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005738:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800573a:	691b      	ldr	r3, [r3, #16]
 800573c:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 800573e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005740:	3301      	adds	r3, #1
 8005742:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005744:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005746:	b29b      	uxth	r3, r3
 8005748:	3b01      	subs	r3, #1
 800574a:	b29b      	uxth	r3, r3
 800574c:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 800574e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005750:	b29b      	uxth	r3, r3
 8005752:	b11b      	cbz	r3, 800575c <I2C_Slave_STOPF+0xd4>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005754:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005756:	f043 0304 	orr.w	r3, r3, #4
 800575a:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800575c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800575e:	2b00      	cmp	r3, #0
 8005760:	d132      	bne.n	80057c8 <I2C_Slave_STOPF+0x140>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005762:	2d2a      	cmp	r5, #42	; 0x2a
 8005764:	d034      	beq.n	80057d0 <I2C_Slave_STOPF+0x148>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005766:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b28      	cmp	r3, #40	; 0x28
 800576e:	d038      	beq.n	80057e2 <I2C_Slave_STOPF+0x15a>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005770:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005772:	2b22      	cmp	r3, #34	; 0x22
 8005774:	d042      	beq.n	80057fc <I2C_Slave_STOPF+0x174>
 8005776:	2d22      	cmp	r5, #34	; 0x22
 8005778:	d040      	beq.n	80057fc <I2C_Slave_STOPF+0x174>
}
 800577a:	b003      	add	sp, #12
 800577c:	bd30      	pop	{r4, r5, pc}
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800577e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005780:	6812      	ldr	r2, [r2, #0]
 8005782:	6852      	ldr	r2, [r2, #4]
 8005784:	b292      	uxth	r2, r2
 8005786:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8005788:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800578a:	b292      	uxth	r2, r2
 800578c:	b11a      	cbz	r2, 8005796 <I2C_Slave_STOPF+0x10e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800578e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005790:	f042 0204 	orr.w	r2, r2, #4
 8005794:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005796:	685a      	ldr	r2, [r3, #4]
 8005798:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800579c:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800579e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80057a0:	f7fb fb3f 	bl	8000e22 <HAL_DMA_GetState>
 80057a4:	2801      	cmp	r0, #1
 80057a6:	d0af      	beq.n	8005708 <I2C_Slave_STOPF+0x80>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80057a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80057aa:	4a1a      	ldr	r2, [pc, #104]	; (8005814 <I2C_Slave_STOPF+0x18c>)
 80057ac:	651a      	str	r2, [r3, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80057ae:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80057b0:	f7fb f93b 	bl	8000a2a <HAL_DMA_Abort_IT>
 80057b4:	2800      	cmp	r0, #0
 80057b6:	d0a7      	beq.n	8005708 <I2C_Slave_STOPF+0x80>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80057b8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80057ba:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80057bc:	4798      	blx	r3
 80057be:	e7a3      	b.n	8005708 <I2C_Slave_STOPF+0x80>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80057c0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80057c2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80057c4:	4798      	blx	r3
 80057c6:	e79f      	b.n	8005708 <I2C_Slave_STOPF+0x80>
    I2C_ITError(hi2c);
 80057c8:	4620      	mov	r0, r4
 80057ca:	f7ff fe7d 	bl	80054c8 <I2C_ITError>
 80057ce:	e7d4      	b.n	800577a <I2C_Slave_STOPF+0xf2>
      hi2c->PreviousState = I2C_STATE_NONE;
 80057d0:	2300      	movs	r3, #0
 80057d2:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80057d4:	2328      	movs	r3, #40	; 0x28
 80057d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80057da:	4620      	mov	r0, r4
 80057dc:	f7ff fb09 	bl	8004df2 <HAL_I2C_SlaveRxCpltCallback>
 80057e0:	e7c1      	b.n	8005766 <I2C_Slave_STOPF+0xde>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057e2:	4b0d      	ldr	r3, [pc, #52]	; (8005818 <I2C_Slave_STOPF+0x190>)
 80057e4:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80057e6:	2300      	movs	r3, #0
 80057e8:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80057ea:	2220      	movs	r2, #32
 80057ec:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057f0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80057f4:	4620      	mov	r0, r4
 80057f6:	f7ff fb4b 	bl	8004e90 <HAL_I2C_ListenCpltCallback>
 80057fa:	e7be      	b.n	800577a <I2C_Slave_STOPF+0xf2>
        hi2c->PreviousState = I2C_STATE_NONE;
 80057fc:	2300      	movs	r3, #0
 80057fe:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005800:	2220      	movs	r2, #32
 8005802:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005806:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800580a:	4620      	mov	r0, r4
 800580c:	f7ff faf1 	bl	8004df2 <HAL_I2C_SlaveRxCpltCallback>
}
 8005810:	e7b3      	b.n	800577a <I2C_Slave_STOPF+0xf2>
 8005812:	bf00      	nop
 8005814:	0800543f 	.word	0x0800543f
 8005818:	ffff0000 	.word	0xffff0000

0800581c <HAL_I2C_EV_IRQHandler>:
{
 800581c:	b570      	push	{r4, r5, r6, lr}
 800581e:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005820:	6802      	ldr	r2, [r0, #0]
 8005822:	6855      	ldr	r5, [r2, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005824:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005826:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800582a:	b2db      	uxtb	r3, r3
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800582c:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005830:	2b10      	cmp	r3, #16
 8005832:	d014      	beq.n	800585e <HAL_I2C_EV_IRQHandler+0x42>
 8005834:	b2c8      	uxtb	r0, r1
 8005836:	2b40      	cmp	r3, #64	; 0x40
 8005838:	d011      	beq.n	800585e <HAL_I2C_EV_IRQHandler+0x42>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800583a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800583c:	2b00      	cmp	r3, #0
 800583e:	d079      	beq.n	8005934 <HAL_I2C_EV_IRQHandler+0x118>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005840:	6953      	ldr	r3, [r2, #20]
  uint32_t sr2itflags               = 0U;
 8005842:	2100      	movs	r1, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005844:	f013 0f02 	tst.w	r3, #2
 8005848:	d077      	beq.n	800593a <HAL_I2C_EV_IRQHandler+0x11e>
 800584a:	f415 7f00 	tst.w	r5, #512	; 0x200
 800584e:	d074      	beq.n	800593a <HAL_I2C_EV_IRQHandler+0x11e>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005850:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005852:	b103      	cbz	r3, 8005856 <HAL_I2C_EV_IRQHandler+0x3a>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005854:	6991      	ldr	r1, [r2, #24]
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005856:	4620      	mov	r0, r4
 8005858:	f7ff faf3 	bl	8004e42 <I2C_Slave_ADDR>
 800585c:	bd70      	pop	{r4, r5, r6, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800585e:	6990      	ldr	r0, [r2, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005860:	6953      	ldr	r3, [r2, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005862:	f013 0101 	ands.w	r1, r3, #1
 8005866:	d109      	bne.n	800587c <HAL_I2C_EV_IRQHandler+0x60>
 8005868:	f5b6 0f2a 	cmp.w	r6, #11141120	; 0xaa0000
 800586c:	d032      	beq.n	80058d4 <HAL_I2C_EV_IRQHandler+0xb8>
 800586e:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8005872:	d02d      	beq.n	80058d0 <HAL_I2C_EV_IRQHandler+0xb4>
 8005874:	2600      	movs	r6, #0
 8005876:	2e00      	cmp	r6, #0
 8005878:	f040 808f 	bne.w	800599a <HAL_I2C_EV_IRQHandler+0x17e>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800587c:	b111      	cbz	r1, 8005884 <HAL_I2C_EV_IRQHandler+0x68>
 800587e:	f415 7f00 	tst.w	r5, #512	; 0x200
 8005882:	d129      	bne.n	80058d8 <HAL_I2C_EV_IRQHandler+0xbc>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005884:	f013 0f08 	tst.w	r3, #8
 8005888:	d002      	beq.n	8005890 <HAL_I2C_EV_IRQHandler+0x74>
 800588a:	f415 7f00 	tst.w	r5, #512	; 0x200
 800588e:	d12a      	bne.n	80058e6 <HAL_I2C_EV_IRQHandler+0xca>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005890:	f013 0f02 	tst.w	r3, #2
 8005894:	d002      	beq.n	800589c <HAL_I2C_EV_IRQHandler+0x80>
 8005896:	f415 7f00 	tst.w	r5, #512	; 0x200
 800589a:	d128      	bne.n	80058ee <HAL_I2C_EV_IRQHandler+0xd2>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800589c:	f010 0f04 	tst.w	r0, #4
 80058a0:	d02d      	beq.n	80058fe <HAL_I2C_EV_IRQHandler+0xe2>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80058a2:	6852      	ldr	r2, [r2, #4]
 80058a4:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80058a8:	d177      	bne.n	800599a <HAL_I2C_EV_IRQHandler+0x17e>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80058aa:	f013 0f80 	tst.w	r3, #128	; 0x80
 80058ae:	d005      	beq.n	80058bc <HAL_I2C_EV_IRQHandler+0xa0>
 80058b0:	f415 6f80 	tst.w	r5, #1024	; 0x400
 80058b4:	d002      	beq.n	80058bc <HAL_I2C_EV_IRQHandler+0xa0>
 80058b6:	f013 0f04 	tst.w	r3, #4
 80058ba:	d01c      	beq.n	80058f6 <HAL_I2C_EV_IRQHandler+0xda>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058bc:	f013 0f04 	tst.w	r3, #4
 80058c0:	d06b      	beq.n	800599a <HAL_I2C_EV_IRQHandler+0x17e>
 80058c2:	f415 7f00 	tst.w	r5, #512	; 0x200
 80058c6:	d068      	beq.n	800599a <HAL_I2C_EV_IRQHandler+0x17e>
          I2C_MasterTransmit_BTF(hi2c);
 80058c8:	4620      	mov	r0, r4
 80058ca:	f7ff fbd2 	bl	8005072 <I2C_MasterTransmit_BTF>
 80058ce:	bd70      	pop	{r4, r5, r6, pc}
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80058d0:	2601      	movs	r6, #1
 80058d2:	e7d0      	b.n	8005876 <HAL_I2C_EV_IRQHandler+0x5a>
 80058d4:	2601      	movs	r6, #1
 80058d6:	e7ce      	b.n	8005876 <HAL_I2C_EV_IRQHandler+0x5a>
      I2C_ConvertOtherXferOptions(hi2c);
 80058d8:	4620      	mov	r0, r4
 80058da:	f7fc fbee 	bl	80020ba <I2C_ConvertOtherXferOptions>
      I2C_Master_SB(hi2c);
 80058de:	4620      	mov	r0, r4
 80058e0:	f7fc fa42 	bl	8001d68 <I2C_Master_SB>
 80058e4:	bd70      	pop	{r4, r5, r6, pc}
      I2C_Master_ADD10(hi2c);
 80058e6:	4620      	mov	r0, r4
 80058e8:	f7fc fa95 	bl	8001e16 <I2C_Master_ADD10>
 80058ec:	bd70      	pop	{r4, r5, r6, pc}
      I2C_Master_ADDR(hi2c);
 80058ee:	4620      	mov	r0, r4
 80058f0:	f7fc faa8 	bl	8001e44 <I2C_Master_ADDR>
 80058f4:	bd70      	pop	{r4, r5, r6, pc}
          I2C_MasterTransmit_TXE(hi2c);
 80058f6:	4620      	mov	r0, r4
 80058f8:	f7ff fb15 	bl	8004f26 <I2C_MasterTransmit_TXE>
 80058fc:	bd70      	pop	{r4, r5, r6, pc}
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80058fe:	6852      	ldr	r2, [r2, #4]
 8005900:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8005904:	d149      	bne.n	800599a <HAL_I2C_EV_IRQHandler+0x17e>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005906:	f013 0f40 	tst.w	r3, #64	; 0x40
 800590a:	d005      	beq.n	8005918 <HAL_I2C_EV_IRQHandler+0xfc>
 800590c:	f415 6f80 	tst.w	r5, #1024	; 0x400
 8005910:	d002      	beq.n	8005918 <HAL_I2C_EV_IRQHandler+0xfc>
 8005912:	f013 0f04 	tst.w	r3, #4
 8005916:	d009      	beq.n	800592c <HAL_I2C_EV_IRQHandler+0x110>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005918:	f013 0f04 	tst.w	r3, #4
 800591c:	d03d      	beq.n	800599a <HAL_I2C_EV_IRQHandler+0x17e>
 800591e:	f415 7f00 	tst.w	r5, #512	; 0x200
 8005922:	d03a      	beq.n	800599a <HAL_I2C_EV_IRQHandler+0x17e>
          I2C_MasterReceive_BTF(hi2c);
 8005924:	4620      	mov	r0, r4
 8005926:	f7ff fc47 	bl	80051b8 <I2C_MasterReceive_BTF>
 800592a:	bd70      	pop	{r4, r5, r6, pc}
          I2C_MasterReceive_RXNE(hi2c);
 800592c:	4620      	mov	r0, r4
 800592e:	f7ff fbf0 	bl	8005112 <I2C_MasterReceive_RXNE>
 8005932:	bd70      	pop	{r4, r5, r6, pc}
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005934:	6991      	ldr	r1, [r2, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005936:	6953      	ldr	r3, [r2, #20]
 8005938:	e784      	b.n	8005844 <HAL_I2C_EV_IRQHandler+0x28>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800593a:	f013 0f10 	tst.w	r3, #16
 800593e:	d002      	beq.n	8005946 <HAL_I2C_EV_IRQHandler+0x12a>
 8005940:	f415 7f00 	tst.w	r5, #512	; 0x200
 8005944:	d116      	bne.n	8005974 <HAL_I2C_EV_IRQHandler+0x158>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005946:	2821      	cmp	r0, #33	; 0x21
 8005948:	d018      	beq.n	800597c <HAL_I2C_EV_IRQHandler+0x160>
 800594a:	2829      	cmp	r0, #41	; 0x29
 800594c:	d016      	beq.n	800597c <HAL_I2C_EV_IRQHandler+0x160>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800594e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005952:	d005      	beq.n	8005960 <HAL_I2C_EV_IRQHandler+0x144>
 8005954:	f415 6f80 	tst.w	r5, #1024	; 0x400
 8005958:	d002      	beq.n	8005960 <HAL_I2C_EV_IRQHandler+0x144>
 800595a:	f013 0f04 	tst.w	r3, #4
 800595e:	d025      	beq.n	80059ac <HAL_I2C_EV_IRQHandler+0x190>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005960:	f013 0f04 	tst.w	r3, #4
 8005964:	d019      	beq.n	800599a <HAL_I2C_EV_IRQHandler+0x17e>
 8005966:	f415 7f00 	tst.w	r5, #512	; 0x200
 800596a:	d016      	beq.n	800599a <HAL_I2C_EV_IRQHandler+0x17e>
        I2C_SlaveReceive_BTF(hi2c);
 800596c:	4620      	mov	r0, r4
 800596e:	f7fc fb7b 	bl	8002068 <I2C_SlaveReceive_BTF>
 8005972:	e012      	b.n	800599a <HAL_I2C_EV_IRQHandler+0x17e>
      I2C_Slave_STOPF(hi2c);
 8005974:	4620      	mov	r0, r4
 8005976:	f7ff fe87 	bl	8005688 <I2C_Slave_STOPF>
 800597a:	bd70      	pop	{r4, r5, r6, pc}
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800597c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005980:	d005      	beq.n	800598e <HAL_I2C_EV_IRQHandler+0x172>
 8005982:	f415 6f80 	tst.w	r5, #1024	; 0x400
 8005986:	d002      	beq.n	800598e <HAL_I2C_EV_IRQHandler+0x172>
 8005988:	f013 0f04 	tst.w	r3, #4
 800598c:	d006      	beq.n	800599c <HAL_I2C_EV_IRQHandler+0x180>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800598e:	f013 0f04 	tst.w	r3, #4
 8005992:	d002      	beq.n	800599a <HAL_I2C_EV_IRQHandler+0x17e>
 8005994:	f415 7f00 	tst.w	r5, #512	; 0x200
 8005998:	d104      	bne.n	80059a4 <HAL_I2C_EV_IRQHandler+0x188>
 800599a:	bd70      	pop	{r4, r5, r6, pc}
        I2C_SlaveTransmit_TXE(hi2c);
 800599c:	4620      	mov	r0, r4
 800599e:	f7ff fa02 	bl	8004da6 <I2C_SlaveTransmit_TXE>
 80059a2:	bd70      	pop	{r4, r5, r6, pc}
        I2C_SlaveTransmit_BTF(hi2c);
 80059a4:	4620      	mov	r0, r4
 80059a6:	f7fc fb4f 	bl	8002048 <I2C_SlaveTransmit_BTF>
 80059aa:	bd70      	pop	{r4, r5, r6, pc}
        I2C_SlaveReceive_RXNE(hi2c);
 80059ac:	4620      	mov	r0, r4
 80059ae:	f7ff fa21 	bl	8004df4 <I2C_SlaveReceive_RXNE>
 80059b2:	bd70      	pop	{r4, r5, r6, pc}

080059b4 <HAL_I2C_ER_IRQHandler>:
{
 80059b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059b6:	4604      	mov	r4, r0
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80059b8:	6803      	ldr	r3, [r0, #0]
 80059ba:	695d      	ldr	r5, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80059bc:	685f      	ldr	r7, [r3, #4]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80059be:	f415 7f80 	tst.w	r5, #256	; 0x100
 80059c2:	d007      	beq.n	80059d4 <HAL_I2C_ER_IRQHandler+0x20>
 80059c4:	f417 7f80 	tst.w	r7, #256	; 0x100
 80059c8:	d03b      	beq.n	8005a42 <HAL_I2C_ER_IRQHandler+0x8e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80059ca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80059ce:	615a      	str	r2, [r3, #20]
    error |= HAL_I2C_ERROR_BERR;
 80059d0:	2601      	movs	r6, #1
 80059d2:	e000      	b.n	80059d6 <HAL_I2C_ER_IRQHandler+0x22>
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80059d4:	2600      	movs	r6, #0
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80059d6:	f415 7f00 	tst.w	r5, #512	; 0x200
 80059da:	d008      	beq.n	80059ee <HAL_I2C_ER_IRQHandler+0x3a>
 80059dc:	f417 7f80 	tst.w	r7, #256	; 0x100
 80059e0:	d005      	beq.n	80059ee <HAL_I2C_ER_IRQHandler+0x3a>
    error |= HAL_I2C_ERROR_ARLO;
 80059e2:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80059e6:	6823      	ldr	r3, [r4, #0]
 80059e8:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80059ec:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80059ee:	f415 6f80 	tst.w	r5, #1024	; 0x400
 80059f2:	d018      	beq.n	8005a26 <HAL_I2C_ER_IRQHandler+0x72>
 80059f4:	f417 7f80 	tst.w	r7, #256	; 0x100
 80059f8:	d015      	beq.n	8005a26 <HAL_I2C_ER_IRQHandler+0x72>
    tmp1 = hi2c->Mode;
 80059fa:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80059fe:	b2db      	uxtb	r3, r3
    tmp2 = hi2c->XferCount;
 8005a00:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005a02:	b291      	uxth	r1, r2
    tmp3 = hi2c->State;
 8005a04:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8005a08:	b2d2      	uxtb	r2, r2
    tmp4 = hi2c->PreviousState;
 8005a0a:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005a0c:	2b20      	cmp	r3, #32
 8005a0e:	d01a      	beq.n	8005a46 <HAL_I2C_ER_IRQHandler+0x92>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a10:	6823      	ldr	r3, [r4, #0]
 8005a12:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005a16:	615a      	str	r2, [r3, #20]
      error |= HAL_I2C_ERROR_AF;
 8005a18:	f046 0604 	orr.w	r6, r6, #4
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8005a1c:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b10      	cmp	r3, #16
 8005a24:	d01d      	beq.n	8005a62 <HAL_I2C_ER_IRQHandler+0xae>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005a26:	f415 6f00 	tst.w	r5, #2048	; 0x800
 8005a2a:	d008      	beq.n	8005a3e <HAL_I2C_ER_IRQHandler+0x8a>
 8005a2c:	f417 7f80 	tst.w	r7, #256	; 0x100
 8005a30:	d005      	beq.n	8005a3e <HAL_I2C_ER_IRQHandler+0x8a>
    error |= HAL_I2C_ERROR_OVR;
 8005a32:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005a36:	6823      	ldr	r3, [r4, #0]
 8005a38:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8005a3c:	615a      	str	r2, [r3, #20]
  if (error != HAL_I2C_ERROR_NONE)
 8005a3e:	b9b6      	cbnz	r6, 8005a6e <HAL_I2C_ER_IRQHandler+0xba>
 8005a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005a42:	2600      	movs	r6, #0
 8005a44:	e7c7      	b.n	80059d6 <HAL_I2C_ER_IRQHandler+0x22>
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005a46:	2900      	cmp	r1, #0
 8005a48:	d1e2      	bne.n	8005a10 <HAL_I2C_ER_IRQHandler+0x5c>
 8005a4a:	2a21      	cmp	r2, #33	; 0x21
 8005a4c:	d005      	beq.n	8005a5a <HAL_I2C_ER_IRQHandler+0xa6>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005a4e:	2a29      	cmp	r2, #41	; 0x29
 8005a50:	d003      	beq.n	8005a5a <HAL_I2C_ER_IRQHandler+0xa6>
 8005a52:	2a28      	cmp	r2, #40	; 0x28
 8005a54:	d1dc      	bne.n	8005a10 <HAL_I2C_ER_IRQHandler+0x5c>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005a56:	2821      	cmp	r0, #33	; 0x21
 8005a58:	d1da      	bne.n	8005a10 <HAL_I2C_ER_IRQHandler+0x5c>
      I2C_Slave_AF(hi2c);
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	f7ff fa19 	bl	8004e92 <I2C_Slave_AF>
 8005a60:	e7e1      	b.n	8005a26 <HAL_I2C_ER_IRQHandler+0x72>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a62:	6822      	ldr	r2, [r4, #0]
 8005a64:	6813      	ldr	r3, [r2, #0]
 8005a66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a6a:	6013      	str	r3, [r2, #0]
 8005a6c:	e7db      	b.n	8005a26 <HAL_I2C_ER_IRQHandler+0x72>
    hi2c->ErrorCode |= error;
 8005a6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a70:	431e      	orrs	r6, r3
 8005a72:	6426      	str	r6, [r4, #64]	; 0x40
    I2C_ITError(hi2c);
 8005a74:	4620      	mov	r0, r4
 8005a76:	f7ff fd27 	bl	80054c8 <I2C_ITError>
}
 8005a7a:	e7e1      	b.n	8005a40 <HAL_I2C_ER_IRQHandler+0x8c>

08005a7c <HAL_I2C_GetState>:
  return hi2c->State;
 8005a7c:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8005a80:	4770      	bx	lr

08005a82 <HAL_I2C_GetMode>:
  return hi2c->Mode;
 8005a82:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
}
 8005a86:	4770      	bx	lr

08005a88 <HAL_I2C_GetError>:
  return hi2c->ErrorCode;
 8005a88:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 8005a8a:	4770      	bx	lr

08005a8c <I2S_WaitFlagStateUntilTimeout>:
  * @param  State Value of the flag expected
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State, uint32_t Timeout)
{
 8005a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a90:	4605      	mov	r5, r0
 8005a92:	460f      	mov	r7, r1
 8005a94:	4616      	mov	r6, r2
 8005a96:	461c      	mov	r4, r3
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a98:	f7fa fbf8 	bl	800028c <HAL_GetTick>
 8005a9c:	4680      	mov	r8, r0

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8005a9e:	682b      	ldr	r3, [r5, #0]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	ea37 0303 	bics.w	r3, r7, r3
 8005aa6:	bf0c      	ite	eq
 8005aa8:	2301      	moveq	r3, #1
 8005aaa:	2300      	movne	r3, #0
 8005aac:	42b3      	cmp	r3, r6
 8005aae:	d013      	beq.n	8005ad8 <I2S_WaitFlagStateUntilTimeout+0x4c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ab0:	f1b4 3fff 	cmp.w	r4, #4294967295
 8005ab4:	d0f3      	beq.n	8005a9e <I2S_WaitFlagStateUntilTimeout+0x12>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8005ab6:	f7fa fbe9 	bl	800028c <HAL_GetTick>
 8005aba:	eba0 0008 	sub.w	r0, r0, r8
 8005abe:	4284      	cmp	r4, r0
 8005ac0:	d901      	bls.n	8005ac6 <I2S_WaitFlagStateUntilTimeout+0x3a>
 8005ac2:	2c00      	cmp	r4, #0
 8005ac4:	d1eb      	bne.n	8005a9e <I2S_WaitFlagStateUntilTimeout+0x12>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8005acc:	2300      	movs	r3, #0
 8005ace:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40

        return HAL_TIMEOUT;
 8005ad2:	2003      	movs	r0, #3
 8005ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      }
    }
  }
  return HAL_OK;
 8005ad8:	2000      	movs	r0, #0
}
 8005ada:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
{
 8005ade:	4770      	bx	lr

08005ae0 <HAL_I2S_Init>:
  if (hi2s == NULL)
 8005ae0:	2800      	cmp	r0, #0
 8005ae2:	f000 80bf 	beq.w	8005c64 <HAL_I2S_Init+0x184>
{
 8005ae6:	b570      	push	{r4, r5, r6, lr}
 8005ae8:	4604      	mov	r4, r0
  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005aea:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d051      	beq.n	8005b96 <HAL_I2S_Init+0xb6>
  hi2s->State = HAL_I2S_STATE_BUSY;
 8005af2:	2202      	movs	r2, #2
 8005af4:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005af8:	6821      	ldr	r1, [r4, #0]
 8005afa:	69cb      	ldr	r3, [r1, #28]
 8005afc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005b00:	f023 030f 	bic.w	r3, r3, #15
 8005b04:	61cb      	str	r3, [r1, #28]
  hi2s->Instance->I2SPR = 0x0002U;
 8005b06:	6823      	ldr	r3, [r4, #0]
 8005b08:	621a      	str	r2, [r3, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005b0a:	6963      	ldr	r3, [r4, #20]
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d063      	beq.n	8005bd8 <HAL_I2S_Init+0xf8>
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005b10:	68e3      	ldr	r3, [r4, #12]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d146      	bne.n	8005ba4 <HAL_I2S_Init+0xc4>
      packetlength = 16U;
 8005b16:	2510      	movs	r5, #16
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005b18:	68a3      	ldr	r3, [r4, #8]
 8005b1a:	2b20      	cmp	r3, #32
 8005b1c:	d800      	bhi.n	8005b20 <HAL_I2S_Init+0x40>
      packetlength = packetlength * 2U;
 8005b1e:	006d      	lsls	r5, r5, #1
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005b20:	2001      	movs	r0, #1
 8005b22:	f001 ffdb 	bl	8007adc <HAL_RCCEx_GetPeriphCLKFreq>
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005b26:	6923      	ldr	r3, [r4, #16]
 8005b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b2c:	d03c      	beq.n	8005ba8 <HAL_I2S_Init+0xc8>
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005b2e:	fbb0 f0f5 	udiv	r0, r0, r5
 8005b32:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005b36:	0043      	lsls	r3, r0, #1
 8005b38:	6962      	ldr	r2, [r4, #20]
 8005b3a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b3e:	3305      	adds	r3, #5
    tmp = tmp / 10U;
 8005b40:	4a49      	ldr	r2, [pc, #292]	; (8005c68 <HAL_I2S_Init+0x188>)
 8005b42:	fba2 2303 	umull	r2, r3, r2, r3
 8005b46:	08db      	lsrs	r3, r3, #3
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005b48:	f003 0201 	and.w	r2, r3, #1
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005b4c:	1a9b      	subs	r3, r3, r2
 8005b4e:	085b      	lsrs	r3, r3, #1
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005b50:	0212      	lsls	r2, r2, #8
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005b52:	1e99      	subs	r1, r3, #2
 8005b54:	29fd      	cmp	r1, #253	; 0xfd
 8005b56:	d841      	bhi.n	8005bdc <HAL_I2S_Init+0xfc>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005b58:	6821      	ldr	r1, [r4, #0]
 8005b5a:	6920      	ldr	r0, [r4, #16]
 8005b5c:	4302      	orrs	r2, r0
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005b62:	6821      	ldr	r1, [r4, #0]
 8005b64:	69cb      	ldr	r3, [r1, #28]
 8005b66:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005b6a:	f023 030f 	bic.w	r3, r3, #15
 8005b6e:	6862      	ldr	r2, [r4, #4]
 8005b70:	68a0      	ldr	r0, [r4, #8]
 8005b72:	4302      	orrs	r2, r0
 8005b74:	68e0      	ldr	r0, [r4, #12]
 8005b76:	4302      	orrs	r2, r0
 8005b78:	69a0      	ldr	r0, [r4, #24]
 8005b7a:	4302      	orrs	r2, r0
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005b82:	61cb      	str	r3, [r1, #28]
  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005b84:	6a23      	ldr	r3, [r4, #32]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d02e      	beq.n	8005be8 <HAL_I2S_Init+0x108>
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005b8a:	2000      	movs	r0, #0
 8005b8c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  return HAL_OK;
 8005b94:	bd70      	pop	{r4, r5, r6, pc}
    hi2s->Lock = HAL_UNLOCKED;
 8005b96:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005b9a:	4b34      	ldr	r3, [pc, #208]	; (8005c6c <HAL_I2S_Init+0x18c>)
 8005b9c:	6343      	str	r3, [r0, #52]	; 0x34
    HAL_I2S_MspInit(hi2s);
 8005b9e:	f006 f8f3 	bl	800bd88 <HAL_I2S_MspInit>
 8005ba2:	e7a6      	b.n	8005af2 <HAL_I2S_Init+0x12>
      packetlength = 32U;
 8005ba4:	2520      	movs	r5, #32
 8005ba6:	e7b7      	b.n	8005b18 <HAL_I2S_Init+0x38>
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005ba8:	68e3      	ldr	r3, [r4, #12]
 8005baa:	b153      	cbz	r3, 8005bc2 <HAL_I2S_Init+0xe2>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005bac:	00ad      	lsls	r5, r5, #2
 8005bae:	fbb0 f0f5 	udiv	r0, r0, r5
 8005bb2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005bb6:	0043      	lsls	r3, r0, #1
 8005bb8:	6962      	ldr	r2, [r4, #20]
 8005bba:	fbb3 f3f2 	udiv	r3, r3, r2
 8005bbe:	3305      	adds	r3, #5
 8005bc0:	e7be      	b.n	8005b40 <HAL_I2S_Init+0x60>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005bc2:	00ed      	lsls	r5, r5, #3
 8005bc4:	fbb0 f0f5 	udiv	r0, r0, r5
 8005bc8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005bcc:	0043      	lsls	r3, r0, #1
 8005bce:	6962      	ldr	r2, [r4, #20]
 8005bd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005bd4:	3305      	adds	r3, #5
 8005bd6:	e7b3      	b.n	8005b40 <HAL_I2S_Init+0x60>
    i2sodd = 0U;
 8005bd8:	2200      	movs	r2, #0
 8005bda:	e7ba      	b.n	8005b52 <HAL_I2S_Init+0x72>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005bdc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005bde:	f043 0310 	orr.w	r3, r3, #16
 8005be2:	6463      	str	r3, [r4, #68]	; 0x44
    return  HAL_ERROR;
 8005be4:	2001      	movs	r0, #1
 8005be6:	bd70      	pop	{r4, r5, r6, pc}
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005be8:	4b21      	ldr	r3, [pc, #132]	; (8005c70 <HAL_I2S_Init+0x190>)
 8005bea:	6363      	str	r3, [r4, #52]	; 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005bec:	6822      	ldr	r2, [r4, #0]
 8005bee:	4b21      	ldr	r3, [pc, #132]	; (8005c74 <HAL_I2S_Init+0x194>)
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d02b      	beq.n	8005c4c <HAL_I2S_Init+0x16c>
 8005bf4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005bf8:	69d3      	ldr	r3, [r2, #28]
 8005bfa:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005bfe:	f023 030f 	bic.w	r3, r3, #15
 8005c02:	61d3      	str	r3, [r2, #28]
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005c04:	6822      	ldr	r2, [r4, #0]
 8005c06:	4b1b      	ldr	r3, [pc, #108]	; (8005c74 <HAL_I2S_Init+0x194>)
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d021      	beq.n	8005c50 <HAL_I2S_Init+0x170>
 8005c0c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005c10:	2202      	movs	r2, #2
 8005c12:	621a      	str	r2, [r3, #32]
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005c14:	6822      	ldr	r2, [r4, #0]
 8005c16:	4b17      	ldr	r3, [pc, #92]	; (8005c74 <HAL_I2S_Init+0x194>)
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d01c      	beq.n	8005c56 <HAL_I2S_Init+0x176>
 8005c1c:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 8005c20:	69ca      	ldr	r2, [r1, #28]
 8005c22:	b292      	uxth	r2, r2
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005c24:	6863      	ldr	r3, [r4, #4]
 8005c26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c2a:	d016      	beq.n	8005c5a <HAL_I2S_Init+0x17a>
 8005c2c:	b9c3      	cbnz	r3, 8005c60 <HAL_I2S_Init+0x180>
      tmp = I2S_MODE_SLAVE_RX;
 8005c2e:	f44f 7080 	mov.w	r0, #256	; 0x100
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8005c32:	68a5      	ldr	r5, [r4, #8]
 8005c34:	68e6      	ldr	r6, [r4, #12]
                                    (uint16_t)hi2s->Init.CPOL))));
 8005c36:	8b23      	ldrh	r3, [r4, #24]
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8005c38:	4333      	orrs	r3, r6
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	432b      	orrs	r3, r5
 8005c3e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8005c40:	4303      	orrs	r3, r0
 8005c42:	4313      	orrs	r3, r2
 8005c44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005c48:	61cb      	str	r3, [r1, #28]
 8005c4a:	e79e      	b.n	8005b8a <HAL_I2S_Init+0xaa>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005c4c:	4a0a      	ldr	r2, [pc, #40]	; (8005c78 <HAL_I2S_Init+0x198>)
 8005c4e:	e7d3      	b.n	8005bf8 <HAL_I2S_Init+0x118>
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005c50:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005c54:	e7dc      	b.n	8005c10 <HAL_I2S_Init+0x130>
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005c56:	4908      	ldr	r1, [pc, #32]	; (8005c78 <HAL_I2S_Init+0x198>)
 8005c58:	e7e2      	b.n	8005c20 <HAL_I2S_Init+0x140>
      tmp = I2S_MODE_SLAVE_RX;
 8005c5a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005c5e:	e7e8      	b.n	8005c32 <HAL_I2S_Init+0x152>
      tmp = I2S_MODE_SLAVE_TX;
 8005c60:	2000      	movs	r0, #0
 8005c62:	e7e6      	b.n	8005c32 <HAL_I2S_Init+0x152>
    return HAL_ERROR;
 8005c64:	2001      	movs	r0, #1
 8005c66:	4770      	bx	lr
 8005c68:	cccccccd 	.word	0xcccccccd
 8005c6c:	080064d3 	.word	0x080064d3
 8005c70:	08006f8d 	.word	0x08006f8d
 8005c74:	40003800 	.word	0x40003800
 8005c78:	40003400 	.word	0x40003400
{
 8005c7c:	4770      	bx	lr

08005c7e <HAL_I2S_DeInit>:
  if (hi2s == NULL)
 8005c7e:	b190      	cbz	r0, 8005ca6 <HAL_I2S_DeInit+0x28>
{
 8005c80:	b510      	push	{r4, lr}
 8005c82:	4604      	mov	r4, r0
  hi2s->State = HAL_I2S_STATE_BUSY;
 8005c84:	2302      	movs	r3, #2
 8005c86:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2S_DISABLE(hi2s);
 8005c8a:	6802      	ldr	r2, [r0, #0]
 8005c8c:	69d3      	ldr	r3, [r2, #28]
 8005c8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c92:	61d3      	str	r3, [r2, #28]
  HAL_I2S_MspDeInit(hi2s);
 8005c94:	f006 f96c 	bl	800bf70 <HAL_I2S_MspDeInit>
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005c98:	2000      	movs	r0, #0
 8005c9a:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_RESET;
 8005c9c:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 8005ca0:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  return HAL_OK;
 8005ca4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005ca6:	2001      	movs	r0, #1
 8005ca8:	4770      	bx	lr

08005caa <HAL_I2S_Transmit>:
{
 8005caa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cac:	b083      	sub	sp, #12
  if ((pData == NULL) || (Size == 0U))
 8005cae:	2900      	cmp	r1, #0
 8005cb0:	f000 809b 	beq.w	8005dea <HAL_I2S_Transmit+0x140>
 8005cb4:	460c      	mov	r4, r1
 8005cb6:	2a00      	cmp	r2, #0
 8005cb8:	f000 8099 	beq.w	8005dee <HAL_I2S_Transmit+0x144>
  __HAL_LOCK(hi2s);
 8005cbc:	f890 1040 	ldrb.w	r1, [r0, #64]	; 0x40
 8005cc0:	b2c9      	uxtb	r1, r1
 8005cc2:	2901      	cmp	r1, #1
 8005cc4:	f000 8097 	beq.w	8005df6 <HAL_I2S_Transmit+0x14c>
 8005cc8:	2101      	movs	r1, #1
 8005cca:	f880 1040 	strb.w	r1, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8005cce:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8005cd2:	b2c9      	uxtb	r1, r1
 8005cd4:	2901      	cmp	r1, #1
 8005cd6:	d004      	beq.n	8005ce2 <HAL_I2S_Transmit+0x38>
    __HAL_UNLOCK(hi2s);
 8005cd8:	2300      	movs	r3, #0
 8005cda:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8005cde:	2702      	movs	r7, #2
 8005ce0:	e086      	b.n	8005df0 <HAL_I2S_Transmit+0x146>
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005ce2:	2103      	movs	r1, #3
 8005ce4:	f880 1041 	strb.w	r1, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005ce8:	2100      	movs	r1, #0
 8005cea:	6441      	str	r1, [r0, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8005cec:	6244      	str	r4, [r0, #36]	; 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005cee:	6801      	ldr	r1, [r0, #0]
 8005cf0:	69c9      	ldr	r1, [r1, #28]
 8005cf2:	f001 0107 	and.w	r1, r1, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005cf6:	2903      	cmp	r1, #3
 8005cf8:	d03c      	beq.n	8005d74 <HAL_I2S_Transmit+0xca>
 8005cfa:	2905      	cmp	r1, #5
 8005cfc:	d03a      	beq.n	8005d74 <HAL_I2S_Transmit+0xca>
    hi2s->TxXferSize = Size;
 8005cfe:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8005d00:	8542      	strh	r2, [r0, #42]	; 0x2a
  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
 8005d02:	6802      	ldr	r2, [r0, #0]
 8005d04:	69d6      	ldr	r6, [r2, #28]
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8005d06:	69d1      	ldr	r1, [r2, #28]
 8005d08:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8005d0c:	d103      	bne.n	8005d16 <HAL_I2S_Transmit+0x6c>
    __HAL_I2S_ENABLE(hi2s);
 8005d0e:	69d1      	ldr	r1, [r2, #28]
 8005d10:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8005d14:	61d1      	str	r1, [r2, #28]
 8005d16:	461d      	mov	r5, r3
 8005d18:	4604      	mov	r4, r0
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	2102      	movs	r1, #2
 8005d1e:	f7ff feb5 	bl	8005a8c <I2S_WaitFlagStateUntilTimeout>
 8005d22:	4607      	mov	r7, r0
 8005d24:	2800      	cmp	r0, #0
 8005d26:	d12a      	bne.n	8005d7e <HAL_I2S_Transmit+0xd4>
  while (hi2s->TxXferCount > 0U)
 8005d28:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d03c      	beq.n	8005daa <HAL_I2S_Transmit+0x100>
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005d34:	8812      	ldrh	r2, [r2, #0]
 8005d36:	60da      	str	r2, [r3, #12]
    hi2s->pTxBuffPtr++;
 8005d38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d3a:	3302      	adds	r3, #2
 8005d3c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2s->TxXferCount--;
 8005d3e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005d40:	b292      	uxth	r2, r2
 8005d42:	3a01      	subs	r2, #1
 8005d44:	b292      	uxth	r2, r2
 8005d46:	8562      	strh	r2, [r4, #42]	; 0x2a
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8005d48:	462b      	mov	r3, r5
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	2102      	movs	r1, #2
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f7ff fe9c 	bl	8005a8c <I2S_WaitFlagStateUntilTimeout>
 8005d54:	b9f0      	cbnz	r0, 8005d94 <HAL_I2S_Transmit+0xea>
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 8005d56:	6823      	ldr	r3, [r4, #0]
 8005d58:	689a      	ldr	r2, [r3, #8]
 8005d5a:	f012 0f08 	tst.w	r2, #8
 8005d5e:	d0e3      	beq.n	8005d28 <HAL_I2S_Transmit+0x7e>
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005d60:	2200      	movs	r2, #0
 8005d62:	9201      	str	r2, [sp, #4]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	9301      	str	r3, [sp, #4]
 8005d68:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005d6a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005d6c:	f043 0304 	orr.w	r3, r3, #4
 8005d70:	6463      	str	r3, [r4, #68]	; 0x44
 8005d72:	e7d9      	b.n	8005d28 <HAL_I2S_Transmit+0x7e>
    hi2s->TxXferSize = (Size << 1U);
 8005d74:	0052      	lsls	r2, r2, #1
 8005d76:	b292      	uxth	r2, r2
 8005d78:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005d7a:	8542      	strh	r2, [r0, #42]	; 0x2a
 8005d7c:	e7c1      	b.n	8005d02 <HAL_I2S_Transmit+0x58>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005d7e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005d80:	f043 0301 	orr.w	r3, r3, #1
 8005d84:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005d86:	2701      	movs	r7, #1
 8005d88:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8005d92:	e02d      	b.n	8005df0 <HAL_I2S_Transmit+0x146>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005d94:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005d96:	f043 0301 	orr.w	r3, r3, #1
 8005d9a:	6463      	str	r3, [r4, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8005d9c:	2701      	movs	r7, #1
 8005d9e:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 8005da2:	2300      	movs	r3, #0
 8005da4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8005da8:	e022      	b.n	8005df0 <HAL_I2S_Transmit+0x146>
  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX) || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
 8005daa:	f416 7640 	ands.w	r6, r6, #768	; 0x300
 8005dae:	d009      	beq.n	8005dc4 <HAL_I2S_Transmit+0x11a>
 8005db0:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8005db4:	d006      	beq.n	8005dc4 <HAL_I2S_Transmit+0x11a>
  hi2s->State = HAL_I2S_STATE_READY;
 8005db6:	2301      	movs	r3, #1
 8005db8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  return HAL_OK;
 8005dc2:	e015      	b.n	8005df0 <HAL_I2S_Transmit+0x146>
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
 8005dc4:	462b      	mov	r3, r5
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	2180      	movs	r1, #128	; 0x80
 8005dca:	4620      	mov	r0, r4
 8005dcc:	f7ff fe5e 	bl	8005a8c <I2S_WaitFlagStateUntilTimeout>
 8005dd0:	2800      	cmp	r0, #0
 8005dd2:	d0f0      	beq.n	8005db6 <HAL_I2S_Transmit+0x10c>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005dd4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005dd6:	f043 0301 	orr.w	r3, r3, #1
 8005dda:	6463      	str	r3, [r4, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8005ddc:	2701      	movs	r7, #1
 8005dde:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 8005de2:	2300      	movs	r3, #0
 8005de4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8005de8:	e002      	b.n	8005df0 <HAL_I2S_Transmit+0x146>
    return  HAL_ERROR;
 8005dea:	2701      	movs	r7, #1
 8005dec:	e000      	b.n	8005df0 <HAL_I2S_Transmit+0x146>
 8005dee:	2701      	movs	r7, #1
}
 8005df0:	4638      	mov	r0, r7
 8005df2:	b003      	add	sp, #12
 8005df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hi2s);
 8005df6:	2702      	movs	r7, #2
 8005df8:	e7fa      	b.n	8005df0 <HAL_I2S_Transmit+0x146>

08005dfa <HAL_I2S_Receive>:
  if ((pData == NULL) || (Size == 0U))
 8005dfa:	2900      	cmp	r1, #0
 8005dfc:	f000 8081 	beq.w	8005f02 <HAL_I2S_Receive+0x108>
{
 8005e00:	b530      	push	{r4, r5, lr}
 8005e02:	b083      	sub	sp, #12
 8005e04:	460c      	mov	r4, r1
  if ((pData == NULL) || (Size == 0U))
 8005e06:	2a00      	cmp	r2, #0
 8005e08:	d07d      	beq.n	8005f06 <HAL_I2S_Receive+0x10c>
  __HAL_LOCK(hi2s);
 8005e0a:	f890 1040 	ldrb.w	r1, [r0, #64]	; 0x40
 8005e0e:	b2c9      	uxtb	r1, r1
 8005e10:	2901      	cmp	r1, #1
 8005e12:	d07b      	beq.n	8005f0c <HAL_I2S_Receive+0x112>
 8005e14:	2101      	movs	r1, #1
 8005e16:	f880 1040 	strb.w	r1, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8005e1a:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8005e1e:	b2c9      	uxtb	r1, r1
 8005e20:	2901      	cmp	r1, #1
 8005e22:	d004      	beq.n	8005e2e <HAL_I2S_Receive+0x34>
    __HAL_UNLOCK(hi2s);
 8005e24:	2300      	movs	r3, #0
 8005e26:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8005e2a:	2002      	movs	r0, #2
 8005e2c:	e06c      	b.n	8005f08 <HAL_I2S_Receive+0x10e>
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8005e2e:	2104      	movs	r1, #4
 8005e30:	f880 1041 	strb.w	r1, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005e34:	2100      	movs	r1, #0
 8005e36:	6441      	str	r1, [r0, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8005e38:	62c4      	str	r4, [r0, #44]	; 0x2c
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005e3a:	6801      	ldr	r1, [r0, #0]
 8005e3c:	69c9      	ldr	r1, [r1, #28]
 8005e3e:	f001 0107 	and.w	r1, r1, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005e42:	2903      	cmp	r1, #3
 8005e44:	d03e      	beq.n	8005ec4 <HAL_I2S_Receive+0xca>
 8005e46:	2905      	cmp	r1, #5
 8005e48:	d03c      	beq.n	8005ec4 <HAL_I2S_Receive+0xca>
    hi2s->RxXferSize = Size;
 8005e4a:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8005e4c:	8642      	strh	r2, [r0, #50]	; 0x32
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8005e4e:	6802      	ldr	r2, [r0, #0]
 8005e50:	69d1      	ldr	r1, [r2, #28]
 8005e52:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8005e56:	d103      	bne.n	8005e60 <HAL_I2S_Receive+0x66>
    __HAL_I2S_ENABLE(hi2s);
 8005e58:	69d1      	ldr	r1, [r2, #28]
 8005e5a:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8005e5e:	61d1      	str	r1, [r2, #28]
 8005e60:	461d      	mov	r5, r3
 8005e62:	4604      	mov	r4, r0
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8005e64:	6802      	ldr	r2, [r0, #0]
 8005e66:	69d3      	ldr	r3, [r2, #28]
 8005e68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e70:	d02d      	beq.n	8005ece <HAL_I2S_Receive+0xd4>
  while (hi2s->RxXferCount > 0U)
 8005e72:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8005e74:	b292      	uxth	r2, r2
 8005e76:	2a00      	cmp	r2, #0
 8005e78:	d03c      	beq.n	8005ef4 <HAL_I2S_Receive+0xfa>
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout) != HAL_OK)
 8005e7a:	462b      	mov	r3, r5
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	4611      	mov	r1, r2
 8005e80:	4620      	mov	r0, r4
 8005e82:	f7ff fe03 	bl	8005a8c <I2S_WaitFlagStateUntilTimeout>
 8005e86:	2800      	cmp	r0, #0
 8005e88:	d129      	bne.n	8005ede <HAL_I2S_Receive+0xe4>
    (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005e8a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005e8c:	6822      	ldr	r2, [r4, #0]
 8005e8e:	68d2      	ldr	r2, [r2, #12]
 8005e90:	801a      	strh	r2, [r3, #0]
    hi2s->pRxBuffPtr++;
 8005e92:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005e94:	3302      	adds	r3, #2
 8005e96:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2s->RxXferCount--;
 8005e98:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8005e9a:	b292      	uxth	r2, r2
 8005e9c:	3a01      	subs	r2, #1
 8005e9e:	b292      	uxth	r2, r2
 8005ea0:	8662      	strh	r2, [r4, #50]	; 0x32
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 8005ea2:	6823      	ldr	r3, [r4, #0]
 8005ea4:	689a      	ldr	r2, [r3, #8]
 8005ea6:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005eaa:	d0e2      	beq.n	8005e72 <HAL_I2S_Receive+0x78>
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005eac:	2200      	movs	r2, #0
 8005eae:	9201      	str	r2, [sp, #4]
 8005eb0:	68da      	ldr	r2, [r3, #12]
 8005eb2:	9201      	str	r2, [sp, #4]
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	9301      	str	r3, [sp, #4]
 8005eb8:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005eba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005ebc:	f043 0302 	orr.w	r3, r3, #2
 8005ec0:	6463      	str	r3, [r4, #68]	; 0x44
 8005ec2:	e7d6      	b.n	8005e72 <HAL_I2S_Receive+0x78>
    hi2s->RxXferSize = (Size << 1U);
 8005ec4:	0052      	lsls	r2, r2, #1
 8005ec6:	b292      	uxth	r2, r2
 8005ec8:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8005eca:	8642      	strh	r2, [r0, #50]	; 0x32
 8005ecc:	e7bf      	b.n	8005e4e <HAL_I2S_Receive+0x54>
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005ece:	2300      	movs	r3, #0
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	68d3      	ldr	r3, [r2, #12]
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	6893      	ldr	r3, [r2, #8]
 8005ed8:	9300      	str	r3, [sp, #0]
 8005eda:	9b00      	ldr	r3, [sp, #0]
 8005edc:	e7c9      	b.n	8005e72 <HAL_I2S_Receive+0x78>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005ede:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005ee0:	f043 0301 	orr.w	r3, r3, #1
 8005ee4:	6463      	str	r3, [r4, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8005ee6:	2001      	movs	r0, #1
 8005ee8:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 8005eec:	2300      	movs	r3, #0
 8005eee:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8005ef2:	e009      	b.n	8005f08 <HAL_I2S_Receive+0x10e>
  hi2s->State = HAL_I2S_STATE_READY;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 8005efa:	2000      	movs	r0, #0
 8005efc:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  return HAL_OK;
 8005f00:	e002      	b.n	8005f08 <HAL_I2S_Receive+0x10e>
    return  HAL_ERROR;
 8005f02:	2001      	movs	r0, #1
 8005f04:	4770      	bx	lr
 8005f06:	2001      	movs	r0, #1
}
 8005f08:	b003      	add	sp, #12
 8005f0a:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hi2s);
 8005f0c:	2002      	movs	r0, #2
 8005f0e:	e7fb      	b.n	8005f08 <HAL_I2S_Receive+0x10e>

08005f10 <HAL_I2S_Transmit_IT>:
  if ((pData == NULL) || (Size == 0U))
 8005f10:	2900      	cmp	r1, #0
 8005f12:	d03c      	beq.n	8005f8e <HAL_I2S_Transmit_IT+0x7e>
{
 8005f14:	b410      	push	{r4}
  if ((pData == NULL) || (Size == 0U))
 8005f16:	2a00      	cmp	r2, #0
 8005f18:	d03b      	beq.n	8005f92 <HAL_I2S_Transmit_IT+0x82>
  __HAL_LOCK(hi2s);
 8005f1a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d039      	beq.n	8005f98 <HAL_I2S_Transmit_IT+0x88>
 8005f24:	2301      	movs	r3, #1
 8005f26:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8005f2a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d004      	beq.n	8005f3e <HAL_I2S_Transmit_IT+0x2e>
    __HAL_UNLOCK(hi2s);
 8005f34:	2300      	movs	r3, #0
 8005f36:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8005f3a:	2002      	movs	r0, #2
 8005f3c:	e02a      	b.n	8005f94 <HAL_I2S_Transmit_IT+0x84>
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005f44:	2300      	movs	r3, #0
 8005f46:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8005f48:	6241      	str	r1, [r0, #36]	; 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005f4a:	6803      	ldr	r3, [r0, #0]
 8005f4c:	69db      	ldr	r3, [r3, #28]
 8005f4e:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005f52:	2b03      	cmp	r3, #3
 8005f54:	d016      	beq.n	8005f84 <HAL_I2S_Transmit_IT+0x74>
 8005f56:	2b05      	cmp	r3, #5
 8005f58:	d014      	beq.n	8005f84 <HAL_I2S_Transmit_IT+0x74>
    hi2s->TxXferSize = Size;
 8005f5a:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8005f5c:	8542      	strh	r2, [r0, #42]	; 0x2a
  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f5e:	6802      	ldr	r2, [r0, #0]
 8005f60:	6853      	ldr	r3, [r2, #4]
 8005f62:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8005f66:	6053      	str	r3, [r2, #4]
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8005f68:	6803      	ldr	r3, [r0, #0]
 8005f6a:	69da      	ldr	r2, [r3, #28]
 8005f6c:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8005f70:	d103      	bne.n	8005f7a <HAL_I2S_Transmit_IT+0x6a>
    __HAL_I2S_ENABLE(hi2s);
 8005f72:	69da      	ldr	r2, [r3, #28]
 8005f74:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005f78:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2s);
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 8005f80:	4618      	mov	r0, r3
 8005f82:	e007      	b.n	8005f94 <HAL_I2S_Transmit_IT+0x84>
    hi2s->TxXferSize = (Size << 1U);
 8005f84:	0052      	lsls	r2, r2, #1
 8005f86:	b292      	uxth	r2, r2
 8005f88:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005f8a:	8542      	strh	r2, [r0, #42]	; 0x2a
 8005f8c:	e7e7      	b.n	8005f5e <HAL_I2S_Transmit_IT+0x4e>
    return  HAL_ERROR;
 8005f8e:	2001      	movs	r0, #1
 8005f90:	4770      	bx	lr
 8005f92:	2001      	movs	r0, #1
}
 8005f94:	bc10      	pop	{r4}
 8005f96:	4770      	bx	lr
  __HAL_LOCK(hi2s);
 8005f98:	2002      	movs	r0, #2
 8005f9a:	e7fb      	b.n	8005f94 <HAL_I2S_Transmit_IT+0x84>

08005f9c <HAL_I2S_Receive_IT>:
  if ((pData == NULL) || (Size == 0U))
 8005f9c:	2900      	cmp	r1, #0
 8005f9e:	d03c      	beq.n	800601a <HAL_I2S_Receive_IT+0x7e>
{
 8005fa0:	b410      	push	{r4}
  if ((pData == NULL) || (Size == 0U))
 8005fa2:	2a00      	cmp	r2, #0
 8005fa4:	d03b      	beq.n	800601e <HAL_I2S_Receive_IT+0x82>
  __HAL_LOCK(hi2s);
 8005fa6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d039      	beq.n	8006024 <HAL_I2S_Receive_IT+0x88>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8005fb6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d004      	beq.n	8005fca <HAL_I2S_Receive_IT+0x2e>
    __HAL_UNLOCK(hi2s);
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8005fc6:	2002      	movs	r0, #2
 8005fc8:	e02a      	b.n	8006020 <HAL_I2S_Receive_IT+0x84>
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8005fca:	2304      	movs	r3, #4
 8005fcc:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8005fd4:	62c1      	str	r1, [r0, #44]	; 0x2c
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005fd6:	6803      	ldr	r3, [r0, #0]
 8005fd8:	69db      	ldr	r3, [r3, #28]
 8005fda:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005fde:	2b03      	cmp	r3, #3
 8005fe0:	d016      	beq.n	8006010 <HAL_I2S_Receive_IT+0x74>
 8005fe2:	2b05      	cmp	r3, #5
 8005fe4:	d014      	beq.n	8006010 <HAL_I2S_Receive_IT+0x74>
    hi2s->RxXferSize = Size;
 8005fe6:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8005fe8:	8642      	strh	r2, [r0, #50]	; 0x32
  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005fea:	6802      	ldr	r2, [r0, #0]
 8005fec:	6853      	ldr	r3, [r2, #4]
 8005fee:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005ff2:	6053      	str	r3, [r2, #4]
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8005ff4:	6803      	ldr	r3, [r0, #0]
 8005ff6:	69da      	ldr	r2, [r3, #28]
 8005ff8:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8005ffc:	d103      	bne.n	8006006 <HAL_I2S_Receive_IT+0x6a>
    __HAL_I2S_ENABLE(hi2s);
 8005ffe:	69da      	ldr	r2, [r3, #28]
 8006000:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006004:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2s);
 8006006:	2300      	movs	r3, #0
 8006008:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 800600c:	4618      	mov	r0, r3
 800600e:	e007      	b.n	8006020 <HAL_I2S_Receive_IT+0x84>
    hi2s->RxXferSize = (Size << 1U);
 8006010:	0052      	lsls	r2, r2, #1
 8006012:	b292      	uxth	r2, r2
 8006014:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8006016:	8642      	strh	r2, [r0, #50]	; 0x32
 8006018:	e7e7      	b.n	8005fea <HAL_I2S_Receive_IT+0x4e>
    return  HAL_ERROR;
 800601a:	2001      	movs	r0, #1
 800601c:	4770      	bx	lr
 800601e:	2001      	movs	r0, #1
}
 8006020:	bc10      	pop	{r4}
 8006022:	4770      	bx	lr
  __HAL_LOCK(hi2s);
 8006024:	2002      	movs	r0, #2
 8006026:	e7fb      	b.n	8006020 <HAL_I2S_Receive_IT+0x84>

08006028 <HAL_I2S_Transmit_DMA>:
  if ((pData == NULL) || (Size == 0U))
 8006028:	2900      	cmp	r1, #0
 800602a:	d05e      	beq.n	80060ea <HAL_I2S_Transmit_DMA+0xc2>
{
 800602c:	b510      	push	{r4, lr}
  if ((pData == NULL) || (Size == 0U))
 800602e:	2a00      	cmp	r2, #0
 8006030:	d05e      	beq.n	80060f0 <HAL_I2S_Transmit_DMA+0xc8>
  __HAL_LOCK(hi2s);
 8006032:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8006036:	b2db      	uxtb	r3, r3
 8006038:	2b01      	cmp	r3, #1
 800603a:	d05c      	beq.n	80060f6 <HAL_I2S_Transmit_DMA+0xce>
 800603c:	2301      	movs	r3, #1
 800603e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8006042:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006046:	b2db      	uxtb	r3, r3
 8006048:	2b01      	cmp	r3, #1
 800604a:	d004      	beq.n	8006056 <HAL_I2S_Transmit_DMA+0x2e>
    __HAL_UNLOCK(hi2s);
 800604c:	2300      	movs	r3, #0
 800604e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8006052:	2302      	movs	r3, #2
 8006054:	e04d      	b.n	80060f2 <HAL_I2S_Transmit_DMA+0xca>
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8006056:	2303      	movs	r3, #3
 8006058:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800605c:	2300      	movs	r3, #0
 800605e:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8006060:	6241      	str	r1, [r0, #36]	; 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006062:	6803      	ldr	r3, [r0, #0]
 8006064:	69db      	ldr	r3, [r3, #28]
 8006066:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800606a:	2b03      	cmp	r3, #3
 800606c:	d02d      	beq.n	80060ca <HAL_I2S_Transmit_DMA+0xa2>
 800606e:	2b05      	cmp	r3, #5
 8006070:	d02b      	beq.n	80060ca <HAL_I2S_Transmit_DMA+0xa2>
    hi2s->TxXferSize = Size;
 8006072:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8006074:	8542      	strh	r2, [r0, #42]	; 0x2a
 8006076:	4604      	mov	r4, r0
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8006078:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800607a:	4a20      	ldr	r2, [pc, #128]	; (80060fc <HAL_I2S_Transmit_DMA+0xd4>)
 800607c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800607e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006080:	4a1f      	ldr	r2, [pc, #124]	; (8006100 <HAL_I2S_Transmit_DMA+0xd8>)
 8006082:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8006084:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006086:	4a1f      	ldr	r2, [pc, #124]	; (8006104 <HAL_I2S_Transmit_DMA+0xdc>)
 8006088:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize))
 800608a:	6802      	ldr	r2, [r0, #0]
 800608c:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 800608e:	b29b      	uxth	r3, r3
 8006090:	320c      	adds	r2, #12
 8006092:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8006094:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006096:	f7fa fc44 	bl	8000922 <HAL_DMA_Start_IT>
 800609a:	4603      	mov	r3, r0
 800609c:	b9d0      	cbnz	r0, 80060d4 <HAL_I2S_Transmit_DMA+0xac>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800609e:	6822      	ldr	r2, [r4, #0]
 80060a0:	69d1      	ldr	r1, [r2, #28]
 80060a2:	f411 6f80 	tst.w	r1, #1024	; 0x400
 80060a6:	d103      	bne.n	80060b0 <HAL_I2S_Transmit_DMA+0x88>
    __HAL_I2S_ENABLE(hi2s);
 80060a8:	69d1      	ldr	r1, [r2, #28]
 80060aa:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 80060ae:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80060b0:	6822      	ldr	r2, [r4, #0]
 80060b2:	6851      	ldr	r1, [r2, #4]
 80060b4:	f011 0f02 	tst.w	r1, #2
 80060b8:	d103      	bne.n	80060c2 <HAL_I2S_Transmit_DMA+0x9a>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80060ba:	6851      	ldr	r1, [r2, #4]
 80060bc:	f041 0102 	orr.w	r1, r1, #2
 80060c0:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hi2s);
 80060c2:	2200      	movs	r2, #0
 80060c4:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  return HAL_OK;
 80060c8:	e013      	b.n	80060f2 <HAL_I2S_Transmit_DMA+0xca>
    hi2s->TxXferSize = (Size << 1U);
 80060ca:	0052      	lsls	r2, r2, #1
 80060cc:	b292      	uxth	r2, r2
 80060ce:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80060d0:	8542      	strh	r2, [r0, #42]	; 0x2a
 80060d2:	e7d0      	b.n	8006076 <HAL_I2S_Transmit_DMA+0x4e>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80060d4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80060d6:	f043 0308 	orr.w	r3, r3, #8
 80060da:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80060dc:	2301      	movs	r3, #1
 80060de:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 80060e2:	2200      	movs	r2, #0
 80060e4:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_ERROR;
 80060e8:	e003      	b.n	80060f2 <HAL_I2S_Transmit_DMA+0xca>
    return  HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	4770      	bx	lr
    return  HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hi2s);
 80060f6:	2302      	movs	r3, #2
 80060f8:	e7fb      	b.n	80060f2 <HAL_I2S_Transmit_DMA+0xca>
 80060fa:	bf00      	nop
 80060fc:	080063ff 	.word	0x080063ff
 8006100:	08006443 	.word	0x08006443
 8006104:	080065a3 	.word	0x080065a3

08006108 <HAL_I2S_Receive_DMA>:
  if ((pData == NULL) || (Size == 0U))
 8006108:	2900      	cmp	r1, #0
 800610a:	d06d      	beq.n	80061e8 <HAL_I2S_Receive_DMA+0xe0>
{
 800610c:	b510      	push	{r4, lr}
 800610e:	b082      	sub	sp, #8
  if ((pData == NULL) || (Size == 0U))
 8006110:	2a00      	cmp	r2, #0
 8006112:	d06c      	beq.n	80061ee <HAL_I2S_Receive_DMA+0xe6>
  __HAL_LOCK(hi2s);
 8006114:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8006118:	b2db      	uxtb	r3, r3
 800611a:	2b01      	cmp	r3, #1
 800611c:	d06b      	beq.n	80061f6 <HAL_I2S_Receive_DMA+0xee>
 800611e:	2301      	movs	r3, #1
 8006120:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8006124:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b01      	cmp	r3, #1
 800612c:	d004      	beq.n	8006138 <HAL_I2S_Receive_DMA+0x30>
    __HAL_UNLOCK(hi2s);
 800612e:	2300      	movs	r3, #0
 8006130:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8006134:	2302      	movs	r3, #2
 8006136:	e05b      	b.n	80061f0 <HAL_I2S_Receive_DMA+0xe8>
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8006138:	2304      	movs	r3, #4
 800613a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800613e:	2300      	movs	r3, #0
 8006140:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8006142:	62c1      	str	r1, [r0, #44]	; 0x2c
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006144:	6803      	ldr	r3, [r0, #0]
 8006146:	69db      	ldr	r3, [r3, #28]
 8006148:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800614c:	2b03      	cmp	r3, #3
 800614e:	d033      	beq.n	80061b8 <HAL_I2S_Receive_DMA+0xb0>
 8006150:	2b05      	cmp	r3, #5
 8006152:	d031      	beq.n	80061b8 <HAL_I2S_Receive_DMA+0xb0>
    hi2s->RxXferSize = Size;
 8006154:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8006156:	8642      	strh	r2, [r0, #50]	; 0x32
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8006158:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800615a:	4a28      	ldr	r2, [pc, #160]	; (80061fc <HAL_I2S_Receive_DMA+0xf4>)
 800615c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 800615e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8006160:	4a27      	ldr	r2, [pc, #156]	; (8006200 <HAL_I2S_Receive_DMA+0xf8>)
 8006162:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8006164:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8006166:	4a27      	ldr	r2, [pc, #156]	; (8006204 <HAL_I2S_Receive_DMA+0xfc>)
 8006168:	64da      	str	r2, [r3, #76]	; 0x4c
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800616a:	6801      	ldr	r1, [r0, #0]
 800616c:	69cb      	ldr	r3, [r1, #28]
 800616e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006172:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006176:	d024      	beq.n	80061c2 <HAL_I2S_Receive_DMA+0xba>
 8006178:	4604      	mov	r4, r0
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr, hi2s->RxXferSize))
 800617a:	8e03      	ldrh	r3, [r0, #48]	; 0x30
 800617c:	b29b      	uxth	r3, r3
 800617e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8006180:	310c      	adds	r1, #12
 8006182:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8006184:	f7fa fbcd 	bl	8000922 <HAL_DMA_Start_IT>
 8006188:	4603      	mov	r3, r0
 800618a:	bb10      	cbnz	r0, 80061d2 <HAL_I2S_Receive_DMA+0xca>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800618c:	6822      	ldr	r2, [r4, #0]
 800618e:	69d1      	ldr	r1, [r2, #28]
 8006190:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8006194:	d103      	bne.n	800619e <HAL_I2S_Receive_DMA+0x96>
    __HAL_I2S_ENABLE(hi2s);
 8006196:	69d1      	ldr	r1, [r2, #28]
 8006198:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800619c:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800619e:	6822      	ldr	r2, [r4, #0]
 80061a0:	6851      	ldr	r1, [r2, #4]
 80061a2:	f011 0f01 	tst.w	r1, #1
 80061a6:	d103      	bne.n	80061b0 <HAL_I2S_Receive_DMA+0xa8>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80061a8:	6851      	ldr	r1, [r2, #4]
 80061aa:	f041 0101 	orr.w	r1, r1, #1
 80061ae:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hi2s);
 80061b0:	2200      	movs	r2, #0
 80061b2:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  return HAL_OK;
 80061b6:	e01b      	b.n	80061f0 <HAL_I2S_Receive_DMA+0xe8>
    hi2s->RxXferSize = (Size << 1U);
 80061b8:	0052      	lsls	r2, r2, #1
 80061ba:	b292      	uxth	r2, r2
 80061bc:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 80061be:	8642      	strh	r2, [r0, #50]	; 0x32
 80061c0:	e7ca      	b.n	8006158 <HAL_I2S_Receive_DMA+0x50>
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80061c2:	2300      	movs	r3, #0
 80061c4:	9301      	str	r3, [sp, #4]
 80061c6:	68cb      	ldr	r3, [r1, #12]
 80061c8:	9301      	str	r3, [sp, #4]
 80061ca:	688b      	ldr	r3, [r1, #8]
 80061cc:	9301      	str	r3, [sp, #4]
 80061ce:	9b01      	ldr	r3, [sp, #4]
 80061d0:	e7d2      	b.n	8006178 <HAL_I2S_Receive_DMA+0x70>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80061d2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80061d4:	f043 0308 	orr.w	r3, r3, #8
 80061d8:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80061da:	2301      	movs	r3, #1
 80061dc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 80061e0:	2200      	movs	r2, #0
 80061e2:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_ERROR;
 80061e6:	e003      	b.n	80061f0 <HAL_I2S_Receive_DMA+0xe8>
    return  HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	4770      	bx	lr
    return  HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	b002      	add	sp, #8
 80061f4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hi2s);
 80061f6:	2302      	movs	r3, #2
 80061f8:	e7fa      	b.n	80061f0 <HAL_I2S_Receive_DMA+0xe8>
 80061fa:	bf00      	nop
 80061fc:	08006469 	.word	0x08006469
 8006200:	080064ad 	.word	0x080064ad
 8006204:	080065a3 	.word	0x080065a3

08006208 <HAL_I2S_DMAPause>:
  __HAL_LOCK(hi2s);
 8006208:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b01      	cmp	r3, #1
 8006210:	d034      	beq.n	800627c <HAL_I2S_DMAPause+0x74>
 8006212:	2301      	movs	r3, #1
 8006214:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006218:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800621c:	b2db      	uxtb	r3, r3
 800621e:	2b03      	cmp	r3, #3
 8006220:	d00e      	beq.n	8006240 <HAL_I2S_DMAPause+0x38>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006222:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006226:	b2db      	uxtb	r3, r3
 8006228:	2b04      	cmp	r3, #4
 800622a:	d00f      	beq.n	800624c <HAL_I2S_DMAPause+0x44>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800622c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b05      	cmp	r3, #5
 8006234:	d010      	beq.n	8006258 <HAL_I2S_DMAPause+0x50>
  __HAL_UNLOCK(hi2s);
 8006236:	2300      	movs	r3, #0
 8006238:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 800623c:	4618      	mov	r0, r3
 800623e:	4770      	bx	lr
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006240:	6802      	ldr	r2, [r0, #0]
 8006242:	6853      	ldr	r3, [r2, #4]
 8006244:	f023 0302 	bic.w	r3, r3, #2
 8006248:	6053      	str	r3, [r2, #4]
 800624a:	e7f4      	b.n	8006236 <HAL_I2S_DMAPause+0x2e>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800624c:	6802      	ldr	r2, [r0, #0]
 800624e:	6853      	ldr	r3, [r2, #4]
 8006250:	f023 0301 	bic.w	r3, r3, #1
 8006254:	6053      	str	r3, [r2, #4]
 8006256:	e7ee      	b.n	8006236 <HAL_I2S_DMAPause+0x2e>
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006258:	6802      	ldr	r2, [r0, #0]
 800625a:	6853      	ldr	r3, [r2, #4]
 800625c:	f023 0303 	bic.w	r3, r3, #3
 8006260:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006262:	6802      	ldr	r2, [r0, #0]
 8006264:	4b06      	ldr	r3, [pc, #24]	; (8006280 <HAL_I2S_DMAPause+0x78>)
 8006266:	429a      	cmp	r2, r3
 8006268:	d006      	beq.n	8006278 <HAL_I2S_DMAPause+0x70>
 800626a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800626e:	6853      	ldr	r3, [r2, #4]
 8006270:	f023 0303 	bic.w	r3, r3, #3
 8006274:	6053      	str	r3, [r2, #4]
 8006276:	e7de      	b.n	8006236 <HAL_I2S_DMAPause+0x2e>
 8006278:	4a02      	ldr	r2, [pc, #8]	; (8006284 <HAL_I2S_DMAPause+0x7c>)
 800627a:	e7f8      	b.n	800626e <HAL_I2S_DMAPause+0x66>
  __HAL_LOCK(hi2s);
 800627c:	2002      	movs	r0, #2
}
 800627e:	4770      	bx	lr
 8006280:	40003800 	.word	0x40003800
 8006284:	40003400 	.word	0x40003400

08006288 <HAL_I2S_DMAResume>:
  __HAL_LOCK(hi2s);
 8006288:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800628c:	b2db      	uxtb	r3, r3
 800628e:	2b01      	cmp	r3, #1
 8006290:	d04e      	beq.n	8006330 <HAL_I2S_DMAResume+0xa8>
 8006292:	2301      	movs	r3, #1
 8006294:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006298:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800629c:	b2db      	uxtb	r3, r3
 800629e:	2b03      	cmp	r3, #3
 80062a0:	d017      	beq.n	80062d2 <HAL_I2S_DMAResume+0x4a>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80062a2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	2b04      	cmp	r3, #4
 80062aa:	d018      	beq.n	80062de <HAL_I2S_DMAResume+0x56>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80062ac:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	2b05      	cmp	r3, #5
 80062b4:	d019      	beq.n	80062ea <HAL_I2S_DMAResume+0x62>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80062b6:	6803      	ldr	r3, [r0, #0]
 80062b8:	69da      	ldr	r2, [r3, #28]
 80062ba:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80062be:	d103      	bne.n	80062c8 <HAL_I2S_DMAResume+0x40>
    __HAL_I2S_ENABLE(hi2s);
 80062c0:	69da      	ldr	r2, [r3, #28]
 80062c2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80062c6:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2s);
 80062c8:	2300      	movs	r3, #0
 80062ca:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 80062ce:	4618      	mov	r0, r3
 80062d0:	4770      	bx	lr
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80062d2:	6802      	ldr	r2, [r0, #0]
 80062d4:	6853      	ldr	r3, [r2, #4]
 80062d6:	f043 0302 	orr.w	r3, r3, #2
 80062da:	6053      	str	r3, [r2, #4]
 80062dc:	e7eb      	b.n	80062b6 <HAL_I2S_DMAResume+0x2e>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80062de:	6802      	ldr	r2, [r0, #0]
 80062e0:	6853      	ldr	r3, [r2, #4]
 80062e2:	f043 0301 	orr.w	r3, r3, #1
 80062e6:	6053      	str	r3, [r2, #4]
 80062e8:	e7e5      	b.n	80062b6 <HAL_I2S_DMAResume+0x2e>
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80062ea:	6802      	ldr	r2, [r0, #0]
 80062ec:	6853      	ldr	r3, [r2, #4]
 80062ee:	f043 0303 	orr.w	r3, r3, #3
 80062f2:	6053      	str	r3, [r2, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80062f4:	6802      	ldr	r2, [r0, #0]
 80062f6:	4b0f      	ldr	r3, [pc, #60]	; (8006334 <HAL_I2S_DMAResume+0xac>)
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d014      	beq.n	8006326 <HAL_I2S_DMAResume+0x9e>
 80062fc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006300:	6853      	ldr	r3, [r2, #4]
 8006302:	f043 0303 	orr.w	r3, r3, #3
 8006306:	6053      	str	r3, [r2, #4]
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8006308:	6802      	ldr	r2, [r0, #0]
 800630a:	4b0a      	ldr	r3, [pc, #40]	; (8006334 <HAL_I2S_DMAResume+0xac>)
 800630c:	429a      	cmp	r2, r3
 800630e:	d00c      	beq.n	800632a <HAL_I2S_DMAResume+0xa2>
 8006310:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006314:	69da      	ldr	r2, [r3, #28]
 8006316:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800631a:	d1cc      	bne.n	80062b6 <HAL_I2S_DMAResume+0x2e>
      __HAL_I2SEXT_ENABLE(hi2s);
 800631c:	69da      	ldr	r2, [r3, #28]
 800631e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006322:	61da      	str	r2, [r3, #28]
 8006324:	e7c7      	b.n	80062b6 <HAL_I2S_DMAResume+0x2e>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006326:	4a04      	ldr	r2, [pc, #16]	; (8006338 <HAL_I2S_DMAResume+0xb0>)
 8006328:	e7ea      	b.n	8006300 <HAL_I2S_DMAResume+0x78>
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 800632a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800632e:	e7f1      	b.n	8006314 <HAL_I2S_DMAResume+0x8c>
  __HAL_LOCK(hi2s);
 8006330:	2002      	movs	r0, #2
}
 8006332:	4770      	bx	lr
 8006334:	40003800 	.word	0x40003800
 8006338:	40003400 	.word	0x40003400

0800633c <HAL_I2S_DMAStop>:
{
 800633c:	b538      	push	{r3, r4, r5, lr}
 800633e:	4604      	mov	r4, r0
  CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006340:	6802      	ldr	r2, [r0, #0]
 8006342:	6853      	ldr	r3, [r2, #4]
 8006344:	f023 0302 	bic.w	r3, r3, #2
 8006348:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800634a:	6802      	ldr	r2, [r0, #0]
 800634c:	6853      	ldr	r3, [r2, #4]
 800634e:	f023 0301 	bic.w	r3, r3, #1
 8006352:	6053      	str	r3, [r2, #4]
  if (hi2s->hdmatx != NULL)
 8006354:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006356:	b308      	cbz	r0, 800639c <HAL_I2S_DMAStop+0x60>
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8006358:	f7fa fb1d 	bl	8000996 <HAL_DMA_Abort>
 800635c:	4605      	mov	r5, r0
 800635e:	b120      	cbz	r0, 800636a <HAL_I2S_DMAStop+0x2e>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006360:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006362:	f043 0308 	orr.w	r3, r3, #8
 8006366:	6463      	str	r3, [r4, #68]	; 0x44
      errorcode = HAL_ERROR;
 8006368:	2501      	movs	r5, #1
  if (hi2s->hdmarx != NULL)
 800636a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800636c:	b138      	cbz	r0, 800637e <HAL_I2S_DMAStop+0x42>
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 800636e:	f7fa fb12 	bl	8000996 <HAL_DMA_Abort>
 8006372:	b120      	cbz	r0, 800637e <HAL_I2S_DMAStop+0x42>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006374:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006376:	f043 0308 	orr.w	r3, r3, #8
 800637a:	6463      	str	r3, [r4, #68]	; 0x44
      errorcode = HAL_ERROR;
 800637c:	2501      	movs	r5, #1
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800637e:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006382:	b2db      	uxtb	r3, r3
 8006384:	2b05      	cmp	r3, #5
 8006386:	d00b      	beq.n	80063a0 <HAL_I2S_DMAStop+0x64>
  __HAL_I2S_DISABLE(hi2s);
 8006388:	6822      	ldr	r2, [r4, #0]
 800638a:	69d3      	ldr	r3, [r2, #28]
 800638c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006390:	61d3      	str	r3, [r2, #28]
  hi2s->State = HAL_I2S_STATE_READY;
 8006392:	2301      	movs	r3, #1
 8006394:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
}
 8006398:	4628      	mov	r0, r5
 800639a:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef errorcode = HAL_OK;
 800639c:	2500      	movs	r5, #0
 800639e:	e7e4      	b.n	800636a <HAL_I2S_DMAStop+0x2e>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80063a0:	6822      	ldr	r2, [r4, #0]
 80063a2:	4b12      	ldr	r3, [pc, #72]	; (80063ec <HAL_I2S_DMAStop+0xb0>)
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d01a      	beq.n	80063de <HAL_I2S_DMAStop+0xa2>
 80063a8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80063ac:	6853      	ldr	r3, [r2, #4]
 80063ae:	f023 0302 	bic.w	r3, r3, #2
 80063b2:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80063b4:	6822      	ldr	r2, [r4, #0]
 80063b6:	4b0d      	ldr	r3, [pc, #52]	; (80063ec <HAL_I2S_DMAStop+0xb0>)
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d012      	beq.n	80063e2 <HAL_I2S_DMAStop+0xa6>
 80063bc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80063c0:	6853      	ldr	r3, [r2, #4]
 80063c2:	f023 0301 	bic.w	r3, r3, #1
 80063c6:	6053      	str	r3, [r2, #4]
    __HAL_I2SEXT_DISABLE(hi2s);
 80063c8:	6822      	ldr	r2, [r4, #0]
 80063ca:	4b08      	ldr	r3, [pc, #32]	; (80063ec <HAL_I2S_DMAStop+0xb0>)
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d00a      	beq.n	80063e6 <HAL_I2S_DMAStop+0xaa>
 80063d0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80063d4:	69d3      	ldr	r3, [r2, #28]
 80063d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063da:	61d3      	str	r3, [r2, #28]
 80063dc:	e7d4      	b.n	8006388 <HAL_I2S_DMAStop+0x4c>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80063de:	4a04      	ldr	r2, [pc, #16]	; (80063f0 <HAL_I2S_DMAStop+0xb4>)
 80063e0:	e7e4      	b.n	80063ac <HAL_I2S_DMAStop+0x70>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80063e2:	4a03      	ldr	r2, [pc, #12]	; (80063f0 <HAL_I2S_DMAStop+0xb4>)
 80063e4:	e7ec      	b.n	80063c0 <HAL_I2S_DMAStop+0x84>
    __HAL_I2SEXT_DISABLE(hi2s);
 80063e6:	4a02      	ldr	r2, [pc, #8]	; (80063f0 <HAL_I2S_DMAStop+0xb4>)
 80063e8:	e7f4      	b.n	80063d4 <HAL_I2S_DMAStop+0x98>
 80063ea:	bf00      	nop
 80063ec:	40003800 	.word	0x40003800
 80063f0:	40003400 	.word	0x40003400

080063f4 <HAL_I2S_IRQHandler>:
{
 80063f4:	b508      	push	{r3, lr}
  hi2s->IrqHandlerISR(hi2s);
 80063f6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80063f8:	4798      	blx	r3
 80063fa:	bd08      	pop	{r3, pc}

080063fc <HAL_I2S_TxHalfCpltCallback>:
{
 80063fc:	4770      	bx	lr

080063fe <I2S_DMATxHalfCplt>:
{
 80063fe:	b508      	push	{r3, lr}
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8006400:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006402:	f7ff fffb 	bl	80063fc <HAL_I2S_TxHalfCpltCallback>
 8006406:	bd08      	pop	{r3, pc}

08006408 <HAL_I2S_TxCpltCallback>:
{
 8006408:	4770      	bx	lr

0800640a <I2S_Transmit_IT>:
{
 800640a:	b508      	push	{r3, lr}
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800640c:	6803      	ldr	r3, [r0, #0]
 800640e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8006410:	8812      	ldrh	r2, [r2, #0]
 8006412:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006414:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006416:	3302      	adds	r3, #2
 8006418:	6243      	str	r3, [r0, #36]	; 0x24
  hi2s->TxXferCount--;
 800641a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800641c:	b29b      	uxth	r3, r3
 800641e:	3b01      	subs	r3, #1
 8006420:	b29b      	uxth	r3, r3
 8006422:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8006424:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006426:	b29b      	uxth	r3, r3
 8006428:	b103      	cbz	r3, 800642c <I2S_Transmit_IT+0x22>
 800642a:	bd08      	pop	{r3, pc}
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800642c:	6802      	ldr	r2, [r0, #0]
 800642e:	6853      	ldr	r3, [r2, #4]
 8006430:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006434:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8006436:	2301      	movs	r3, #1
 8006438:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 800643c:	f7ff ffe4 	bl	8006408 <HAL_I2S_TxCpltCallback>
}
 8006440:	e7f3      	b.n	800642a <I2S_Transmit_IT+0x20>

08006442 <I2S_DMATxCplt>:
{
 8006442:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006444:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8006446:	69c2      	ldr	r2, [r0, #28]
 8006448:	b94a      	cbnz	r2, 800645e <I2S_DMATxCplt+0x1c>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800644a:	6819      	ldr	r1, [r3, #0]
 800644c:	684a      	ldr	r2, [r1, #4]
 800644e:	f022 0202 	bic.w	r2, r2, #2
 8006452:	604a      	str	r2, [r1, #4]
    hi2s->TxXferCount = 0U;
 8006454:	2200      	movs	r2, #0
 8006456:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8006458:	2201      	movs	r2, #1
 800645a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  HAL_I2S_TxCpltCallback(hi2s);
 800645e:	4618      	mov	r0, r3
 8006460:	f7ff ffd2 	bl	8006408 <HAL_I2S_TxCpltCallback>
 8006464:	bd08      	pop	{r3, pc}
{
 8006466:	4770      	bx	lr

08006468 <I2S_DMARxHalfCplt>:
{
 8006468:	b508      	push	{r3, lr}
  HAL_I2S_RxHalfCpltCallback(hi2s);
 800646a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800646c:	f005 fb97 	bl	800bb9e <HAL_I2S_RxHalfCpltCallback>
 8006470:	bd08      	pop	{r3, pc}
{
 8006472:	4770      	bx	lr

08006474 <I2S_Receive_IT>:
{
 8006474:	b508      	push	{r3, lr}
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006476:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8006478:	6802      	ldr	r2, [r0, #0]
 800647a:	68d2      	ldr	r2, [r2, #12]
 800647c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800647e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8006480:	3302      	adds	r3, #2
 8006482:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2s->RxXferCount--;
 8006484:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8006486:	b29b      	uxth	r3, r3
 8006488:	3b01      	subs	r3, #1
 800648a:	b29b      	uxth	r3, r3
 800648c:	8643      	strh	r3, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 800648e:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8006490:	b29b      	uxth	r3, r3
 8006492:	b103      	cbz	r3, 8006496 <I2S_Receive_IT+0x22>
 8006494:	bd08      	pop	{r3, pc}
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006496:	6802      	ldr	r2, [r0, #0]
 8006498:	6853      	ldr	r3, [r2, #4]
 800649a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800649e:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 80064a0:	2301      	movs	r3, #1
 80064a2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 80064a6:	f005 fb79 	bl	800bb9c <HAL_I2S_RxCpltCallback>
}
 80064aa:	e7f3      	b.n	8006494 <I2S_Receive_IT+0x20>

080064ac <I2S_DMARxCplt>:
{
 80064ac:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80064ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 80064b0:	69c2      	ldr	r2, [r0, #28]
 80064b2:	b94a      	cbnz	r2, 80064c8 <I2S_DMARxCplt+0x1c>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80064b4:	6819      	ldr	r1, [r3, #0]
 80064b6:	684a      	ldr	r2, [r1, #4]
 80064b8:	f022 0201 	bic.w	r2, r2, #1
 80064bc:	604a      	str	r2, [r1, #4]
    hi2s->RxXferCount = 0U;
 80064be:	2200      	movs	r2, #0
 80064c0:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  HAL_I2S_RxCpltCallback(hi2s);
 80064c8:	4618      	mov	r0, r3
 80064ca:	f005 fb67 	bl	800bb9c <HAL_I2S_RxCpltCallback>
 80064ce:	bd08      	pop	{r3, pc}

080064d0 <HAL_I2S_ErrorCallback>:
{
 80064d0:	4770      	bx	lr

080064d2 <I2S_IRQHandler>:
{
 80064d2:	b510      	push	{r4, lr}
 80064d4:	b084      	sub	sp, #16
 80064d6:	4604      	mov	r4, r0
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80064d8:	6802      	ldr	r2, [r0, #0]
 80064da:	6893      	ldr	r3, [r2, #8]
 80064dc:	9303      	str	r3, [sp, #12]
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80064de:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	2b04      	cmp	r3, #4
 80064e6:	d006      	beq.n	80064f6 <I2S_IRQHandler+0x24>
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80064e8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b03      	cmp	r3, #3
 80064f0:	d02c      	beq.n	800654c <I2S_IRQHandler+0x7a>
}
 80064f2:	b004      	add	sp, #16
 80064f4:	bd10      	pop	{r4, pc}
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80064f6:	9b03      	ldr	r3, [sp, #12]
 80064f8:	f013 0f01 	tst.w	r3, #1
 80064fc:	d003      	beq.n	8006506 <I2S_IRQHandler+0x34>
 80064fe:	6853      	ldr	r3, [r2, #4]
 8006500:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006504:	d11f      	bne.n	8006546 <I2S_IRQHandler+0x74>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006506:	9b03      	ldr	r3, [sp, #12]
 8006508:	f013 0f40 	tst.w	r3, #64	; 0x40
 800650c:	d0ec      	beq.n	80064e8 <I2S_IRQHandler+0x16>
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	685a      	ldr	r2, [r3, #4]
 8006512:	f012 0f20 	tst.w	r2, #32
 8006516:	d0e7      	beq.n	80064e8 <I2S_IRQHandler+0x16>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006518:	685a      	ldr	r2, [r3, #4]
 800651a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800651e:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006520:	2300      	movs	r3, #0
 8006522:	9301      	str	r3, [sp, #4]
 8006524:	6823      	ldr	r3, [r4, #0]
 8006526:	68da      	ldr	r2, [r3, #12]
 8006528:	9201      	str	r2, [sp, #4]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	9301      	str	r3, [sp, #4]
 800652e:	9b01      	ldr	r3, [sp, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8006530:	2301      	movs	r3, #1
 8006532:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006536:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006538:	f043 0302 	orr.w	r3, r3, #2
 800653c:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800653e:	4620      	mov	r0, r4
 8006540:	f7ff ffc6 	bl	80064d0 <HAL_I2S_ErrorCallback>
 8006544:	e7d0      	b.n	80064e8 <I2S_IRQHandler+0x16>
      I2S_Receive_IT(hi2s);
 8006546:	f7ff ff95 	bl	8006474 <I2S_Receive_IT>
 800654a:	e7dc      	b.n	8006506 <I2S_IRQHandler+0x34>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800654c:	9b03      	ldr	r3, [sp, #12]
 800654e:	f013 0f02 	tst.w	r3, #2
 8006552:	d004      	beq.n	800655e <I2S_IRQHandler+0x8c>
 8006554:	6823      	ldr	r3, [r4, #0]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	f013 0f80 	tst.w	r3, #128	; 0x80
 800655c:	d11d      	bne.n	800659a <I2S_IRQHandler+0xc8>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800655e:	9b03      	ldr	r3, [sp, #12]
 8006560:	f013 0f08 	tst.w	r3, #8
 8006564:	d0c5      	beq.n	80064f2 <I2S_IRQHandler+0x20>
 8006566:	6823      	ldr	r3, [r4, #0]
 8006568:	685a      	ldr	r2, [r3, #4]
 800656a:	f012 0f20 	tst.w	r2, #32
 800656e:	d0c0      	beq.n	80064f2 <I2S_IRQHandler+0x20>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006570:	685a      	ldr	r2, [r3, #4]
 8006572:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006576:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006578:	2300      	movs	r3, #0
 800657a:	9302      	str	r3, [sp, #8]
 800657c:	6823      	ldr	r3, [r4, #0]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	9302      	str	r3, [sp, #8]
 8006582:	9b02      	ldr	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8006584:	2301      	movs	r3, #1
 8006586:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800658a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800658c:	f043 0304 	orr.w	r3, r3, #4
 8006590:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8006592:	4620      	mov	r0, r4
 8006594:	f7ff ff9c 	bl	80064d0 <HAL_I2S_ErrorCallback>
}
 8006598:	e7ab      	b.n	80064f2 <I2S_IRQHandler+0x20>
      I2S_Transmit_IT(hi2s);
 800659a:	4620      	mov	r0, r4
 800659c:	f7ff ff35 	bl	800640a <I2S_Transmit_IT>
 80065a0:	e7dd      	b.n	800655e <I2S_IRQHandler+0x8c>

080065a2 <I2S_DMAError>:
{
 80065a2:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80065a4:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80065a6:	6802      	ldr	r2, [r0, #0]
 80065a8:	6853      	ldr	r3, [r2, #4]
 80065aa:	f023 0303 	bic.w	r3, r3, #3
 80065ae:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 80065b0:	2300      	movs	r3, #0
 80065b2:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80065b4:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 80065b6:	2301      	movs	r3, #1
 80065b8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80065bc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80065be:	f043 0308 	orr.w	r3, r3, #8
 80065c2:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_I2S_ErrorCallback(hi2s);
 80065c4:	f7ff ff84 	bl	80064d0 <HAL_I2S_ErrorCallback>
 80065c8:	bd08      	pop	{r3, pc}

080065ca <HAL_I2S_GetState>:
  return hi2s->State;
 80065ca:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
}
 80065ce:	4770      	bx	lr

080065d0 <HAL_I2S_GetError>:
  return hi2s->ErrorCode;
 80065d0:	6c40      	ldr	r0, [r0, #68]	; 0x44
}
 80065d2:	4770      	bx	lr

080065d4 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>:
  * @param i2sUsed I2S instance reference
  * @retval HAL status
  */
static HAL_StatusTypeDef I2SEx_FullDuplexWaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag,
    uint32_t State, uint32_t Timeout, I2S_UseTypeDef i2sUsed)
{
 80065d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065d8:	4605      	mov	r5, r0
 80065da:	460e      	mov	r6, r1
 80065dc:	4617      	mov	r7, r2
 80065de:	461c      	mov	r4, r3
 80065e0:	f89d 9020 	ldrb.w	r9, [sp, #32]
  uint32_t tickstart = HAL_GetTick();
 80065e4:	f7f9 fe52 	bl	800028c <HAL_GetTick>
 80065e8:	4680      	mov	r8, r0

  if (i2sUsed == I2S_USE_I2S)
 80065ea:	f1b9 0f00 	cmp.w	r9, #0
 80065ee:	d016      	beq.n	800661e <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x4a>
 80065f0:	e038      	b.n	8006664 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x90>
    /* Wait until flag is reset */
    while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
    {
      if (Timeout != HAL_MAX_DELAY)
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80065f2:	b12c      	cbz	r4, 8006600 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x2c>
 80065f4:	f7f9 fe4a 	bl	800028c <HAL_GetTick>
 80065f8:	eba0 0008 	sub.w	r0, r0, r8
 80065fc:	4284      	cmp	r4, r0
 80065fe:	d20e      	bcs.n	800661e <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x4a>
        {
          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8006600:	2301      	movs	r3, #1
 8006602:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2s);
 8006606:	2300      	movs	r3, #0
 8006608:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40

          return HAL_TIMEOUT;
 800660c:	2003      	movs	r0, #3
 800660e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006612:	2301      	movs	r3, #1
 8006614:	42bb      	cmp	r3, r7
 8006616:	d009      	beq.n	800662c <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x58>
      if (Timeout != HAL_MAX_DELAY)
 8006618:	f1b4 3fff 	cmp.w	r4, #4294967295
 800661c:	d1e9      	bne.n	80065f2 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x1e>
    while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800661e:	682b      	ldr	r3, [r5, #0]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	ea36 0303 	bics.w	r3, r6, r3
 8006626:	d0f4      	beq.n	8006612 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x3e>
 8006628:	2300      	movs	r3, #0
 800662a:	e7f3      	b.n	8006614 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x40>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 800662c:	2000      	movs	r0, #0
 800662e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8006632:	b12c      	cbz	r4, 8006640 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x6c>
 8006634:	f7f9 fe2a 	bl	800028c <HAL_GetTick>
 8006638:	eba0 0008 	sub.w	r0, r0, r8
 800663c:	4284      	cmp	r4, r0
 800663e:	d211      	bcs.n	8006664 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x90>
          hi2s->State = HAL_I2S_STATE_READY;
 8006640:	2301      	movs	r3, #1
 8006642:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
          __HAL_UNLOCK(hi2s);
 8006646:	2300      	movs	r3, #0
 8006648:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
          return HAL_TIMEOUT;
 800664c:	2003      	movs	r0, #3
 800664e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    while (((__HAL_I2SEXT_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006652:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006656:	e00b      	b.n	8006670 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x9c>
 8006658:	2301      	movs	r3, #1
 800665a:	42bb      	cmp	r3, r7
 800665c:	d00e      	beq.n	800667c <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0xa8>
      if (Timeout != HAL_MAX_DELAY)
 800665e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8006662:	d1e6      	bne.n	8006632 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x5e>
    while (((__HAL_I2SEXT_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006664:	682a      	ldr	r2, [r5, #0]
 8006666:	4b07      	ldr	r3, [pc, #28]	; (8006684 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0xb0>)
 8006668:	429a      	cmp	r2, r3
 800666a:	d0f2      	beq.n	8006652 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x7e>
 800666c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	ea36 0303 	bics.w	r3, r6, r3
 8006676:	d0ef      	beq.n	8006658 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x84>
 8006678:	2300      	movs	r3, #0
 800667a:	e7ee      	b.n	800665a <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x86>
  return HAL_OK;
 800667c:	2000      	movs	r0, #0
}
 800667e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006682:	bf00      	nop
 8006684:	40003800 	.word	0x40003800

08006688 <I2SEx_TxRxDMAError>:
{
 8006688:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800668a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800668c:	6802      	ldr	r2, [r0, #0]
 800668e:	6853      	ldr	r3, [r2, #4]
 8006690:	f023 0303 	bic.w	r3, r3, #3
 8006694:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006696:	6802      	ldr	r2, [r0, #0]
 8006698:	4b0b      	ldr	r3, [pc, #44]	; (80066c8 <I2SEx_TxRxDMAError+0x40>)
 800669a:	429a      	cmp	r2, r3
 800669c:	d012      	beq.n	80066c4 <I2SEx_TxRxDMAError+0x3c>
 800669e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80066a2:	6853      	ldr	r3, [r2, #4]
 80066a4:	f023 0303 	bic.w	r3, r3, #3
 80066a8:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 80066aa:	2300      	movs	r3, #0
 80066ac:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80066ae:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 80066b0:	2301      	movs	r3, #1
 80066b2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80066b6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80066b8:	f043 0308 	orr.w	r3, r3, #8
 80066bc:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_I2S_ErrorCallback(hi2s);
 80066be:	f7ff ff07 	bl	80064d0 <HAL_I2S_ErrorCallback>
 80066c2:	bd08      	pop	{r3, pc}
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80066c4:	4a01      	ldr	r2, [pc, #4]	; (80066cc <I2SEx_TxRxDMAError+0x44>)
 80066c6:	e7ec      	b.n	80066a2 <I2SEx_TxRxDMAError+0x1a>
 80066c8:	40003800 	.word	0x40003800
 80066cc:	40003400 	.word	0x40003400

080066d0 <HAL_I2SEx_TransmitReceive>:
{
 80066d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066d2:	b089      	sub	sp, #36	; 0x24
 80066d4:	4604      	mov	r4, r0
 80066d6:	4615      	mov	r5, r2
  if (hi2s->State != HAL_I2S_STATE_READY)
 80066d8:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80066dc:	b2d2      	uxtb	r2, r2
 80066de:	2a01      	cmp	r2, #1
 80066e0:	d008      	beq.n	80066f4 <HAL_I2SEx_TransmitReceive+0x24>
    errorcode = HAL_BUSY;
 80066e2:	2002      	movs	r0, #2
  hi2s->State = HAL_I2S_STATE_READY;
 80066e4:	2301      	movs	r3, #1
 80066e6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 80066ea:	2300      	movs	r3, #0
 80066ec:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 80066f0:	b009      	add	sp, #36	; 0x24
 80066f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80066f4:	2900      	cmp	r1, #0
 80066f6:	f000 818f 	beq.w	8006a18 <HAL_I2SEx_TransmitReceive+0x348>
 80066fa:	2d00      	cmp	r5, #0
 80066fc:	f000 818e 	beq.w	8006a1c <HAL_I2SEx_TransmitReceive+0x34c>
 8006700:	2b00      	cmp	r3, #0
 8006702:	f000 818d 	beq.w	8006a20 <HAL_I2SEx_TransmitReceive+0x350>
  __HAL_LOCK(hi2s);
 8006706:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 800670a:	b2d2      	uxtb	r2, r2
 800670c:	2a01      	cmp	r2, #1
 800670e:	f000 8189 	beq.w	8006a24 <HAL_I2SEx_TransmitReceive+0x354>
 8006712:	2201      	movs	r2, #1
 8006714:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006718:	6802      	ldr	r2, [r0, #0]
 800671a:	69d2      	ldr	r2, [r2, #28]
 800671c:	f002 0207 	and.w	r2, r2, #7
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8006720:	2a03      	cmp	r2, #3
 8006722:	d03f      	beq.n	80067a4 <HAL_I2SEx_TransmitReceive+0xd4>
 8006724:	2a05      	cmp	r2, #5
 8006726:	d03d      	beq.n	80067a4 <HAL_I2SEx_TransmitReceive+0xd4>
    hi2s->TxXferSize  = Size;
 8006728:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800672a:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 800672c:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 800672e:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006730:	2300      	movs	r3, #0
 8006732:	6463      	str	r3, [r4, #68]	; 0x44
  hi2s->State = HAL_I2S_STATE_BUSY_TX_RX;
 8006734:	2305      	movs	r3, #5
 8006736:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 800673a:	6823      	ldr	r3, [r4, #0]
 800673c:	69df      	ldr	r7, [r3, #28]
 800673e:	f407 7740 	and.w	r7, r7, #768	; 0x300
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8006742:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
 8006746:	d002      	beq.n	800674e <HAL_I2SEx_TransmitReceive+0x7e>
 8006748:	2f00      	cmp	r7, #0
 800674a:	f040 80b4 	bne.w	80068b6 <HAL_I2SEx_TransmitReceive+0x1e6>
    hi2s->Instance->DR = (*pTxData++);
 800674e:	1c8e      	adds	r6, r1, #2
 8006750:	880a      	ldrh	r2, [r1, #0]
 8006752:	60da      	str	r2, [r3, #12]
    hi2s->TxXferCount--;
 8006754:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006756:	b29b      	uxth	r3, r3
 8006758:	3b01      	subs	r3, #1
 800675a:	b29b      	uxth	r3, r3
 800675c:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2SEXT_ENABLE(hi2s);
 800675e:	6822      	ldr	r2, [r4, #0]
 8006760:	4b94      	ldr	r3, [pc, #592]	; (80069b4 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8006762:	429a      	cmp	r2, r3
 8006764:	d025      	beq.n	80067b2 <HAL_I2SEx_TransmitReceive+0xe2>
 8006766:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800676a:	69d3      	ldr	r3, [r2, #28]
 800676c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006770:	61d3      	str	r3, [r2, #28]
    __HAL_I2S_ENABLE(hi2s);
 8006772:	6822      	ldr	r2, [r4, #0]
 8006774:	69d3      	ldr	r3, [r2, #28]
 8006776:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800677a:	61d3      	str	r3, [r2, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX)
 800677c:	6822      	ldr	r2, [r4, #0]
 800677e:	69d3      	ldr	r3, [r2, #28]
 8006780:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006788:	d11f      	bne.n	80067ca <HAL_I2SEx_TransmitReceive+0xfa>
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 800678a:	2300      	movs	r3, #0
 800678c:	9302      	str	r3, [sp, #8]
 800678e:	4b89      	ldr	r3, [pc, #548]	; (80069b4 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8006790:	429a      	cmp	r2, r3
 8006792:	d010      	beq.n	80067b6 <HAL_I2SEx_TransmitReceive+0xe6>
 8006794:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006798:	68da      	ldr	r2, [r3, #12]
 800679a:	9202      	str	r2, [sp, #8]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	9302      	str	r3, [sp, #8]
 80067a0:	9b02      	ldr	r3, [sp, #8]
 80067a2:	e012      	b.n	80067ca <HAL_I2SEx_TransmitReceive+0xfa>
    hi2s->TxXferSize  = (Size << 1U);
 80067a4:	005b      	lsls	r3, r3, #1
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80067aa:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 80067ac:	8623      	strh	r3, [r4, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 80067ae:	8663      	strh	r3, [r4, #50]	; 0x32
 80067b0:	e7be      	b.n	8006730 <HAL_I2SEx_TransmitReceive+0x60>
    __HAL_I2SEXT_ENABLE(hi2s);
 80067b2:	4a81      	ldr	r2, [pc, #516]	; (80069b8 <HAL_I2SEx_TransmitReceive+0x2e8>)
 80067b4:	e7d9      	b.n	800676a <HAL_I2SEx_TransmitReceive+0x9a>
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 80067b6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80067ba:	e7ed      	b.n	8006798 <HAL_I2SEx_TransmitReceive+0xc8>
      if (hi2s->TxXferCount > 0U)
 80067bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80067be:	b29b      	uxth	r3, r3
 80067c0:	b98b      	cbnz	r3, 80067e6 <HAL_I2SEx_TransmitReceive+0x116>
      if (hi2s->RxXferCount > 0U)
 80067c2:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d13a      	bne.n	8006840 <HAL_I2SEx_TransmitReceive+0x170>
    while ((hi2s->RxXferCount > 0U) || (hi2s->TxXferCount > 0U))
 80067ca:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1f4      	bne.n	80067bc <HAL_I2SEx_TransmitReceive+0xec>
 80067d2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d1f0      	bne.n	80067bc <HAL_I2SEx_TransmitReceive+0xec>
  if (hi2s->ErrorCode != HAL_I2S_ERROR_NONE)
 80067da:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80067dc:	2b00      	cmp	r3, #0
 80067de:	f040 8119 	bne.w	8006a14 <HAL_I2SEx_TransmitReceive+0x344>
  HAL_StatusTypeDef errorcode = HAL_OK;
 80067e2:	2000      	movs	r0, #0
 80067e4:	e77e      	b.n	80066e4 <HAL_I2SEx_TransmitReceive+0x14>
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout, I2S_USE_I2S) != HAL_OK)
 80067e6:	2300      	movs	r3, #0
 80067e8:	9300      	str	r3, [sp, #0]
 80067ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067ec:	2201      	movs	r2, #1
 80067ee:	2102      	movs	r1, #2
 80067f0:	4620      	mov	r0, r4
 80067f2:	f7ff feef 	bl	80065d4 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 80067f6:	b9c8      	cbnz	r0, 800682c <HAL_I2SEx_TransmitReceive+0x15c>
        hi2s->Instance->DR = (*pTxData++);
 80067f8:	6823      	ldr	r3, [r4, #0]
 80067fa:	1cb1      	adds	r1, r6, #2
 80067fc:	8832      	ldrh	r2, [r6, #0]
 80067fe:	60da      	str	r2, [r3, #12]
        hi2s->TxXferCount--;
 8006800:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006802:	b29b      	uxth	r3, r3
 8006804:	3b01      	subs	r3, #1
 8006806:	b29b      	uxth	r3, r3
 8006808:	8563      	strh	r3, [r4, #42]	; 0x2a
        if ((__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET) && (tmp1 == I2S_MODE_SLAVE_TX))
 800680a:	6823      	ldr	r3, [r4, #0]
 800680c:	689a      	ldr	r2, [r3, #8]
 800680e:	f012 0f08 	tst.w	r2, #8
 8006812:	d011      	beq.n	8006838 <HAL_I2SEx_TransmitReceive+0x168>
 8006814:	b997      	cbnz	r7, 800683c <HAL_I2SEx_TransmitReceive+0x16c>
          __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006816:	2200      	movs	r2, #0
 8006818:	9203      	str	r2, [sp, #12]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	9303      	str	r3, [sp, #12]
 800681e:	9b03      	ldr	r3, [sp, #12]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006820:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006822:	f043 0304 	orr.w	r3, r3, #4
 8006826:	6463      	str	r3, [r4, #68]	; 0x44
        hi2s->Instance->DR = (*pTxData++);
 8006828:	460e      	mov	r6, r1
 800682a:	e7ca      	b.n	80067c2 <HAL_I2SEx_TransmitReceive+0xf2>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800682c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800682e:	f043 0301 	orr.w	r3, r3, #1
 8006832:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 8006834:	2001      	movs	r0, #1
          goto error;
 8006836:	e755      	b.n	80066e4 <HAL_I2SEx_TransmitReceive+0x14>
        hi2s->Instance->DR = (*pTxData++);
 8006838:	460e      	mov	r6, r1
 800683a:	e7c2      	b.n	80067c2 <HAL_I2SEx_TransmitReceive+0xf2>
 800683c:	460e      	mov	r6, r1
 800683e:	e7c0      	b.n	80067c2 <HAL_I2SEx_TransmitReceive+0xf2>
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout, I2S_USE_I2SEXT) != HAL_OK)
 8006840:	2101      	movs	r1, #1
 8006842:	9100      	str	r1, [sp, #0]
 8006844:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006846:	460a      	mov	r2, r1
 8006848:	4620      	mov	r0, r4
 800684a:	f7ff fec3 	bl	80065d4 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 800684e:	bb20      	cbnz	r0, 800689a <HAL_I2SEx_TransmitReceive+0x1ca>
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 8006850:	1caa      	adds	r2, r5, #2
 8006852:	6821      	ldr	r1, [r4, #0]
 8006854:	4b57      	ldr	r3, [pc, #348]	; (80069b4 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8006856:	4299      	cmp	r1, r3
 8006858:	d025      	beq.n	80068a6 <HAL_I2SEx_TransmitReceive+0x1d6>
 800685a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	802b      	strh	r3, [r5, #0]
        hi2s->RxXferCount--;
 8006862:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8006864:	b29b      	uxth	r3, r3
 8006866:	3b01      	subs	r3, #1
 8006868:	b29b      	uxth	r3, r3
 800686a:	8663      	strh	r3, [r4, #50]	; 0x32
        if (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 800686c:	6823      	ldr	r3, [r4, #0]
 800686e:	4951      	ldr	r1, [pc, #324]	; (80069b4 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8006870:	428b      	cmp	r3, r1
 8006872:	d01b      	beq.n	80068ac <HAL_I2SEx_TransmitReceive+0x1dc>
 8006874:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 8006878:	6889      	ldr	r1, [r1, #8]
 800687a:	f011 0f40 	tst.w	r1, #64	; 0x40
 800687e:	d018      	beq.n	80068b2 <HAL_I2SEx_TransmitReceive+0x1e2>
          __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006880:	2100      	movs	r1, #0
 8006882:	9104      	str	r1, [sp, #16]
 8006884:	68d9      	ldr	r1, [r3, #12]
 8006886:	9104      	str	r1, [sp, #16]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	9304      	str	r3, [sp, #16]
 800688c:	9b04      	ldr	r3, [sp, #16]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800688e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006890:	f043 0302 	orr.w	r3, r3, #2
 8006894:	6463      	str	r3, [r4, #68]	; 0x44
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 8006896:	4615      	mov	r5, r2
 8006898:	e797      	b.n	80067ca <HAL_I2SEx_TransmitReceive+0xfa>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800689a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800689c:	f043 0301 	orr.w	r3, r3, #1
 80068a0:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 80068a2:	2001      	movs	r0, #1
          goto error;
 80068a4:	e71e      	b.n	80066e4 <HAL_I2SEx_TransmitReceive+0x14>
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 80068a6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80068aa:	e7d8      	b.n	800685e <HAL_I2SEx_TransmitReceive+0x18e>
        if (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 80068ac:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 80068b0:	e7e2      	b.n	8006878 <HAL_I2SEx_TransmitReceive+0x1a8>
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 80068b2:	4615      	mov	r5, r2
 80068b4:	e789      	b.n	80067ca <HAL_I2SEx_TransmitReceive+0xfa>
    I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 80068b6:	4a3f      	ldr	r2, [pc, #252]	; (80069b4 <HAL_I2SEx_TransmitReceive+0x2e4>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d027      	beq.n	800690c <HAL_I2SEx_TransmitReceive+0x23c>
 80068bc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80068c0:	1c8e      	adds	r6, r1, #2
 80068c2:	880b      	ldrh	r3, [r1, #0]
 80068c4:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 80068c6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	3b01      	subs	r3, #1
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2SEXT_ENABLE(hi2s);
 80068d0:	6822      	ldr	r2, [r4, #0]
 80068d2:	4b38      	ldr	r3, [pc, #224]	; (80069b4 <HAL_I2SEx_TransmitReceive+0x2e4>)
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d01c      	beq.n	8006912 <HAL_I2SEx_TransmitReceive+0x242>
 80068d8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80068dc:	69d3      	ldr	r3, [r2, #28]
 80068de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80068e2:	61d3      	str	r3, [r2, #28]
    __HAL_I2S_ENABLE(hi2s);
 80068e4:	6822      	ldr	r2, [r4, #0]
 80068e6:	69d3      	ldr	r3, [r2, #28]
 80068e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80068ec:	61d3      	str	r3, [r2, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80068ee:	6822      	ldr	r2, [r4, #0]
 80068f0:	69d3      	ldr	r3, [r2, #28]
 80068f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068fa:	d113      	bne.n	8006924 <HAL_I2SEx_TransmitReceive+0x254>
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80068fc:	2300      	movs	r3, #0
 80068fe:	9305      	str	r3, [sp, #20]
 8006900:	68d3      	ldr	r3, [r2, #12]
 8006902:	9305      	str	r3, [sp, #20]
 8006904:	6893      	ldr	r3, [r2, #8]
 8006906:	9305      	str	r3, [sp, #20]
 8006908:	9b05      	ldr	r3, [sp, #20]
 800690a:	e00b      	b.n	8006924 <HAL_I2SEx_TransmitReceive+0x254>
    I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 800690c:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8006910:	e7d6      	b.n	80068c0 <HAL_I2SEx_TransmitReceive+0x1f0>
    __HAL_I2SEXT_ENABLE(hi2s);
 8006912:	4a29      	ldr	r2, [pc, #164]	; (80069b8 <HAL_I2SEx_TransmitReceive+0x2e8>)
 8006914:	e7e2      	b.n	80068dc <HAL_I2SEx_TransmitReceive+0x20c>
      if (hi2s->TxXferCount > 0U)
 8006916:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006918:	b29b      	uxth	r3, r3
 800691a:	b963      	cbnz	r3, 8006936 <HAL_I2SEx_TransmitReceive+0x266>
      if (hi2s->RxXferCount > 0U)
 800691c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800691e:	b29b      	uxth	r3, r3
 8006920:	2b00      	cmp	r3, #0
 8006922:	d14b      	bne.n	80069bc <HAL_I2SEx_TransmitReceive+0x2ec>
    while ((hi2s->RxXferCount > 0U) || (hi2s->TxXferCount > 0U))
 8006924:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8006926:	b29b      	uxth	r3, r3
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1f4      	bne.n	8006916 <HAL_I2SEx_TransmitReceive+0x246>
 800692c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800692e:	b29b      	uxth	r3, r3
 8006930:	2b00      	cmp	r3, #0
 8006932:	d1f0      	bne.n	8006916 <HAL_I2SEx_TransmitReceive+0x246>
 8006934:	e751      	b.n	80067da <HAL_I2SEx_TransmitReceive+0x10a>
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout, I2S_USE_I2SEXT) != HAL_OK)
 8006936:	2201      	movs	r2, #1
 8006938:	9200      	str	r2, [sp, #0]
 800693a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800693c:	2102      	movs	r1, #2
 800693e:	4620      	mov	r0, r4
 8006940:	f7ff fe48 	bl	80065d4 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 8006944:	b9e0      	cbnz	r0, 8006980 <HAL_I2SEx_TransmitReceive+0x2b0>
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 8006946:	6822      	ldr	r2, [r4, #0]
 8006948:	4b1a      	ldr	r3, [pc, #104]	; (80069b4 <HAL_I2SEx_TransmitReceive+0x2e4>)
 800694a:	429a      	cmp	r2, r3
 800694c:	d01e      	beq.n	800698c <HAL_I2SEx_TransmitReceive+0x2bc>
 800694e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006952:	1cb2      	adds	r2, r6, #2
 8006954:	8831      	ldrh	r1, [r6, #0]
 8006956:	60d9      	str	r1, [r3, #12]
        hi2s->TxXferCount--;
 8006958:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800695a:	b29b      	uxth	r3, r3
 800695c:	3b01      	subs	r3, #1
 800695e:	b29b      	uxth	r3, r3
 8006960:	8563      	strh	r3, [r4, #42]	; 0x2a
        if ((__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET) && (tmp1 == I2S_MODE_SLAVE_RX))
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	4913      	ldr	r1, [pc, #76]	; (80069b4 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8006966:	428b      	cmp	r3, r1
 8006968:	d013      	beq.n	8006992 <HAL_I2SEx_TransmitReceive+0x2c2>
 800696a:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 800696e:	6889      	ldr	r1, [r1, #8]
 8006970:	f011 0f08 	tst.w	r1, #8
 8006974:	d01b      	beq.n	80069ae <HAL_I2SEx_TransmitReceive+0x2de>
 8006976:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
 800697a:	d00d      	beq.n	8006998 <HAL_I2SEx_TransmitReceive+0x2c8>
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 800697c:	4616      	mov	r6, r2
 800697e:	e7cd      	b.n	800691c <HAL_I2SEx_TransmitReceive+0x24c>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006980:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006982:	f043 0301 	orr.w	r3, r3, #1
 8006986:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 8006988:	2001      	movs	r0, #1
          goto error;
 800698a:	e6ab      	b.n	80066e4 <HAL_I2SEx_TransmitReceive+0x14>
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 800698c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006990:	e7df      	b.n	8006952 <HAL_I2SEx_TransmitReceive+0x282>
        if ((__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET) && (tmp1 == I2S_MODE_SLAVE_RX))
 8006992:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 8006996:	e7ea      	b.n	800696e <HAL_I2SEx_TransmitReceive+0x29e>
          __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006998:	2100      	movs	r1, #0
 800699a:	9106      	str	r1, [sp, #24]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	9306      	str	r3, [sp, #24]
 80069a0:	9b06      	ldr	r3, [sp, #24]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80069a2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80069a4:	f043 0304 	orr.w	r3, r3, #4
 80069a8:	6463      	str	r3, [r4, #68]	; 0x44
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 80069aa:	4616      	mov	r6, r2
 80069ac:	e7b6      	b.n	800691c <HAL_I2SEx_TransmitReceive+0x24c>
 80069ae:	4616      	mov	r6, r2
 80069b0:	e7b4      	b.n	800691c <HAL_I2SEx_TransmitReceive+0x24c>
 80069b2:	bf00      	nop
 80069b4:	40003800 	.word	0x40003800
 80069b8:	40003400 	.word	0x40003400
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout, I2S_USE_I2S) != HAL_OK)
 80069bc:	2300      	movs	r3, #0
 80069be:	9300      	str	r3, [sp, #0]
 80069c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069c2:	2201      	movs	r2, #1
 80069c4:	4611      	mov	r1, r2
 80069c6:	4620      	mov	r0, r4
 80069c8:	f7ff fe04 	bl	80065d4 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 80069cc:	b9d0      	cbnz	r0, 8006a04 <HAL_I2SEx_TransmitReceive+0x334>
        (*pRxData++) = hi2s->Instance->DR;
 80069ce:	1caa      	adds	r2, r5, #2
 80069d0:	6823      	ldr	r3, [r4, #0]
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	802b      	strh	r3, [r5, #0]
        hi2s->RxXferCount--;
 80069d6:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80069d8:	b29b      	uxth	r3, r3
 80069da:	3b01      	subs	r3, #1
 80069dc:	b29b      	uxth	r3, r3
 80069de:	8663      	strh	r3, [r4, #50]	; 0x32
        if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 80069e0:	6823      	ldr	r3, [r4, #0]
 80069e2:	6899      	ldr	r1, [r3, #8]
 80069e4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80069e8:	d012      	beq.n	8006a10 <HAL_I2SEx_TransmitReceive+0x340>
          __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80069ea:	2100      	movs	r1, #0
 80069ec:	9107      	str	r1, [sp, #28]
 80069ee:	68d9      	ldr	r1, [r3, #12]
 80069f0:	9107      	str	r1, [sp, #28]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	9307      	str	r3, [sp, #28]
 80069f6:	9b07      	ldr	r3, [sp, #28]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80069f8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80069fa:	f043 0302 	orr.w	r3, r3, #2
 80069fe:	6463      	str	r3, [r4, #68]	; 0x44
        (*pRxData++) = hi2s->Instance->DR;
 8006a00:	4615      	mov	r5, r2
 8006a02:	e78f      	b.n	8006924 <HAL_I2SEx_TransmitReceive+0x254>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006a04:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006a06:	f043 0301 	orr.w	r3, r3, #1
 8006a0a:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 8006a0c:	2001      	movs	r0, #1
          goto error;
 8006a0e:	e669      	b.n	80066e4 <HAL_I2SEx_TransmitReceive+0x14>
        (*pRxData++) = hi2s->Instance->DR;
 8006a10:	4615      	mov	r5, r2
 8006a12:	e787      	b.n	8006924 <HAL_I2SEx_TransmitReceive+0x254>
    errorcode = HAL_ERROR;
 8006a14:	2001      	movs	r0, #1
 8006a16:	e665      	b.n	80066e4 <HAL_I2SEx_TransmitReceive+0x14>
    return  HAL_ERROR;
 8006a18:	2001      	movs	r0, #1
 8006a1a:	e669      	b.n	80066f0 <HAL_I2SEx_TransmitReceive+0x20>
 8006a1c:	2001      	movs	r0, #1
 8006a1e:	e667      	b.n	80066f0 <HAL_I2SEx_TransmitReceive+0x20>
 8006a20:	2001      	movs	r0, #1
 8006a22:	e665      	b.n	80066f0 <HAL_I2SEx_TransmitReceive+0x20>
  __HAL_LOCK(hi2s);
 8006a24:	2002      	movs	r0, #2
 8006a26:	e663      	b.n	80066f0 <HAL_I2SEx_TransmitReceive+0x20>

08006a28 <HAL_I2SEx_TransmitReceive_IT>:
{
 8006a28:	b410      	push	{r4}
  if (hi2s->State != HAL_I2S_STATE_READY)
 8006a2a:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8006a2e:	b2e4      	uxtb	r4, r4
 8006a30:	2c01      	cmp	r4, #1
 8006a32:	d006      	beq.n	8006a42 <HAL_I2SEx_TransmitReceive_IT+0x1a>
    errorcode = HAL_BUSY;
 8006a34:	2302      	movs	r3, #2
  __HAL_UNLOCK(hi2s);
 8006a36:	2200      	movs	r2, #0
 8006a38:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	bc10      	pop	{r4}
 8006a40:	4770      	bx	lr
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a42:	2900      	cmp	r1, #0
 8006a44:	f000 809a 	beq.w	8006b7c <HAL_I2SEx_TransmitReceive_IT+0x154>
 8006a48:	2a00      	cmp	r2, #0
 8006a4a:	f000 8099 	beq.w	8006b80 <HAL_I2SEx_TransmitReceive_IT+0x158>
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	f000 8098 	beq.w	8006b84 <HAL_I2SEx_TransmitReceive_IT+0x15c>
  __HAL_LOCK(hi2s);
 8006a54:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8006a58:	b2e4      	uxtb	r4, r4
 8006a5a:	2c01      	cmp	r4, #1
 8006a5c:	f000 8094 	beq.w	8006b88 <HAL_I2SEx_TransmitReceive_IT+0x160>
 8006a60:	2401      	movs	r4, #1
 8006a62:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  hi2s->pTxBuffPtr = pTxData;
 8006a66:	6241      	str	r1, [r0, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 8006a68:	62c2      	str	r2, [r0, #44]	; 0x2c
  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006a6a:	6802      	ldr	r2, [r0, #0]
 8006a6c:	69d2      	ldr	r2, [r2, #28]
 8006a6e:	f002 0207 	and.w	r2, r2, #7
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8006a72:	2a03      	cmp	r2, #3
 8006a74:	d043      	beq.n	8006afe <HAL_I2SEx_TransmitReceive_IT+0xd6>
 8006a76:	2a05      	cmp	r2, #5
 8006a78:	d041      	beq.n	8006afe <HAL_I2SEx_TransmitReceive_IT+0xd6>
    hi2s->TxXferSize  = Size;
 8006a7a:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8006a7c:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8006a7e:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8006a80:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006a82:	2300      	movs	r3, #0
 8006a84:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 8006a86:	2305      	movs	r3, #5
 8006a88:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006a8c:	6843      	ldr	r3, [r0, #4]
 8006a8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a92:	d001      	beq.n	8006a98 <HAL_I2SEx_TransmitReceive_IT+0x70>
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d13b      	bne.n	8006b10 <HAL_I2SEx_TransmitReceive_IT+0xe8>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006a98:	6802      	ldr	r2, [r0, #0]
 8006a9a:	4b3c      	ldr	r3, [pc, #240]	; (8006b8c <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d035      	beq.n	8006b0c <HAL_I2SEx_TransmitReceive_IT+0xe4>
 8006aa0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006aa4:	6853      	ldr	r3, [r2, #4]
 8006aa6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006aaa:	6053      	str	r3, [r2, #4]
    __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006aac:	6802      	ldr	r2, [r0, #0]
 8006aae:	6853      	ldr	r3, [r2, #4]
 8006ab0:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8006ab4:	6053      	str	r3, [r2, #4]
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006ab6:	6802      	ldr	r2, [r0, #0]
 8006ab8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006aba:	1c99      	adds	r1, r3, #2
 8006abc:	6241      	str	r1, [r0, #36]	; 0x24
 8006abe:	881b      	ldrh	r3, [r3, #0]
 8006ac0:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 8006ac2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	3b01      	subs	r3, #1
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	8543      	strh	r3, [r0, #42]	; 0x2a
    if (hi2s->TxXferCount == 0U)
 8006acc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	b923      	cbnz	r3, 8006adc <HAL_I2SEx_TransmitReceive_IT+0xb4>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006ad2:	6802      	ldr	r2, [r0, #0]
 8006ad4:	6853      	ldr	r3, [r2, #4]
 8006ad6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ada:	6053      	str	r3, [r2, #4]
  __HAL_I2SEXT_ENABLE(hi2s);
 8006adc:	6802      	ldr	r2, [r0, #0]
 8006ade:	4b2b      	ldr	r3, [pc, #172]	; (8006b8c <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d049      	beq.n	8006b78 <HAL_I2SEx_TransmitReceive_IT+0x150>
 8006ae4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006ae8:	69d3      	ldr	r3, [r2, #28]
 8006aea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006aee:	61d3      	str	r3, [r2, #28]
  __HAL_I2S_ENABLE(hi2s);
 8006af0:	6802      	ldr	r2, [r0, #0]
 8006af2:	69d3      	ldr	r3, [r2, #28]
 8006af4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006af8:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006afa:	2300      	movs	r3, #0
 8006afc:	e79b      	b.n	8006a36 <HAL_I2SEx_TransmitReceive_IT+0xe>
    hi2s->TxXferSize  = (Size << 1U);
 8006afe:	005b      	lsls	r3, r3, #1
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8006b04:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 8006b06:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8006b08:	8643      	strh	r3, [r0, #50]	; 0x32
 8006b0a:	e7ba      	b.n	8006a82 <HAL_I2SEx_TransmitReceive_IT+0x5a>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b0c:	4a20      	ldr	r2, [pc, #128]	; (8006b90 <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8006b0e:	e7c9      	b.n	8006aa4 <HAL_I2SEx_TransmitReceive_IT+0x7c>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b10:	6802      	ldr	r2, [r0, #0]
 8006b12:	4b1e      	ldr	r3, [pc, #120]	; (8006b8c <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d029      	beq.n	8006b6c <HAL_I2SEx_TransmitReceive_IT+0x144>
 8006b18:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006b1c:	6853      	ldr	r3, [r2, #4]
 8006b1e:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8006b22:	6053      	str	r3, [r2, #4]
    __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b24:	6802      	ldr	r2, [r0, #0]
 8006b26:	6853      	ldr	r3, [r2, #4]
 8006b28:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006b2c:	6053      	str	r3, [r2, #4]
    I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006b2e:	6802      	ldr	r2, [r0, #0]
 8006b30:	4b16      	ldr	r3, [pc, #88]	; (8006b8c <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d01c      	beq.n	8006b70 <HAL_I2SEx_TransmitReceive_IT+0x148>
 8006b36:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006b3a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006b3c:	1c99      	adds	r1, r3, #2
 8006b3e:	6241      	str	r1, [r0, #36]	; 0x24
 8006b40:	881b      	ldrh	r3, [r3, #0]
 8006b42:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 8006b44:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006b46:	b29b      	uxth	r3, r3
 8006b48:	3b01      	subs	r3, #1
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	8543      	strh	r3, [r0, #42]	; 0x2a
    if (hi2s->TxXferCount == 0U)
 8006b4e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1c2      	bne.n	8006adc <HAL_I2SEx_TransmitReceive_IT+0xb4>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b56:	6802      	ldr	r2, [r0, #0]
 8006b58:	4b0c      	ldr	r3, [pc, #48]	; (8006b8c <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d00a      	beq.n	8006b74 <HAL_I2SEx_TransmitReceive_IT+0x14c>
 8006b5e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006b62:	6853      	ldr	r3, [r2, #4]
 8006b64:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b68:	6053      	str	r3, [r2, #4]
 8006b6a:	e7b7      	b.n	8006adc <HAL_I2SEx_TransmitReceive_IT+0xb4>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b6c:	4a08      	ldr	r2, [pc, #32]	; (8006b90 <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8006b6e:	e7d5      	b.n	8006b1c <HAL_I2SEx_TransmitReceive_IT+0xf4>
    I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006b70:	4a07      	ldr	r2, [pc, #28]	; (8006b90 <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8006b72:	e7e2      	b.n	8006b3a <HAL_I2SEx_TransmitReceive_IT+0x112>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b74:	4a06      	ldr	r2, [pc, #24]	; (8006b90 <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8006b76:	e7f4      	b.n	8006b62 <HAL_I2SEx_TransmitReceive_IT+0x13a>
  __HAL_I2SEXT_ENABLE(hi2s);
 8006b78:	4a05      	ldr	r2, [pc, #20]	; (8006b90 <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8006b7a:	e7b5      	b.n	8006ae8 <HAL_I2SEx_TransmitReceive_IT+0xc0>
    return  HAL_ERROR;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	e75d      	b.n	8006a3c <HAL_I2SEx_TransmitReceive_IT+0x14>
 8006b80:	2301      	movs	r3, #1
 8006b82:	e75b      	b.n	8006a3c <HAL_I2SEx_TransmitReceive_IT+0x14>
 8006b84:	2301      	movs	r3, #1
 8006b86:	e759      	b.n	8006a3c <HAL_I2SEx_TransmitReceive_IT+0x14>
  __HAL_LOCK(hi2s);
 8006b88:	2302      	movs	r3, #2
 8006b8a:	e757      	b.n	8006a3c <HAL_I2SEx_TransmitReceive_IT+0x14>
 8006b8c:	40003800 	.word	0x40003800
 8006b90:	40003400 	.word	0x40003400

08006b94 <HAL_I2SEx_TransmitReceive_DMA>:
{
 8006b94:	b570      	push	{r4, r5, r6, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	4604      	mov	r4, r0
 8006b9a:	4616      	mov	r6, r2
  if (hi2s->State != HAL_I2S_STATE_READY)
 8006b9c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8006ba0:	b2d2      	uxtb	r2, r2
 8006ba2:	2a01      	cmp	r2, #1
 8006ba4:	d005      	beq.n	8006bb2 <HAL_I2SEx_TransmitReceive_DMA+0x1e>
    errorcode = HAL_BUSY;
 8006ba6:	2002      	movs	r0, #2
  __HAL_UNLOCK(hi2s);
 8006ba8:	2300      	movs	r3, #0
 8006baa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8006bae:	b002      	add	sp, #8
 8006bb0:	bd70      	pop	{r4, r5, r6, pc}
 8006bb2:	460d      	mov	r5, r1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006bb4:	2900      	cmp	r1, #0
 8006bb6:	f000 80d1 	beq.w	8006d5c <HAL_I2SEx_TransmitReceive_DMA+0x1c8>
 8006bba:	2e00      	cmp	r6, #0
 8006bbc:	f000 80d0 	beq.w	8006d60 <HAL_I2SEx_TransmitReceive_DMA+0x1cc>
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	f000 80cf 	beq.w	8006d64 <HAL_I2SEx_TransmitReceive_DMA+0x1d0>
  __HAL_LOCK(hi2s);
 8006bc6:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8006bca:	b2d2      	uxtb	r2, r2
 8006bcc:	2a01      	cmp	r2, #1
 8006bce:	f000 80cb 	beq.w	8006d68 <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  hi2s->pTxBuffPtr = pTxData;
 8006bd8:	6261      	str	r1, [r4, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 8006bda:	62c6      	str	r6, [r0, #44]	; 0x2c
  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006bdc:	6802      	ldr	r2, [r0, #0]
 8006bde:	69d2      	ldr	r2, [r2, #28]
 8006be0:	f002 0207 	and.w	r2, r2, #7
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8006be4:	2a03      	cmp	r2, #3
 8006be6:	d05a      	beq.n	8006c9e <HAL_I2SEx_TransmitReceive_DMA+0x10a>
 8006be8:	2a05      	cmp	r2, #5
 8006bea:	d058      	beq.n	8006c9e <HAL_I2SEx_TransmitReceive_DMA+0x10a>
    hi2s->TxXferSize  = Size;
 8006bec:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8006bee:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8006bf0:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8006bf2:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	6463      	str	r3, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 8006bf8:	2305      	movs	r3, #5
 8006bfa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 8006bfe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006c00:	495a      	ldr	r1, [pc, #360]	; (8006d6c <HAL_I2SEx_TransmitReceive_DMA+0x1d8>)
 8006c02:	6419      	str	r1, [r3, #64]	; 0x40
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8006c04:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006c06:	4a5a      	ldr	r2, [pc, #360]	; (8006d70 <HAL_I2SEx_TransmitReceive_DMA+0x1dc>)
 8006c08:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 8006c0a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006c0c:	4b59      	ldr	r3, [pc, #356]	; (8006d74 <HAL_I2SEx_TransmitReceive_DMA+0x1e0>)
 8006c0e:	64c3      	str	r3, [r0, #76]	; 0x4c
  hi2s->hdmatx->XferHalfCpltCallback  = I2SEx_TxRxDMAHalfCplt;
 8006c10:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006c12:	6401      	str	r1, [r0, #64]	; 0x40
  hi2s->hdmatx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8006c14:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006c16:	63ca      	str	r2, [r1, #60]	; 0x3c
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 8006c18:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006c1a:	64d3      	str	r3, [r2, #76]	; 0x4c
  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 8006c1c:	6822      	ldr	r2, [r4, #0]
 8006c1e:	69d3      	ldr	r3, [r2, #28]
 8006c20:	f403 7340 	and.w	r3, r3, #768	; 0x300
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8006c24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c28:	d001      	beq.n	8006c2e <HAL_I2SEx_TransmitReceive_DMA+0x9a>
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d145      	bne.n	8006cba <HAL_I2SEx_TransmitReceive_DMA+0x126>
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8006c2e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006c30:	4b51      	ldr	r3, [pc, #324]	; (8006d78 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d03a      	beq.n	8006cac <HAL_I2SEx_TransmitReceive_DMA+0x118>
 8006c36:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 8006c3a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	4632      	mov	r2, r6
 8006c40:	310c      	adds	r1, #12
 8006c42:	f7f9 fe6e 	bl	8000922 <HAL_DMA_Start_IT>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8006c46:	6822      	ldr	r2, [r4, #0]
 8006c48:	4b4b      	ldr	r3, [pc, #300]	; (8006d78 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d030      	beq.n	8006cb0 <HAL_I2SEx_TransmitReceive_DMA+0x11c>
 8006c4e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006c52:	6853      	ldr	r3, [r2, #4]
 8006c54:	f043 0301 	orr.w	r3, r3, #1
 8006c58:	6053      	str	r3, [r2, #4]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8006c5a:	6822      	ldr	r2, [r4, #0]
 8006c5c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	320c      	adds	r2, #12
 8006c62:	4629      	mov	r1, r5
 8006c64:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006c66:	f7f9 fe5c 	bl	8000922 <HAL_DMA_Start_IT>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006c6a:	6822      	ldr	r2, [r4, #0]
 8006c6c:	6853      	ldr	r3, [r2, #4]
 8006c6e:	f043 0302 	orr.w	r3, r3, #2
 8006c72:	6053      	str	r3, [r2, #4]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8006c74:	6823      	ldr	r3, [r4, #0]
 8006c76:	69da      	ldr	r2, [r3, #28]
 8006c78:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8006c7c:	d16a      	bne.n	8006d54 <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
      __HAL_I2SEXT_ENABLE(hi2s);
 8006c7e:	4a3e      	ldr	r2, [pc, #248]	; (8006d78 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d017      	beq.n	8006cb4 <HAL_I2SEx_TransmitReceive_DMA+0x120>
 8006c84:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006c88:	69d3      	ldr	r3, [r2, #28]
 8006c8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006c8e:	61d3      	str	r3, [r2, #28]
      __HAL_I2S_ENABLE(hi2s);
 8006c90:	6822      	ldr	r2, [r4, #0]
 8006c92:	69d3      	ldr	r3, [r2, #28]
 8006c94:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006c98:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	e784      	b.n	8006ba8 <HAL_I2SEx_TransmitReceive_DMA+0x14>
    hi2s->TxXferSize  = (Size << 1U);
 8006c9e:	005b      	lsls	r3, r3, #1
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8006ca4:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 8006ca6:	8623      	strh	r3, [r4, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8006ca8:	8663      	strh	r3, [r4, #50]	; 0x32
 8006caa:	e7a3      	b.n	8006bf4 <HAL_I2SEx_TransmitReceive_DMA+0x60>
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8006cac:	4933      	ldr	r1, [pc, #204]	; (8006d7c <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8006cae:	e7c4      	b.n	8006c3a <HAL_I2SEx_TransmitReceive_DMA+0xa6>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8006cb0:	4a32      	ldr	r2, [pc, #200]	; (8006d7c <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8006cb2:	e7ce      	b.n	8006c52 <HAL_I2SEx_TransmitReceive_DMA+0xbe>
      __HAL_I2SEXT_ENABLE(hi2s);
 8006cb4:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8006cb8:	e7e6      	b.n	8006c88 <HAL_I2SEx_TransmitReceive_DMA+0xf4>
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8006cba:	69d3      	ldr	r3, [r2, #28]
 8006cbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cc0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006cc4:	d037      	beq.n	8006d36 <HAL_I2SEx_TransmitReceive_DMA+0x1a2>
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8006cc6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006cc8:	4b2b      	ldr	r3, [pc, #172]	; (8006d78 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d03b      	beq.n	8006d46 <HAL_I2SEx_TransmitReceive_DMA+0x1b2>
 8006cce:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006cd2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	320c      	adds	r2, #12
 8006cd8:	4629      	mov	r1, r5
 8006cda:	f7f9 fe22 	bl	8000922 <HAL_DMA_Start_IT>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8006cde:	6822      	ldr	r2, [r4, #0]
 8006ce0:	4b25      	ldr	r3, [pc, #148]	; (8006d78 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d031      	beq.n	8006d4a <HAL_I2SEx_TransmitReceive_DMA+0x1b6>
 8006ce6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006cea:	6853      	ldr	r3, [r2, #4]
 8006cec:	f043 0302 	orr.w	r3, r3, #2
 8006cf0:	6053      	str	r3, [r2, #4]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8006cf2:	6821      	ldr	r1, [r4, #0]
 8006cf4:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	4632      	mov	r2, r6
 8006cfa:	310c      	adds	r1, #12
 8006cfc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006cfe:	f7f9 fe10 	bl	8000922 <HAL_DMA_Start_IT>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006d02:	6822      	ldr	r2, [r4, #0]
 8006d04:	6853      	ldr	r3, [r2, #4]
 8006d06:	f043 0301 	orr.w	r3, r3, #1
 8006d0a:	6053      	str	r3, [r2, #4]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8006d0c:	6823      	ldr	r3, [r4, #0]
 8006d0e:	69da      	ldr	r2, [r3, #28]
 8006d10:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8006d14:	d120      	bne.n	8006d58 <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
      __HAL_I2SEXT_ENABLE(hi2s);
 8006d16:	4a18      	ldr	r2, [pc, #96]	; (8006d78 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d018      	beq.n	8006d4e <HAL_I2SEx_TransmitReceive_DMA+0x1ba>
 8006d1c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006d20:	69d3      	ldr	r3, [r2, #28]
 8006d22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006d26:	61d3      	str	r3, [r2, #28]
      __HAL_I2S_ENABLE(hi2s);
 8006d28:	6822      	ldr	r2, [r4, #0]
 8006d2a:	69d3      	ldr	r3, [r2, #28]
 8006d2c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006d30:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006d32:	2000      	movs	r0, #0
 8006d34:	e738      	b.n	8006ba8 <HAL_I2SEx_TransmitReceive_DMA+0x14>
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006d36:	2300      	movs	r3, #0
 8006d38:	9301      	str	r3, [sp, #4]
 8006d3a:	68d3      	ldr	r3, [r2, #12]
 8006d3c:	9301      	str	r3, [sp, #4]
 8006d3e:	6893      	ldr	r3, [r2, #8]
 8006d40:	9301      	str	r3, [sp, #4]
 8006d42:	9b01      	ldr	r3, [sp, #4]
 8006d44:	e7bf      	b.n	8006cc6 <HAL_I2SEx_TransmitReceive_DMA+0x132>
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8006d46:	4a0d      	ldr	r2, [pc, #52]	; (8006d7c <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8006d48:	e7c3      	b.n	8006cd2 <HAL_I2SEx_TransmitReceive_DMA+0x13e>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8006d4a:	4a0c      	ldr	r2, [pc, #48]	; (8006d7c <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8006d4c:	e7cd      	b.n	8006cea <HAL_I2SEx_TransmitReceive_DMA+0x156>
      __HAL_I2SEXT_ENABLE(hi2s);
 8006d4e:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8006d52:	e7e5      	b.n	8006d20 <HAL_I2SEx_TransmitReceive_DMA+0x18c>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006d54:	2000      	movs	r0, #0
 8006d56:	e727      	b.n	8006ba8 <HAL_I2SEx_TransmitReceive_DMA+0x14>
 8006d58:	2000      	movs	r0, #0
 8006d5a:	e725      	b.n	8006ba8 <HAL_I2SEx_TransmitReceive_DMA+0x14>
    return  HAL_ERROR;
 8006d5c:	2001      	movs	r0, #1
 8006d5e:	e726      	b.n	8006bae <HAL_I2SEx_TransmitReceive_DMA+0x1a>
 8006d60:	2001      	movs	r0, #1
 8006d62:	e724      	b.n	8006bae <HAL_I2SEx_TransmitReceive_DMA+0x1a>
 8006d64:	2001      	movs	r0, #1
 8006d66:	e722      	b.n	8006bae <HAL_I2SEx_TransmitReceive_DMA+0x1a>
  __HAL_LOCK(hi2s);
 8006d68:	2002      	movs	r0, #2
 8006d6a:	e720      	b.n	8006bae <HAL_I2SEx_TransmitReceive_DMA+0x1a>
 8006d6c:	08006d83 	.word	0x08006d83
 8006d70:	08006d8f 	.word	0x08006d8f
 8006d74:	08006689 	.word	0x08006689
 8006d78:	40003800 	.word	0x40003800
 8006d7c:	40003400 	.word	0x40003400

08006d80 <HAL_I2SEx_TxRxHalfCpltCallback>:
{
 8006d80:	4770      	bx	lr

08006d82 <I2SEx_TxRxDMAHalfCplt>:
{
 8006d82:	b508      	push	{r3, lr}
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 8006d84:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006d86:	f7ff fffb 	bl	8006d80 <HAL_I2SEx_TxRxHalfCpltCallback>
 8006d8a:	bd08      	pop	{r3, pc}

08006d8c <HAL_I2SEx_TxRxCpltCallback>:
{
 8006d8c:	4770      	bx	lr

08006d8e <I2SEx_TxRxDMACplt>:
{
 8006d8e:	b538      	push	{r3, r4, r5, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d90:	6b85      	ldr	r5, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8006d92:	69c3      	ldr	r3, [r0, #28]
 8006d94:	b933      	cbnz	r3, 8006da4 <I2SEx_TxRxDMACplt+0x16>
 8006d96:	4604      	mov	r4, r0
    if (hi2s->hdmarx == hdma)
 8006d98:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8006d9a:	4298      	cmp	r0, r3
 8006d9c:	d003      	beq.n	8006da6 <I2SEx_TxRxDMACplt+0x18>
    if (hi2s->hdmatx == hdma)
 8006d9e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8006da0:	429c      	cmp	r4, r3
 8006da2:	d029      	beq.n	8006df8 <I2SEx_TxRxDMACplt+0x6a>
 8006da4:	bd38      	pop	{r3, r4, r5, pc}
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8006da6:	682b      	ldr	r3, [r5, #0]
 8006da8:	69da      	ldr	r2, [r3, #28]
 8006daa:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8006dae:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8006db2:	d003      	beq.n	8006dbc <I2SEx_TxRxDMACplt+0x2e>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 8006db4:	69da      	ldr	r2, [r3, #28]
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8006db6:	f412 7f40 	tst.w	r2, #768	; 0x300
 8006dba:	d118      	bne.n	8006dee <I2SEx_TxRxDMACplt+0x60>
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8006dbc:	4a23      	ldr	r2, [pc, #140]	; (8006e4c <I2SEx_TxRxDMACplt+0xbe>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d012      	beq.n	8006de8 <I2SEx_TxRxDMACplt+0x5a>
 8006dc2:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006dc6:	6853      	ldr	r3, [r2, #4]
 8006dc8:	f023 0301 	bic.w	r3, r3, #1
 8006dcc:	6053      	str	r3, [r2, #4]
      hi2s->RxXferCount = 0U;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	866b      	strh	r3, [r5, #50]	; 0x32
      if (hi2s->TxXferCount == 0U)
 8006dd2:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1e1      	bne.n	8006d9e <I2SEx_TxRxDMACplt+0x10>
        hi2s->State = HAL_I2S_STATE_READY;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006de0:	4628      	mov	r0, r5
 8006de2:	f7ff ffd3 	bl	8006d8c <HAL_I2SEx_TxRxCpltCallback>
 8006de6:	e7da      	b.n	8006d9e <I2SEx_TxRxDMACplt+0x10>
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8006de8:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8006dec:	e7eb      	b.n	8006dc6 <I2SEx_TxRxDMACplt+0x38>
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006dee:	685a      	ldr	r2, [r3, #4]
 8006df0:	f022 0201 	bic.w	r2, r2, #1
 8006df4:	605a      	str	r2, [r3, #4]
 8006df6:	e7ea      	b.n	8006dce <I2SEx_TxRxDMACplt+0x40>
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8006df8:	682b      	ldr	r3, [r5, #0]
 8006dfa:	69da      	ldr	r2, [r3, #28]
 8006dfc:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8006e00:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8006e04:	d003      	beq.n	8006e0e <I2SEx_TxRxDMACplt+0x80>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 8006e06:	69da      	ldr	r2, [r3, #28]
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8006e08:	f412 7f40 	tst.w	r2, #768	; 0x300
 8006e0c:	d110      	bne.n	8006e30 <I2SEx_TxRxDMACplt+0xa2>
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006e0e:	685a      	ldr	r2, [r3, #4]
 8006e10:	f022 0202 	bic.w	r2, r2, #2
 8006e14:	605a      	str	r2, [r3, #4]
      hi2s->TxXferCount = 0U;
 8006e16:	2300      	movs	r3, #0
 8006e18:	856b      	strh	r3, [r5, #42]	; 0x2a
      if (hi2s->RxXferCount == 0U)
 8006e1a:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1c0      	bne.n	8006da4 <I2SEx_TxRxDMACplt+0x16>
        hi2s->State = HAL_I2S_STATE_READY;
 8006e22:	2301      	movs	r3, #1
 8006e24:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006e28:	4628      	mov	r0, r5
 8006e2a:	f7ff ffaf 	bl	8006d8c <HAL_I2SEx_TxRxCpltCallback>
}
 8006e2e:	e7b9      	b.n	8006da4 <I2SEx_TxRxDMACplt+0x16>
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8006e30:	4a06      	ldr	r2, [pc, #24]	; (8006e4c <I2SEx_TxRxDMACplt+0xbe>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d006      	beq.n	8006e44 <I2SEx_TxRxDMACplt+0xb6>
 8006e36:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006e3a:	6853      	ldr	r3, [r2, #4]
 8006e3c:	f023 0302 	bic.w	r3, r3, #2
 8006e40:	6053      	str	r3, [r2, #4]
 8006e42:	e7e8      	b.n	8006e16 <I2SEx_TxRxDMACplt+0x88>
 8006e44:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8006e48:	e7f7      	b.n	8006e3a <I2SEx_TxRxDMACplt+0xac>
 8006e4a:	bf00      	nop
 8006e4c:	40003800 	.word	0x40003800

08006e50 <I2SEx_TxISR_I2S>:
{
 8006e50:	b508      	push	{r3, lr}
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006e52:	6802      	ldr	r2, [r0, #0]
 8006e54:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006e56:	1c99      	adds	r1, r3, #2
 8006e58:	6241      	str	r1, [r0, #36]	; 0x24
 8006e5a:	881b      	ldrh	r3, [r3, #0]
 8006e5c:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 8006e5e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	3b01      	subs	r3, #1
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8006e68:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	b93b      	cbnz	r3, 8006e7e <I2SEx_TxISR_I2S+0x2e>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006e6e:	6802      	ldr	r2, [r0, #0]
 8006e70:	6853      	ldr	r3, [r2, #4]
 8006e72:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e76:	6053      	str	r3, [r2, #4]
    if (hi2s->RxXferCount == 0U)
 8006e78:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	b103      	cbz	r3, 8006e80 <I2SEx_TxISR_I2S+0x30>
 8006e7e:	bd08      	pop	{r3, pc}
      hi2s->State = HAL_I2S_STATE_READY;
 8006e80:	2301      	movs	r3, #1
 8006e82:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006e86:	f7ff ff81 	bl	8006d8c <HAL_I2SEx_TxRxCpltCallback>
}
 8006e8a:	e7f8      	b.n	8006e7e <I2SEx_TxISR_I2S+0x2e>

08006e8c <I2SEx_RxISR_I2SExt>:
{
 8006e8c:	b508      	push	{r3, lr}
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006e8e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8006e90:	1c9a      	adds	r2, r3, #2
 8006e92:	62c2      	str	r2, [r0, #44]	; 0x2c
 8006e94:	6801      	ldr	r1, [r0, #0]
 8006e96:	4a14      	ldr	r2, [pc, #80]	; (8006ee8 <I2SEx_RxISR_I2SExt+0x5c>)
 8006e98:	4291      	cmp	r1, r2
 8006e9a:	d019      	beq.n	8006ed0 <I2SEx_RxISR_I2SExt+0x44>
 8006e9c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006ea0:	68d2      	ldr	r2, [r2, #12]
 8006ea2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006ea4:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	b29b      	uxth	r3, r3
 8006eac:	8643      	strh	r3, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 8006eae:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	b963      	cbnz	r3, 8006ece <I2SEx_RxISR_I2SExt+0x42>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006eb4:	6802      	ldr	r2, [r0, #0]
 8006eb6:	4b0c      	ldr	r3, [pc, #48]	; (8006ee8 <I2SEx_RxISR_I2SExt+0x5c>)
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d00c      	beq.n	8006ed6 <I2SEx_RxISR_I2SExt+0x4a>
 8006ebc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006ec0:	6853      	ldr	r3, [r2, #4]
 8006ec2:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8006ec6:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 8006ec8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	b12b      	cbz	r3, 8006eda <I2SEx_RxISR_I2SExt+0x4e>
 8006ece:	bd08      	pop	{r3, pc}
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006ed0:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8006ed4:	e7e4      	b.n	8006ea0 <I2SEx_RxISR_I2SExt+0x14>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006ed6:	4a05      	ldr	r2, [pc, #20]	; (8006eec <I2SEx_RxISR_I2SExt+0x60>)
 8006ed8:	e7f2      	b.n	8006ec0 <I2SEx_RxISR_I2SExt+0x34>
      hi2s->State = HAL_I2S_STATE_READY;
 8006eda:	2301      	movs	r3, #1
 8006edc:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006ee0:	f7ff ff54 	bl	8006d8c <HAL_I2SEx_TxRxCpltCallback>
}
 8006ee4:	e7f3      	b.n	8006ece <I2SEx_RxISR_I2SExt+0x42>
 8006ee6:	bf00      	nop
 8006ee8:	40003800 	.word	0x40003800
 8006eec:	40003400 	.word	0x40003400

08006ef0 <I2SEx_TxISR_I2SExt>:
{
 8006ef0:	b508      	push	{r3, lr}
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006ef2:	6802      	ldr	r2, [r0, #0]
 8006ef4:	4b14      	ldr	r3, [pc, #80]	; (8006f48 <I2SEx_TxISR_I2SExt+0x58>)
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d01c      	beq.n	8006f34 <I2SEx_TxISR_I2SExt+0x44>
 8006efa:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006efe:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006f00:	1c99      	adds	r1, r3, #2
 8006f02:	6241      	str	r1, [r0, #36]	; 0x24
 8006f04:	881b      	ldrh	r3, [r3, #0]
 8006f06:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 8006f08:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	3b01      	subs	r3, #1
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8006f12:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	b963      	cbnz	r3, 8006f32 <I2SEx_TxISR_I2SExt+0x42>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006f18:	6802      	ldr	r2, [r0, #0]
 8006f1a:	4b0b      	ldr	r3, [pc, #44]	; (8006f48 <I2SEx_TxISR_I2SExt+0x58>)
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d00b      	beq.n	8006f38 <I2SEx_TxISR_I2SExt+0x48>
 8006f20:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006f24:	6853      	ldr	r3, [r2, #4]
 8006f26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f2a:	6053      	str	r3, [r2, #4]
    if (hi2s->RxXferCount == 0U)
 8006f2c:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	b123      	cbz	r3, 8006f3c <I2SEx_TxISR_I2SExt+0x4c>
 8006f32:	bd08      	pop	{r3, pc}
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006f34:	4a05      	ldr	r2, [pc, #20]	; (8006f4c <I2SEx_TxISR_I2SExt+0x5c>)
 8006f36:	e7e2      	b.n	8006efe <I2SEx_TxISR_I2SExt+0xe>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006f38:	4a04      	ldr	r2, [pc, #16]	; (8006f4c <I2SEx_TxISR_I2SExt+0x5c>)
 8006f3a:	e7f3      	b.n	8006f24 <I2SEx_TxISR_I2SExt+0x34>
      hi2s->State = HAL_I2S_STATE_READY;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006f42:	f7ff ff23 	bl	8006d8c <HAL_I2SEx_TxRxCpltCallback>
}
 8006f46:	e7f4      	b.n	8006f32 <I2SEx_TxISR_I2SExt+0x42>
 8006f48:	40003800 	.word	0x40003800
 8006f4c:	40003400 	.word	0x40003400

08006f50 <I2SEx_RxISR_I2S>:
{
 8006f50:	b508      	push	{r3, lr}
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006f52:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8006f54:	1c9a      	adds	r2, r3, #2
 8006f56:	62c2      	str	r2, [r0, #44]	; 0x2c
 8006f58:	6802      	ldr	r2, [r0, #0]
 8006f5a:	68d2      	ldr	r2, [r2, #12]
 8006f5c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006f5e:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	3b01      	subs	r3, #1
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	8643      	strh	r3, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 8006f68:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	b93b      	cbnz	r3, 8006f7e <I2SEx_RxISR_I2S+0x2e>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006f6e:	6802      	ldr	r2, [r0, #0]
 8006f70:	6853      	ldr	r3, [r2, #4]
 8006f72:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8006f76:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 8006f78:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	b103      	cbz	r3, 8006f80 <I2SEx_RxISR_I2S+0x30>
 8006f7e:	bd08      	pop	{r3, pc}
      hi2s->State = HAL_I2S_STATE_READY;
 8006f80:	2301      	movs	r3, #1
 8006f82:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006f86:	f7ff ff01 	bl	8006d8c <HAL_I2SEx_TxRxCpltCallback>
}
 8006f8a:	e7f8      	b.n	8006f7e <I2SEx_RxISR_I2S+0x2e>

08006f8c <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8006f8c:	b510      	push	{r4, lr}
 8006f8e:	b086      	sub	sp, #24
 8006f90:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006f92:	6803      	ldr	r3, [r0, #0]
 8006f94:	689a      	ldr	r2, [r3, #8]
 8006f96:	9205      	str	r2, [sp, #20]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006f98:	4a70      	ldr	r2, [pc, #448]	; (800715c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d06f      	beq.n	800707e <HAL_I2SEx_FullDuplex_IRQHandler+0xf2>
 8006f9e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006fa2:	6891      	ldr	r1, [r2, #8]
 8006fa4:	9104      	str	r1, [sp, #16]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	9303      	str	r3, [sp, #12]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006faa:	6853      	ldr	r3, [r2, #4]
 8006fac:	9302      	str	r3, [sp, #8]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006fae:	6863      	ldr	r3, [r4, #4]
 8006fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fb4:	d001      	beq.n	8006fba <HAL_I2SEx_FullDuplex_IRQHandler+0x2e>
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d170      	bne.n	800709c <HAL_I2SEx_FullDuplex_IRQHandler+0x110>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006fba:	9b05      	ldr	r3, [sp, #20]
 8006fbc:	f013 0f02 	tst.w	r3, #2
 8006fc0:	d003      	beq.n	8006fca <HAL_I2SEx_FullDuplex_IRQHandler+0x3e>
 8006fc2:	9b03      	ldr	r3, [sp, #12]
 8006fc4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006fc8:	d15c      	bne.n	8007084 <HAL_I2SEx_FullDuplex_IRQHandler+0xf8>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006fca:	9b04      	ldr	r3, [sp, #16]
 8006fcc:	f013 0f01 	tst.w	r3, #1
 8006fd0:	d003      	beq.n	8006fda <HAL_I2SEx_FullDuplex_IRQHandler+0x4e>
 8006fd2:	9b02      	ldr	r3, [sp, #8]
 8006fd4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006fd8:	d158      	bne.n	800708c <HAL_I2SEx_FullDuplex_IRQHandler+0x100>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006fda:	9b04      	ldr	r3, [sp, #16]
 8006fdc:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006fe0:	d024      	beq.n	800702c <HAL_I2SEx_FullDuplex_IRQHandler+0xa0>
 8006fe2:	9b02      	ldr	r3, [sp, #8]
 8006fe4:	f013 0f20 	tst.w	r3, #32
 8006fe8:	d020      	beq.n	800702c <HAL_I2SEx_FullDuplex_IRQHandler+0xa0>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006fea:	6822      	ldr	r2, [r4, #0]
 8006fec:	4b5b      	ldr	r3, [pc, #364]	; (800715c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d050      	beq.n	8007094 <HAL_I2SEx_FullDuplex_IRQHandler+0x108>
 8006ff2:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006ff6:	6853      	ldr	r3, [r2, #4]
 8006ff8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8006ffc:	6053      	str	r3, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006ffe:	6822      	ldr	r2, [r4, #0]
 8007000:	6853      	ldr	r3, [r2, #4]
 8007002:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007006:	6053      	str	r3, [r2, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007008:	2300      	movs	r3, #0
 800700a:	9300      	str	r3, [sp, #0]
 800700c:	6823      	ldr	r3, [r4, #0]
 800700e:	68da      	ldr	r2, [r3, #12]
 8007010:	9200      	str	r2, [sp, #0]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	9300      	str	r3, [sp, #0]
 8007016:	9b00      	ldr	r3, [sp, #0]
      hi2s->State = HAL_I2S_STATE_READY;
 8007018:	2301      	movs	r3, #1
 800701a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800701e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007020:	f043 0302 	orr.w	r3, r3, #2
 8007024:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8007026:	4620      	mov	r0, r4
 8007028:	f7ff fa52 	bl	80064d0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800702c:	9b05      	ldr	r3, [sp, #20]
 800702e:	f013 0f08 	tst.w	r3, #8
 8007032:	d022      	beq.n	800707a <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
 8007034:	9b03      	ldr	r3, [sp, #12]
 8007036:	f013 0f20 	tst.w	r3, #32
 800703a:	d01e      	beq.n	800707a <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800703c:	6822      	ldr	r2, [r4, #0]
 800703e:	6853      	ldr	r3, [r2, #4]
 8007040:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007044:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007046:	6822      	ldr	r2, [r4, #0]
 8007048:	4b44      	ldr	r3, [pc, #272]	; (800715c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 800704a:	429a      	cmp	r2, r3
 800704c:	d024      	beq.n	8007098 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800704e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007052:	6853      	ldr	r3, [r2, #4]
 8007054:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8007058:	6053      	str	r3, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800705a:	2300      	movs	r3, #0
 800705c:	9301      	str	r3, [sp, #4]
 800705e:	6823      	ldr	r3, [r4, #0]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	9301      	str	r3, [sp, #4]
 8007064:	9b01      	ldr	r3, [sp, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8007066:	2301      	movs	r3, #1
 8007068:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800706c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800706e:	f043 0304 	orr.w	r3, r3, #4
 8007072:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8007074:	4620      	mov	r0, r4
 8007076:	f7ff fa2b 	bl	80064d0 <HAL_I2S_ErrorCallback>
}
 800707a:	b006      	add	sp, #24
 800707c:	bd10      	pop	{r4, pc}
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800707e:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8007082:	e78e      	b.n	8006fa2 <HAL_I2SEx_FullDuplex_IRQHandler+0x16>
      I2SEx_TxISR_I2S(hi2s);
 8007084:	4620      	mov	r0, r4
 8007086:	f7ff fee3 	bl	8006e50 <I2SEx_TxISR_I2S>
 800708a:	e79e      	b.n	8006fca <HAL_I2SEx_FullDuplex_IRQHandler+0x3e>
      I2SEx_RxISR_I2SExt(hi2s);
 800708c:	4620      	mov	r0, r4
 800708e:	f7ff fefd 	bl	8006e8c <I2SEx_RxISR_I2SExt>
 8007092:	e7a2      	b.n	8006fda <HAL_I2SEx_FullDuplex_IRQHandler+0x4e>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007094:	4a32      	ldr	r2, [pc, #200]	; (8007160 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8007096:	e7ae      	b.n	8006ff6 <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007098:	4a31      	ldr	r2, [pc, #196]	; (8007160 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 800709a:	e7da      	b.n	8007052 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800709c:	9b04      	ldr	r3, [sp, #16]
 800709e:	f013 0f02 	tst.w	r3, #2
 80070a2:	d003      	beq.n	80070ac <HAL_I2SEx_FullDuplex_IRQHandler+0x120>
 80070a4:	9b02      	ldr	r3, [sp, #8]
 80070a6:	f013 0f80 	tst.w	r3, #128	; 0x80
 80070aa:	d14a      	bne.n	8007142 <HAL_I2SEx_FullDuplex_IRQHandler+0x1b6>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80070ac:	9b05      	ldr	r3, [sp, #20]
 80070ae:	f013 0f01 	tst.w	r3, #1
 80070b2:	d003      	beq.n	80070bc <HAL_I2SEx_FullDuplex_IRQHandler+0x130>
 80070b4:	9b03      	ldr	r3, [sp, #12]
 80070b6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80070ba:	d146      	bne.n	800714a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80070bc:	9b05      	ldr	r3, [sp, #20]
 80070be:	f013 0f40 	tst.w	r3, #64	; 0x40
 80070c2:	d01c      	beq.n	80070fe <HAL_I2SEx_FullDuplex_IRQHandler+0x172>
 80070c4:	9b03      	ldr	r3, [sp, #12]
 80070c6:	f013 0f20 	tst.w	r3, #32
 80070ca:	d018      	beq.n	80070fe <HAL_I2SEx_FullDuplex_IRQHandler+0x172>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80070cc:	6822      	ldr	r2, [r4, #0]
 80070ce:	6853      	ldr	r3, [r2, #4]
 80070d0:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80070d4:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80070d6:	6822      	ldr	r2, [r4, #0]
 80070d8:	4b20      	ldr	r3, [pc, #128]	; (800715c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 80070da:	429a      	cmp	r2, r3
 80070dc:	d039      	beq.n	8007152 <HAL_I2SEx_FullDuplex_IRQHandler+0x1c6>
 80070de:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80070e2:	6853      	ldr	r3, [r2, #4]
 80070e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80070e8:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 80070ea:	2301      	movs	r3, #1
 80070ec:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80070f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80070f2:	f043 0302 	orr.w	r3, r3, #2
 80070f6:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80070f8:	4620      	mov	r0, r4
 80070fa:	f7ff f9e9 	bl	80064d0 <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80070fe:	9b04      	ldr	r3, [sp, #16]
 8007100:	f013 0f08 	tst.w	r3, #8
 8007104:	d0b9      	beq.n	800707a <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
 8007106:	9b02      	ldr	r3, [sp, #8]
 8007108:	f013 0f20 	tst.w	r3, #32
 800710c:	d0b5      	beq.n	800707a <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800710e:	6822      	ldr	r2, [r4, #0]
 8007110:	4b12      	ldr	r3, [pc, #72]	; (800715c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8007112:	429a      	cmp	r2, r3
 8007114:	d01f      	beq.n	8007156 <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
 8007116:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800711a:	6853      	ldr	r3, [r2, #4]
 800711c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007120:	6053      	str	r3, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007122:	6822      	ldr	r2, [r4, #0]
 8007124:	6853      	ldr	r3, [r2, #4]
 8007126:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800712a:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 800712c:	2301      	movs	r3, #1
 800712e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007132:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007134:	f043 0304 	orr.w	r3, r3, #4
 8007138:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800713a:	4620      	mov	r0, r4
 800713c:	f7ff f9c8 	bl	80064d0 <HAL_I2S_ErrorCallback>
}
 8007140:	e79b      	b.n	800707a <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      I2SEx_TxISR_I2SExt(hi2s);
 8007142:	4620      	mov	r0, r4
 8007144:	f7ff fed4 	bl	8006ef0 <I2SEx_TxISR_I2SExt>
 8007148:	e7b0      	b.n	80070ac <HAL_I2SEx_FullDuplex_IRQHandler+0x120>
      I2SEx_RxISR_I2S(hi2s);
 800714a:	4620      	mov	r0, r4
 800714c:	f7ff ff00 	bl	8006f50 <I2SEx_RxISR_I2S>
 8007150:	e7b4      	b.n	80070bc <HAL_I2SEx_FullDuplex_IRQHandler+0x130>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007152:	4a03      	ldr	r2, [pc, #12]	; (8007160 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8007154:	e7c5      	b.n	80070e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007156:	4a02      	ldr	r2, [pc, #8]	; (8007160 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8007158:	e7df      	b.n	800711a <HAL_I2SEx_FullDuplex_IRQHandler+0x18e>
 800715a:	bf00      	nop
 800715c:	40003800 	.word	0x40003800
 8007160:	40003400 	.word	0x40003400
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
  return HAL_OK;
}
 8007164:	2000      	movs	r0, #0
 8007166:	4770      	bx	lr

08007168 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007168:	2800      	cmp	r0, #0
 800716a:	f000 81bb 	beq.w	80074e4 <HAL_RCC_OscConfig+0x37c>
{
 800716e:	b570      	push	{r4, r5, r6, lr}
 8007170:	b082      	sub	sp, #8
 8007172:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007174:	6803      	ldr	r3, [r0, #0]
 8007176:	f013 0f01 	tst.w	r3, #1
 800717a:	d03b      	beq.n	80071f4 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800717c:	4ba7      	ldr	r3, [pc, #668]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f003 030c 	and.w	r3, r3, #12
 8007184:	2b04      	cmp	r3, #4
 8007186:	d02c      	beq.n	80071e2 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007188:	4ba4      	ldr	r3, [pc, #656]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007190:	2b08      	cmp	r3, #8
 8007192:	d021      	beq.n	80071d8 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007194:	6863      	ldr	r3, [r4, #4]
 8007196:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800719a:	d04f      	beq.n	800723c <HAL_RCC_OscConfig+0xd4>
 800719c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80071a0:	d052      	beq.n	8007248 <HAL_RCC_OscConfig+0xe0>
 80071a2:	4b9e      	ldr	r3, [pc, #632]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80071aa:	601a      	str	r2, [r3, #0]
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80071b2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80071b4:	6863      	ldr	r3, [r4, #4]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d050      	beq.n	800725c <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071ba:	f7f9 f867 	bl	800028c <HAL_GetTick>
 80071be:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071c0:	4b96      	ldr	r3, [pc, #600]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80071c8:	d114      	bne.n	80071f4 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071ca:	f7f9 f85f 	bl	800028c <HAL_GetTick>
 80071ce:	1b40      	subs	r0, r0, r5
 80071d0:	2864      	cmp	r0, #100	; 0x64
 80071d2:	d9f5      	bls.n	80071c0 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 80071d4:	2003      	movs	r0, #3
 80071d6:	e18a      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80071d8:	4b90      	ldr	r3, [pc, #576]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80071e0:	d0d8      	beq.n	8007194 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071e2:	4b8e      	ldr	r3, [pc, #568]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80071ea:	d003      	beq.n	80071f4 <HAL_RCC_OscConfig+0x8c>
 80071ec:	6863      	ldr	r3, [r4, #4]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	f000 817a 	beq.w	80074e8 <HAL_RCC_OscConfig+0x380>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071f4:	6823      	ldr	r3, [r4, #0]
 80071f6:	f013 0f02 	tst.w	r3, #2
 80071fa:	d055      	beq.n	80072a8 <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80071fc:	4b87      	ldr	r3, [pc, #540]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f013 0f0c 	tst.w	r3, #12
 8007204:	d03e      	beq.n	8007284 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007206:	4b85      	ldr	r3, [pc, #532]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800720e:	2b08      	cmp	r3, #8
 8007210:	d033      	beq.n	800727a <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007212:	68e3      	ldr	r3, [r4, #12]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d068      	beq.n	80072ea <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007218:	2201      	movs	r2, #1
 800721a:	4b81      	ldr	r3, [pc, #516]	; (8007420 <HAL_RCC_OscConfig+0x2b8>)
 800721c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800721e:	f7f9 f835 	bl	800028c <HAL_GetTick>
 8007222:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007224:	4b7d      	ldr	r3, [pc, #500]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f013 0f02 	tst.w	r3, #2
 800722c:	d154      	bne.n	80072d8 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800722e:	f7f9 f82d 	bl	800028c <HAL_GetTick>
 8007232:	1b40      	subs	r0, r0, r5
 8007234:	2802      	cmp	r0, #2
 8007236:	d9f5      	bls.n	8007224 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8007238:	2003      	movs	r0, #3
 800723a:	e158      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800723c:	4a77      	ldr	r2, [pc, #476]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 800723e:	6813      	ldr	r3, [r2, #0]
 8007240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007244:	6013      	str	r3, [r2, #0]
 8007246:	e7b5      	b.n	80071b4 <HAL_RCC_OscConfig+0x4c>
 8007248:	4b74      	ldr	r3, [pc, #464]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007250:	601a      	str	r2, [r3, #0]
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007258:	601a      	str	r2, [r3, #0]
 800725a:	e7ab      	b.n	80071b4 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 800725c:	f7f9 f816 	bl	800028c <HAL_GetTick>
 8007260:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007262:	4b6e      	ldr	r3, [pc, #440]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800726a:	d0c3      	beq.n	80071f4 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800726c:	f7f9 f80e 	bl	800028c <HAL_GetTick>
 8007270:	1b40      	subs	r0, r0, r5
 8007272:	2864      	cmp	r0, #100	; 0x64
 8007274:	d9f5      	bls.n	8007262 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8007276:	2003      	movs	r0, #3
 8007278:	e139      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800727a:	4b68      	ldr	r3, [pc, #416]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8007282:	d1c6      	bne.n	8007212 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007284:	4b65      	ldr	r3, [pc, #404]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f013 0f02 	tst.w	r3, #2
 800728c:	d004      	beq.n	8007298 <HAL_RCC_OscConfig+0x130>
 800728e:	68e3      	ldr	r3, [r4, #12]
 8007290:	2b01      	cmp	r3, #1
 8007292:	d001      	beq.n	8007298 <HAL_RCC_OscConfig+0x130>
        return HAL_ERROR;
 8007294:	2001      	movs	r0, #1
 8007296:	e12a      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007298:	4a60      	ldr	r2, [pc, #384]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 800729a:	6813      	ldr	r3, [r2, #0]
 800729c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80072a0:	6921      	ldr	r1, [r4, #16]
 80072a2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80072a6:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80072a8:	6823      	ldr	r3, [r4, #0]
 80072aa:	f013 0f08 	tst.w	r3, #8
 80072ae:	d040      	beq.n	8007332 <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80072b0:	6963      	ldr	r3, [r4, #20]
 80072b2:	b363      	cbz	r3, 800730e <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80072b4:	2201      	movs	r2, #1
 80072b6:	4b5b      	ldr	r3, [pc, #364]	; (8007424 <HAL_RCC_OscConfig+0x2bc>)
 80072b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072ba:	f7f8 ffe7 	bl	800028c <HAL_GetTick>
 80072be:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072c0:	4b56      	ldr	r3, [pc, #344]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 80072c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072c4:	f013 0f02 	tst.w	r3, #2
 80072c8:	d133      	bne.n	8007332 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072ca:	f7f8 ffdf 	bl	800028c <HAL_GetTick>
 80072ce:	1b40      	subs	r0, r0, r5
 80072d0:	2802      	cmp	r0, #2
 80072d2:	d9f5      	bls.n	80072c0 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 80072d4:	2003      	movs	r0, #3
 80072d6:	e10a      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072d8:	4a50      	ldr	r2, [pc, #320]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 80072da:	6813      	ldr	r3, [r2, #0]
 80072dc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80072e0:	6921      	ldr	r1, [r4, #16]
 80072e2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80072e6:	6013      	str	r3, [r2, #0]
 80072e8:	e7de      	b.n	80072a8 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 80072ea:	2200      	movs	r2, #0
 80072ec:	4b4c      	ldr	r3, [pc, #304]	; (8007420 <HAL_RCC_OscConfig+0x2b8>)
 80072ee:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80072f0:	f7f8 ffcc 	bl	800028c <HAL_GetTick>
 80072f4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072f6:	4b49      	ldr	r3, [pc, #292]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f013 0f02 	tst.w	r3, #2
 80072fe:	d0d3      	beq.n	80072a8 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007300:	f7f8 ffc4 	bl	800028c <HAL_GetTick>
 8007304:	1b40      	subs	r0, r0, r5
 8007306:	2802      	cmp	r0, #2
 8007308:	d9f5      	bls.n	80072f6 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 800730a:	2003      	movs	r0, #3
 800730c:	e0ef      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800730e:	2200      	movs	r2, #0
 8007310:	4b44      	ldr	r3, [pc, #272]	; (8007424 <HAL_RCC_OscConfig+0x2bc>)
 8007312:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007314:	f7f8 ffba 	bl	800028c <HAL_GetTick>
 8007318:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800731a:	4b40      	ldr	r3, [pc, #256]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 800731c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800731e:	f013 0f02 	tst.w	r3, #2
 8007322:	d006      	beq.n	8007332 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007324:	f7f8 ffb2 	bl	800028c <HAL_GetTick>
 8007328:	1b40      	subs	r0, r0, r5
 800732a:	2802      	cmp	r0, #2
 800732c:	d9f5      	bls.n	800731a <HAL_RCC_OscConfig+0x1b2>
        {
          return HAL_TIMEOUT;
 800732e:	2003      	movs	r0, #3
 8007330:	e0dd      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	f013 0f04 	tst.w	r3, #4
 8007338:	d079      	beq.n	800742e <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800733a:	4b38      	ldr	r3, [pc, #224]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 800733c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800733e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8007342:	d133      	bne.n	80073ac <HAL_RCC_OscConfig+0x244>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007344:	2300      	movs	r3, #0
 8007346:	9301      	str	r3, [sp, #4]
 8007348:	4b34      	ldr	r3, [pc, #208]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 800734a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800734c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007350:	641a      	str	r2, [r3, #64]	; 0x40
 8007352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007354:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007358:	9301      	str	r3, [sp, #4]
 800735a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800735c:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800735e:	4b32      	ldr	r3, [pc, #200]	; (8007428 <HAL_RCC_OscConfig+0x2c0>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007366:	d023      	beq.n	80073b0 <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007368:	68a3      	ldr	r3, [r4, #8]
 800736a:	2b01      	cmp	r3, #1
 800736c:	d034      	beq.n	80073d8 <HAL_RCC_OscConfig+0x270>
 800736e:	2b05      	cmp	r3, #5
 8007370:	d038      	beq.n	80073e4 <HAL_RCC_OscConfig+0x27c>
 8007372:	4b2a      	ldr	r3, [pc, #168]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 8007374:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007376:	f022 0201 	bic.w	r2, r2, #1
 800737a:	671a      	str	r2, [r3, #112]	; 0x70
 800737c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800737e:	f022 0204 	bic.w	r2, r2, #4
 8007382:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007384:	68a3      	ldr	r3, [r4, #8]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d036      	beq.n	80073f8 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800738a:	f7f8 ff7f 	bl	800028c <HAL_GetTick>
 800738e:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007390:	4b22      	ldr	r3, [pc, #136]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 8007392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007394:	f013 0f02 	tst.w	r3, #2
 8007398:	d148      	bne.n	800742c <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800739a:	f7f8 ff77 	bl	800028c <HAL_GetTick>
 800739e:	1b80      	subs	r0, r0, r6
 80073a0:	f241 3388 	movw	r3, #5000	; 0x1388
 80073a4:	4298      	cmp	r0, r3
 80073a6:	d9f3      	bls.n	8007390 <HAL_RCC_OscConfig+0x228>
        {
          return HAL_TIMEOUT;
 80073a8:	2003      	movs	r0, #3
 80073aa:	e0a0      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
    FlagStatus       pwrclkchanged = RESET;
 80073ac:	2500      	movs	r5, #0
 80073ae:	e7d6      	b.n	800735e <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80073b0:	4a1d      	ldr	r2, [pc, #116]	; (8007428 <HAL_RCC_OscConfig+0x2c0>)
 80073b2:	6813      	ldr	r3, [r2, #0]
 80073b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073b8:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80073ba:	f7f8 ff67 	bl	800028c <HAL_GetTick>
 80073be:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073c0:	4b19      	ldr	r3, [pc, #100]	; (8007428 <HAL_RCC_OscConfig+0x2c0>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80073c8:	d1ce      	bne.n	8007368 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073ca:	f7f8 ff5f 	bl	800028c <HAL_GetTick>
 80073ce:	1b80      	subs	r0, r0, r6
 80073d0:	2802      	cmp	r0, #2
 80073d2:	d9f5      	bls.n	80073c0 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 80073d4:	2003      	movs	r0, #3
 80073d6:	e08a      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073d8:	4a10      	ldr	r2, [pc, #64]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 80073da:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80073dc:	f043 0301 	orr.w	r3, r3, #1
 80073e0:	6713      	str	r3, [r2, #112]	; 0x70
 80073e2:	e7cf      	b.n	8007384 <HAL_RCC_OscConfig+0x21c>
 80073e4:	4b0d      	ldr	r3, [pc, #52]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 80073e6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80073e8:	f042 0204 	orr.w	r2, r2, #4
 80073ec:	671a      	str	r2, [r3, #112]	; 0x70
 80073ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80073f0:	f042 0201 	orr.w	r2, r2, #1
 80073f4:	671a      	str	r2, [r3, #112]	; 0x70
 80073f6:	e7c5      	b.n	8007384 <HAL_RCC_OscConfig+0x21c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073f8:	f7f8 ff48 	bl	800028c <HAL_GetTick>
 80073fc:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073fe:	4b07      	ldr	r3, [pc, #28]	; (800741c <HAL_RCC_OscConfig+0x2b4>)
 8007400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007402:	f013 0f02 	tst.w	r3, #2
 8007406:	d011      	beq.n	800742c <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007408:	f7f8 ff40 	bl	800028c <HAL_GetTick>
 800740c:	1b80      	subs	r0, r0, r6
 800740e:	f241 3388 	movw	r3, #5000	; 0x1388
 8007412:	4298      	cmp	r0, r3
 8007414:	d9f3      	bls.n	80073fe <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
 8007416:	2003      	movs	r0, #3
 8007418:	e069      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
 800741a:	bf00      	nop
 800741c:	40023800 	.word	0x40023800
 8007420:	42470000 	.word	0x42470000
 8007424:	42470e80 	.word	0x42470e80
 8007428:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800742c:	b9e5      	cbnz	r5, 8007468 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800742e:	69a3      	ldr	r3, [r4, #24]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d05b      	beq.n	80074ec <HAL_RCC_OscConfig+0x384>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007434:	4a30      	ldr	r2, [pc, #192]	; (80074f8 <HAL_RCC_OscConfig+0x390>)
 8007436:	6892      	ldr	r2, [r2, #8]
 8007438:	f002 020c 	and.w	r2, r2, #12
 800743c:	2a08      	cmp	r2, #8
 800743e:	d058      	beq.n	80074f2 <HAL_RCC_OscConfig+0x38a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007440:	2b02      	cmp	r3, #2
 8007442:	d017      	beq.n	8007474 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007444:	2200      	movs	r2, #0
 8007446:	4b2d      	ldr	r3, [pc, #180]	; (80074fc <HAL_RCC_OscConfig+0x394>)
 8007448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800744a:	f7f8 ff1f 	bl	800028c <HAL_GetTick>
 800744e:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007450:	4b29      	ldr	r3, [pc, #164]	; (80074f8 <HAL_RCC_OscConfig+0x390>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007458:	d042      	beq.n	80074e0 <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800745a:	f7f8 ff17 	bl	800028c <HAL_GetTick>
 800745e:	1b00      	subs	r0, r0, r4
 8007460:	2802      	cmp	r0, #2
 8007462:	d9f5      	bls.n	8007450 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8007464:	2003      	movs	r0, #3
 8007466:	e042      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_PWR_CLK_DISABLE();
 8007468:	4a23      	ldr	r2, [pc, #140]	; (80074f8 <HAL_RCC_OscConfig+0x390>)
 800746a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800746c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007470:	6413      	str	r3, [r2, #64]	; 0x40
 8007472:	e7dc      	b.n	800742e <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 8007474:	2200      	movs	r2, #0
 8007476:	4b21      	ldr	r3, [pc, #132]	; (80074fc <HAL_RCC_OscConfig+0x394>)
 8007478:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800747a:	f7f8 ff07 	bl	800028c <HAL_GetTick>
 800747e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007480:	4b1d      	ldr	r3, [pc, #116]	; (80074f8 <HAL_RCC_OscConfig+0x390>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007488:	d006      	beq.n	8007498 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800748a:	f7f8 feff 	bl	800028c <HAL_GetTick>
 800748e:	1b40      	subs	r0, r0, r5
 8007490:	2802      	cmp	r0, #2
 8007492:	d9f5      	bls.n	8007480 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8007494:	2003      	movs	r0, #3
 8007496:	e02a      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007498:	69e3      	ldr	r3, [r4, #28]
 800749a:	6a22      	ldr	r2, [r4, #32]
 800749c:	4313      	orrs	r3, r2
 800749e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80074a0:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80074a4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80074a6:	0852      	lsrs	r2, r2, #1
 80074a8:	3a01      	subs	r2, #1
 80074aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074ae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80074b0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80074b4:	4a10      	ldr	r2, [pc, #64]	; (80074f8 <HAL_RCC_OscConfig+0x390>)
 80074b6:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80074b8:	2201      	movs	r2, #1
 80074ba:	4b10      	ldr	r3, [pc, #64]	; (80074fc <HAL_RCC_OscConfig+0x394>)
 80074bc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80074be:	f7f8 fee5 	bl	800028c <HAL_GetTick>
 80074c2:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074c4:	4b0c      	ldr	r3, [pc, #48]	; (80074f8 <HAL_RCC_OscConfig+0x390>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80074cc:	d106      	bne.n	80074dc <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074ce:	f7f8 fedd 	bl	800028c <HAL_GetTick>
 80074d2:	1b00      	subs	r0, r0, r4
 80074d4:	2802      	cmp	r0, #2
 80074d6:	d9f5      	bls.n	80074c4 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 80074d8:	2003      	movs	r0, #3
 80074da:	e008      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80074dc:	2000      	movs	r0, #0
 80074de:	e006      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
 80074e0:	2000      	movs	r0, #0
 80074e2:	e004      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
    return HAL_ERROR;
 80074e4:	2001      	movs	r0, #1
 80074e6:	4770      	bx	lr
        return HAL_ERROR;
 80074e8:	2001      	movs	r0, #1
 80074ea:	e000      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
  return HAL_OK;
 80074ec:	2000      	movs	r0, #0
}
 80074ee:	b002      	add	sp, #8
 80074f0:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80074f2:	2001      	movs	r0, #1
 80074f4:	e7fb      	b.n	80074ee <HAL_RCC_OscConfig+0x386>
 80074f6:	bf00      	nop
 80074f8:	40023800 	.word	0x40023800
 80074fc:	42470060 	.word	0x42470060

08007500 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8007500:	b570      	push	{r4, r5, r6, lr}
 8007502:	b088      	sub	sp, #32
 8007504:	460c      	mov	r4, r1
 8007506:	4616      	mov	r6, r2
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8007508:	b308      	cbz	r0, 800754e <HAL_RCC_MCOConfig+0x4e>
  else
  {
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));

    /* MCO2 Clock Enable */
    __MCO2_CLK_ENABLE();
 800750a:	2300      	movs	r3, #0
 800750c:	9302      	str	r3, [sp, #8]
 800750e:	4d20      	ldr	r5, [pc, #128]	; (8007590 <HAL_RCC_MCOConfig+0x90>)
 8007510:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8007512:	f042 0204 	orr.w	r2, r2, #4
 8007516:	632a      	str	r2, [r5, #48]	; 0x30
 8007518:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800751a:	f002 0204 	and.w	r2, r2, #4
 800751e:	9202      	str	r2, [sp, #8]
 8007520:	9a02      	ldr	r2, [sp, #8]

    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007522:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007526:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007528:	2202      	movs	r2, #2
 800752a:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800752c:	2203      	movs	r2, #3
 800752e:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007530:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007532:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8007534:	a903      	add	r1, sp, #12
 8007536:	4817      	ldr	r0, [pc, #92]	; (8007594 <HAL_RCC_MCOConfig+0x94>)
 8007538:	f7f9 fc78 	bl	8000e2c <HAL_GPIO_Init>

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 800753c:	68ab      	ldr	r3, [r5, #8]
 800753e:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8007542:	ea44 04c6 	orr.w	r4, r4, r6, lsl #3
 8007546:	431c      	orrs	r4, r3
 8007548:	60ac      	str	r4, [r5, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 800754a:	b008      	add	sp, #32
 800754c:	bd70      	pop	{r4, r5, r6, pc}
    __MCO1_CLK_ENABLE();
 800754e:	2300      	movs	r3, #0
 8007550:	9301      	str	r3, [sp, #4]
 8007552:	4d0f      	ldr	r5, [pc, #60]	; (8007590 <HAL_RCC_MCOConfig+0x90>)
 8007554:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8007556:	f042 0201 	orr.w	r2, r2, #1
 800755a:	632a      	str	r2, [r5, #48]	; 0x30
 800755c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800755e:	f002 0201 	and.w	r2, r2, #1
 8007562:	9201      	str	r2, [sp, #4]
 8007564:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8007566:	f44f 7280 	mov.w	r2, #256	; 0x100
 800756a:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800756c:	2202      	movs	r2, #2
 800756e:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007570:	2203      	movs	r2, #3
 8007572:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007574:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007576:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8007578:	a903      	add	r1, sp, #12
 800757a:	4807      	ldr	r0, [pc, #28]	; (8007598 <HAL_RCC_MCOConfig+0x98>)
 800757c:	f7f9 fc56 	bl	8000e2c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8007580:	68ab      	ldr	r3, [r5, #8]
 8007582:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8007586:	4334      	orrs	r4, r6
 8007588:	431c      	orrs	r4, r3
 800758a:	60ac      	str	r4, [r5, #8]
 800758c:	e7dd      	b.n	800754a <HAL_RCC_MCOConfig+0x4a>
 800758e:	bf00      	nop
 8007590:	40023800 	.word	0x40023800
 8007594:	40020800 	.word	0x40020800
 8007598:	40020000 	.word	0x40020000

0800759c <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800759c:	2201      	movs	r2, #1
 800759e:	4b01      	ldr	r3, [pc, #4]	; (80075a4 <HAL_RCC_EnableCSS+0x8>)
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	4770      	bx	lr
 80075a4:	4247004c 	.word	0x4247004c

080075a8 <HAL_RCC_DisableCSS>:
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 80075a8:	2200      	movs	r2, #0
 80075aa:	4b01      	ldr	r3, [pc, #4]	; (80075b0 <HAL_RCC_DisableCSS+0x8>)
 80075ac:	601a      	str	r2, [r3, #0]
 80075ae:	4770      	bx	lr
 80075b0:	4247004c 	.word	0x4247004c

080075b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80075b6:	4b31      	ldr	r3, [pc, #196]	; (800767c <HAL_RCC_GetSysClockFreq+0xc8>)
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	f003 030c 	and.w	r3, r3, #12
 80075be:	2b04      	cmp	r3, #4
 80075c0:	d059      	beq.n	8007676 <HAL_RCC_GetSysClockFreq+0xc2>
 80075c2:	2b08      	cmp	r3, #8
 80075c4:	d001      	beq.n	80075ca <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80075c6:	482e      	ldr	r0, [pc, #184]	; (8007680 <HAL_RCC_GetSysClockFreq+0xcc>)
 80075c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80075ca:	4b2c      	ldr	r3, [pc, #176]	; (800767c <HAL_RCC_GetSysClockFreq+0xc8>)
 80075cc:	685a      	ldr	r2, [r3, #4]
 80075ce:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80075d8:	d02a      	beq.n	8007630 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80075da:	4b28      	ldr	r3, [pc, #160]	; (800767c <HAL_RCC_GetSysClockFreq+0xc8>)
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80075e2:	461e      	mov	r6, r3
 80075e4:	2700      	movs	r7, #0
 80075e6:	015c      	lsls	r4, r3, #5
 80075e8:	2500      	movs	r5, #0
 80075ea:	1ae4      	subs	r4, r4, r3
 80075ec:	eb65 0507 	sbc.w	r5, r5, r7
 80075f0:	01a9      	lsls	r1, r5, #6
 80075f2:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 80075f6:	01a0      	lsls	r0, r4, #6
 80075f8:	1b00      	subs	r0, r0, r4
 80075fa:	eb61 0105 	sbc.w	r1, r1, r5
 80075fe:	00cb      	lsls	r3, r1, #3
 8007600:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8007604:	00c4      	lsls	r4, r0, #3
 8007606:	19a0      	adds	r0, r4, r6
 8007608:	eb43 0107 	adc.w	r1, r3, r7
 800760c:	024b      	lsls	r3, r1, #9
 800760e:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8007612:	0244      	lsls	r4, r0, #9
 8007614:	4620      	mov	r0, r4
 8007616:	4619      	mov	r1, r3
 8007618:	2300      	movs	r3, #0
 800761a:	f005 ffcf 	bl	800d5bc <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800761e:	4b17      	ldr	r3, [pc, #92]	; (800767c <HAL_RCC_GetSysClockFreq+0xc8>)
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8007626:	3301      	adds	r3, #1
 8007628:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800762a:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800762e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007630:	4b12      	ldr	r3, [pc, #72]	; (800767c <HAL_RCC_GetSysClockFreq+0xc8>)
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8007638:	461e      	mov	r6, r3
 800763a:	2700      	movs	r7, #0
 800763c:	015c      	lsls	r4, r3, #5
 800763e:	2500      	movs	r5, #0
 8007640:	1ae4      	subs	r4, r4, r3
 8007642:	eb65 0507 	sbc.w	r5, r5, r7
 8007646:	01a9      	lsls	r1, r5, #6
 8007648:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 800764c:	01a0      	lsls	r0, r4, #6
 800764e:	1b00      	subs	r0, r0, r4
 8007650:	eb61 0105 	sbc.w	r1, r1, r5
 8007654:	00cb      	lsls	r3, r1, #3
 8007656:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800765a:	00c4      	lsls	r4, r0, #3
 800765c:	19a0      	adds	r0, r4, r6
 800765e:	eb43 0107 	adc.w	r1, r3, r7
 8007662:	028b      	lsls	r3, r1, #10
 8007664:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8007668:	0284      	lsls	r4, r0, #10
 800766a:	4620      	mov	r0, r4
 800766c:	4619      	mov	r1, r3
 800766e:	2300      	movs	r3, #0
 8007670:	f005 ffa4 	bl	800d5bc <__aeabi_uldivmod>
 8007674:	e7d3      	b.n	800761e <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 8007676:	4803      	ldr	r0, [pc, #12]	; (8007684 <HAL_RCC_GetSysClockFreq+0xd0>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8007678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800767a:	bf00      	nop
 800767c:	40023800 	.word	0x40023800
 8007680:	00f42400 	.word	0x00f42400
 8007684:	007a1200 	.word	0x007a1200

08007688 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8007688:	2800      	cmp	r0, #0
 800768a:	f000 809d 	beq.w	80077c8 <HAL_RCC_ClockConfig+0x140>
{
 800768e:	b570      	push	{r4, r5, r6, lr}
 8007690:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007692:	4b4f      	ldr	r3, [pc, #316]	; (80077d0 <HAL_RCC_ClockConfig+0x148>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f003 030f 	and.w	r3, r3, #15
 800769a:	428b      	cmp	r3, r1
 800769c:	d209      	bcs.n	80076b2 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800769e:	b2cb      	uxtb	r3, r1
 80076a0:	4a4b      	ldr	r2, [pc, #300]	; (80077d0 <HAL_RCC_ClockConfig+0x148>)
 80076a2:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076a4:	6813      	ldr	r3, [r2, #0]
 80076a6:	f003 030f 	and.w	r3, r3, #15
 80076aa:	4299      	cmp	r1, r3
 80076ac:	d001      	beq.n	80076b2 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 80076ae:	2001      	movs	r0, #1
 80076b0:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80076b2:	6823      	ldr	r3, [r4, #0]
 80076b4:	f013 0f02 	tst.w	r3, #2
 80076b8:	d017      	beq.n	80076ea <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076ba:	f013 0f04 	tst.w	r3, #4
 80076be:	d004      	beq.n	80076ca <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80076c0:	4a44      	ldr	r2, [pc, #272]	; (80077d4 <HAL_RCC_ClockConfig+0x14c>)
 80076c2:	6893      	ldr	r3, [r2, #8]
 80076c4:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80076c8:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076ca:	6823      	ldr	r3, [r4, #0]
 80076cc:	f013 0f08 	tst.w	r3, #8
 80076d0:	d004      	beq.n	80076dc <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80076d2:	4a40      	ldr	r2, [pc, #256]	; (80077d4 <HAL_RCC_ClockConfig+0x14c>)
 80076d4:	6893      	ldr	r3, [r2, #8]
 80076d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80076da:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80076dc:	4a3d      	ldr	r2, [pc, #244]	; (80077d4 <HAL_RCC_ClockConfig+0x14c>)
 80076de:	6893      	ldr	r3, [r2, #8]
 80076e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076e4:	68a0      	ldr	r0, [r4, #8]
 80076e6:	4303      	orrs	r3, r0
 80076e8:	6093      	str	r3, [r2, #8]
 80076ea:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80076ec:	6823      	ldr	r3, [r4, #0]
 80076ee:	f013 0f01 	tst.w	r3, #1
 80076f2:	d032      	beq.n	800775a <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80076f4:	6863      	ldr	r3, [r4, #4]
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	d021      	beq.n	800773e <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80076fa:	1e9a      	subs	r2, r3, #2
 80076fc:	2a01      	cmp	r2, #1
 80076fe:	d925      	bls.n	800774c <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007700:	4a34      	ldr	r2, [pc, #208]	; (80077d4 <HAL_RCC_ClockConfig+0x14c>)
 8007702:	6812      	ldr	r2, [r2, #0]
 8007704:	f012 0f02 	tst.w	r2, #2
 8007708:	d060      	beq.n	80077cc <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800770a:	4932      	ldr	r1, [pc, #200]	; (80077d4 <HAL_RCC_ClockConfig+0x14c>)
 800770c:	688a      	ldr	r2, [r1, #8]
 800770e:	f022 0203 	bic.w	r2, r2, #3
 8007712:	4313      	orrs	r3, r2
 8007714:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8007716:	f7f8 fdb9 	bl	800028c <HAL_GetTick>
 800771a:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800771c:	4b2d      	ldr	r3, [pc, #180]	; (80077d4 <HAL_RCC_ClockConfig+0x14c>)
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	f003 030c 	and.w	r3, r3, #12
 8007724:	6862      	ldr	r2, [r4, #4]
 8007726:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800772a:	d016      	beq.n	800775a <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800772c:	f7f8 fdae 	bl	800028c <HAL_GetTick>
 8007730:	1b80      	subs	r0, r0, r6
 8007732:	f241 3388 	movw	r3, #5000	; 0x1388
 8007736:	4298      	cmp	r0, r3
 8007738:	d9f0      	bls.n	800771c <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 800773a:	2003      	movs	r0, #3
 800773c:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800773e:	4a25      	ldr	r2, [pc, #148]	; (80077d4 <HAL_RCC_ClockConfig+0x14c>)
 8007740:	6812      	ldr	r2, [r2, #0]
 8007742:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8007746:	d1e0      	bne.n	800770a <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8007748:	2001      	movs	r0, #1
 800774a:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800774c:	4a21      	ldr	r2, [pc, #132]	; (80077d4 <HAL_RCC_ClockConfig+0x14c>)
 800774e:	6812      	ldr	r2, [r2, #0]
 8007750:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8007754:	d1d9      	bne.n	800770a <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8007756:	2001      	movs	r0, #1
 8007758:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800775a:	4b1d      	ldr	r3, [pc, #116]	; (80077d0 <HAL_RCC_ClockConfig+0x148>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f003 030f 	and.w	r3, r3, #15
 8007762:	429d      	cmp	r5, r3
 8007764:	d209      	bcs.n	800777a <HAL_RCC_ClockConfig+0xf2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007766:	b2ea      	uxtb	r2, r5
 8007768:	4b19      	ldr	r3, [pc, #100]	; (80077d0 <HAL_RCC_ClockConfig+0x148>)
 800776a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f003 030f 	and.w	r3, r3, #15
 8007772:	429d      	cmp	r5, r3
 8007774:	d001      	beq.n	800777a <HAL_RCC_ClockConfig+0xf2>
      return HAL_ERROR;
 8007776:	2001      	movs	r0, #1
}
 8007778:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800777a:	6823      	ldr	r3, [r4, #0]
 800777c:	f013 0f04 	tst.w	r3, #4
 8007780:	d006      	beq.n	8007790 <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007782:	4a14      	ldr	r2, [pc, #80]	; (80077d4 <HAL_RCC_ClockConfig+0x14c>)
 8007784:	6893      	ldr	r3, [r2, #8]
 8007786:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800778a:	68e1      	ldr	r1, [r4, #12]
 800778c:	430b      	orrs	r3, r1
 800778e:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007790:	6823      	ldr	r3, [r4, #0]
 8007792:	f013 0f08 	tst.w	r3, #8
 8007796:	d007      	beq.n	80077a8 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007798:	4a0e      	ldr	r2, [pc, #56]	; (80077d4 <HAL_RCC_ClockConfig+0x14c>)
 800779a:	6893      	ldr	r3, [r2, #8]
 800779c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80077a0:	6921      	ldr	r1, [r4, #16]
 80077a2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80077a6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80077a8:	f7ff ff04 	bl	80075b4 <HAL_RCC_GetSysClockFreq>
 80077ac:	4b09      	ldr	r3, [pc, #36]	; (80077d4 <HAL_RCC_ClockConfig+0x14c>)
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80077b4:	4a08      	ldr	r2, [pc, #32]	; (80077d8 <HAL_RCC_ClockConfig+0x150>)
 80077b6:	5cd3      	ldrb	r3, [r2, r3]
 80077b8:	40d8      	lsrs	r0, r3
 80077ba:	4b08      	ldr	r3, [pc, #32]	; (80077dc <HAL_RCC_ClockConfig+0x154>)
 80077bc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80077be:	2000      	movs	r0, #0
 80077c0:	f7f8 fd1a 	bl	80001f8 <HAL_InitTick>
  return HAL_OK;
 80077c4:	2000      	movs	r0, #0
 80077c6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80077c8:	2001      	movs	r0, #1
 80077ca:	4770      	bx	lr
        return HAL_ERROR;
 80077cc:	2001      	movs	r0, #1
 80077ce:	bd70      	pop	{r4, r5, r6, pc}
 80077d0:	40023c00 	.word	0x40023c00
 80077d4:	40023800 	.word	0x40023800
 80077d8:	0800ef50 	.word	0x0800ef50
 80077dc:	20000028 	.word	0x20000028

080077e0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80077e0:	4b01      	ldr	r3, [pc, #4]	; (80077e8 <HAL_RCC_GetHCLKFreq+0x8>)
 80077e2:	6818      	ldr	r0, [r3, #0]
 80077e4:	4770      	bx	lr
 80077e6:	bf00      	nop
 80077e8:	20000028 	.word	0x20000028

080077ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80077ec:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80077ee:	f7ff fff7 	bl	80077e0 <HAL_RCC_GetHCLKFreq>
 80077f2:	4b04      	ldr	r3, [pc, #16]	; (8007804 <HAL_RCC_GetPCLK1Freq+0x18>)
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80077fa:	4a03      	ldr	r2, [pc, #12]	; (8007808 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80077fc:	5cd3      	ldrb	r3, [r2, r3]
}
 80077fe:	40d8      	lsrs	r0, r3
 8007800:	bd08      	pop	{r3, pc}
 8007802:	bf00      	nop
 8007804:	40023800 	.word	0x40023800
 8007808:	0800ef60 	.word	0x0800ef60

0800780c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800780c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800780e:	f7ff ffe7 	bl	80077e0 <HAL_RCC_GetHCLKFreq>
 8007812:	4b04      	ldr	r3, [pc, #16]	; (8007824 <HAL_RCC_GetPCLK2Freq+0x18>)
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800781a:	4a03      	ldr	r2, [pc, #12]	; (8007828 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800781c:	5cd3      	ldrb	r3, [r2, r3]
}
 800781e:	40d8      	lsrs	r0, r3
 8007820:	bd08      	pop	{r3, pc}
 8007822:	bf00      	nop
 8007824:	40023800 	.word	0x40023800
 8007828:	0800ef60 	.word	0x0800ef60

0800782c <HAL_RCC_GetOscConfig>:
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 800782c:	230f      	movs	r3, #15
 800782e:	6003      	str	r3, [r0, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8007830:	4b30      	ldr	r3, [pc, #192]	; (80078f4 <HAL_RCC_GetOscConfig+0xc8>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8007838:	d03c      	beq.n	80078b4 <HAL_RCC_GetOscConfig+0x88>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 800783a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800783e:	6043      	str	r3, [r0, #4]
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8007840:	4b2c      	ldr	r3, [pc, #176]	; (80078f4 <HAL_RCC_GetOscConfig+0xc8>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f013 0f01 	tst.w	r3, #1
 8007848:	d040      	beq.n	80078cc <HAL_RCC_GetOscConfig+0xa0>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 800784a:	2301      	movs	r3, #1
 800784c:	60c3      	str	r3, [r0, #12]
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 800784e:	4a29      	ldr	r2, [pc, #164]	; (80078f4 <HAL_RCC_GetOscConfig+0xc8>)
 8007850:	6813      	ldr	r3, [r2, #0]
 8007852:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8007856:	6103      	str	r3, [r0, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8007858:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800785a:	f013 0f04 	tst.w	r3, #4
 800785e:	d038      	beq.n	80078d2 <HAL_RCC_GetOscConfig+0xa6>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8007860:	2305      	movs	r3, #5
 8007862:	6083      	str	r3, [r0, #8]
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 8007864:	4b23      	ldr	r3, [pc, #140]	; (80078f4 <HAL_RCC_GetOscConfig+0xc8>)
 8007866:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007868:	f013 0f01 	tst.w	r3, #1
 800786c:	d03c      	beq.n	80078e8 <HAL_RCC_GetOscConfig+0xbc>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 800786e:	2301      	movs	r3, #1
 8007870:	6143      	str	r3, [r0, #20]
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 8007872:	4b20      	ldr	r3, [pc, #128]	; (80078f4 <HAL_RCC_GetOscConfig+0xc8>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800787a:	d138      	bne.n	80078ee <HAL_RCC_GetOscConfig+0xc2>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 800787c:	2301      	movs	r3, #1
 800787e:	6183      	str	r3, [r0, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8007880:	4a1c      	ldr	r2, [pc, #112]	; (80078f4 <HAL_RCC_GetOscConfig+0xc8>)
 8007882:	6853      	ldr	r3, [r2, #4]
 8007884:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007888:	61c3      	str	r3, [r0, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 800788a:	6853      	ldr	r3, [r2, #4]
 800788c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007890:	6203      	str	r3, [r0, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007892:	6853      	ldr	r3, [r2, #4]
 8007894:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8007898:	6243      	str	r3, [r0, #36]	; 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 800789a:	6853      	ldr	r3, [r2, #4]
 800789c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80078a0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80078a4:	005b      	lsls	r3, r3, #1
 80078a6:	0c1b      	lsrs	r3, r3, #16
 80078a8:	6283      	str	r3, [r0, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 80078aa:	6853      	ldr	r3, [r2, #4]
 80078ac:	f3c3 6303 	ubfx	r3, r3, #24, #4
 80078b0:	62c3      	str	r3, [r0, #44]	; 0x2c
 80078b2:	4770      	bx	lr
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 80078b4:	4b0f      	ldr	r3, [pc, #60]	; (80078f4 <HAL_RCC_GetOscConfig+0xc8>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80078bc:	d003      	beq.n	80078c6 <HAL_RCC_GetOscConfig+0x9a>
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 80078be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80078c2:	6043      	str	r3, [r0, #4]
 80078c4:	e7bc      	b.n	8007840 <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 80078c6:	2300      	movs	r3, #0
 80078c8:	6043      	str	r3, [r0, #4]
 80078ca:	e7b9      	b.n	8007840 <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 80078cc:	2300      	movs	r3, #0
 80078ce:	60c3      	str	r3, [r0, #12]
 80078d0:	e7bd      	b.n	800784e <HAL_RCC_GetOscConfig+0x22>
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 80078d2:	4b08      	ldr	r3, [pc, #32]	; (80078f4 <HAL_RCC_GetOscConfig+0xc8>)
 80078d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078d6:	f013 0f01 	tst.w	r3, #1
 80078da:	d002      	beq.n	80078e2 <HAL_RCC_GetOscConfig+0xb6>
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 80078dc:	2301      	movs	r3, #1
 80078de:	6083      	str	r3, [r0, #8]
 80078e0:	e7c0      	b.n	8007864 <HAL_RCC_GetOscConfig+0x38>
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 80078e2:	2300      	movs	r3, #0
 80078e4:	6083      	str	r3, [r0, #8]
 80078e6:	e7bd      	b.n	8007864 <HAL_RCC_GetOscConfig+0x38>
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 80078e8:	2300      	movs	r3, #0
 80078ea:	6143      	str	r3, [r0, #20]
 80078ec:	e7c1      	b.n	8007872 <HAL_RCC_GetOscConfig+0x46>
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 80078ee:	2302      	movs	r3, #2
 80078f0:	6183      	str	r3, [r0, #24]
 80078f2:	e7c5      	b.n	8007880 <HAL_RCC_GetOscConfig+0x54>
 80078f4:	40023800 	.word	0x40023800

080078f8 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80078f8:	230f      	movs	r3, #15
 80078fa:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80078fc:	4b0b      	ldr	r3, [pc, #44]	; (800792c <HAL_RCC_GetClockConfig+0x34>)
 80078fe:	689a      	ldr	r2, [r3, #8]
 8007900:	f002 0203 	and.w	r2, r2, #3
 8007904:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007906:	689a      	ldr	r2, [r3, #8]
 8007908:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800790c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800790e:	689a      	ldr	r2, [r3, #8]
 8007910:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8007914:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	08db      	lsrs	r3, r3, #3
 800791a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800791e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007920:	4b03      	ldr	r3, [pc, #12]	; (8007930 <HAL_RCC_GetClockConfig+0x38>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 030f 	and.w	r3, r3, #15
 8007928:	600b      	str	r3, [r1, #0]
 800792a:	4770      	bx	lr
 800792c:	40023800 	.word	0x40023800
 8007930:	40023c00 	.word	0x40023c00

08007934 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8007934:	4770      	bx	lr

08007936 <HAL_RCC_NMI_IRQHandler>:
{
 8007936:	b508      	push	{r3, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8007938:	4b05      	ldr	r3, [pc, #20]	; (8007950 <HAL_RCC_NMI_IRQHandler+0x1a>)
 800793a:	68db      	ldr	r3, [r3, #12]
 800793c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007940:	d100      	bne.n	8007944 <HAL_RCC_NMI_IRQHandler+0xe>
 8007942:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 8007944:	f7ff fff6 	bl	8007934 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8007948:	2280      	movs	r2, #128	; 0x80
 800794a:	4b02      	ldr	r3, [pc, #8]	; (8007954 <HAL_RCC_NMI_IRQHandler+0x1e>)
 800794c:	701a      	strb	r2, [r3, #0]
}
 800794e:	e7f8      	b.n	8007942 <HAL_RCC_NMI_IRQHandler+0xc>
 8007950:	40023800 	.word	0x40023800
 8007954:	4002380e 	.word	0x4002380e

08007958 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007958:	b530      	push	{r4, r5, lr}
 800795a:	b083      	sub	sp, #12
 800795c:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800795e:	6803      	ldr	r3, [r0, #0]
 8007960:	f013 0f05 	tst.w	r3, #5
 8007964:	d106      	bne.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007966:	682b      	ldr	r3, [r5, #0]
 8007968:	f013 0f02 	tst.w	r3, #2
 800796c:	d12e      	bne.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x74>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800796e:	2000      	movs	r0, #0
}
 8007970:	b003      	add	sp, #12
 8007972:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8007974:	2200      	movs	r2, #0
 8007976:	4b49      	ldr	r3, [pc, #292]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8007978:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800797a:	f7f8 fc87 	bl	800028c <HAL_GetTick>
 800797e:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007980:	4b47      	ldr	r3, [pc, #284]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8007988:	d006      	beq.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x40>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800798a:	f7f8 fc7f 	bl	800028c <HAL_GetTick>
 800798e:	1b00      	subs	r0, r0, r4
 8007990:	2802      	cmp	r0, #2
 8007992:	d9f5      	bls.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0x28>
        return HAL_TIMEOUT;
 8007994:	2003      	movs	r0, #3
 8007996:	e7eb      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007998:	686a      	ldr	r2, [r5, #4]
 800799a:	68ab      	ldr	r3, [r5, #8]
 800799c:	071b      	lsls	r3, r3, #28
 800799e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80079a2:	4a3f      	ldr	r2, [pc, #252]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80079a4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80079a8:	2201      	movs	r2, #1
 80079aa:	4b3c      	ldr	r3, [pc, #240]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80079ac:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80079ae:	f7f8 fc6d 	bl	800028c <HAL_GetTick>
 80079b2:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80079b4:	4b3a      	ldr	r3, [pc, #232]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80079bc:	d1d3      	bne.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0xe>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80079be:	f7f8 fc65 	bl	800028c <HAL_GetTick>
 80079c2:	1b00      	subs	r0, r0, r4
 80079c4:	2802      	cmp	r0, #2
 80079c6:	d9f5      	bls.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
        return HAL_TIMEOUT;
 80079c8:	2003      	movs	r0, #3
 80079ca:	e7d1      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PWR_CLK_ENABLE();
 80079cc:	2300      	movs	r3, #0
 80079ce:	9301      	str	r3, [sp, #4]
 80079d0:	4b33      	ldr	r3, [pc, #204]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80079d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079d4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80079d8:	641a      	str	r2, [r3, #64]	; 0x40
 80079da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079e0:	9301      	str	r3, [sp, #4]
 80079e2:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80079e4:	4a2f      	ldr	r2, [pc, #188]	; (8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80079e6:	6813      	ldr	r3, [r2, #0]
 80079e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079ec:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80079ee:	f7f8 fc4d 	bl	800028c <HAL_GetTick>
 80079f2:	4604      	mov	r4, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80079f4:	4b2b      	ldr	r3, [pc, #172]	; (8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80079fc:	d106      	bne.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0xb4>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80079fe:	f7f8 fc45 	bl	800028c <HAL_GetTick>
 8007a02:	1b00      	subs	r0, r0, r4
 8007a04:	2802      	cmp	r0, #2
 8007a06:	d9f5      	bls.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
        return HAL_TIMEOUT;
 8007a08:	2003      	movs	r0, #3
 8007a0a:	e7b1      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x18>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007a0c:	4b24      	ldr	r3, [pc, #144]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8007a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007a10:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8007a14:	d012      	beq.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8007a16:	68ea      	ldr	r2, [r5, #12]
 8007a18:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d00d      	beq.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a20:	4b1f      	ldr	r3, [pc, #124]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8007a22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007a24:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8007a28:	491f      	ldr	r1, [pc, #124]	; (8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8007a2a:	2001      	movs	r0, #1
 8007a2c:	6008      	str	r0, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007a2e:	2000      	movs	r0, #0
 8007a30:	6008      	str	r0, [r1, #0]
      RCC->BDCR = tmpreg1;
 8007a32:	671a      	str	r2, [r3, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a36:	f013 0f01 	tst.w	r3, #1
 8007a3a:	d113      	bne.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a3c:	68eb      	ldr	r3, [r5, #12]
 8007a3e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007a42:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8007a46:	d01e      	beq.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x12e>
 8007a48:	4a15      	ldr	r2, [pc, #84]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8007a4a:	6893      	ldr	r3, [r2, #8]
 8007a4c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007a50:	6093      	str	r3, [r2, #8]
 8007a52:	4913      	ldr	r1, [pc, #76]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8007a54:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8007a56:	68ea      	ldr	r2, [r5, #12]
 8007a58:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	670b      	str	r3, [r1, #112]	; 0x70
  return HAL_OK;
 8007a60:	2000      	movs	r0, #0
 8007a62:	e785      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x18>
        tickstart = HAL_GetTick();
 8007a64:	f7f8 fc12 	bl	800028c <HAL_GetTick>
 8007a68:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a6a:	4b0d      	ldr	r3, [pc, #52]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8007a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a6e:	f013 0f02 	tst.w	r3, #2
 8007a72:	d1e3      	bne.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xe4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a74:	f7f8 fc0a 	bl	800028c <HAL_GetTick>
 8007a78:	1b00      	subs	r0, r0, r4
 8007a7a:	f241 3388 	movw	r3, #5000	; 0x1388
 8007a7e:	4298      	cmp	r0, r3
 8007a80:	d9f3      	bls.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x112>
            return HAL_TIMEOUT;
 8007a82:	2003      	movs	r0, #3
 8007a84:	e774      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a86:	4906      	ldr	r1, [pc, #24]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8007a88:	688a      	ldr	r2, [r1, #8]
 8007a8a:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8007a8e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007a92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a96:	4313      	orrs	r3, r2
 8007a98:	608b      	str	r3, [r1, #8]
 8007a9a:	e7da      	b.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8007a9c:	42470068 	.word	0x42470068
 8007aa0:	40023800 	.word	0x40023800
 8007aa4:	40007000 	.word	0x40007000
 8007aa8:	42470e40 	.word	0x42470e40

08007aac <HAL_RCCEx_GetPeriphCLKConfig>:
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8007aac:	2303      	movs	r3, #3
 8007aae:	6003      	str	r3, [r0, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8007ab0:	4a09      	ldr	r2, [pc, #36]	; (8007ad8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c>)
 8007ab2:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8007ab6:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8007aba:	6043      	str	r3, [r0, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007abc:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8007ac0:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8007ac4:	6083      	str	r3, [r0, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8007ac6:	6893      	ldr	r3, [r2, #8]
 8007ac8:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007acc:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007ace:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	60c3      	str	r3, [r0, #12]
 8007ad6:	4770      	bx	lr
 8007ad8:	40023800 	.word	0x40023800

08007adc <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 8007adc:	2801      	cmp	r0, #1
 8007ade:	d12a      	bne.n	8007b36 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007ae0:	4b17      	ldr	r3, [pc, #92]	; (8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8007ae2:	689b      	ldr	r3, [r3, #8]
      switch (srcclk)
 8007ae4:	f413 0300 	ands.w	r3, r3, #8388608	; 0x800000
 8007ae8:	d003      	beq.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x16>
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d125      	bne.n	8007b3a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007aee:	4815      	ldr	r0, [pc, #84]	; (8007b44 <HAL_RCCEx_GetPeriphCLKFreq+0x68>)
 8007af0:	4770      	bx	lr
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007af2:	4b13      	ldr	r3, [pc, #76]	; (8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8007afa:	d014      	beq.n	8007b26 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007afc:	4b10      	ldr	r3, [pc, #64]	; (8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b04:	4810      	ldr	r0, [pc, #64]	; (8007b48 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>)
 8007b06:	fbb0 f3f3 	udiv	r3, r0, r3
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007b0a:	4a0d      	ldr	r2, [pc, #52]	; (8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8007b0c:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
 8007b10:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8007b14:	fb00 f003 	mul.w	r0, r0, r3
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007b18:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8007b1c:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8007b20:	fbb0 f0f3 	udiv	r0, r0, r3
          break;
 8007b24:	4770      	bx	lr
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007b26:	4b06      	ldr	r3, [pc, #24]	; (8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b2e:	4807      	ldr	r0, [pc, #28]	; (8007b4c <HAL_RCCEx_GetPeriphCLKFreq+0x70>)
 8007b30:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b34:	e7e9      	b.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
  uint32_t frequency = 0U;
 8007b36:	2000      	movs	r0, #0
 8007b38:	4770      	bx	lr
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007b3a:	2000      	movs	r0, #0
      }
      break;
    }
  }
  return frequency;
}
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop
 8007b40:	40023800 	.word	0x40023800
 8007b44:	00bb8000 	.word	0x00bb8000
 8007b48:	007a1200 	.word	0x007a1200
 8007b4c:	00f42400 	.word	0x00f42400

08007b50 <HAL_RCCEx_EnablePLLI2S>:
  * @param  PLLI2SInit  pointer to an RCC_PLLI2SInitTypeDef structure that
  *         contains the configuration information for the PLLI2S
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit)
{
 8007b50:	b538      	push	{r3, r4, r5, lr}
 8007b52:	4605      	mov	r5, r0
#if defined(RCC_PLLI2SCFGR_PLLI2SQ)
  assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SInit->PLLI2SQ));
#endif /* RCC_PLLI2SCFGR_PLLI2SQ */

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 8007b54:	2200      	movs	r2, #0
 8007b56:	4b16      	ldr	r3, [pc, #88]	; (8007bb0 <HAL_RCCEx_EnablePLLI2S+0x60>)
 8007b58:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 8007b5a:	f7f8 fb97 	bl	800028c <HAL_GetTick>
 8007b5e:	4604      	mov	r4, r0
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 8007b60:	4b14      	ldr	r3, [pc, #80]	; (8007bb4 <HAL_RCCEx_EnablePLLI2S+0x64>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8007b68:	d006      	beq.n	8007b78 <HAL_RCCEx_EnablePLLI2S+0x28>
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007b6a:	f7f8 fb8f 	bl	800028c <HAL_GetTick>
 8007b6e:	1b00      	subs	r0, r0, r4
 8007b70:	2802      	cmp	r0, #2
 8007b72:	d9f5      	bls.n	8007b60 <HAL_RCCEx_EnablePLLI2S+0x10>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8007b74:	2003      	movs	r0, #3
 8007b76:	bd38      	pop	{r3, r4, r5, pc}
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
#else
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x PLLI2SN */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
 8007b78:	682a      	ldr	r2, [r5, #0]
 8007b7a:	686b      	ldr	r3, [r5, #4]
 8007b7c:	071b      	lsls	r3, r3, #28
 8007b7e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8007b82:	4a0c      	ldr	r2, [pc, #48]	; (8007bb4 <HAL_RCCEx_EnablePLLI2S+0x64>)
 8007b84:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* STM32F446xx */

  /* Enable the PLLI2S */
  __HAL_RCC_PLLI2S_ENABLE();
 8007b88:	2201      	movs	r2, #1
 8007b8a:	4b09      	ldr	r3, [pc, #36]	; (8007bb0 <HAL_RCCEx_EnablePLLI2S+0x60>)
 8007b8c:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is ready */
  tickstart = HAL_GetTick();
 8007b8e:	f7f8 fb7d 	bl	800028c <HAL_GetTick>
 8007b92:	4604      	mov	r4, r0
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 8007b94:	4b07      	ldr	r3, [pc, #28]	; (8007bb4 <HAL_RCCEx_EnablePLLI2S+0x64>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8007b9c:	d106      	bne.n	8007bac <HAL_RCCEx_EnablePLLI2S+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007b9e:	f7f8 fb75 	bl	800028c <HAL_GetTick>
 8007ba2:	1b00      	subs	r0, r0, r4
 8007ba4:	2802      	cmp	r0, #2
 8007ba6:	d9f5      	bls.n	8007b94 <HAL_RCCEx_EnablePLLI2S+0x44>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8007ba8:	2003      	movs	r0, #3
    }
  }

 return HAL_OK;
}
 8007baa:	bd38      	pop	{r3, r4, r5, pc}
 return HAL_OK;
 8007bac:	2000      	movs	r0, #0
 8007bae:	bd38      	pop	{r3, r4, r5, pc}
 8007bb0:	42470068 	.word	0x42470068
 8007bb4:	40023800 	.word	0x40023800

08007bb8 <HAL_RCCEx_DisablePLLI2S>:
/**
  * @brief  Disable PLLI2S.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)
{
 8007bb8:	b510      	push	{r4, lr}
  uint32_t tickstart;

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 8007bba:	2200      	movs	r2, #0
 8007bbc:	4b09      	ldr	r3, [pc, #36]	; (8007be4 <HAL_RCCEx_DisablePLLI2S+0x2c>)
 8007bbe:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 8007bc0:	f7f8 fb64 	bl	800028c <HAL_GetTick>
 8007bc4:	4604      	mov	r4, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8007bc6:	4b08      	ldr	r3, [pc, #32]	; (8007be8 <HAL_RCCEx_DisablePLLI2S+0x30>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8007bce:	d006      	beq.n	8007bde <HAL_RCCEx_DisablePLLI2S+0x26>
  {
    if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007bd0:	f7f8 fb5c 	bl	800028c <HAL_GetTick>
 8007bd4:	1b00      	subs	r0, r0, r4
 8007bd6:	2802      	cmp	r0, #2
 8007bd8:	d9f5      	bls.n	8007bc6 <HAL_RCCEx_DisablePLLI2S+0xe>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8007bda:	2003      	movs	r0, #3
    }
  }

  return HAL_OK;
}
 8007bdc:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8007bde:	2000      	movs	r0, #0
 8007be0:	bd10      	pop	{r4, pc}
 8007be2:	bf00      	nop
 8007be4:	42470068 	.word	0x42470068
 8007be8:	40023800 	.word	0x40023800

08007bec <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8007bec:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8007bee:	f7f8 fb4d 	bl	800028c <HAL_GetTick>
 8007bf2:	4604      	mov	r4, r0

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8007bf4:	4a47      	ldr	r2, [pc, #284]	; (8007d14 <HAL_RCC_DeInit+0x128>)
 8007bf6:	6813      	ldr	r3, [r2, #0]
 8007bf8:	f043 0301 	orr.w	r3, r3, #1
 8007bfc:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8007bfe:	4b45      	ldr	r3, [pc, #276]	; (8007d14 <HAL_RCC_DeInit+0x128>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f013 0f02 	tst.w	r3, #2
 8007c06:	d107      	bne.n	8007c18 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c08:	f7f8 fb40 	bl	800028c <HAL_GetTick>
 8007c0c:	1b00      	subs	r0, r0, r4
 8007c0e:	2802      	cmp	r0, #2
 8007c10:	d9f5      	bls.n	8007bfe <HAL_RCC_DeInit+0x12>
    {
      return HAL_TIMEOUT;
 8007c12:	2303      	movs	r3, #3
  }
  else
  {
    return HAL_OK;
  }
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	bd38      	pop	{r3, r4, r5, pc}
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8007c18:	4d3e      	ldr	r5, [pc, #248]	; (8007d14 <HAL_RCC_DeInit+0x128>)
 8007c1a:	682b      	ldr	r3, [r5, #0]
 8007c1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c20:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8007c22:	f7f8 fb33 	bl	800028c <HAL_GetTick>
 8007c26:	4604      	mov	r4, r0
  CLEAR_REG(RCC->CFGR);
 8007c28:	2300      	movs	r3, #0
 8007c2a:	60ab      	str	r3, [r5, #8]
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8007c2c:	4b39      	ldr	r3, [pc, #228]	; (8007d14 <HAL_RCC_DeInit+0x128>)
 8007c2e:	689b      	ldr	r3, [r3, #8]
 8007c30:	f013 0f0c 	tst.w	r3, #12
 8007c34:	d008      	beq.n	8007c48 <HAL_RCC_DeInit+0x5c>
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c36:	f7f8 fb29 	bl	800028c <HAL_GetTick>
 8007c3a:	1b00      	subs	r0, r0, r4
 8007c3c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007c40:	4298      	cmp	r0, r3
 8007c42:	d9f3      	bls.n	8007c2c <HAL_RCC_DeInit+0x40>
      return HAL_TIMEOUT;
 8007c44:	2303      	movs	r3, #3
 8007c46:	e7e5      	b.n	8007c14 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8007c48:	f7f8 fb20 	bl	800028c <HAL_GetTick>
 8007c4c:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8007c4e:	4a31      	ldr	r2, [pc, #196]	; (8007d14 <HAL_RCC_DeInit+0x128>)
 8007c50:	6813      	ldr	r3, [r2, #0]
 8007c52:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8007c56:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8007c58:	4b2e      	ldr	r3, [pc, #184]	; (8007d14 <HAL_RCC_DeInit+0x128>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8007c60:	d006      	beq.n	8007c70 <HAL_RCC_DeInit+0x84>
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c62:	f7f8 fb13 	bl	800028c <HAL_GetTick>
 8007c66:	1b00      	subs	r0, r0, r4
 8007c68:	2864      	cmp	r0, #100	; 0x64
 8007c6a:	d9f5      	bls.n	8007c58 <HAL_RCC_DeInit+0x6c>
      return HAL_TIMEOUT;
 8007c6c:	2303      	movs	r3, #3
 8007c6e:	e7d1      	b.n	8007c14 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8007c70:	f7f8 fb0c 	bl	800028c <HAL_GetTick>
 8007c74:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8007c76:	4a27      	ldr	r2, [pc, #156]	; (8007d14 <HAL_RCC_DeInit+0x128>)
 8007c78:	6813      	ldr	r3, [r2, #0]
 8007c7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c7e:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8007c80:	4b24      	ldr	r3, [pc, #144]	; (8007d14 <HAL_RCC_DeInit+0x128>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007c88:	d006      	beq.n	8007c98 <HAL_RCC_DeInit+0xac>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c8a:	f7f8 faff 	bl	800028c <HAL_GetTick>
 8007c8e:	1b00      	subs	r0, r0, r4
 8007c90:	2802      	cmp	r0, #2
 8007c92:	d9f5      	bls.n	8007c80 <HAL_RCC_DeInit+0x94>
      return HAL_TIMEOUT;
 8007c94:	2303      	movs	r3, #3
 8007c96:	e7bd      	b.n	8007c14 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8007c98:	f7f8 faf8 	bl	800028c <HAL_GetTick>
 8007c9c:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8007c9e:	4a1d      	ldr	r2, [pc, #116]	; (8007d14 <HAL_RCC_DeInit+0x128>)
 8007ca0:	6813      	ldr	r3, [r2, #0]
 8007ca2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007ca6:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8007ca8:	4b1a      	ldr	r3, [pc, #104]	; (8007d14 <HAL_RCC_DeInit+0x128>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8007cb0:	d006      	beq.n	8007cc0 <HAL_RCC_DeInit+0xd4>
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007cb2:	f7f8 faeb 	bl	800028c <HAL_GetTick>
 8007cb6:	1b00      	subs	r0, r0, r4
 8007cb8:	2802      	cmp	r0, #2
 8007cba:	d9f5      	bls.n	8007ca8 <HAL_RCC_DeInit+0xbc>
      return HAL_TIMEOUT;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	e7a9      	b.n	8007c14 <HAL_RCC_DeInit+0x28>
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 8007cc0:	4b14      	ldr	r3, [pc, #80]	; (8007d14 <HAL_RCC_DeInit+0x128>)
 8007cc2:	4a15      	ldr	r2, [pc, #84]	; (8007d18 <HAL_RCC_DeInit+0x12c>)
 8007cc4:	605a      	str	r2, [r3, #4]
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8007cc6:	4a15      	ldr	r2, [pc, #84]	; (8007d1c <HAL_RCC_DeInit+0x130>)
 8007cc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8007ccc:	68da      	ldr	r2, [r3, #12]
 8007cce:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 8007cd2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8007cd4:	68da      	ldr	r2, [r3, #12]
 8007cd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007cda:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8007cdc:	68da      	ldr	r2, [r3, #12]
 8007cde:	f442 021f 	orr.w	r2, r2, #10420224	; 0x9f0000
 8007ce2:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8007ce4:	68da      	ldr	r2, [r3, #12]
 8007ce6:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8007cea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8007cec:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8007cee:	f022 0201 	bic.w	r2, r2, #1
 8007cf2:	675a      	str	r2, [r3, #116]	; 0x74
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8007cf4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8007cf6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007cfa:	675a      	str	r2, [r3, #116]	; 0x74
  SystemCoreClock = HSI_VALUE;
 8007cfc:	4a08      	ldr	r2, [pc, #32]	; (8007d20 <HAL_RCC_DeInit+0x134>)
 8007cfe:	4b09      	ldr	r3, [pc, #36]	; (8007d24 <HAL_RCC_DeInit+0x138>)
 8007d00:	601a      	str	r2, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007d02:	2000      	movs	r0, #0
 8007d04:	f7f8 fa78 	bl	80001f8 <HAL_InitTick>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	d082      	beq.n	8007c14 <HAL_RCC_DeInit+0x28>
    return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e780      	b.n	8007c14 <HAL_RCC_DeInit+0x28>
 8007d12:	bf00      	nop
 8007d14:	40023800 	.word	0x40023800
 8007d18:	04003010 	.word	0x04003010
 8007d1c:	20003000 	.word	0x20003000
 8007d20:	00f42400 	.word	0x00f42400
 8007d24:	20000028 	.word	0x20000028

08007d28 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8007d28:	b082      	sub	sp, #8
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007d2a:	4b15      	ldr	r3, [pc, #84]	; (8007d80 <SPI_AbortRx_ISR+0x58>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a15      	ldr	r2, [pc, #84]	; (8007d84 <SPI_AbortRx_ISR+0x5c>)
 8007d30:	fba2 2303 	umull	r2, r3, r2, r3
 8007d34:	0a5b      	lsrs	r3, r3, #9
 8007d36:	2264      	movs	r2, #100	; 0x64
 8007d38:	fb02 f303 	mul.w	r3, r2, r3
 8007d3c:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007d3e:	9b01      	ldr	r3, [sp, #4]
 8007d40:	b143      	cbz	r3, 8007d54 <SPI_AbortRx_ISR+0x2c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
      break;
    }
    count--;
 8007d42:	9b01      	ldr	r3, [sp, #4]
 8007d44:	3b01      	subs	r3, #1
 8007d46:	9301      	str	r3, [sp, #4]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007d48:	6803      	ldr	r3, [r0, #0]
 8007d4a:	689b      	ldr	r3, [r3, #8]
 8007d4c:	f013 0f02 	tst.w	r3, #2
 8007d50:	d0f5      	beq.n	8007d3e <SPI_AbortRx_ISR+0x16>
 8007d52:	e003      	b.n	8007d5c <SPI_AbortRx_ISR+0x34>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007d54:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8007d56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d5a:	6543      	str	r3, [r0, #84]	; 0x54

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007d5c:	6802      	ldr	r2, [r0, #0]
 8007d5e:	6813      	ldr	r3, [r2, #0]
 8007d60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d64:	6013      	str	r3, [r2, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 8007d66:	6802      	ldr	r2, [r0, #0]
 8007d68:	6853      	ldr	r3, [r2, #4]
 8007d6a:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8007d6e:	6053      	str	r3, [r2, #4]

  /* Read CRC to flush Data Register */
  READ_REG(hspi->Instance->DR);
 8007d70:	6803      	ldr	r3, [r0, #0]
 8007d72:	68db      	ldr	r3, [r3, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 8007d74:	2307      	movs	r3, #7
 8007d76:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
}
 8007d7a:	b002      	add	sp, #8
 8007d7c:	4770      	bx	lr
 8007d7e:	bf00      	nop
 8007d80:	20000028 	.word	0x20000028
 8007d84:	057619f1 	.word	0x057619f1

08007d88 <SPI_AbortTx_ISR>:
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8007d88:	6802      	ldr	r2, [r0, #0]
 8007d8a:	6853      	ldr	r3, [r2, #4]
 8007d8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d90:	6053      	str	r3, [r2, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007d92:	6802      	ldr	r2, [r0, #0]
 8007d94:	6813      	ldr	r3, [r2, #0]
 8007d96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d9a:	6013      	str	r3, [r2, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8007d9c:	2307      	movs	r3, #7
 8007d9e:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
 8007da2:	4770      	bx	lr

08007da4 <SPI_WaitFlagStateUntilTimeout>:
{
 8007da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007da6:	4605      	mov	r5, r0
 8007da8:	460f      	mov	r7, r1
 8007daa:	4616      	mov	r6, r2
 8007dac:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007dae:	682b      	ldr	r3, [r5, #0]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	ea37 0303 	bics.w	r3, r7, r3
 8007db6:	bf0c      	ite	eq
 8007db8:	2301      	moveq	r3, #1
 8007dba:	2300      	movne	r3, #0
 8007dbc:	42b3      	cmp	r3, r6
 8007dbe:	d037      	beq.n	8007e30 <SPI_WaitFlagStateUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 8007dc0:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007dc4:	d0f3      	beq.n	8007dae <SPI_WaitFlagStateUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007dc6:	f7f8 fa61 	bl	800028c <HAL_GetTick>
 8007dca:	9b06      	ldr	r3, [sp, #24]
 8007dcc:	1ac0      	subs	r0, r0, r3
 8007dce:	4284      	cmp	r4, r0
 8007dd0:	d901      	bls.n	8007dd6 <SPI_WaitFlagStateUntilTimeout+0x32>
 8007dd2:	2c00      	cmp	r4, #0
 8007dd4:	d1eb      	bne.n	8007dae <SPI_WaitFlagStateUntilTimeout+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007dd6:	682a      	ldr	r2, [r5, #0]
 8007dd8:	6853      	ldr	r3, [r2, #4]
 8007dda:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8007dde:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007de0:	686b      	ldr	r3, [r5, #4]
 8007de2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007de6:	d00b      	beq.n	8007e00 <SPI_WaitFlagStateUntilTimeout+0x5c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007de8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007dea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dee:	d014      	beq.n	8007e1a <SPI_WaitFlagStateUntilTimeout+0x76>
        hspi->State = HAL_SPI_STATE_READY;
 8007df0:	2301      	movs	r3, #1
 8007df2:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8007df6:	2300      	movs	r3, #0
 8007df8:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
        return HAL_TIMEOUT;
 8007dfc:	2003      	movs	r0, #3
 8007dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e00:	68ab      	ldr	r3, [r5, #8]
 8007e02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e06:	d002      	beq.n	8007e0e <SPI_WaitFlagStateUntilTimeout+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e0c:	d1ec      	bne.n	8007de8 <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 8007e0e:	682a      	ldr	r2, [r5, #0]
 8007e10:	6813      	ldr	r3, [r2, #0]
 8007e12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e16:	6013      	str	r3, [r2, #0]
 8007e18:	e7e6      	b.n	8007de8 <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 8007e1a:	682a      	ldr	r2, [r5, #0]
 8007e1c:	6813      	ldr	r3, [r2, #0]
 8007e1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e22:	6013      	str	r3, [r2, #0]
 8007e24:	682a      	ldr	r2, [r5, #0]
 8007e26:	6813      	ldr	r3, [r2, #0]
 8007e28:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007e2c:	6013      	str	r3, [r2, #0]
 8007e2e:	e7df      	b.n	8007df0 <SPI_WaitFlagStateUntilTimeout+0x4c>
  return HAL_OK;
 8007e30:	2000      	movs	r0, #0
}
 8007e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e34 <SPI_EndRxTxTransaction>:
{
 8007e34:	b530      	push	{r4, r5, lr}
 8007e36:	b085      	sub	sp, #20
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007e38:	4c16      	ldr	r4, [pc, #88]	; (8007e94 <SPI_EndRxTxTransaction+0x60>)
 8007e3a:	6824      	ldr	r4, [r4, #0]
 8007e3c:	4d16      	ldr	r5, [pc, #88]	; (8007e98 <SPI_EndRxTxTransaction+0x64>)
 8007e3e:	fba5 3404 	umull	r3, r4, r5, r4
 8007e42:	0d64      	lsrs	r4, r4, #21
 8007e44:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8007e48:	fb05 f404 	mul.w	r4, r5, r4
 8007e4c:	9403      	str	r4, [sp, #12]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e4e:	6844      	ldr	r4, [r0, #4]
 8007e50:	f5b4 7f82 	cmp.w	r4, #260	; 0x104
 8007e54:	d00b      	beq.n	8007e6e <SPI_EndRxTxTransaction+0x3a>
      if (count == 0U)
 8007e56:	9b03      	ldr	r3, [sp, #12]
 8007e58:	b1c3      	cbz	r3, 8007e8c <SPI_EndRxTxTransaction+0x58>
      count--;
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	3b01      	subs	r3, #1
 8007e5e:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007e60:	6803      	ldr	r3, [r0, #0]
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007e68:	d1f5      	bne.n	8007e56 <SPI_EndRxTxTransaction+0x22>
  return HAL_OK;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	e00f      	b.n	8007e8e <SPI_EndRxTxTransaction+0x5a>
 8007e6e:	460b      	mov	r3, r1
 8007e70:	4604      	mov	r4, r0
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e72:	9200      	str	r2, [sp, #0]
 8007e74:	2200      	movs	r2, #0
 8007e76:	2180      	movs	r1, #128	; 0x80
 8007e78:	f7ff ff94 	bl	8007da4 <SPI_WaitFlagStateUntilTimeout>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	b130      	cbz	r0, 8007e8e <SPI_EndRxTxTransaction+0x5a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e80:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007e82:	f043 0320 	orr.w	r3, r3, #32
 8007e86:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8007e88:	2303      	movs	r3, #3
 8007e8a:	e000      	b.n	8007e8e <SPI_EndRxTxTransaction+0x5a>
  return HAL_OK;
 8007e8c:	2300      	movs	r3, #0
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	b005      	add	sp, #20
 8007e92:	bd30      	pop	{r4, r5, pc}
 8007e94:	20000028 	.word	0x20000028
 8007e98:	165e9f81 	.word	0x165e9f81

08007e9c <SPI_EndRxTransaction>:
{
 8007e9c:	b510      	push	{r4, lr}
 8007e9e:	b082      	sub	sp, #8
 8007ea0:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ea2:	6840      	ldr	r0, [r0, #4]
 8007ea4:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
 8007ea8:	d014      	beq.n	8007ed4 <SPI_EndRxTransaction+0x38>
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007eaa:	6860      	ldr	r0, [r4, #4]
 8007eac:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
 8007eb0:	d01d      	beq.n	8007eee <SPI_EndRxTransaction+0x52>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007eb2:	9200      	str	r2, [sp, #0]
 8007eb4:	460b      	mov	r3, r1
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	2101      	movs	r1, #1
 8007eba:	4620      	mov	r0, r4
 8007ebc:	f7ff ff72 	bl	8007da4 <SPI_WaitFlagStateUntilTimeout>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	b120      	cbz	r0, 8007ece <SPI_EndRxTransaction+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ec4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007ec6:	f043 0320 	orr.w	r3, r3, #32
 8007eca:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8007ecc:	2303      	movs	r3, #3
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	b002      	add	sp, #8
 8007ed2:	bd10      	pop	{r4, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ed4:	68a3      	ldr	r3, [r4, #8]
 8007ed6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007eda:	d002      	beq.n	8007ee2 <SPI_EndRxTransaction+0x46>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007edc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ee0:	d1e3      	bne.n	8007eaa <SPI_EndRxTransaction+0xe>
    __HAL_SPI_DISABLE(hspi);
 8007ee2:	6820      	ldr	r0, [r4, #0]
 8007ee4:	6803      	ldr	r3, [r0, #0]
 8007ee6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007eea:	6003      	str	r3, [r0, #0]
 8007eec:	e7dd      	b.n	8007eaa <SPI_EndRxTransaction+0xe>
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007eee:	68a3      	ldr	r3, [r4, #8]
 8007ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ef4:	d00f      	beq.n	8007f16 <SPI_EndRxTransaction+0x7a>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ef6:	9200      	str	r2, [sp, #0]
 8007ef8:	460b      	mov	r3, r1
 8007efa:	2200      	movs	r2, #0
 8007efc:	2180      	movs	r1, #128	; 0x80
 8007efe:	4620      	mov	r0, r4
 8007f00:	f7ff ff50 	bl	8007da4 <SPI_WaitFlagStateUntilTimeout>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2800      	cmp	r0, #0
 8007f08:	d0e1      	beq.n	8007ece <SPI_EndRxTransaction+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f0a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007f0c:	f043 0320 	orr.w	r3, r3, #32
 8007f10:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8007f12:	2303      	movs	r3, #3
 8007f14:	e7db      	b.n	8007ece <SPI_EndRxTransaction+0x32>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007f16:	9200      	str	r2, [sp, #0]
 8007f18:	460b      	mov	r3, r1
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	2101      	movs	r1, #1
 8007f1e:	4620      	mov	r0, r4
 8007f20:	f7ff ff40 	bl	8007da4 <SPI_WaitFlagStateUntilTimeout>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2800      	cmp	r0, #0
 8007f28:	d0d1      	beq.n	8007ece <SPI_EndRxTransaction+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f2a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007f2c:	f043 0320 	orr.w	r3, r3, #32
 8007f30:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8007f32:	2303      	movs	r3, #3
 8007f34:	e7cb      	b.n	8007ece <SPI_EndRxTransaction+0x32>
{
 8007f36:	4770      	bx	lr

08007f38 <HAL_SPI_Init>:
  if (hspi == NULL)
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	d03b      	beq.n	8007fb4 <HAL_SPI_Init+0x7c>
{
 8007f3c:	b510      	push	{r4, lr}
 8007f3e:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f40:	2300      	movs	r3, #0
 8007f42:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8007f44:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d02e      	beq.n	8007faa <HAL_SPI_Init+0x72>
  hspi->State = HAL_SPI_STATE_BUSY;
 8007f4c:	2302      	movs	r3, #2
 8007f4e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8007f52:	6822      	ldr	r2, [r4, #0]
 8007f54:	6813      	ldr	r3, [r2, #0]
 8007f56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f5a:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007f5c:	6822      	ldr	r2, [r4, #0]
 8007f5e:	6863      	ldr	r3, [r4, #4]
 8007f60:	68a1      	ldr	r1, [r4, #8]
 8007f62:	430b      	orrs	r3, r1
 8007f64:	68e1      	ldr	r1, [r4, #12]
 8007f66:	430b      	orrs	r3, r1
 8007f68:	6921      	ldr	r1, [r4, #16]
 8007f6a:	430b      	orrs	r3, r1
 8007f6c:	6961      	ldr	r1, [r4, #20]
 8007f6e:	430b      	orrs	r3, r1
 8007f70:	69a1      	ldr	r1, [r4, #24]
 8007f72:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8007f76:	430b      	orrs	r3, r1
 8007f78:	69e1      	ldr	r1, [r4, #28]
 8007f7a:	430b      	orrs	r3, r1
 8007f7c:	6a21      	ldr	r1, [r4, #32]
 8007f7e:	430b      	orrs	r3, r1
 8007f80:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007f82:	430b      	orrs	r3, r1
 8007f84:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007f86:	6822      	ldr	r2, [r4, #0]
 8007f88:	8b63      	ldrh	r3, [r4, #26]
 8007f8a:	f003 0304 	and.w	r3, r3, #4
 8007f8e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007f90:	430b      	orrs	r3, r1
 8007f92:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007f94:	6822      	ldr	r2, [r4, #0]
 8007f96:	69d3      	ldr	r3, [r2, #28]
 8007f98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007f9c:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f9e:	2000      	movs	r0, #0
 8007fa0:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8007fa8:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8007faa:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8007fae:	f004 f819 	bl	800bfe4 <HAL_SPI_MspInit>
 8007fb2:	e7cb      	b.n	8007f4c <HAL_SPI_Init+0x14>
    return HAL_ERROR;
 8007fb4:	2001      	movs	r0, #1
 8007fb6:	4770      	bx	lr
{
 8007fb8:	4770      	bx	lr

08007fba <HAL_SPI_DeInit>:
  if (hspi == NULL)
 8007fba:	b190      	cbz	r0, 8007fe2 <HAL_SPI_DeInit+0x28>
{
 8007fbc:	b510      	push	{r4, lr}
 8007fbe:	4604      	mov	r4, r0
  hspi->State = HAL_SPI_STATE_BUSY;
 8007fc0:	2302      	movs	r3, #2
 8007fc2:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8007fc6:	6802      	ldr	r2, [r0, #0]
 8007fc8:	6813      	ldr	r3, [r2, #0]
 8007fca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007fce:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 8007fd0:	f004 f83e 	bl	800c050 <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007fd4:	2000      	movs	r0, #0
 8007fd6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007fd8:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007fdc:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  return HAL_OK;
 8007fe0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8007fe2:	2001      	movs	r0, #1
 8007fe4:	4770      	bx	lr

08007fe6 <HAL_SPI_Transmit>:
{
 8007fe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fea:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8007fec:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8007ff0:	2c01      	cmp	r4, #1
 8007ff2:	d103      	bne.n	8007ffc <HAL_SPI_Transmit+0x16>
 8007ff4:	2002      	movs	r0, #2
}
 8007ff6:	b002      	add	sp, #8
 8007ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ffc:	461d      	mov	r5, r3
 8007ffe:	4617      	mov	r7, r2
 8008000:	4688      	mov	r8, r1
 8008002:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8008004:	2301      	movs	r3, #1
 8008006:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800800a:	f7f8 f93f 	bl	800028c <HAL_GetTick>
 800800e:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8008010:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8008014:	b2db      	uxtb	r3, r3
 8008016:	2b01      	cmp	r3, #1
 8008018:	d007      	beq.n	800802a <HAL_SPI_Transmit+0x44>
    errorcode = HAL_BUSY;
 800801a:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800801c:	2301      	movs	r3, #1
 800801e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008022:	2300      	movs	r3, #0
 8008024:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8008028:	e7e5      	b.n	8007ff6 <HAL_SPI_Transmit+0x10>
  if ((pData == NULL) || (Size == 0U))
 800802a:	f1b8 0f00 	cmp.w	r8, #0
 800802e:	f000 809c 	beq.w	800816a <HAL_SPI_Transmit+0x184>
 8008032:	2f00      	cmp	r7, #0
 8008034:	f000 809b 	beq.w	800816e <HAL_SPI_Transmit+0x188>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008038:	2303      	movs	r3, #3
 800803a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800803e:	2300      	movs	r3, #0
 8008040:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008042:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008046:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008048:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800804a:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800804c:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800804e:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008050:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008052:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008054:	68a3      	ldr	r3, [r4, #8]
 8008056:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800805a:	d01d      	beq.n	8008098 <HAL_SPI_Transmit+0xb2>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800805c:	6823      	ldr	r3, [r4, #0]
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008064:	d103      	bne.n	800806e <HAL_SPI_Transmit+0x88>
    __HAL_SPI_ENABLE(hspi);
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800806c:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800806e:	68e3      	ldr	r3, [r4, #12]
 8008070:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008074:	d016      	beq.n	80080a4 <HAL_SPI_Transmit+0xbe>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008076:	6863      	ldr	r3, [r4, #4]
 8008078:	b10b      	cbz	r3, 800807e <HAL_SPI_Transmit+0x98>
 800807a:	2f01      	cmp	r7, #1
 800807c:	d14c      	bne.n	8008118 <HAL_SPI_Transmit+0x132>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800807e:	6823      	ldr	r3, [r4, #0]
 8008080:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008082:	7812      	ldrb	r2, [r2, #0]
 8008084:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008086:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008088:	3301      	adds	r3, #1
 800808a:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800808c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800808e:	b29b      	uxth	r3, r3
 8008090:	3b01      	subs	r3, #1
 8008092:	b29b      	uxth	r3, r3
 8008094:	86e3      	strh	r3, [r4, #54]	; 0x36
 8008096:	e03f      	b.n	8008118 <HAL_SPI_Transmit+0x132>
    SPI_1LINE_TX(hspi);
 8008098:	6822      	ldr	r2, [r4, #0]
 800809a:	6813      	ldr	r3, [r2, #0]
 800809c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80080a0:	6013      	str	r3, [r2, #0]
 80080a2:	e7db      	b.n	800805c <HAL_SPI_Transmit+0x76>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080a4:	6863      	ldr	r3, [r4, #4]
 80080a6:	b10b      	cbz	r3, 80080ac <HAL_SPI_Transmit+0xc6>
 80080a8:	2f01      	cmp	r7, #1
 80080aa:	d116      	bne.n	80080da <HAL_SPI_Transmit+0xf4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80080ac:	6823      	ldr	r3, [r4, #0]
 80080ae:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80080b0:	8812      	ldrh	r2, [r2, #0]
 80080b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80080b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80080b6:	3302      	adds	r3, #2
 80080b8:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80080ba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80080bc:	b29b      	uxth	r3, r3
 80080be:	3b01      	subs	r3, #1
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	86e3      	strh	r3, [r4, #54]	; 0x36
 80080c4:	e009      	b.n	80080da <HAL_SPI_Transmit+0xf4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80080c6:	f7f8 f8e1 	bl	800028c <HAL_GetTick>
 80080ca:	1b80      	subs	r0, r0, r6
 80080cc:	42a8      	cmp	r0, r5
 80080ce:	d302      	bcc.n	80080d6 <HAL_SPI_Transmit+0xf0>
 80080d0:	f1b5 3fff 	cmp.w	r5, #4294967295
 80080d4:	d14d      	bne.n	8008172 <HAL_SPI_Transmit+0x18c>
 80080d6:	2d00      	cmp	r5, #0
 80080d8:	d04d      	beq.n	8008176 <HAL_SPI_Transmit+0x190>
    while (hspi->TxXferCount > 0U)
 80080da:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80080dc:	b29b      	uxth	r3, r3
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d02e      	beq.n	8008140 <HAL_SPI_Transmit+0x15a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80080e2:	6823      	ldr	r3, [r4, #0]
 80080e4:	689a      	ldr	r2, [r3, #8]
 80080e6:	f012 0f02 	tst.w	r2, #2
 80080ea:	d0ec      	beq.n	80080c6 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80080ec:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80080ee:	8812      	ldrh	r2, [r2, #0]
 80080f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80080f2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80080f4:	3302      	adds	r3, #2
 80080f6:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80080f8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	3b01      	subs	r3, #1
 80080fe:	b29b      	uxth	r3, r3
 8008100:	86e3      	strh	r3, [r4, #54]	; 0x36
 8008102:	e7ea      	b.n	80080da <HAL_SPI_Transmit+0xf4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008104:	f7f8 f8c2 	bl	800028c <HAL_GetTick>
 8008108:	1b80      	subs	r0, r0, r6
 800810a:	4285      	cmp	r5, r0
 800810c:	d802      	bhi.n	8008114 <HAL_SPI_Transmit+0x12e>
 800810e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008112:	d132      	bne.n	800817a <HAL_SPI_Transmit+0x194>
 8008114:	2d00      	cmp	r5, #0
 8008116:	d032      	beq.n	800817e <HAL_SPI_Transmit+0x198>
    while (hspi->TxXferCount > 0U)
 8008118:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800811a:	b292      	uxth	r2, r2
 800811c:	b182      	cbz	r2, 8008140 <HAL_SPI_Transmit+0x15a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800811e:	6823      	ldr	r3, [r4, #0]
 8008120:	689a      	ldr	r2, [r3, #8]
 8008122:	f012 0f02 	tst.w	r2, #2
 8008126:	d0ed      	beq.n	8008104 <HAL_SPI_Transmit+0x11e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008128:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800812a:	7812      	ldrb	r2, [r2, #0]
 800812c:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800812e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008130:	3301      	adds	r3, #1
 8008132:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8008134:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8008136:	b292      	uxth	r2, r2
 8008138:	3a01      	subs	r2, #1
 800813a:	b292      	uxth	r2, r2
 800813c:	86e2      	strh	r2, [r4, #54]	; 0x36
 800813e:	e7eb      	b.n	8008118 <HAL_SPI_Transmit+0x132>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008140:	4632      	mov	r2, r6
 8008142:	4629      	mov	r1, r5
 8008144:	4620      	mov	r0, r4
 8008146:	f7ff fe75 	bl	8007e34 <SPI_EndRxTxTransaction>
 800814a:	b108      	cbz	r0, 8008150 <HAL_SPI_Transmit+0x16a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800814c:	2320      	movs	r3, #32
 800814e:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008150:	68a3      	ldr	r3, [r4, #8]
 8008152:	b933      	cbnz	r3, 8008162 <HAL_SPI_Transmit+0x17c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008154:	9301      	str	r3, [sp, #4]
 8008156:	6823      	ldr	r3, [r4, #0]
 8008158:	68da      	ldr	r2, [r3, #12]
 800815a:	9201      	str	r2, [sp, #4]
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	9301      	str	r3, [sp, #4]
 8008160:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008162:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008164:	b96b      	cbnz	r3, 8008182 <HAL_SPI_Transmit+0x19c>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008166:	2000      	movs	r0, #0
 8008168:	e758      	b.n	800801c <HAL_SPI_Transmit+0x36>
    errorcode = HAL_ERROR;
 800816a:	2001      	movs	r0, #1
 800816c:	e756      	b.n	800801c <HAL_SPI_Transmit+0x36>
 800816e:	2001      	movs	r0, #1
 8008170:	e754      	b.n	800801c <HAL_SPI_Transmit+0x36>
          errorcode = HAL_TIMEOUT;
 8008172:	2003      	movs	r0, #3
 8008174:	e752      	b.n	800801c <HAL_SPI_Transmit+0x36>
 8008176:	2003      	movs	r0, #3
 8008178:	e750      	b.n	800801c <HAL_SPI_Transmit+0x36>
          errorcode = HAL_TIMEOUT;
 800817a:	2003      	movs	r0, #3
 800817c:	e74e      	b.n	800801c <HAL_SPI_Transmit+0x36>
 800817e:	2003      	movs	r0, #3
 8008180:	e74c      	b.n	800801c <HAL_SPI_Transmit+0x36>
    errorcode = HAL_ERROR;
 8008182:	2001      	movs	r0, #1
 8008184:	e74a      	b.n	800801c <HAL_SPI_Transmit+0x36>

08008186 <HAL_SPI_TransmitReceive>:
{
 8008186:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800818a:	b083      	sub	sp, #12
 800818c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 800818e:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8008192:	2c01      	cmp	r4, #1
 8008194:	d104      	bne.n	80081a0 <HAL_SPI_TransmitReceive+0x1a>
 8008196:	2302      	movs	r3, #2
}
 8008198:	4618      	mov	r0, r3
 800819a:	b003      	add	sp, #12
 800819c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081a0:	461e      	mov	r6, r3
 80081a2:	4690      	mov	r8, r2
 80081a4:	460f      	mov	r7, r1
 80081a6:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80081a8:	2301      	movs	r3, #1
 80081aa:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80081ae:	f7f8 f86d 	bl	800028c <HAL_GetTick>
 80081b2:	4681      	mov	r9, r0
  tmp_state           = hspi->State;
 80081b4:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 80081b8:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 80081ba:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d012      	beq.n	80081e6 <HAL_SPI_TransmitReceive+0x60>
 80081c0:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80081c4:	d007      	beq.n	80081d6 <HAL_SPI_TransmitReceive+0x50>
    errorcode = HAL_BUSY;
 80081c6:	2302      	movs	r3, #2
  hspi->State = HAL_SPI_STATE_READY;
 80081c8:	2201      	movs	r2, #1
 80081ca:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80081ce:	2200      	movs	r2, #0
 80081d0:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
  return errorcode;
 80081d4:	e7e0      	b.n	8008198 <HAL_SPI_TransmitReceive+0x12>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80081d6:	68a2      	ldr	r2, [r4, #8]
 80081d8:	2a00      	cmp	r2, #0
 80081da:	f040 80e2 	bne.w	80083a2 <HAL_SPI_TransmitReceive+0x21c>
 80081de:	2b04      	cmp	r3, #4
 80081e0:	d001      	beq.n	80081e6 <HAL_SPI_TransmitReceive+0x60>
    errorcode = HAL_BUSY;
 80081e2:	2302      	movs	r3, #2
 80081e4:	e7f0      	b.n	80081c8 <HAL_SPI_TransmitReceive+0x42>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80081e6:	2f00      	cmp	r7, #0
 80081e8:	f000 80dd 	beq.w	80083a6 <HAL_SPI_TransmitReceive+0x220>
 80081ec:	f1b8 0f00 	cmp.w	r8, #0
 80081f0:	f000 80db 	beq.w	80083aa <HAL_SPI_TransmitReceive+0x224>
 80081f4:	2e00      	cmp	r6, #0
 80081f6:	f000 80da 	beq.w	80083ae <HAL_SPI_TransmitReceive+0x228>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80081fa:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 80081fe:	b2db      	uxtb	r3, r3
 8008200:	2b04      	cmp	r3, #4
 8008202:	d002      	beq.n	800820a <HAL_SPI_TransmitReceive+0x84>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008204:	2305      	movs	r3, #5
 8008206:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800820a:	2300      	movs	r3, #0
 800820c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800820e:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008212:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008214:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008216:	6327      	str	r7, [r4, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008218:	86e6      	strh	r6, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800821a:	86a6      	strh	r6, [r4, #52]	; 0x34
  hspi->RxISR       = NULL;
 800821c:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800821e:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008220:	6823      	ldr	r3, [r4, #0]
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008228:	d103      	bne.n	8008232 <HAL_SPI_TransmitReceive+0xac>
    __HAL_SPI_ENABLE(hspi);
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008230:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008232:	68e3      	ldr	r3, [r4, #12]
 8008234:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008238:	d011      	beq.n	800825e <HAL_SPI_TransmitReceive+0xd8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800823a:	6863      	ldr	r3, [r4, #4]
 800823c:	b10b      	cbz	r3, 8008242 <HAL_SPI_TransmitReceive+0xbc>
 800823e:	2e01      	cmp	r6, #1
 8008240:	d10b      	bne.n	800825a <HAL_SPI_TransmitReceive+0xd4>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008242:	6823      	ldr	r3, [r4, #0]
 8008244:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008246:	7812      	ldrb	r2, [r2, #0]
 8008248:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800824a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800824c:	3301      	adds	r3, #1
 800824e:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8008250:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8008252:	b29b      	uxth	r3, r3
 8008254:	3b01      	subs	r3, #1
 8008256:	b29b      	uxth	r3, r3
 8008258:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800825a:	2601      	movs	r6, #1
 800825c:	e06c      	b.n	8008338 <HAL_SPI_TransmitReceive+0x1b2>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800825e:	6863      	ldr	r3, [r4, #4]
 8008260:	b10b      	cbz	r3, 8008266 <HAL_SPI_TransmitReceive+0xe0>
 8008262:	2e01      	cmp	r6, #1
 8008264:	d10b      	bne.n	800827e <HAL_SPI_TransmitReceive+0xf8>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008266:	6823      	ldr	r3, [r4, #0]
 8008268:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800826a:	8812      	ldrh	r2, [r2, #0]
 800826c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800826e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008270:	3302      	adds	r3, #2
 8008272:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8008274:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8008276:	b29b      	uxth	r3, r3
 8008278:	3b01      	subs	r3, #1
 800827a:	b29b      	uxth	r3, r3
 800827c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800827e:	2601      	movs	r6, #1
 8008280:	e01c      	b.n	80082bc <HAL_SPI_TransmitReceive+0x136>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008282:	6823      	ldr	r3, [r4, #0]
 8008284:	689a      	ldr	r2, [r3, #8]
 8008286:	f012 0f01 	tst.w	r2, #1
 800828a:	d00e      	beq.n	80082aa <HAL_SPI_TransmitReceive+0x124>
 800828c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800828e:	b292      	uxth	r2, r2
 8008290:	b15a      	cbz	r2, 80082aa <HAL_SPI_TransmitReceive+0x124>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008292:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	8013      	strh	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008298:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800829a:	3302      	adds	r3, #2
 800829c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800829e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	3b01      	subs	r3, #1
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80082a8:	2601      	movs	r6, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80082aa:	f7f7 ffef 	bl	800028c <HAL_GetTick>
 80082ae:	eba0 0009 	sub.w	r0, r0, r9
 80082b2:	42a8      	cmp	r0, r5
 80082b4:	d302      	bcc.n	80082bc <HAL_SPI_TransmitReceive+0x136>
 80082b6:	f1b5 3fff 	cmp.w	r5, #4294967295
 80082ba:	d17a      	bne.n	80083b2 <HAL_SPI_TransmitReceive+0x22c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082bc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80082be:	b29b      	uxth	r3, r3
 80082c0:	b91b      	cbnz	r3, 80082ca <HAL_SPI_TransmitReceive+0x144>
 80082c2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d054      	beq.n	8008374 <HAL_SPI_TransmitReceive+0x1ee>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80082ca:	6823      	ldr	r3, [r4, #0]
 80082cc:	689a      	ldr	r2, [r3, #8]
 80082ce:	f012 0f02 	tst.w	r2, #2
 80082d2:	d0d6      	beq.n	8008282 <HAL_SPI_TransmitReceive+0xfc>
 80082d4:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80082d6:	b292      	uxth	r2, r2
 80082d8:	2a00      	cmp	r2, #0
 80082da:	d0d2      	beq.n	8008282 <HAL_SPI_TransmitReceive+0xfc>
 80082dc:	2e00      	cmp	r6, #0
 80082de:	d0d0      	beq.n	8008282 <HAL_SPI_TransmitReceive+0xfc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80082e0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80082e2:	8812      	ldrh	r2, [r2, #0]
 80082e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80082e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80082e8:	3302      	adds	r3, #2
 80082ea:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80082ec:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	3b01      	subs	r3, #1
 80082f2:	b29b      	uxth	r3, r3
 80082f4:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80082f6:	2600      	movs	r6, #0
 80082f8:	e7c3      	b.n	8008282 <HAL_SPI_TransmitReceive+0xfc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80082fa:	6823      	ldr	r3, [r4, #0]
 80082fc:	689a      	ldr	r2, [r3, #8]
 80082fe:	f012 0f01 	tst.w	r2, #1
 8008302:	d00e      	beq.n	8008322 <HAL_SPI_TransmitReceive+0x19c>
 8008304:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8008306:	b292      	uxth	r2, r2
 8008308:	b15a      	cbz	r2, 8008322 <HAL_SPI_TransmitReceive+0x19c>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800830a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800830c:	68db      	ldr	r3, [r3, #12]
 800830e:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr++;
 8008310:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008312:	3301      	adds	r3, #1
 8008314:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8008316:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008318:	b29b      	uxth	r3, r3
 800831a:	3b01      	subs	r3, #1
 800831c:	b29b      	uxth	r3, r3
 800831e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8008320:	2601      	movs	r6, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008322:	f7f7 ffb3 	bl	800028c <HAL_GetTick>
 8008326:	eba0 0009 	sub.w	r0, r0, r9
 800832a:	4285      	cmp	r5, r0
 800832c:	d802      	bhi.n	8008334 <HAL_SPI_TransmitReceive+0x1ae>
 800832e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008332:	d140      	bne.n	80083b6 <HAL_SPI_TransmitReceive+0x230>
 8008334:	2d00      	cmp	r5, #0
 8008336:	d040      	beq.n	80083ba <HAL_SPI_TransmitReceive+0x234>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008338:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800833a:	b29b      	uxth	r3, r3
 800833c:	b913      	cbnz	r3, 8008344 <HAL_SPI_TransmitReceive+0x1be>
 800833e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008340:	b29b      	uxth	r3, r3
 8008342:	b1bb      	cbz	r3, 8008374 <HAL_SPI_TransmitReceive+0x1ee>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008344:	6823      	ldr	r3, [r4, #0]
 8008346:	689a      	ldr	r2, [r3, #8]
 8008348:	f012 0f02 	tst.w	r2, #2
 800834c:	d0d5      	beq.n	80082fa <HAL_SPI_TransmitReceive+0x174>
 800834e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8008350:	b292      	uxth	r2, r2
 8008352:	2a00      	cmp	r2, #0
 8008354:	d0d1      	beq.n	80082fa <HAL_SPI_TransmitReceive+0x174>
 8008356:	2e00      	cmp	r6, #0
 8008358:	d0cf      	beq.n	80082fa <HAL_SPI_TransmitReceive+0x174>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800835a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800835c:	7812      	ldrb	r2, [r2, #0]
 800835e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8008360:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008362:	3301      	adds	r3, #1
 8008364:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8008366:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8008368:	b29b      	uxth	r3, r3
 800836a:	3b01      	subs	r3, #1
 800836c:	b29b      	uxth	r3, r3
 800836e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8008370:	2600      	movs	r6, #0
 8008372:	e7c2      	b.n	80082fa <HAL_SPI_TransmitReceive+0x174>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008374:	464a      	mov	r2, r9
 8008376:	4629      	mov	r1, r5
 8008378:	4620      	mov	r0, r4
 800837a:	f7ff fd5b 	bl	8007e34 <SPI_EndRxTxTransaction>
 800837e:	4603      	mov	r3, r0
 8008380:	b118      	cbz	r0, 800838a <HAL_SPI_TransmitReceive+0x204>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008382:	2320      	movs	r3, #32
 8008384:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8008386:	2301      	movs	r3, #1
    goto error;
 8008388:	e71e      	b.n	80081c8 <HAL_SPI_TransmitReceive+0x42>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800838a:	68a2      	ldr	r2, [r4, #8]
 800838c:	2a00      	cmp	r2, #0
 800838e:	f47f af1b 	bne.w	80081c8 <HAL_SPI_TransmitReceive+0x42>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008392:	9201      	str	r2, [sp, #4]
 8008394:	6822      	ldr	r2, [r4, #0]
 8008396:	68d1      	ldr	r1, [r2, #12]
 8008398:	9101      	str	r1, [sp, #4]
 800839a:	6892      	ldr	r2, [r2, #8]
 800839c:	9201      	str	r2, [sp, #4]
 800839e:	9a01      	ldr	r2, [sp, #4]
 80083a0:	e712      	b.n	80081c8 <HAL_SPI_TransmitReceive+0x42>
    errorcode = HAL_BUSY;
 80083a2:	2302      	movs	r3, #2
 80083a4:	e710      	b.n	80081c8 <HAL_SPI_TransmitReceive+0x42>
    errorcode = HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e70e      	b.n	80081c8 <HAL_SPI_TransmitReceive+0x42>
 80083aa:	2301      	movs	r3, #1
 80083ac:	e70c      	b.n	80081c8 <HAL_SPI_TransmitReceive+0x42>
 80083ae:	2301      	movs	r3, #1
 80083b0:	e70a      	b.n	80081c8 <HAL_SPI_TransmitReceive+0x42>
        errorcode = HAL_TIMEOUT;
 80083b2:	2303      	movs	r3, #3
 80083b4:	e708      	b.n	80081c8 <HAL_SPI_TransmitReceive+0x42>
        errorcode = HAL_TIMEOUT;
 80083b6:	2303      	movs	r3, #3
 80083b8:	e706      	b.n	80081c8 <HAL_SPI_TransmitReceive+0x42>
 80083ba:	2303      	movs	r3, #3
 80083bc:	e704      	b.n	80081c8 <HAL_SPI_TransmitReceive+0x42>

080083be <HAL_SPI_Receive>:
{
 80083be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	4604      	mov	r4, r0
 80083c6:	460f      	mov	r7, r1
 80083c8:	4690      	mov	r8, r2
 80083ca:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80083cc:	6843      	ldr	r3, [r0, #4]
 80083ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80083d2:	d007      	beq.n	80083e4 <HAL_SPI_Receive+0x26>
  __HAL_LOCK(hspi);
 80083d4:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80083d8:	2b01      	cmp	r3, #1
 80083da:	d10f      	bne.n	80083fc <HAL_SPI_Receive+0x3e>
 80083dc:	2002      	movs	r0, #2
}
 80083de:	b002      	add	sp, #8
 80083e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80083e4:	6883      	ldr	r3, [r0, #8]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d1f4      	bne.n	80083d4 <HAL_SPI_Receive+0x16>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80083ea:	2304      	movs	r3, #4
 80083ec:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80083f0:	9500      	str	r5, [sp, #0]
 80083f2:	4613      	mov	r3, r2
 80083f4:	460a      	mov	r2, r1
 80083f6:	f7ff fec6 	bl	8008186 <HAL_SPI_TransmitReceive>
 80083fa:	e7f0      	b.n	80083de <HAL_SPI_Receive+0x20>
  __HAL_LOCK(hspi);
 80083fc:	2301      	movs	r3, #1
 80083fe:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8008402:	f7f7 ff43 	bl	800028c <HAL_GetTick>
 8008406:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8008408:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b01      	cmp	r3, #1
 8008410:	d007      	beq.n	8008422 <HAL_SPI_Receive+0x64>
    errorcode = HAL_BUSY;
 8008412:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8008414:	2301      	movs	r3, #1
 8008416:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800841a:	2300      	movs	r3, #0
 800841c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8008420:	e7dd      	b.n	80083de <HAL_SPI_Receive+0x20>
  if ((pData == NULL) || (Size == 0U))
 8008422:	2f00      	cmp	r7, #0
 8008424:	d06f      	beq.n	8008506 <HAL_SPI_Receive+0x148>
 8008426:	f1b8 0f00 	cmp.w	r8, #0
 800842a:	d06e      	beq.n	800850a <HAL_SPI_Receive+0x14c>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800842c:	2304      	movs	r3, #4
 800842e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008432:	2300      	movs	r3, #0
 8008434:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008436:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008438:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800843c:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008440:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008442:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008444:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008446:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008448:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800844a:	68a3      	ldr	r3, [r4, #8]
 800844c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008450:	d00b      	beq.n	800846a <HAL_SPI_Receive+0xac>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008452:	6823      	ldr	r3, [r4, #0]
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	f012 0f40 	tst.w	r2, #64	; 0x40
 800845a:	d103      	bne.n	8008464 <HAL_SPI_Receive+0xa6>
    __HAL_SPI_ENABLE(hspi);
 800845c:	681a      	ldr	r2, [r3, #0]
 800845e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008462:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008464:	68e3      	ldr	r3, [r4, #12]
 8008466:	b183      	cbz	r3, 800848a <HAL_SPI_Receive+0xcc>
 8008468:	e02d      	b.n	80084c6 <HAL_SPI_Receive+0x108>
    SPI_1LINE_RX(hspi);
 800846a:	6822      	ldr	r2, [r4, #0]
 800846c:	6813      	ldr	r3, [r2, #0]
 800846e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008472:	6013      	str	r3, [r2, #0]
 8008474:	e7ed      	b.n	8008452 <HAL_SPI_Receive+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008476:	f7f7 ff09 	bl	800028c <HAL_GetTick>
 800847a:	1b80      	subs	r0, r0, r6
 800847c:	4285      	cmp	r5, r0
 800847e:	d802      	bhi.n	8008486 <HAL_SPI_Receive+0xc8>
 8008480:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008484:	d143      	bne.n	800850e <HAL_SPI_Receive+0x150>
 8008486:	2d00      	cmp	r5, #0
 8008488:	d043      	beq.n	8008512 <HAL_SPI_Receive+0x154>
    while (hspi->RxXferCount > 0U)
 800848a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800848c:	b29b      	uxth	r3, r3
 800848e:	2b00      	cmp	r3, #0
 8008490:	d02d      	beq.n	80084ee <HAL_SPI_Receive+0x130>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008492:	6823      	ldr	r3, [r4, #0]
 8008494:	689a      	ldr	r2, [r3, #8]
 8008496:	f012 0f01 	tst.w	r2, #1
 800849a:	d0ec      	beq.n	8008476 <HAL_SPI_Receive+0xb8>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800849c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800849e:	7b1b      	ldrb	r3, [r3, #12]
 80084a0:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80084a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80084a4:	3301      	adds	r3, #1
 80084a6:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80084a8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	3b01      	subs	r3, #1
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80084b2:	e7ea      	b.n	800848a <HAL_SPI_Receive+0xcc>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80084b4:	f7f7 feea 	bl	800028c <HAL_GetTick>
 80084b8:	1b80      	subs	r0, r0, r6
 80084ba:	4285      	cmp	r5, r0
 80084bc:	d802      	bhi.n	80084c4 <HAL_SPI_Receive+0x106>
 80084be:	f1b5 3fff 	cmp.w	r5, #4294967295
 80084c2:	d128      	bne.n	8008516 <HAL_SPI_Receive+0x158>
 80084c4:	b34d      	cbz	r5, 800851a <HAL_SPI_Receive+0x15c>
    while (hspi->RxXferCount > 0U)
 80084c6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80084c8:	b29b      	uxth	r3, r3
 80084ca:	b183      	cbz	r3, 80084ee <HAL_SPI_Receive+0x130>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80084cc:	6823      	ldr	r3, [r4, #0]
 80084ce:	689a      	ldr	r2, [r3, #8]
 80084d0:	f012 0f01 	tst.w	r2, #1
 80084d4:	d0ee      	beq.n	80084b4 <HAL_SPI_Receive+0xf6>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80084d6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	8013      	strh	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80084dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80084de:	3302      	adds	r3, #2
 80084e0:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80084e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	3b01      	subs	r3, #1
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80084ec:	e7eb      	b.n	80084c6 <HAL_SPI_Receive+0x108>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80084ee:	4632      	mov	r2, r6
 80084f0:	4629      	mov	r1, r5
 80084f2:	4620      	mov	r0, r4
 80084f4:	f7ff fcd2 	bl	8007e9c <SPI_EndRxTransaction>
 80084f8:	b108      	cbz	r0, 80084fe <HAL_SPI_Receive+0x140>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80084fa:	2320      	movs	r3, #32
 80084fc:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80084fe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008500:	b96b      	cbnz	r3, 800851e <HAL_SPI_Receive+0x160>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008502:	2000      	movs	r0, #0
 8008504:	e786      	b.n	8008414 <HAL_SPI_Receive+0x56>
    errorcode = HAL_ERROR;
 8008506:	2001      	movs	r0, #1
 8008508:	e784      	b.n	8008414 <HAL_SPI_Receive+0x56>
 800850a:	2001      	movs	r0, #1
 800850c:	e782      	b.n	8008414 <HAL_SPI_Receive+0x56>
          errorcode = HAL_TIMEOUT;
 800850e:	2003      	movs	r0, #3
 8008510:	e780      	b.n	8008414 <HAL_SPI_Receive+0x56>
 8008512:	2003      	movs	r0, #3
 8008514:	e77e      	b.n	8008414 <HAL_SPI_Receive+0x56>
          errorcode = HAL_TIMEOUT;
 8008516:	2003      	movs	r0, #3
 8008518:	e77c      	b.n	8008414 <HAL_SPI_Receive+0x56>
 800851a:	2003      	movs	r0, #3
 800851c:	e77a      	b.n	8008414 <HAL_SPI_Receive+0x56>
    errorcode = HAL_ERROR;
 800851e:	2001      	movs	r0, #1
 8008520:	e778      	b.n	8008414 <HAL_SPI_Receive+0x56>

08008522 <HAL_SPI_Transmit_IT>:
{
 8008522:	4603      	mov	r3, r0
  __HAL_LOCK(hspi);
 8008524:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 8008528:	2801      	cmp	r0, #1
 800852a:	d043      	beq.n	80085b4 <HAL_SPI_Transmit_IT+0x92>
 800852c:	2001      	movs	r0, #1
 800852e:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  if ((pData == NULL) || (Size == 0U))
 8008532:	2900      	cmp	r1, #0
 8008534:	d035      	beq.n	80085a2 <HAL_SPI_Transmit_IT+0x80>
 8008536:	2a00      	cmp	r2, #0
 8008538:	d035      	beq.n	80085a6 <HAL_SPI_Transmit_IT+0x84>
  if (hspi->State != HAL_SPI_STATE_READY)
 800853a:	f893 0051 	ldrb.w	r0, [r3, #81]	; 0x51
 800853e:	b2c0      	uxtb	r0, r0
 8008540:	2801      	cmp	r0, #1
 8008542:	d001      	beq.n	8008548 <HAL_SPI_Transmit_IT+0x26>
    errorcode = HAL_BUSY;
 8008544:	2002      	movs	r0, #2
 8008546:	e02f      	b.n	80085a8 <HAL_SPI_Transmit_IT+0x86>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008548:	2003      	movs	r0, #3
 800854a:	f883 0051 	strb.w	r0, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800854e:	2000      	movs	r0, #0
 8008550:	6558      	str	r0, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008552:	6319      	str	r1, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008554:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008556:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008558:	6398      	str	r0, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800855a:	8798      	strh	r0, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800855c:	87d8      	strh	r0, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800855e:	6418      	str	r0, [r3, #64]	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008560:	68da      	ldr	r2, [r3, #12]
 8008562:	b1aa      	cbz	r2, 8008590 <HAL_SPI_Transmit_IT+0x6e>
    hspi->TxISR = SPI_TxISR_16BIT;
 8008564:	4a14      	ldr	r2, [pc, #80]	; (80085b8 <HAL_SPI_Transmit_IT+0x96>)
 8008566:	645a      	str	r2, [r3, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008568:	689a      	ldr	r2, [r3, #8]
 800856a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800856e:	d012      	beq.n	8008596 <HAL_SPI_Transmit_IT+0x74>
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8008570:	6819      	ldr	r1, [r3, #0]
 8008572:	684a      	ldr	r2, [r1, #4]
 8008574:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8008578:	604a      	str	r2, [r1, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	6811      	ldr	r1, [r2, #0]
 800857e:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008582:	d115      	bne.n	80085b0 <HAL_SPI_Transmit_IT+0x8e>
    __HAL_SPI_ENABLE(hspi);
 8008584:	6811      	ldr	r1, [r2, #0]
 8008586:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800858a:	6011      	str	r1, [r2, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800858c:	2000      	movs	r0, #0
 800858e:	e00b      	b.n	80085a8 <HAL_SPI_Transmit_IT+0x86>
    hspi->TxISR = SPI_TxISR_8BIT;
 8008590:	4a0a      	ldr	r2, [pc, #40]	; (80085bc <HAL_SPI_Transmit_IT+0x9a>)
 8008592:	645a      	str	r2, [r3, #68]	; 0x44
 8008594:	e7e8      	b.n	8008568 <HAL_SPI_Transmit_IT+0x46>
    SPI_1LINE_TX(hspi);
 8008596:	6819      	ldr	r1, [r3, #0]
 8008598:	680a      	ldr	r2, [r1, #0]
 800859a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800859e:	600a      	str	r2, [r1, #0]
 80085a0:	e7e6      	b.n	8008570 <HAL_SPI_Transmit_IT+0x4e>
    errorcode = HAL_ERROR;
 80085a2:	2001      	movs	r0, #1
 80085a4:	e000      	b.n	80085a8 <HAL_SPI_Transmit_IT+0x86>
 80085a6:	2001      	movs	r0, #1
  __HAL_UNLOCK(hspi);
 80085a8:	2200      	movs	r2, #0
 80085aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80085ae:	4770      	bx	lr
  HAL_StatusTypeDef errorcode = HAL_OK;
 80085b0:	2000      	movs	r0, #0
 80085b2:	e7f9      	b.n	80085a8 <HAL_SPI_Transmit_IT+0x86>
  __HAL_LOCK(hspi);
 80085b4:	2002      	movs	r0, #2
}
 80085b6:	4770      	bx	lr
 80085b8:	08008d25 	.word	0x08008d25
 80085bc:	08008cfd 	.word	0x08008cfd

080085c0 <HAL_SPI_TransmitReceive_IT>:
{
 80085c0:	b430      	push	{r4, r5}
  __HAL_LOCK(hspi);
 80085c2:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 80085c6:	2c01      	cmp	r4, #1
 80085c8:	d054      	beq.n	8008674 <HAL_SPI_TransmitReceive_IT+0xb4>
 80085ca:	2401      	movs	r4, #1
 80085cc:	f880 4050 	strb.w	r4, [r0, #80]	; 0x50
  tmp_state           = hspi->State;
 80085d0:	f890 4051 	ldrb.w	r4, [r0, #81]	; 0x51
 80085d4:	b2e4      	uxtb	r4, r4
  tmp_mode            = hspi->Init.Mode;
 80085d6:	6845      	ldr	r5, [r0, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80085d8:	2c01      	cmp	r4, #1
 80085da:	d010      	beq.n	80085fe <HAL_SPI_TransmitReceive_IT+0x3e>
 80085dc:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 80085e0:	d006      	beq.n	80085f0 <HAL_SPI_TransmitReceive_IT+0x30>
    errorcode = HAL_BUSY;
 80085e2:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 80085e4:	2200      	movs	r2, #0
 80085e6:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	bc30      	pop	{r4, r5}
 80085ee:	4770      	bx	lr
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80085f0:	6885      	ldr	r5, [r0, #8]
 80085f2:	2d00      	cmp	r5, #0
 80085f4:	d134      	bne.n	8008660 <HAL_SPI_TransmitReceive_IT+0xa0>
 80085f6:	2c04      	cmp	r4, #4
 80085f8:	d001      	beq.n	80085fe <HAL_SPI_TransmitReceive_IT+0x3e>
    errorcode = HAL_BUSY;
 80085fa:	2302      	movs	r3, #2
 80085fc:	e7f2      	b.n	80085e4 <HAL_SPI_TransmitReceive_IT+0x24>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80085fe:	2900      	cmp	r1, #0
 8008600:	d030      	beq.n	8008664 <HAL_SPI_TransmitReceive_IT+0xa4>
 8008602:	2a00      	cmp	r2, #0
 8008604:	d030      	beq.n	8008668 <HAL_SPI_TransmitReceive_IT+0xa8>
 8008606:	2b00      	cmp	r3, #0
 8008608:	d030      	beq.n	800866c <HAL_SPI_TransmitReceive_IT+0xac>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800860a:	f890 4051 	ldrb.w	r4, [r0, #81]	; 0x51
 800860e:	b2e4      	uxtb	r4, r4
 8008610:	2c04      	cmp	r4, #4
 8008612:	d002      	beq.n	800861a <HAL_SPI_TransmitReceive_IT+0x5a>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008614:	2405      	movs	r4, #5
 8008616:	f880 4051 	strb.w	r4, [r0, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800861a:	2400      	movs	r4, #0
 800861c:	6544      	str	r4, [r0, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800861e:	6301      	str	r1, [r0, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008620:	8683      	strh	r3, [r0, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008622:	86c3      	strh	r3, [r0, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008624:	6382      	str	r2, [r0, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008626:	8783      	strh	r3, [r0, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008628:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800862a:	68c3      	ldr	r3, [r0, #12]
 800862c:	b19b      	cbz	r3, 8008656 <HAL_SPI_TransmitReceive_IT+0x96>
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800862e:	4b12      	ldr	r3, [pc, #72]	; (8008678 <HAL_SPI_TransmitReceive_IT+0xb8>)
 8008630:	6403      	str	r3, [r0, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8008632:	4b12      	ldr	r3, [pc, #72]	; (800867c <HAL_SPI_TransmitReceive_IT+0xbc>)
 8008634:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008636:	6802      	ldr	r2, [r0, #0]
 8008638:	6853      	ldr	r3, [r2, #4]
 800863a:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800863e:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008640:	6803      	ldr	r3, [r0, #0]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008648:	d112      	bne.n	8008670 <HAL_SPI_TransmitReceive_IT+0xb0>
    __HAL_SPI_ENABLE(hspi);
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008650:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008652:	2300      	movs	r3, #0
 8008654:	e7c6      	b.n	80085e4 <HAL_SPI_TransmitReceive_IT+0x24>
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8008656:	4b0a      	ldr	r3, [pc, #40]	; (8008680 <HAL_SPI_TransmitReceive_IT+0xc0>)
 8008658:	6403      	str	r3, [r0, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800865a:	4b0a      	ldr	r3, [pc, #40]	; (8008684 <HAL_SPI_TransmitReceive_IT+0xc4>)
 800865c:	6443      	str	r3, [r0, #68]	; 0x44
 800865e:	e7ea      	b.n	8008636 <HAL_SPI_TransmitReceive_IT+0x76>
    errorcode = HAL_BUSY;
 8008660:	2302      	movs	r3, #2
 8008662:	e7bf      	b.n	80085e4 <HAL_SPI_TransmitReceive_IT+0x24>
    errorcode = HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	e7bd      	b.n	80085e4 <HAL_SPI_TransmitReceive_IT+0x24>
 8008668:	2301      	movs	r3, #1
 800866a:	e7bb      	b.n	80085e4 <HAL_SPI_TransmitReceive_IT+0x24>
 800866c:	2301      	movs	r3, #1
 800866e:	e7b9      	b.n	80085e4 <HAL_SPI_TransmitReceive_IT+0x24>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008670:	2300      	movs	r3, #0
 8008672:	e7b7      	b.n	80085e4 <HAL_SPI_TransmitReceive_IT+0x24>
  __HAL_LOCK(hspi);
 8008674:	2302      	movs	r3, #2
 8008676:	e7b8      	b.n	80085ea <HAL_SPI_TransmitReceive_IT+0x2a>
 8008678:	08008f49 	.word	0x08008f49
 800867c:	08008f11 	.word	0x08008f11
 8008680:	08008ed9 	.word	0x08008ed9
 8008684:	08008ea1 	.word	0x08008ea1

08008688 <HAL_SPI_Receive_IT>:
{
 8008688:	b538      	push	{r3, r4, r5, lr}
 800868a:	4604      	mov	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800868c:	6885      	ldr	r5, [r0, #8]
 800868e:	b91d      	cbnz	r5, 8008698 <HAL_SPI_Receive_IT+0x10>
 8008690:	6843      	ldr	r3, [r0, #4]
 8008692:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008696:	d010      	beq.n	80086ba <HAL_SPI_Receive_IT+0x32>
  __HAL_LOCK(hspi);
 8008698:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 800869c:	2801      	cmp	r0, #1
 800869e:	d04a      	beq.n	8008736 <HAL_SPI_Receive_IT+0xae>
 80086a0:	2301      	movs	r3, #1
 80086a2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 80086a6:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80086aa:	b2c0      	uxtb	r0, r0
 80086ac:	4298      	cmp	r0, r3
 80086ae:	d00c      	beq.n	80086ca <HAL_SPI_Receive_IT+0x42>
    errorcode = HAL_BUSY;
 80086b0:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 80086b2:	2300      	movs	r3, #0
 80086b4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 80086b8:	bd38      	pop	{r3, r4, r5, pc}
 80086ba:	4613      	mov	r3, r2
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80086bc:	2204      	movs	r2, #4
 80086be:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80086c2:	460a      	mov	r2, r1
 80086c4:	f7ff ff7c 	bl	80085c0 <HAL_SPI_TransmitReceive_IT>
 80086c8:	bd38      	pop	{r3, r4, r5, pc}
  if ((pData == NULL) || (Size == 0U))
 80086ca:	2900      	cmp	r1, #0
 80086cc:	d02d      	beq.n	800872a <HAL_SPI_Receive_IT+0xa2>
 80086ce:	2a00      	cmp	r2, #0
 80086d0:	d02d      	beq.n	800872e <HAL_SPI_Receive_IT+0xa6>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80086d2:	2304      	movs	r3, #4
 80086d4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80086d8:	2300      	movs	r3, #0
 80086da:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80086dc:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80086de:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80086e0:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80086e2:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80086e4:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80086e6:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;
 80086e8:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086ea:	68e3      	ldr	r3, [r4, #12]
 80086ec:	b1a3      	cbz	r3, 8008718 <HAL_SPI_Receive_IT+0x90>
    hspi->RxISR = SPI_RxISR_16BIT;
 80086ee:	4b13      	ldr	r3, [pc, #76]	; (800873c <HAL_SPI_Receive_IT+0xb4>)
 80086f0:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80086f2:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 80086f6:	d012      	beq.n	800871e <HAL_SPI_Receive_IT+0x96>
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80086f8:	6822      	ldr	r2, [r4, #0]
 80086fa:	6853      	ldr	r3, [r2, #4]
 80086fc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008700:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008702:	6823      	ldr	r3, [r4, #0]
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	f012 0f40 	tst.w	r2, #64	; 0x40
 800870a:	d112      	bne.n	8008732 <HAL_SPI_Receive_IT+0xaa>
    __HAL_SPI_ENABLE(hspi);
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008712:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008714:	2000      	movs	r0, #0
 8008716:	e7cc      	b.n	80086b2 <HAL_SPI_Receive_IT+0x2a>
    hspi->RxISR = SPI_RxISR_8BIT;
 8008718:	4b09      	ldr	r3, [pc, #36]	; (8008740 <HAL_SPI_Receive_IT+0xb8>)
 800871a:	6423      	str	r3, [r4, #64]	; 0x40
 800871c:	e7e9      	b.n	80086f2 <HAL_SPI_Receive_IT+0x6a>
    SPI_1LINE_RX(hspi);
 800871e:	6822      	ldr	r2, [r4, #0]
 8008720:	6813      	ldr	r3, [r2, #0]
 8008722:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008726:	6013      	str	r3, [r2, #0]
 8008728:	e7e6      	b.n	80086f8 <HAL_SPI_Receive_IT+0x70>
    errorcode = HAL_ERROR;
 800872a:	2001      	movs	r0, #1
 800872c:	e7c1      	b.n	80086b2 <HAL_SPI_Receive_IT+0x2a>
 800872e:	2001      	movs	r0, #1
 8008730:	e7bf      	b.n	80086b2 <HAL_SPI_Receive_IT+0x2a>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008732:	2000      	movs	r0, #0
 8008734:	e7bd      	b.n	80086b2 <HAL_SPI_Receive_IT+0x2a>
  __HAL_LOCK(hspi);
 8008736:	2002      	movs	r0, #2
}
 8008738:	bd38      	pop	{r3, r4, r5, pc}
 800873a:	bf00      	nop
 800873c:	08008dcb 	.word	0x08008dcb
 8008740:	08008da3 	.word	0x08008da3

08008744 <HAL_SPI_Transmit_DMA>:
  __HAL_LOCK(hspi);
 8008744:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8008748:	2b01      	cmp	r3, #1
 800874a:	d060      	beq.n	800880e <HAL_SPI_Transmit_DMA+0xca>
{
 800874c:	b510      	push	{r4, lr}
 800874e:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8008750:	2301      	movs	r3, #1
 8008752:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 8008756:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800875a:	b2db      	uxtb	r3, r3
 800875c:	2b01      	cmp	r3, #1
 800875e:	d005      	beq.n	800876c <HAL_SPI_Transmit_DMA+0x28>
    errorcode = HAL_BUSY;
 8008760:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 8008762:	2200      	movs	r2, #0
 8008764:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
}
 8008768:	4618      	mov	r0, r3
 800876a:	bd10      	pop	{r4, pc}
  if ((pData == NULL) || (Size == 0U))
 800876c:	2900      	cmp	r1, #0
 800876e:	d04a      	beq.n	8008806 <HAL_SPI_Transmit_DMA+0xc2>
 8008770:	2a00      	cmp	r2, #0
 8008772:	d04a      	beq.n	800880a <HAL_SPI_Transmit_DMA+0xc6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008774:	2303      	movs	r3, #3
 8008776:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800877a:	2300      	movs	r3, #0
 800877c:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800877e:	6301      	str	r1, [r0, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008780:	8682      	strh	r2, [r0, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008782:	86c2      	strh	r2, [r0, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008784:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxISR       = NULL;
 8008786:	6443      	str	r3, [r0, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008788:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800878a:	8783      	strh	r3, [r0, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800878c:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800878e:	6883      	ldr	r3, [r0, #8]
 8008790:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008794:	d01d      	beq.n	80087d2 <HAL_SPI_Transmit_DMA+0x8e>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8008796:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008798:	4a1e      	ldr	r2, [pc, #120]	; (8008814 <HAL_SPI_Transmit_DMA+0xd0>)
 800879a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800879c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800879e:	4a1e      	ldr	r2, [pc, #120]	; (8008818 <HAL_SPI_Transmit_DMA+0xd4>)
 80087a0:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80087a2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80087a4:	4a1d      	ldr	r2, [pc, #116]	; (800881c <HAL_SPI_Transmit_DMA+0xd8>)
 80087a6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 80087a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80087aa:	2200      	movs	r2, #0
 80087ac:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 80087ae:	6822      	ldr	r2, [r4, #0]
 80087b0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80087b2:	b29b      	uxth	r3, r3
 80087b4:	320c      	adds	r2, #12
 80087b6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80087b8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80087ba:	f7f8 f8b2 	bl	8000922 <HAL_DMA_Start_IT>
 80087be:	4603      	mov	r3, r0
 80087c0:	b168      	cbz	r0, 80087de <HAL_SPI_Transmit_DMA+0x9a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80087c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80087c4:	f043 0310 	orr.w	r3, r3, #16
 80087c8:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80087ca:	2301      	movs	r3, #1
 80087cc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 80087d0:	e7c7      	b.n	8008762 <HAL_SPI_Transmit_DMA+0x1e>
    SPI_1LINE_TX(hspi);
 80087d2:	6802      	ldr	r2, [r0, #0]
 80087d4:	6813      	ldr	r3, [r2, #0]
 80087d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80087da:	6013      	str	r3, [r2, #0]
 80087dc:	e7db      	b.n	8008796 <HAL_SPI_Transmit_DMA+0x52>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80087de:	6822      	ldr	r2, [r4, #0]
 80087e0:	6811      	ldr	r1, [r2, #0]
 80087e2:	f011 0f40 	tst.w	r1, #64	; 0x40
 80087e6:	d103      	bne.n	80087f0 <HAL_SPI_Transmit_DMA+0xac>
    __HAL_SPI_ENABLE(hspi);
 80087e8:	6811      	ldr	r1, [r2, #0]
 80087ea:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80087ee:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80087f0:	6821      	ldr	r1, [r4, #0]
 80087f2:	684a      	ldr	r2, [r1, #4]
 80087f4:	f042 0220 	orr.w	r2, r2, #32
 80087f8:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80087fa:	6821      	ldr	r1, [r4, #0]
 80087fc:	684a      	ldr	r2, [r1, #4]
 80087fe:	f042 0202 	orr.w	r2, r2, #2
 8008802:	604a      	str	r2, [r1, #4]
 8008804:	e7ad      	b.n	8008762 <HAL_SPI_Transmit_DMA+0x1e>
    errorcode = HAL_ERROR;
 8008806:	2301      	movs	r3, #1
 8008808:	e7ab      	b.n	8008762 <HAL_SPI_Transmit_DMA+0x1e>
 800880a:	2301      	movs	r3, #1
 800880c:	e7a9      	b.n	8008762 <HAL_SPI_Transmit_DMA+0x1e>
  __HAL_LOCK(hspi);
 800880e:	2302      	movs	r3, #2
}
 8008810:	4618      	mov	r0, r3
 8008812:	4770      	bx	lr
 8008814:	08008c47 	.word	0x08008c47
 8008818:	08008fa3 	.word	0x08008fa3
 800881c:	08008f81 	.word	0x08008f81

08008820 <HAL_SPI_TransmitReceive_DMA>:
{
 8008820:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hspi);
 8008822:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8008826:	2c01      	cmp	r4, #1
 8008828:	f000 8097 	beq.w	800895a <HAL_SPI_TransmitReceive_DMA+0x13a>
 800882c:	4604      	mov	r4, r0
 800882e:	2001      	movs	r0, #1
 8008830:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  tmp_state           = hspi->State;
 8008834:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8008838:	b2c0      	uxtb	r0, r0
  tmp_mode            = hspi->Init.Mode;
 800883a:	6865      	ldr	r5, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800883c:	2801      	cmp	r0, #1
 800883e:	d00f      	beq.n	8008860 <HAL_SPI_TransmitReceive_DMA+0x40>
 8008840:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 8008844:	d005      	beq.n	8008852 <HAL_SPI_TransmitReceive_DMA+0x32>
    errorcode = HAL_BUSY;
 8008846:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 8008848:	2200      	movs	r2, #0
 800884a:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
}
 800884e:	4618      	mov	r0, r3
 8008850:	bd38      	pop	{r3, r4, r5, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008852:	68a5      	ldr	r5, [r4, #8]
 8008854:	2d00      	cmp	r5, #0
 8008856:	d178      	bne.n	800894a <HAL_SPI_TransmitReceive_DMA+0x12a>
 8008858:	2804      	cmp	r0, #4
 800885a:	d001      	beq.n	8008860 <HAL_SPI_TransmitReceive_DMA+0x40>
    errorcode = HAL_BUSY;
 800885c:	2302      	movs	r3, #2
 800885e:	e7f3      	b.n	8008848 <HAL_SPI_TransmitReceive_DMA+0x28>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008860:	2900      	cmp	r1, #0
 8008862:	d074      	beq.n	800894e <HAL_SPI_TransmitReceive_DMA+0x12e>
 8008864:	2a00      	cmp	r2, #0
 8008866:	d074      	beq.n	8008952 <HAL_SPI_TransmitReceive_DMA+0x132>
 8008868:	2b00      	cmp	r3, #0
 800886a:	d074      	beq.n	8008956 <HAL_SPI_TransmitReceive_DMA+0x136>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800886c:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8008870:	b2c0      	uxtb	r0, r0
 8008872:	2804      	cmp	r0, #4
 8008874:	d002      	beq.n	800887c <HAL_SPI_TransmitReceive_DMA+0x5c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008876:	2005      	movs	r0, #5
 8008878:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800887c:	2000      	movs	r0, #0
 800887e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008880:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008882:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008884:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008886:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008888:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800888a:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800888c:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800888e:	6460      	str	r0, [r4, #68]	; 0x44
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8008890:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8008894:	b2db      	uxtb	r3, r3
 8008896:	2b04      	cmp	r3, #4
 8008898:	d01c      	beq.n	80088d4 <HAL_SPI_TransmitReceive_DMA+0xb4>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800889a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800889c:	4a30      	ldr	r2, [pc, #192]	; (8008960 <HAL_SPI_TransmitReceive_DMA+0x140>)
 800889e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80088a0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80088a2:	4a30      	ldr	r2, [pc, #192]	; (8008964 <HAL_SPI_TransmitReceive_DMA+0x144>)
 80088a4:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80088a6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80088a8:	4a2f      	ldr	r2, [pc, #188]	; (8008968 <HAL_SPI_TransmitReceive_DMA+0x148>)
 80088aa:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 80088ac:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80088ae:	2200      	movs	r2, #0
 80088b0:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 80088b2:	6821      	ldr	r1, [r4, #0]
 80088b4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80088ba:	310c      	adds	r1, #12
 80088bc:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80088be:	f7f8 f830 	bl	8000922 <HAL_DMA_Start_IT>
 80088c2:	b170      	cbz	r0, 80088e2 <HAL_SPI_TransmitReceive_DMA+0xc2>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80088c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80088c6:	f043 0310 	orr.w	r3, r3, #16
 80088ca:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80088cc:	2301      	movs	r3, #1
 80088ce:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 80088d2:	e7b9      	b.n	8008848 <HAL_SPI_TransmitReceive_DMA+0x28>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80088d4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80088d6:	4a25      	ldr	r2, [pc, #148]	; (800896c <HAL_SPI_TransmitReceive_DMA+0x14c>)
 80088d8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80088da:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80088dc:	4a24      	ldr	r2, [pc, #144]	; (8008970 <HAL_SPI_TransmitReceive_DMA+0x150>)
 80088de:	63da      	str	r2, [r3, #60]	; 0x3c
 80088e0:	e7e1      	b.n	80088a6 <HAL_SPI_TransmitReceive_DMA+0x86>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80088e2:	6822      	ldr	r2, [r4, #0]
 80088e4:	6853      	ldr	r3, [r2, #4]
 80088e6:	f043 0301 	orr.w	r3, r3, #1
 80088ea:	6053      	str	r3, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80088ec:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80088ee:	2300      	movs	r3, #0
 80088f0:	6413      	str	r3, [r2, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80088f2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80088f4:	63d3      	str	r3, [r2, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80088f6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80088f8:	64d3      	str	r3, [r2, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80088fa:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80088fc:	6513      	str	r3, [r2, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 80088fe:	6822      	ldr	r2, [r4, #0]
 8008900:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8008902:	b29b      	uxth	r3, r3
 8008904:	320c      	adds	r2, #12
 8008906:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008908:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800890a:	f7f8 f80a 	bl	8000922 <HAL_DMA_Start_IT>
 800890e:	4603      	mov	r3, r0
 8008910:	b138      	cbz	r0, 8008922 <HAL_SPI_TransmitReceive_DMA+0x102>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008912:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008914:	f043 0310 	orr.w	r3, r3, #16
 8008918:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 800891a:	2301      	movs	r3, #1
 800891c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 8008920:	e792      	b.n	8008848 <HAL_SPI_TransmitReceive_DMA+0x28>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008922:	6822      	ldr	r2, [r4, #0]
 8008924:	6811      	ldr	r1, [r2, #0]
 8008926:	f011 0f40 	tst.w	r1, #64	; 0x40
 800892a:	d103      	bne.n	8008934 <HAL_SPI_TransmitReceive_DMA+0x114>
    __HAL_SPI_ENABLE(hspi);
 800892c:	6811      	ldr	r1, [r2, #0]
 800892e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008932:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008934:	6821      	ldr	r1, [r4, #0]
 8008936:	684a      	ldr	r2, [r1, #4]
 8008938:	f042 0220 	orr.w	r2, r2, #32
 800893c:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800893e:	6821      	ldr	r1, [r4, #0]
 8008940:	684a      	ldr	r2, [r1, #4]
 8008942:	f042 0202 	orr.w	r2, r2, #2
 8008946:	604a      	str	r2, [r1, #4]
 8008948:	e77e      	b.n	8008848 <HAL_SPI_TransmitReceive_DMA+0x28>
    errorcode = HAL_BUSY;
 800894a:	2302      	movs	r3, #2
 800894c:	e77c      	b.n	8008848 <HAL_SPI_TransmitReceive_DMA+0x28>
    errorcode = HAL_ERROR;
 800894e:	2301      	movs	r3, #1
 8008950:	e77a      	b.n	8008848 <HAL_SPI_TransmitReceive_DMA+0x28>
 8008952:	2301      	movs	r3, #1
 8008954:	e778      	b.n	8008848 <HAL_SPI_TransmitReceive_DMA+0x28>
 8008956:	2301      	movs	r3, #1
 8008958:	e776      	b.n	8008848 <HAL_SPI_TransmitReceive_DMA+0x28>
  __HAL_LOCK(hspi);
 800895a:	2302      	movs	r3, #2
 800895c:	e777      	b.n	800884e <HAL_SPI_TransmitReceive_DMA+0x2e>
 800895e:	bf00      	nop
 8008960:	08008c5f 	.word	0x08008c5f
 8008964:	08009069 	.word	0x08009069
 8008968:	08008f81 	.word	0x08008f81
 800896c:	08008c53 	.word	0x08008c53
 8008970:	08009013 	.word	0x08009013

08008974 <HAL_SPI_Receive_DMA>:
{
 8008974:	b538      	push	{r3, r4, r5, lr}
 8008976:	4604      	mov	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008978:	6885      	ldr	r5, [r0, #8]
 800897a:	b91d      	cbnz	r5, 8008984 <HAL_SPI_Receive_DMA+0x10>
 800897c:	6843      	ldr	r3, [r0, #4]
 800897e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008982:	d011      	beq.n	80089a8 <HAL_SPI_Receive_DMA+0x34>
  __HAL_LOCK(hspi);
 8008984:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 8008988:	2801      	cmp	r0, #1
 800898a:	d065      	beq.n	8008a58 <HAL_SPI_Receive_DMA+0xe4>
 800898c:	2301      	movs	r3, #1
 800898e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 8008992:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8008996:	b2c0      	uxtb	r0, r0
 8008998:	4298      	cmp	r0, r3
 800899a:	d00e      	beq.n	80089ba <HAL_SPI_Receive_DMA+0x46>
    errorcode = HAL_BUSY;
 800899c:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 800899e:	2200      	movs	r2, #0
 80089a0:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	bd38      	pop	{r3, r4, r5, pc}
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80089a8:	2304      	movs	r3, #4
 80089aa:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80089ae:	4613      	mov	r3, r2
 80089b0:	460a      	mov	r2, r1
 80089b2:	f7ff ff35 	bl	8008820 <HAL_SPI_TransmitReceive_DMA>
 80089b6:	4603      	mov	r3, r0
 80089b8:	e7f4      	b.n	80089a4 <HAL_SPI_Receive_DMA+0x30>
  if ((pData == NULL) || (Size == 0U))
 80089ba:	2900      	cmp	r1, #0
 80089bc:	d048      	beq.n	8008a50 <HAL_SPI_Receive_DMA+0xdc>
 80089be:	2a00      	cmp	r2, #0
 80089c0:	d048      	beq.n	8008a54 <HAL_SPI_Receive_DMA+0xe0>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80089c2:	2304      	movs	r3, #4
 80089c4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80089c8:	2300      	movs	r3, #0
 80089ca:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80089cc:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80089ce:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80089d0:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80089d2:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80089d4:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 80089d6:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80089d8:	86e3      	strh	r3, [r4, #54]	; 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089da:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 80089de:	d01d      	beq.n	8008a1c <HAL_SPI_Receive_DMA+0xa8>
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80089e0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80089e2:	4a1e      	ldr	r2, [pc, #120]	; (8008a5c <HAL_SPI_Receive_DMA+0xe8>)
 80089e4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80089e6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80089e8:	4a1d      	ldr	r2, [pc, #116]	; (8008a60 <HAL_SPI_Receive_DMA+0xec>)
 80089ea:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80089ec:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80089ee:	4a1d      	ldr	r2, [pc, #116]	; (8008a64 <HAL_SPI_Receive_DMA+0xf0>)
 80089f0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 80089f2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80089f4:	2200      	movs	r2, #0
 80089f6:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 80089f8:	6821      	ldr	r1, [r4, #0]
 80089fa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80089fc:	b29b      	uxth	r3, r3
 80089fe:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008a00:	310c      	adds	r1, #12
 8008a02:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008a04:	f7f7 ff8d 	bl	8000922 <HAL_DMA_Start_IT>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	b168      	cbz	r0, 8008a28 <HAL_SPI_Receive_DMA+0xb4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008a0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008a0e:	f043 0310 	orr.w	r3, r3, #16
 8008a12:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8008a14:	2301      	movs	r3, #1
 8008a16:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 8008a1a:	e7c0      	b.n	800899e <HAL_SPI_Receive_DMA+0x2a>
    SPI_1LINE_RX(hspi);
 8008a1c:	6822      	ldr	r2, [r4, #0]
 8008a1e:	6813      	ldr	r3, [r2, #0]
 8008a20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a24:	6013      	str	r3, [r2, #0]
 8008a26:	e7db      	b.n	80089e0 <HAL_SPI_Receive_DMA+0x6c>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a28:	6822      	ldr	r2, [r4, #0]
 8008a2a:	6811      	ldr	r1, [r2, #0]
 8008a2c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008a30:	d103      	bne.n	8008a3a <HAL_SPI_Receive_DMA+0xc6>
    __HAL_SPI_ENABLE(hspi);
 8008a32:	6811      	ldr	r1, [r2, #0]
 8008a34:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008a38:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008a3a:	6821      	ldr	r1, [r4, #0]
 8008a3c:	684a      	ldr	r2, [r1, #4]
 8008a3e:	f042 0220 	orr.w	r2, r2, #32
 8008a42:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8008a44:	6821      	ldr	r1, [r4, #0]
 8008a46:	684a      	ldr	r2, [r1, #4]
 8008a48:	f042 0201 	orr.w	r2, r2, #1
 8008a4c:	604a      	str	r2, [r1, #4]
 8008a4e:	e7a6      	b.n	800899e <HAL_SPI_Receive_DMA+0x2a>
    errorcode = HAL_ERROR;
 8008a50:	2301      	movs	r3, #1
 8008a52:	e7a4      	b.n	800899e <HAL_SPI_Receive_DMA+0x2a>
 8008a54:	2301      	movs	r3, #1
 8008a56:	e7a2      	b.n	800899e <HAL_SPI_Receive_DMA+0x2a>
  __HAL_LOCK(hspi);
 8008a58:	2302      	movs	r3, #2
 8008a5a:	e7a3      	b.n	80089a4 <HAL_SPI_Receive_DMA+0x30>
 8008a5c:	08008c53 	.word	0x08008c53
 8008a60:	08009013 	.word	0x08009013
 8008a64:	08008f81 	.word	0x08008f81

08008a68 <HAL_SPI_Abort>:
{
 8008a68:	b510      	push	{r4, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8008a6e:	4b4b      	ldr	r3, [pc, #300]	; (8008b9c <HAL_SPI_Abort+0x134>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a4b      	ldr	r2, [pc, #300]	; (8008ba0 <HAL_SPI_Abort+0x138>)
 8008a74:	fba2 2303 	umull	r2, r3, r2, r3
 8008a78:	0a5b      	lsrs	r3, r3, #9
 8008a7a:	2264      	movs	r2, #100	; 0x64
 8008a7c:	fb02 f303 	mul.w	r3, r2, r3
 8008a80:	9302      	str	r3, [sp, #8]
  count = resetcount;
 8008a82:	9b02      	ldr	r3, [sp, #8]
 8008a84:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8008a86:	6802      	ldr	r2, [r0, #0]
 8008a88:	6853      	ldr	r3, [r2, #4]
 8008a8a:	f023 0320 	bic.w	r3, r3, #32
 8008a8e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8008a90:	6802      	ldr	r2, [r0, #0]
 8008a92:	6853      	ldr	r3, [r2, #4]
 8008a94:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008a98:	d012      	beq.n	8008ac0 <HAL_SPI_Abort+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 8008a9a:	4b42      	ldr	r3, [pc, #264]	; (8008ba4 <HAL_SPI_Abort+0x13c>)
 8008a9c:	6443      	str	r3, [r0, #68]	; 0x44
      if (count == 0U)
 8008a9e:	9b03      	ldr	r3, [sp, #12]
 8008aa0:	b143      	cbz	r3, 8008ab4 <HAL_SPI_Abort+0x4c>
      count--;
 8008aa2:	9b03      	ldr	r3, [sp, #12]
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	9303      	str	r3, [sp, #12]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 8008aa8:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	2b07      	cmp	r3, #7
 8008ab0:	d1f5      	bne.n	8008a9e <HAL_SPI_Abort+0x36>
 8008ab2:	e003      	b.n	8008abc <HAL_SPI_Abort+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008ab4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008ab6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008aba:	6563      	str	r3, [r4, #84]	; 0x54
    count = resetcount;
 8008abc:	9b02      	ldr	r3, [sp, #8]
 8008abe:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8008ac0:	6853      	ldr	r3, [r2, #4]
 8008ac2:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008ac6:	d012      	beq.n	8008aee <HAL_SPI_Abort+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 8008ac8:	4b37      	ldr	r3, [pc, #220]	; (8008ba8 <HAL_SPI_Abort+0x140>)
 8008aca:	6423      	str	r3, [r4, #64]	; 0x40
      if (count == 0U)
 8008acc:	9b03      	ldr	r3, [sp, #12]
 8008ace:	b143      	cbz	r3, 8008ae2 <HAL_SPI_Abort+0x7a>
      count--;
 8008ad0:	9b03      	ldr	r3, [sp, #12]
 8008ad2:	3b01      	subs	r3, #1
 8008ad4:	9303      	str	r3, [sp, #12]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 8008ad6:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	2b07      	cmp	r3, #7
 8008ade:	d1f5      	bne.n	8008acc <HAL_SPI_Abort+0x64>
 8008ae0:	e003      	b.n	8008aea <HAL_SPI_Abort+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008ae2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008ae4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ae8:	6563      	str	r3, [r4, #84]	; 0x54
    count = resetcount;
 8008aea:	9b02      	ldr	r3, [sp, #8]
 8008aec:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8008aee:	6853      	ldr	r3, [r2, #4]
 8008af0:	f013 0f02 	tst.w	r3, #2
 8008af4:	d01d      	beq.n	8008b32 <HAL_SPI_Abort+0xca>
    if (hspi->hdmatx != NULL)
 8008af6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008af8:	b1db      	cbz	r3, 8008b32 <HAL_SPI_Abort+0xca>
      hspi->hdmatx->XferAbortCallback = NULL;
 8008afa:	2200      	movs	r2, #0
 8008afc:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8008afe:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008b00:	f7f7 ff49 	bl	8000996 <HAL_DMA_Abort>
 8008b04:	b108      	cbz	r0, 8008b0a <HAL_SPI_Abort+0xa2>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8008b06:	2340      	movs	r3, #64	; 0x40
 8008b08:	6563      	str	r3, [r4, #84]	; 0x54
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8008b0a:	6822      	ldr	r2, [r4, #0]
 8008b0c:	6853      	ldr	r3, [r2, #4]
 8008b0e:	f023 0302 	bic.w	r3, r3, #2
 8008b12:	6053      	str	r3, [r2, #4]
        if (count == 0U)
 8008b14:	9b03      	ldr	r3, [sp, #12]
 8008b16:	b143      	cbz	r3, 8008b2a <HAL_SPI_Abort+0xc2>
        count--;
 8008b18:	9b03      	ldr	r3, [sp, #12]
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	9303      	str	r3, [sp, #12]
      while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8008b1e:	6823      	ldr	r3, [r4, #0]
 8008b20:	689b      	ldr	r3, [r3, #8]
 8008b22:	f013 0f02 	tst.w	r3, #2
 8008b26:	d0f5      	beq.n	8008b14 <HAL_SPI_Abort+0xac>
 8008b28:	e003      	b.n	8008b32 <HAL_SPI_Abort+0xca>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008b2a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008b2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b30:	6563      	str	r3, [r4, #84]	; 0x54
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8008b32:	6823      	ldr	r3, [r4, #0]
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	f013 0f01 	tst.w	r3, #1
 8008b3a:	d013      	beq.n	8008b64 <HAL_SPI_Abort+0xfc>
    if (hspi->hdmarx != NULL)
 8008b3c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8008b3e:	b18b      	cbz	r3, 8008b64 <HAL_SPI_Abort+0xfc>
      hspi->hdmarx->XferAbortCallback = NULL;
 8008b40:	2200      	movs	r2, #0
 8008b42:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8008b44:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008b46:	f7f7 ff26 	bl	8000996 <HAL_DMA_Abort>
 8008b4a:	b108      	cbz	r0, 8008b50 <HAL_SPI_Abort+0xe8>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8008b4c:	2340      	movs	r3, #64	; 0x40
 8008b4e:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_SPI_DISABLE(hspi);
 8008b50:	6822      	ldr	r2, [r4, #0]
 8008b52:	6813      	ldr	r3, [r2, #0]
 8008b54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b58:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8008b5a:	6822      	ldr	r2, [r4, #0]
 8008b5c:	6853      	ldr	r3, [r2, #4]
 8008b5e:	f023 0301 	bic.w	r3, r3, #1
 8008b62:	6053      	str	r3, [r2, #4]
  hspi->RxXferCount = 0U;
 8008b64:	2300      	movs	r3, #0
 8008b66:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008b68:	86e3      	strh	r3, [r4, #54]	; 0x36
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8008b6a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008b6c:	2b40      	cmp	r3, #64	; 0x40
 8008b6e:	d012      	beq.n	8008b96 <HAL_SPI_Abort+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b70:	2000      	movs	r0, #0
 8008b72:	6560      	str	r0, [r4, #84]	; 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b74:	2200      	movs	r2, #0
 8008b76:	9200      	str	r2, [sp, #0]
 8008b78:	6823      	ldr	r3, [r4, #0]
 8008b7a:	68d9      	ldr	r1, [r3, #12]
 8008b7c:	9100      	str	r1, [sp, #0]
 8008b7e:	6899      	ldr	r1, [r3, #8]
 8008b80:	9100      	str	r1, [sp, #0]
 8008b82:	9900      	ldr	r1, [sp, #0]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008b84:	9201      	str	r2, [sp, #4]
 8008b86:	689b      	ldr	r3, [r3, #8]
 8008b88:	9301      	str	r3, [sp, #4]
 8008b8a:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8008b92:	b004      	add	sp, #16
 8008b94:	bd10      	pop	{r4, pc}
    errorcode = HAL_ERROR;
 8008b96:	2001      	movs	r0, #1
 8008b98:	e7ec      	b.n	8008b74 <HAL_SPI_Abort+0x10c>
 8008b9a:	bf00      	nop
 8008b9c:	20000028 	.word	0x20000028
 8008ba0:	057619f1 	.word	0x057619f1
 8008ba4:	08007d89 	.word	0x08007d89
 8008ba8:	08007d29 	.word	0x08007d29

08008bac <HAL_SPI_DMAPause>:
  __HAL_LOCK(hspi);
 8008bac:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d00c      	beq.n	8008bce <HAL_SPI_DMAPause+0x22>
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008bba:	6802      	ldr	r2, [r0, #0]
 8008bbc:	6853      	ldr	r3, [r2, #4]
 8008bbe:	f023 0303 	bic.w	r3, r3, #3
 8008bc2:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  return HAL_OK;
 8008bca:	4618      	mov	r0, r3
 8008bcc:	4770      	bx	lr
  __HAL_LOCK(hspi);
 8008bce:	2002      	movs	r0, #2
}
 8008bd0:	4770      	bx	lr

08008bd2 <HAL_SPI_DMAResume>:
  __HAL_LOCK(hspi);
 8008bd2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d00c      	beq.n	8008bf4 <HAL_SPI_DMAResume+0x22>
 8008bda:	2301      	movs	r3, #1
 8008bdc:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008be0:	6802      	ldr	r2, [r0, #0]
 8008be2:	6853      	ldr	r3, [r2, #4]
 8008be4:	f043 0303 	orr.w	r3, r3, #3
 8008be8:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 8008bea:	2300      	movs	r3, #0
 8008bec:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  return HAL_OK;
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	4770      	bx	lr
  __HAL_LOCK(hspi);
 8008bf4:	2002      	movs	r0, #2
}
 8008bf6:	4770      	bx	lr

08008bf8 <HAL_SPI_DMAStop>:
{
 8008bf8:	b538      	push	{r3, r4, r5, lr}
 8008bfa:	4604      	mov	r4, r0
  if (hspi->hdmatx != NULL)
 8008bfc:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8008bfe:	b1e0      	cbz	r0, 8008c3a <HAL_SPI_DMAStop+0x42>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8008c00:	f7f7 fec9 	bl	8000996 <HAL_DMA_Abort>
 8008c04:	4605      	mov	r5, r0
 8008c06:	b120      	cbz	r0, 8008c12 <HAL_SPI_DMAStop+0x1a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008c08:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008c0a:	f043 0310 	orr.w	r3, r3, #16
 8008c0e:	6563      	str	r3, [r4, #84]	; 0x54
      errorcode = HAL_ERROR;
 8008c10:	2501      	movs	r5, #1
  if (hspi->hdmarx != NULL)
 8008c12:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008c14:	b138      	cbz	r0, 8008c26 <HAL_SPI_DMAStop+0x2e>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8008c16:	f7f7 febe 	bl	8000996 <HAL_DMA_Abort>
 8008c1a:	b120      	cbz	r0, 8008c26 <HAL_SPI_DMAStop+0x2e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008c1c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008c1e:	f043 0310 	orr.w	r3, r3, #16
 8008c22:	6563      	str	r3, [r4, #84]	; 0x54
      errorcode = HAL_ERROR;
 8008c24:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008c26:	6822      	ldr	r2, [r4, #0]
 8008c28:	6853      	ldr	r3, [r2, #4]
 8008c2a:	f023 0303 	bic.w	r3, r3, #3
 8008c2e:	6053      	str	r3, [r2, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8008c30:	2301      	movs	r3, #1
 8008c32:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8008c36:	4628      	mov	r0, r5
 8008c38:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008c3a:	2500      	movs	r5, #0
 8008c3c:	e7e9      	b.n	8008c12 <HAL_SPI_DMAStop+0x1a>

08008c3e <HAL_SPI_TxCpltCallback>:
{
 8008c3e:	4770      	bx	lr

08008c40 <HAL_SPI_RxCpltCallback>:
{
 8008c40:	4770      	bx	lr

08008c42 <HAL_SPI_TxRxCpltCallback>:
{
 8008c42:	4770      	bx	lr

08008c44 <HAL_SPI_TxHalfCpltCallback>:
{
 8008c44:	4770      	bx	lr

08008c46 <SPI_DMAHalfTransmitCplt>:
{
 8008c46:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 8008c48:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8008c4a:	f7ff fffb 	bl	8008c44 <HAL_SPI_TxHalfCpltCallback>
 8008c4e:	bd08      	pop	{r3, pc}

08008c50 <HAL_SPI_RxHalfCpltCallback>:
{
 8008c50:	4770      	bx	lr

08008c52 <SPI_DMAHalfReceiveCplt>:
{
 8008c52:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8008c54:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8008c56:	f7ff fffb 	bl	8008c50 <HAL_SPI_RxHalfCpltCallback>
 8008c5a:	bd08      	pop	{r3, pc}

08008c5c <HAL_SPI_TxRxHalfCpltCallback>:
{
 8008c5c:	4770      	bx	lr

08008c5e <SPI_DMAHalfTransmitReceiveCplt>:
{
 8008c5e:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8008c60:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8008c62:	f7ff fffb 	bl	8008c5c <HAL_SPI_TxRxHalfCpltCallback>
 8008c66:	bd08      	pop	{r3, pc}

08008c68 <HAL_SPI_ErrorCallback>:
{
 8008c68:	4770      	bx	lr

08008c6a <SPI_CloseTx_ISR>:
{
 8008c6a:	b510      	push	{r4, lr}
 8008c6c:	b082      	sub	sp, #8
 8008c6e:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8008c70:	4b20      	ldr	r3, [pc, #128]	; (8008cf4 <SPI_CloseTx_ISR+0x8a>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a20      	ldr	r2, [pc, #128]	; (8008cf8 <SPI_CloseTx_ISR+0x8e>)
 8008c76:	fba2 2303 	umull	r2, r3, r2, r3
 8008c7a:	0a5b      	lsrs	r3, r3, #9
 8008c7c:	2264      	movs	r2, #100	; 0x64
 8008c7e:	fb02 f303 	mul.w	r3, r2, r3
 8008c82:	9301      	str	r3, [sp, #4]
  tickstart = HAL_GetTick();
 8008c84:	f7f7 fb02 	bl	800028c <HAL_GetTick>
 8008c88:	4602      	mov	r2, r0
    if (count == 0U)
 8008c8a:	9b01      	ldr	r3, [sp, #4]
 8008c8c:	b143      	cbz	r3, 8008ca0 <SPI_CloseTx_ISR+0x36>
    count--;
 8008c8e:	9b01      	ldr	r3, [sp, #4]
 8008c90:	3b01      	subs	r3, #1
 8008c92:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8008c94:	6823      	ldr	r3, [r4, #0]
 8008c96:	689b      	ldr	r3, [r3, #8]
 8008c98:	f013 0f02 	tst.w	r3, #2
 8008c9c:	d0f5      	beq.n	8008c8a <SPI_CloseTx_ISR+0x20>
 8008c9e:	e003      	b.n	8008ca8 <SPI_CloseTx_ISR+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ca0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008ca2:	f043 0320 	orr.w	r3, r3, #32
 8008ca6:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8008ca8:	6821      	ldr	r1, [r4, #0]
 8008caa:	684b      	ldr	r3, [r1, #4]
 8008cac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008cb0:	604b      	str	r3, [r1, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008cb2:	2164      	movs	r1, #100	; 0x64
 8008cb4:	4620      	mov	r0, r4
 8008cb6:	f7ff f8bd 	bl	8007e34 <SPI_EndRxTxTransaction>
 8008cba:	b118      	cbz	r0, 8008cc4 <SPI_CloseTx_ISR+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008cbc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008cbe:	f043 0320 	orr.w	r3, r3, #32
 8008cc2:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008cc4:	68a3      	ldr	r3, [r4, #8]
 8008cc6:	b933      	cbnz	r3, 8008cd6 <SPI_CloseTx_ISR+0x6c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008cc8:	9300      	str	r3, [sp, #0]
 8008cca:	6823      	ldr	r3, [r4, #0]
 8008ccc:	68da      	ldr	r2, [r3, #12]
 8008cce:	9200      	str	r2, [sp, #0]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	9300      	str	r3, [sp, #0]
 8008cd4:	9b00      	ldr	r3, [sp, #0]
  hspi->State = HAL_SPI_STATE_READY;
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008cdc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008cde:	b923      	cbnz	r3, 8008cea <SPI_CloseTx_ISR+0x80>
    HAL_SPI_TxCpltCallback(hspi);
 8008ce0:	4620      	mov	r0, r4
 8008ce2:	f7ff ffac 	bl	8008c3e <HAL_SPI_TxCpltCallback>
}
 8008ce6:	b002      	add	sp, #8
 8008ce8:	bd10      	pop	{r4, pc}
    HAL_SPI_ErrorCallback(hspi);
 8008cea:	4620      	mov	r0, r4
 8008cec:	f7ff ffbc 	bl	8008c68 <HAL_SPI_ErrorCallback>
 8008cf0:	e7f9      	b.n	8008ce6 <SPI_CloseTx_ISR+0x7c>
 8008cf2:	bf00      	nop
 8008cf4:	20000028 	.word	0x20000028
 8008cf8:	057619f1 	.word	0x057619f1

08008cfc <SPI_TxISR_8BIT>:
{
 8008cfc:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008cfe:	6803      	ldr	r3, [r0, #0]
 8008d00:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8008d02:	7812      	ldrb	r2, [r2, #0]
 8008d04:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 8008d06:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008d08:	3301      	adds	r3, #1
 8008d0a:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8008d0c:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8008d0e:	b29b      	uxth	r3, r3
 8008d10:	3b01      	subs	r3, #1
 8008d12:	b29b      	uxth	r3, r3
 8008d14:	86c3      	strh	r3, [r0, #54]	; 0x36
  if (hspi->TxXferCount == 0U)
 8008d16:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	b103      	cbz	r3, 8008d1e <SPI_TxISR_8BIT+0x22>
 8008d1c:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 8008d1e:	f7ff ffa4 	bl	8008c6a <SPI_CloseTx_ISR>
}
 8008d22:	e7fb      	b.n	8008d1c <SPI_TxISR_8BIT+0x20>

08008d24 <SPI_TxISR_16BIT>:
{
 8008d24:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d26:	6803      	ldr	r3, [r0, #0]
 8008d28:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8008d2a:	8812      	ldrh	r2, [r2, #0]
 8008d2c:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d2e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008d30:	3302      	adds	r3, #2
 8008d32:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8008d34:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	3b01      	subs	r3, #1
 8008d3a:	b29b      	uxth	r3, r3
 8008d3c:	86c3      	strh	r3, [r0, #54]	; 0x36
  if (hspi->TxXferCount == 0U)
 8008d3e:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8008d40:	b29b      	uxth	r3, r3
 8008d42:	b103      	cbz	r3, 8008d46 <SPI_TxISR_16BIT+0x22>
 8008d44:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 8008d46:	f7ff ff90 	bl	8008c6a <SPI_CloseTx_ISR>
}
 8008d4a:	e7fb      	b.n	8008d44 <SPI_TxISR_16BIT+0x20>

08008d4c <SPI_CloseRx_ISR>:
{
 8008d4c:	b510      	push	{r4, lr}
 8008d4e:	b082      	sub	sp, #8
 8008d50:	4604      	mov	r4, r0
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8008d52:	6802      	ldr	r2, [r0, #0]
 8008d54:	6853      	ldr	r3, [r2, #4]
 8008d56:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8008d5a:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8008d5c:	f7f7 fa96 	bl	800028c <HAL_GetTick>
 8008d60:	4602      	mov	r2, r0
 8008d62:	2164      	movs	r1, #100	; 0x64
 8008d64:	4620      	mov	r0, r4
 8008d66:	f7ff f899 	bl	8007e9c <SPI_EndRxTransaction>
 8008d6a:	b118      	cbz	r0, 8008d74 <SPI_CloseRx_ISR+0x28>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d6c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008d6e:	f043 0320 	orr.w	r3, r3, #32
 8008d72:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008d74:	68a3      	ldr	r3, [r4, #8]
 8008d76:	b933      	cbnz	r3, 8008d86 <SPI_CloseRx_ISR+0x3a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d78:	9301      	str	r3, [sp, #4]
 8008d7a:	6823      	ldr	r3, [r4, #0]
 8008d7c:	68da      	ldr	r2, [r3, #12]
 8008d7e:	9201      	str	r2, [sp, #4]
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	9301      	str	r3, [sp, #4]
 8008d84:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8008d86:	2301      	movs	r3, #1
 8008d88:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8008d8c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008d8e:	b123      	cbz	r3, 8008d9a <SPI_CloseRx_ISR+0x4e>
      HAL_SPI_ErrorCallback(hspi);
 8008d90:	4620      	mov	r0, r4
 8008d92:	f7ff ff69 	bl	8008c68 <HAL_SPI_ErrorCallback>
}
 8008d96:	b002      	add	sp, #8
 8008d98:	bd10      	pop	{r4, pc}
      HAL_SPI_RxCpltCallback(hspi);
 8008d9a:	4620      	mov	r0, r4
 8008d9c:	f7ff ff50 	bl	8008c40 <HAL_SPI_RxCpltCallback>
 8008da0:	e7f9      	b.n	8008d96 <SPI_CloseRx_ISR+0x4a>

08008da2 <SPI_RxISR_8BIT>:
{
 8008da2:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8008da4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008da6:	6802      	ldr	r2, [r0, #0]
 8008da8:	7b12      	ldrb	r2, [r2, #12]
 8008daa:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8008dac:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008dae:	3301      	adds	r3, #1
 8008db0:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 8008db2:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8008db4:	b29b      	uxth	r3, r3
 8008db6:	3b01      	subs	r3, #1
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->RxXferCount == 0U)
 8008dbc:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	b103      	cbz	r3, 8008dc4 <SPI_RxISR_8BIT+0x22>
 8008dc2:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 8008dc4:	f7ff ffc2 	bl	8008d4c <SPI_CloseRx_ISR>
}
 8008dc8:	e7fb      	b.n	8008dc2 <SPI_RxISR_8BIT+0x20>

08008dca <SPI_RxISR_16BIT>:
{
 8008dca:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008dcc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008dce:	6802      	ldr	r2, [r0, #0]
 8008dd0:	68d2      	ldr	r2, [r2, #12]
 8008dd2:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008dd4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008dd6:	3302      	adds	r3, #2
 8008dd8:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 8008dda:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	3b01      	subs	r3, #1
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->RxXferCount == 0U)
 8008de4:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	b103      	cbz	r3, 8008dec <SPI_RxISR_16BIT+0x22>
 8008dea:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 8008dec:	f7ff ffae 	bl	8008d4c <SPI_CloseRx_ISR>
}
 8008df0:	e7fb      	b.n	8008dea <SPI_RxISR_16BIT+0x20>

08008df2 <SPI_CloseRxTx_ISR>:
{
 8008df2:	b510      	push	{r4, lr}
 8008df4:	b082      	sub	sp, #8
 8008df6:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8008df8:	4b27      	ldr	r3, [pc, #156]	; (8008e98 <SPI_CloseRxTx_ISR+0xa6>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a27      	ldr	r2, [pc, #156]	; (8008e9c <SPI_CloseRxTx_ISR+0xaa>)
 8008dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8008e02:	0a5b      	lsrs	r3, r3, #9
 8008e04:	2264      	movs	r2, #100	; 0x64
 8008e06:	fb02 f303 	mul.w	r3, r2, r3
 8008e0a:	9301      	str	r3, [sp, #4]
  tickstart = HAL_GetTick();
 8008e0c:	f7f7 fa3e 	bl	800028c <HAL_GetTick>
 8008e10:	4602      	mov	r2, r0
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008e12:	6821      	ldr	r1, [r4, #0]
 8008e14:	684b      	ldr	r3, [r1, #4]
 8008e16:	f023 0320 	bic.w	r3, r3, #32
 8008e1a:	604b      	str	r3, [r1, #4]
    if (count == 0U)
 8008e1c:	9b01      	ldr	r3, [sp, #4]
 8008e1e:	b143      	cbz	r3, 8008e32 <SPI_CloseRxTx_ISR+0x40>
    count--;
 8008e20:	9b01      	ldr	r3, [sp, #4]
 8008e22:	3b01      	subs	r3, #1
 8008e24:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8008e26:	6823      	ldr	r3, [r4, #0]
 8008e28:	689b      	ldr	r3, [r3, #8]
 8008e2a:	f013 0f02 	tst.w	r3, #2
 8008e2e:	d0f5      	beq.n	8008e1c <SPI_CloseRxTx_ISR+0x2a>
 8008e30:	e003      	b.n	8008e3a <SPI_CloseRxTx_ISR+0x48>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008e32:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008e34:	f043 0320 	orr.w	r3, r3, #32
 8008e38:	6563      	str	r3, [r4, #84]	; 0x54
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008e3a:	2164      	movs	r1, #100	; 0x64
 8008e3c:	4620      	mov	r0, r4
 8008e3e:	f7fe fff9 	bl	8007e34 <SPI_EndRxTxTransaction>
 8008e42:	b118      	cbz	r0, 8008e4c <SPI_CloseRxTx_ISR+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008e44:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008e46:	f043 0320 	orr.w	r3, r3, #32
 8008e4a:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008e4c:	68a3      	ldr	r3, [r4, #8]
 8008e4e:	b933      	cbnz	r3, 8008e5e <SPI_CloseRxTx_ISR+0x6c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e50:	9300      	str	r3, [sp, #0]
 8008e52:	6823      	ldr	r3, [r4, #0]
 8008e54:	68da      	ldr	r2, [r3, #12]
 8008e56:	9200      	str	r2, [sp, #0]
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	9300      	str	r3, [sp, #0]
 8008e5c:	9b00      	ldr	r3, [sp, #0]
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8008e5e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008e60:	b99b      	cbnz	r3, 8008e8a <SPI_CloseRxTx_ISR+0x98>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8008e62:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	2b04      	cmp	r3, #4
 8008e6a:	d007      	beq.n	8008e7c <SPI_CloseRxTx_ISR+0x8a>
        hspi->State = HAL_SPI_STATE_READY;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8008e72:	4620      	mov	r0, r4
 8008e74:	f7ff fee5 	bl	8008c42 <HAL_SPI_TxRxCpltCallback>
}
 8008e78:	b002      	add	sp, #8
 8008e7a:	bd10      	pop	{r4, pc}
        hspi->State = HAL_SPI_STATE_READY;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        HAL_SPI_RxCpltCallback(hspi);
 8008e82:	4620      	mov	r0, r4
 8008e84:	f7ff fedc 	bl	8008c40 <HAL_SPI_RxCpltCallback>
 8008e88:	e7f6      	b.n	8008e78 <SPI_CloseRxTx_ISR+0x86>
      hspi->State = HAL_SPI_STATE_READY;
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8008e90:	4620      	mov	r0, r4
 8008e92:	f7ff fee9 	bl	8008c68 <HAL_SPI_ErrorCallback>
}
 8008e96:	e7ef      	b.n	8008e78 <SPI_CloseRxTx_ISR+0x86>
 8008e98:	20000028 	.word	0x20000028
 8008e9c:	057619f1 	.word	0x057619f1

08008ea0 <SPI_2linesTxISR_8BIT>:
{
 8008ea0:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008ea2:	6803      	ldr	r3, [r0, #0]
 8008ea4:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8008ea6:	7812      	ldrb	r2, [r2, #0]
 8008ea8:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 8008eaa:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008eac:	3301      	adds	r3, #1
 8008eae:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8008eb0:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	3b01      	subs	r3, #1
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	86c3      	strh	r3, [r0, #54]	; 0x36
  if (hspi->TxXferCount == 0U)
 8008eba:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	b93b      	cbnz	r3, 8008ed0 <SPI_2linesTxISR_8BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008ec0:	6802      	ldr	r2, [r0, #0]
 8008ec2:	6853      	ldr	r3, [r2, #4]
 8008ec4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ec8:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 8008eca:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	b103      	cbz	r3, 8008ed2 <SPI_2linesTxISR_8BIT+0x32>
 8008ed0:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8008ed2:	f7ff ff8e 	bl	8008df2 <SPI_CloseRxTx_ISR>
}
 8008ed6:	e7fb      	b.n	8008ed0 <SPI_2linesTxISR_8BIT+0x30>

08008ed8 <SPI_2linesRxISR_8BIT>:
{
 8008ed8:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8008eda:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008edc:	6802      	ldr	r2, [r0, #0]
 8008ede:	7b12      	ldrb	r2, [r2, #12]
 8008ee0:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8008ee2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 8008ee8:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8008eea:	b29b      	uxth	r3, r3
 8008eec:	3b01      	subs	r3, #1
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->RxXferCount == 0U)
 8008ef2:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	b93b      	cbnz	r3, 8008f08 <SPI_2linesRxISR_8BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8008ef8:	6802      	ldr	r2, [r0, #0]
 8008efa:	6853      	ldr	r3, [r2, #4]
 8008efc:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8008f00:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 8008f02:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	b103      	cbz	r3, 8008f0a <SPI_2linesRxISR_8BIT+0x32>
 8008f08:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8008f0a:	f7ff ff72 	bl	8008df2 <SPI_CloseRxTx_ISR>
}
 8008f0e:	e7fb      	b.n	8008f08 <SPI_2linesRxISR_8BIT+0x30>

08008f10 <SPI_2linesTxISR_16BIT>:
{
 8008f10:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f12:	6803      	ldr	r3, [r0, #0]
 8008f14:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8008f16:	8812      	ldrh	r2, [r2, #0]
 8008f18:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f1a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008f1c:	3302      	adds	r3, #2
 8008f1e:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8008f20:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	3b01      	subs	r3, #1
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	86c3      	strh	r3, [r0, #54]	; 0x36
  if (hspi->TxXferCount == 0U)
 8008f2a:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	b93b      	cbnz	r3, 8008f40 <SPI_2linesTxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008f30:	6802      	ldr	r2, [r0, #0]
 8008f32:	6853      	ldr	r3, [r2, #4]
 8008f34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f38:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 8008f3a:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	b103      	cbz	r3, 8008f42 <SPI_2linesTxISR_16BIT+0x32>
 8008f40:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8008f42:	f7ff ff56 	bl	8008df2 <SPI_CloseRxTx_ISR>
}
 8008f46:	e7fb      	b.n	8008f40 <SPI_2linesTxISR_16BIT+0x30>

08008f48 <SPI_2linesRxISR_16BIT>:
{
 8008f48:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008f4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008f4c:	6802      	ldr	r2, [r0, #0]
 8008f4e:	68d2      	ldr	r2, [r2, #12]
 8008f50:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f52:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008f54:	3302      	adds	r3, #2
 8008f56:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 8008f58:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8008f5a:	b29b      	uxth	r3, r3
 8008f5c:	3b01      	subs	r3, #1
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->RxXferCount == 0U)
 8008f62:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8008f64:	b29b      	uxth	r3, r3
 8008f66:	b93b      	cbnz	r3, 8008f78 <SPI_2linesRxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8008f68:	6802      	ldr	r2, [r0, #0]
 8008f6a:	6853      	ldr	r3, [r2, #4]
 8008f6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f70:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 8008f72:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	b103      	cbz	r3, 8008f7a <SPI_2linesRxISR_16BIT+0x32>
 8008f78:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8008f7a:	f7ff ff3a 	bl	8008df2 <SPI_CloseRxTx_ISR>
}
 8008f7e:	e7fb      	b.n	8008f78 <SPI_2linesRxISR_16BIT+0x30>

08008f80 <SPI_DMAError>:
{
 8008f80:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008f82:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008f84:	6802      	ldr	r2, [r0, #0]
 8008f86:	6853      	ldr	r3, [r2, #4]
 8008f88:	f023 0303 	bic.w	r3, r3, #3
 8008f8c:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008f8e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8008f90:	f043 0310 	orr.w	r3, r3, #16
 8008f94:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8008f96:	2301      	movs	r3, #1
 8008f98:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 8008f9c:	f7ff fe64 	bl	8008c68 <HAL_SPI_ErrorCallback>
 8008fa0:	bd08      	pop	{r3, pc}

08008fa2 <SPI_DMATransmitCplt>:
{
 8008fa2:	b530      	push	{r4, r5, lr}
 8008fa4:	b083      	sub	sp, #12
 8008fa6:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008fa8:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 8008faa:	f7f7 f96f 	bl	800028c <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8008fae:	682b      	ldr	r3, [r5, #0]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f413 7f80 	tst.w	r3, #256	; 0x100
 8008fb6:	d123      	bne.n	8009000 <SPI_DMATransmitCplt+0x5e>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008fb8:	6822      	ldr	r2, [r4, #0]
 8008fba:	6853      	ldr	r3, [r2, #4]
 8008fbc:	f023 0320 	bic.w	r3, r3, #32
 8008fc0:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008fc2:	6822      	ldr	r2, [r4, #0]
 8008fc4:	6853      	ldr	r3, [r2, #4]
 8008fc6:	f023 0302 	bic.w	r3, r3, #2
 8008fca:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008fcc:	4602      	mov	r2, r0
 8008fce:	2164      	movs	r1, #100	; 0x64
 8008fd0:	4620      	mov	r0, r4
 8008fd2:	f7fe ff2f 	bl	8007e34 <SPI_EndRxTxTransaction>
 8008fd6:	b118      	cbz	r0, 8008fe0 <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008fd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008fda:	f043 0320 	orr.w	r3, r3, #32
 8008fde:	6563      	str	r3, [r4, #84]	; 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008fe0:	68a3      	ldr	r3, [r4, #8]
 8008fe2:	b933      	cbnz	r3, 8008ff2 <SPI_DMATransmitCplt+0x50>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fe4:	9301      	str	r3, [sp, #4]
 8008fe6:	6823      	ldr	r3, [r4, #0]
 8008fe8:	68da      	ldr	r2, [r3, #12]
 8008fea:	9201      	str	r2, [sp, #4]
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	9301      	str	r3, [sp, #4]
 8008ff0:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ffc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008ffe:	b923      	cbnz	r3, 800900a <SPI_DMATransmitCplt+0x68>
  HAL_SPI_TxCpltCallback(hspi);
 8009000:	4620      	mov	r0, r4
 8009002:	f7ff fe1c 	bl	8008c3e <HAL_SPI_TxCpltCallback>
}
 8009006:	b003      	add	sp, #12
 8009008:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 800900a:	4620      	mov	r0, r4
 800900c:	f7ff fe2c 	bl	8008c68 <HAL_SPI_ErrorCallback>
      return;
 8009010:	e7f9      	b.n	8009006 <SPI_DMATransmitCplt+0x64>

08009012 <SPI_DMAReceiveCplt>:
{
 8009012:	b538      	push	{r3, r4, r5, lr}
 8009014:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009016:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 8009018:	f7f7 f938 	bl	800028c <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800901c:	682b      	ldr	r3, [r5, #0]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f413 7f80 	tst.w	r3, #256	; 0x100
 8009024:	d118      	bne.n	8009058 <SPI_DMAReceiveCplt+0x46>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009026:	6822      	ldr	r2, [r4, #0]
 8009028:	6853      	ldr	r3, [r2, #4]
 800902a:	f023 0320 	bic.w	r3, r3, #32
 800902e:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009030:	6822      	ldr	r2, [r4, #0]
 8009032:	6853      	ldr	r3, [r2, #4]
 8009034:	f023 0303 	bic.w	r3, r3, #3
 8009038:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800903a:	4602      	mov	r2, r0
 800903c:	2164      	movs	r1, #100	; 0x64
 800903e:	4620      	mov	r0, r4
 8009040:	f7fe ff2c 	bl	8007e9c <SPI_EndRxTransaction>
 8009044:	b108      	cbz	r0, 800904a <SPI_DMAReceiveCplt+0x38>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009046:	2320      	movs	r3, #32
 8009048:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->RxXferCount = 0U;
 800904a:	2300      	movs	r3, #0
 800904c:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800904e:	2301      	movs	r3, #1
 8009050:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009054:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009056:	b91b      	cbnz	r3, 8009060 <SPI_DMAReceiveCplt+0x4e>
  HAL_SPI_RxCpltCallback(hspi);
 8009058:	4620      	mov	r0, r4
 800905a:	f7ff fdf1 	bl	8008c40 <HAL_SPI_RxCpltCallback>
 800905e:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8009060:	4620      	mov	r0, r4
 8009062:	f7ff fe01 	bl	8008c68 <HAL_SPI_ErrorCallback>
      return;
 8009066:	bd38      	pop	{r3, r4, r5, pc}

08009068 <SPI_DMATransmitReceiveCplt>:
{
 8009068:	b538      	push	{r3, r4, r5, lr}
 800906a:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800906c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 800906e:	f7f7 f90d 	bl	800028c <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8009072:	682b      	ldr	r3, [r5, #0]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f413 7f80 	tst.w	r3, #256	; 0x100
 800907a:	d11b      	bne.n	80090b4 <SPI_DMATransmitReceiveCplt+0x4c>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800907c:	6822      	ldr	r2, [r4, #0]
 800907e:	6853      	ldr	r3, [r2, #4]
 8009080:	f023 0320 	bic.w	r3, r3, #32
 8009084:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009086:	4602      	mov	r2, r0
 8009088:	2164      	movs	r1, #100	; 0x64
 800908a:	4620      	mov	r0, r4
 800908c:	f7fe fed2 	bl	8007e34 <SPI_EndRxTxTransaction>
 8009090:	b118      	cbz	r0, 800909a <SPI_DMATransmitReceiveCplt+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009092:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009094:	f043 0320 	orr.w	r3, r3, #32
 8009098:	6563      	str	r3, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800909a:	6822      	ldr	r2, [r4, #0]
 800909c:	6853      	ldr	r3, [r2, #4]
 800909e:	f023 0303 	bic.w	r3, r3, #3
 80090a2:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 80090a4:	2300      	movs	r3, #0
 80090a6:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 80090a8:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80090aa:	2301      	movs	r3, #1
 80090ac:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80090b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80090b2:	b91b      	cbnz	r3, 80090bc <SPI_DMATransmitReceiveCplt+0x54>
  HAL_SPI_TxRxCpltCallback(hspi);
 80090b4:	4620      	mov	r0, r4
 80090b6:	f7ff fdc4 	bl	8008c42 <HAL_SPI_TxRxCpltCallback>
 80090ba:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 80090bc:	4620      	mov	r0, r4
 80090be:	f7ff fdd3 	bl	8008c68 <HAL_SPI_ErrorCallback>
      return;
 80090c2:	bd38      	pop	{r3, r4, r5, pc}

080090c4 <HAL_SPI_IRQHandler>:
{
 80090c4:	b510      	push	{r4, lr}
 80090c6:	b084      	sub	sp, #16
 80090c8:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 80090ca:	6802      	ldr	r2, [r0, #0]
 80090cc:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 80090ce:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80090d0:	f003 0041 	and.w	r0, r3, #65	; 0x41
 80090d4:	2801      	cmp	r0, #1
 80090d6:	d067      	beq.n	80091a8 <HAL_SPI_IRQHandler+0xe4>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80090d8:	f013 0f02 	tst.w	r3, #2
 80090dc:	d002      	beq.n	80090e4 <HAL_SPI_IRQHandler+0x20>
 80090de:	f011 0f80 	tst.w	r1, #128	; 0x80
 80090e2:	d168      	bne.n	80091b6 <HAL_SPI_IRQHandler+0xf2>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80090e4:	f413 7fb0 	tst.w	r3, #352	; 0x160
 80090e8:	d068      	beq.n	80091bc <HAL_SPI_IRQHandler+0xf8>
 80090ea:	f011 0f20 	tst.w	r1, #32
 80090ee:	d065      	beq.n	80091bc <HAL_SPI_IRQHandler+0xf8>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80090f0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80090f4:	d00f      	beq.n	8009116 <HAL_SPI_IRQHandler+0x52>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80090f6:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80090fa:	b2c0      	uxtb	r0, r0
 80090fc:	2803      	cmp	r0, #3
 80090fe:	d05f      	beq.n	80091c0 <HAL_SPI_IRQHandler+0xfc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009100:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009102:	f040 0004 	orr.w	r0, r0, #4
 8009106:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009108:	2000      	movs	r0, #0
 800910a:	9000      	str	r0, [sp, #0]
 800910c:	68d0      	ldr	r0, [r2, #12]
 800910e:	9000      	str	r0, [sp, #0]
 8009110:	6890      	ldr	r0, [r2, #8]
 8009112:	9000      	str	r0, [sp, #0]
 8009114:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009116:	f013 0f20 	tst.w	r3, #32
 800911a:	d00c      	beq.n	8009136 <HAL_SPI_IRQHandler+0x72>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800911c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800911e:	f040 0001 	orr.w	r0, r0, #1
 8009122:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009124:	2000      	movs	r0, #0
 8009126:	9002      	str	r0, [sp, #8]
 8009128:	6890      	ldr	r0, [r2, #8]
 800912a:	9002      	str	r0, [sp, #8]
 800912c:	6810      	ldr	r0, [r2, #0]
 800912e:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8009132:	6010      	str	r0, [r2, #0]
 8009134:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009136:	f413 7f80 	tst.w	r3, #256	; 0x100
 800913a:	d009      	beq.n	8009150 <HAL_SPI_IRQHandler+0x8c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800913c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800913e:	f043 0308 	orr.w	r3, r3, #8
 8009142:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009144:	2300      	movs	r3, #0
 8009146:	9303      	str	r3, [sp, #12]
 8009148:	6823      	ldr	r3, [r4, #0]
 800914a:	689b      	ldr	r3, [r3, #8]
 800914c:	9303      	str	r3, [sp, #12]
 800914e:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009150:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009152:	2b00      	cmp	r3, #0
 8009154:	d032      	beq.n	80091bc <HAL_SPI_IRQHandler+0xf8>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009156:	6822      	ldr	r2, [r4, #0]
 8009158:	6853      	ldr	r3, [r2, #4]
 800915a:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800915e:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8009160:	2301      	movs	r3, #1
 8009162:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009166:	f011 0f03 	tst.w	r1, #3
 800916a:	d031      	beq.n	80091d0 <HAL_SPI_IRQHandler+0x10c>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800916c:	6822      	ldr	r2, [r4, #0]
 800916e:	6853      	ldr	r3, [r2, #4]
 8009170:	f023 0303 	bic.w	r3, r3, #3
 8009174:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8009176:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009178:	b14b      	cbz	r3, 800918e <HAL_SPI_IRQHandler+0xca>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800917a:	4a17      	ldr	r2, [pc, #92]	; (80091d8 <HAL_SPI_IRQHandler+0x114>)
 800917c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800917e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8009180:	f7f7 fc53 	bl	8000a2a <HAL_DMA_Abort_IT>
 8009184:	b118      	cbz	r0, 800918e <HAL_SPI_IRQHandler+0xca>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009186:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009188:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800918c:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800918e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009190:	b1a3      	cbz	r3, 80091bc <HAL_SPI_IRQHandler+0xf8>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009192:	4a11      	ldr	r2, [pc, #68]	; (80091d8 <HAL_SPI_IRQHandler+0x114>)
 8009194:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009196:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009198:	f7f7 fc47 	bl	8000a2a <HAL_DMA_Abort_IT>
 800919c:	b170      	cbz	r0, 80091bc <HAL_SPI_IRQHandler+0xf8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800919e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80091a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091a4:	6563      	str	r3, [r4, #84]	; 0x54
 80091a6:	e009      	b.n	80091bc <HAL_SPI_IRQHandler+0xf8>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80091a8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80091ac:	d094      	beq.n	80090d8 <HAL_SPI_IRQHandler+0x14>
    hspi->RxISR(hspi);
 80091ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091b0:	4620      	mov	r0, r4
 80091b2:	4798      	blx	r3
    return;
 80091b4:	e002      	b.n	80091bc <HAL_SPI_IRQHandler+0xf8>
    hspi->TxISR(hspi);
 80091b6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80091b8:	4620      	mov	r0, r4
 80091ba:	4798      	blx	r3
}
 80091bc:	b004      	add	sp, #16
 80091be:	bd10      	pop	{r4, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80091c0:	2300      	movs	r3, #0
 80091c2:	9301      	str	r3, [sp, #4]
 80091c4:	68d3      	ldr	r3, [r2, #12]
 80091c6:	9301      	str	r3, [sp, #4]
 80091c8:	6893      	ldr	r3, [r2, #8]
 80091ca:	9301      	str	r3, [sp, #4]
 80091cc:	9b01      	ldr	r3, [sp, #4]
        return;
 80091ce:	e7f5      	b.n	80091bc <HAL_SPI_IRQHandler+0xf8>
        HAL_SPI_ErrorCallback(hspi);
 80091d0:	4620      	mov	r0, r4
 80091d2:	f7ff fd49 	bl	8008c68 <HAL_SPI_ErrorCallback>
 80091d6:	e7f1      	b.n	80091bc <HAL_SPI_IRQHandler+0xf8>
 80091d8:	080091dd 	.word	0x080091dd

080091dc <SPI_DMAAbortOnError>:
{
 80091dc:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80091de:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 80091e0:	2300      	movs	r3, #0
 80091e2:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80091e4:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 80091e6:	f7ff fd3f 	bl	8008c68 <HAL_SPI_ErrorCallback>
 80091ea:	bd08      	pop	{r3, pc}

080091ec <HAL_SPI_AbortCpltCallback>:
{
 80091ec:	4770      	bx	lr

080091ee <HAL_SPI_Abort_IT>:
{
 80091ee:	b530      	push	{r4, r5, lr}
 80091f0:	b085      	sub	sp, #20
 80091f2:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80091f4:	4b4f      	ldr	r3, [pc, #316]	; (8009334 <HAL_SPI_Abort_IT+0x146>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a4f      	ldr	r2, [pc, #316]	; (8009338 <HAL_SPI_Abort_IT+0x14a>)
 80091fa:	fba2 2303 	umull	r2, r3, r2, r3
 80091fe:	0a5b      	lsrs	r3, r3, #9
 8009200:	2264      	movs	r2, #100	; 0x64
 8009202:	fb02 f303 	mul.w	r3, r2, r3
 8009206:	9302      	str	r3, [sp, #8]
  count = resetcount;
 8009208:	9b02      	ldr	r3, [sp, #8]
 800920a:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800920c:	6802      	ldr	r2, [r0, #0]
 800920e:	6853      	ldr	r3, [r2, #4]
 8009210:	f023 0320 	bic.w	r3, r3, #32
 8009214:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8009216:	6802      	ldr	r2, [r0, #0]
 8009218:	6853      	ldr	r3, [r2, #4]
 800921a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800921e:	d012      	beq.n	8009246 <HAL_SPI_Abort_IT+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 8009220:	4b46      	ldr	r3, [pc, #280]	; (800933c <HAL_SPI_Abort_IT+0x14e>)
 8009222:	6443      	str	r3, [r0, #68]	; 0x44
      if (count == 0U)
 8009224:	9b03      	ldr	r3, [sp, #12]
 8009226:	b143      	cbz	r3, 800923a <HAL_SPI_Abort_IT+0x4c>
      count--;
 8009228:	9b03      	ldr	r3, [sp, #12]
 800922a:	3b01      	subs	r3, #1
 800922c:	9303      	str	r3, [sp, #12]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 800922e:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8009232:	b2db      	uxtb	r3, r3
 8009234:	2b07      	cmp	r3, #7
 8009236:	d1f5      	bne.n	8009224 <HAL_SPI_Abort_IT+0x36>
 8009238:	e003      	b.n	8009242 <HAL_SPI_Abort_IT+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800923a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800923c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009240:	6563      	str	r3, [r4, #84]	; 0x54
    count = resetcount;
 8009242:	9b02      	ldr	r3, [sp, #8]
 8009244:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8009246:	6853      	ldr	r3, [r2, #4]
 8009248:	f013 0f40 	tst.w	r3, #64	; 0x40
 800924c:	d012      	beq.n	8009274 <HAL_SPI_Abort_IT+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 800924e:	4b3c      	ldr	r3, [pc, #240]	; (8009340 <HAL_SPI_Abort_IT+0x152>)
 8009250:	6423      	str	r3, [r4, #64]	; 0x40
      if (count == 0U)
 8009252:	9b03      	ldr	r3, [sp, #12]
 8009254:	b143      	cbz	r3, 8009268 <HAL_SPI_Abort_IT+0x7a>
      count--;
 8009256:	9b03      	ldr	r3, [sp, #12]
 8009258:	3b01      	subs	r3, #1
 800925a:	9303      	str	r3, [sp, #12]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 800925c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8009260:	b2db      	uxtb	r3, r3
 8009262:	2b07      	cmp	r3, #7
 8009264:	d1f5      	bne.n	8009252 <HAL_SPI_Abort_IT+0x64>
 8009266:	e003      	b.n	8009270 <HAL_SPI_Abort_IT+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009268:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800926a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800926e:	6563      	str	r3, [r4, #84]	; 0x54
    count = resetcount;
 8009270:	9b02      	ldr	r3, [sp, #8]
 8009272:	9303      	str	r3, [sp, #12]
  if (hspi->hdmatx != NULL)
 8009274:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009276:	b12b      	cbz	r3, 8009284 <HAL_SPI_Abort_IT+0x96>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8009278:	6852      	ldr	r2, [r2, #4]
 800927a:	f012 0f02 	tst.w	r2, #2
 800927e:	d01b      	beq.n	80092b8 <HAL_SPI_Abort_IT+0xca>
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 8009280:	4a30      	ldr	r2, [pc, #192]	; (8009344 <HAL_SPI_Abort_IT+0x156>)
 8009282:	651a      	str	r2, [r3, #80]	; 0x50
  if (hspi->hdmarx != NULL)
 8009284:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009286:	b133      	cbz	r3, 8009296 <HAL_SPI_Abort_IT+0xa8>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8009288:	6822      	ldr	r2, [r4, #0]
 800928a:	6852      	ldr	r2, [r2, #4]
 800928c:	f012 0f01 	tst.w	r2, #1
 8009290:	d015      	beq.n	80092be <HAL_SPI_Abort_IT+0xd0>
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8009292:	4a2d      	ldr	r2, [pc, #180]	; (8009348 <HAL_SPI_Abort_IT+0x15a>)
 8009294:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8009296:	6823      	ldr	r3, [r4, #0]
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	f013 0f02 	tst.w	r3, #2
 800929e:	d011      	beq.n	80092c4 <HAL_SPI_Abort_IT+0xd6>
    if (hspi->hdmatx != NULL)
 80092a0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80092a2:	b320      	cbz	r0, 80092ee <HAL_SPI_Abort_IT+0x100>
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 80092a4:	f7f7 fbc1 	bl	8000a2a <HAL_DMA_Abort_IT>
 80092a8:	b318      	cbz	r0, 80092f2 <HAL_SPI_Abort_IT+0x104>
        hspi->hdmatx->XferAbortCallback = NULL;
 80092aa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80092ac:	2200      	movs	r2, #0
 80092ae:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80092b0:	2340      	movs	r3, #64	; 0x40
 80092b2:	6563      	str	r3, [r4, #84]	; 0x54
  abortcplt = 1U;
 80092b4:	2501      	movs	r5, #1
 80092b6:	e006      	b.n	80092c6 <HAL_SPI_Abort_IT+0xd8>
      hspi->hdmatx->XferAbortCallback = NULL;
 80092b8:	2200      	movs	r2, #0
 80092ba:	651a      	str	r2, [r3, #80]	; 0x50
 80092bc:	e7e2      	b.n	8009284 <HAL_SPI_Abort_IT+0x96>
      hspi->hdmarx->XferAbortCallback = NULL;
 80092be:	2200      	movs	r2, #0
 80092c0:	651a      	str	r2, [r3, #80]	; 0x50
 80092c2:	e7e8      	b.n	8009296 <HAL_SPI_Abort_IT+0xa8>
  abortcplt = 1U;
 80092c4:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 80092c6:	6823      	ldr	r3, [r4, #0]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	f013 0f01 	tst.w	r3, #1
 80092ce:	d009      	beq.n	80092e4 <HAL_SPI_Abort_IT+0xf6>
    if (hspi->hdmarx != NULL)
 80092d0:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80092d2:	b138      	cbz	r0, 80092e4 <HAL_SPI_Abort_IT+0xf6>
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 80092d4:	f7f7 fba9 	bl	8000a2a <HAL_DMA_Abort_IT>
 80092d8:	b168      	cbz	r0, 80092f6 <HAL_SPI_Abort_IT+0x108>
        hspi->hdmarx->XferAbortCallback = NULL;
 80092da:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80092dc:	2200      	movs	r2, #0
 80092de:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80092e0:	2340      	movs	r3, #64	; 0x40
 80092e2:	6563      	str	r3, [r4, #84]	; 0x54
  if (abortcplt == 1U)
 80092e4:	b94d      	cbnz	r5, 80092fa <HAL_SPI_Abort_IT+0x10c>
  errorcode = HAL_OK;
 80092e6:	2500      	movs	r5, #0
}
 80092e8:	4628      	mov	r0, r5
 80092ea:	b005      	add	sp, #20
 80092ec:	bd30      	pop	{r4, r5, pc}
  abortcplt = 1U;
 80092ee:	2501      	movs	r5, #1
 80092f0:	e7e9      	b.n	80092c6 <HAL_SPI_Abort_IT+0xd8>
        abortcplt = 0U;
 80092f2:	2500      	movs	r5, #0
 80092f4:	e7e7      	b.n	80092c6 <HAL_SPI_Abort_IT+0xd8>
        abortcplt = 0U;
 80092f6:	2500      	movs	r5, #0
 80092f8:	e7f4      	b.n	80092e4 <HAL_SPI_Abort_IT+0xf6>
    hspi->RxXferCount = 0U;
 80092fa:	2300      	movs	r3, #0
 80092fc:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 80092fe:	86e3      	strh	r3, [r4, #54]	; 0x36
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8009300:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009302:	2b40      	cmp	r3, #64	; 0x40
 8009304:	d014      	beq.n	8009330 <HAL_SPI_Abort_IT+0x142>
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009306:	2500      	movs	r5, #0
 8009308:	6565      	str	r5, [r4, #84]	; 0x54
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800930a:	2200      	movs	r2, #0
 800930c:	9200      	str	r2, [sp, #0]
 800930e:	6823      	ldr	r3, [r4, #0]
 8009310:	68d9      	ldr	r1, [r3, #12]
 8009312:	9100      	str	r1, [sp, #0]
 8009314:	6899      	ldr	r1, [r3, #8]
 8009316:	9100      	str	r1, [sp, #0]
 8009318:	9900      	ldr	r1, [sp, #0]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800931a:	9201      	str	r2, [sp, #4]
 800931c:	689b      	ldr	r3, [r3, #8]
 800931e:	9301      	str	r3, [sp, #4]
 8009320:	9b01      	ldr	r3, [sp, #4]
    hspi->State = HAL_SPI_STATE_READY;
 8009322:	2301      	movs	r3, #1
 8009324:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    HAL_SPI_AbortCpltCallback(hspi);
 8009328:	4620      	mov	r0, r4
 800932a:	f7ff ff5f 	bl	80091ec <HAL_SPI_AbortCpltCallback>
 800932e:	e7db      	b.n	80092e8 <HAL_SPI_Abort_IT+0xfa>
      errorcode = HAL_ERROR;
 8009330:	2501      	movs	r5, #1
 8009332:	e7ea      	b.n	800930a <HAL_SPI_Abort_IT+0x11c>
 8009334:	20000028 	.word	0x20000028
 8009338:	057619f1 	.word	0x057619f1
 800933c:	08007d89 	.word	0x08007d89
 8009340:	08007d29 	.word	0x08007d29
 8009344:	080093c7 	.word	0x080093c7
 8009348:	0800934d 	.word	0x0800934d

0800934c <SPI_DMARxAbortCallback>:
{
 800934c:	b510      	push	{r4, lr}
 800934e:	b082      	sub	sp, #8
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009350:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SPI_DISABLE(hspi);
 8009352:	6822      	ldr	r2, [r4, #0]
 8009354:	6813      	ldr	r3, [r2, #0]
 8009356:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800935a:	6013      	str	r3, [r2, #0]
  hspi->hdmarx->XferAbortCallback = NULL;
 800935c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800935e:	2200      	movs	r2, #0
 8009360:	651a      	str	r2, [r3, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009362:	6822      	ldr	r2, [r4, #0]
 8009364:	6853      	ldr	r3, [r2, #4]
 8009366:	f023 0301 	bic.w	r3, r3, #1
 800936a:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800936c:	f7f6 ff8e 	bl	800028c <HAL_GetTick>
 8009370:	4602      	mov	r2, r0
 8009372:	2164      	movs	r1, #100	; 0x64
 8009374:	4620      	mov	r0, r4
 8009376:	f7fe fd5d 	bl	8007e34 <SPI_EndRxTxTransaction>
 800937a:	b118      	cbz	r0, 8009384 <SPI_DMARxAbortCallback+0x38>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800937c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800937e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009382:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->hdmatx != NULL)
 8009384:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009386:	b11b      	cbz	r3, 8009390 <SPI_DMARxAbortCallback+0x44>
    if (hspi->hdmatx->XferAbortCallback != NULL)
 8009388:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800938a:	b10b      	cbz	r3, 8009390 <SPI_DMARxAbortCallback+0x44>
}
 800938c:	b002      	add	sp, #8
 800938e:	bd10      	pop	{r4, pc}
  hspi->RxXferCount = 0U;
 8009390:	2300      	movs	r3, #0
 8009392:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8009394:	86e3      	strh	r3, [r4, #54]	; 0x36
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8009396:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009398:	2b40      	cmp	r3, #64	; 0x40
 800939a:	d001      	beq.n	80093a0 <SPI_DMARxAbortCallback+0x54>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800939c:	2300      	movs	r3, #0
 800939e:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80093a0:	2200      	movs	r2, #0
 80093a2:	9200      	str	r2, [sp, #0]
 80093a4:	6823      	ldr	r3, [r4, #0]
 80093a6:	68d9      	ldr	r1, [r3, #12]
 80093a8:	9100      	str	r1, [sp, #0]
 80093aa:	6899      	ldr	r1, [r3, #8]
 80093ac:	9100      	str	r1, [sp, #0]
 80093ae:	9900      	ldr	r1, [sp, #0]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80093b0:	9201      	str	r2, [sp, #4]
 80093b2:	689b      	ldr	r3, [r3, #8]
 80093b4:	9301      	str	r3, [sp, #4]
 80093b6:	9b01      	ldr	r3, [sp, #4]
  hspi->State  = HAL_SPI_STATE_READY;
 80093b8:	2301      	movs	r3, #1
 80093ba:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 80093be:	4620      	mov	r0, r4
 80093c0:	f7ff ff14 	bl	80091ec <HAL_SPI_AbortCpltCallback>
 80093c4:	e7e2      	b.n	800938c <SPI_DMARxAbortCallback+0x40>

080093c6 <SPI_DMATxAbortCallback>:
{
 80093c6:	b500      	push	{lr}
 80093c8:	b085      	sub	sp, #20
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80093ca:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->hdmatx->XferAbortCallback = NULL;
 80093cc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80093ce:	2200      	movs	r2, #0
 80093d0:	651a      	str	r2, [r3, #80]	; 0x50
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80093d2:	4b1f      	ldr	r3, [pc, #124]	; (8009450 <SPI_DMATxAbortCallback+0x8a>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4a1f      	ldr	r2, [pc, #124]	; (8009454 <SPI_DMATxAbortCallback+0x8e>)
 80093d8:	fba2 2303 	umull	r2, r3, r2, r3
 80093dc:	0a5b      	lsrs	r3, r3, #9
 80093de:	2264      	movs	r2, #100	; 0x64
 80093e0:	fb02 f303 	mul.w	r3, r2, r3
 80093e4:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80093e6:	6802      	ldr	r2, [r0, #0]
 80093e8:	6853      	ldr	r3, [r2, #4]
 80093ea:	f023 0302 	bic.w	r3, r3, #2
 80093ee:	6053      	str	r3, [r2, #4]
    if (count == 0U)
 80093f0:	9b03      	ldr	r3, [sp, #12]
 80093f2:	b143      	cbz	r3, 8009406 <SPI_DMATxAbortCallback+0x40>
    count--;
 80093f4:	9b03      	ldr	r3, [sp, #12]
 80093f6:	3b01      	subs	r3, #1
 80093f8:	9303      	str	r3, [sp, #12]
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80093fa:	6803      	ldr	r3, [r0, #0]
 80093fc:	689b      	ldr	r3, [r3, #8]
 80093fe:	f013 0f02 	tst.w	r3, #2
 8009402:	d0f5      	beq.n	80093f0 <SPI_DMATxAbortCallback+0x2a>
 8009404:	e003      	b.n	800940e <SPI_DMATxAbortCallback+0x48>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009406:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8009408:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800940c:	6543      	str	r3, [r0, #84]	; 0x54
  if (hspi->hdmarx != NULL)
 800940e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009410:	b123      	cbz	r3, 800941c <SPI_DMATxAbortCallback+0x56>
    if (hspi->hdmarx->XferAbortCallback != NULL)
 8009412:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009414:	b113      	cbz	r3, 800941c <SPI_DMATxAbortCallback+0x56>
}
 8009416:	b005      	add	sp, #20
 8009418:	f85d fb04 	ldr.w	pc, [sp], #4
  hspi->RxXferCount = 0U;
 800941c:	2300      	movs	r3, #0
 800941e:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8009420:	86c3      	strh	r3, [r0, #54]	; 0x36
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8009422:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8009424:	2b40      	cmp	r3, #64	; 0x40
 8009426:	d001      	beq.n	800942c <SPI_DMATxAbortCallback+0x66>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009428:	2300      	movs	r3, #0
 800942a:	6543      	str	r3, [r0, #84]	; 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800942c:	2200      	movs	r2, #0
 800942e:	9201      	str	r2, [sp, #4]
 8009430:	6803      	ldr	r3, [r0, #0]
 8009432:	68d9      	ldr	r1, [r3, #12]
 8009434:	9101      	str	r1, [sp, #4]
 8009436:	6899      	ldr	r1, [r3, #8]
 8009438:	9101      	str	r1, [sp, #4]
 800943a:	9901      	ldr	r1, [sp, #4]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800943c:	9202      	str	r2, [sp, #8]
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	9302      	str	r3, [sp, #8]
 8009442:	9b02      	ldr	r3, [sp, #8]
  hspi->State  = HAL_SPI_STATE_READY;
 8009444:	2301      	movs	r3, #1
 8009446:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 800944a:	f7ff fecf 	bl	80091ec <HAL_SPI_AbortCpltCallback>
 800944e:	e7e2      	b.n	8009416 <SPI_DMATxAbortCallback+0x50>
 8009450:	20000028 	.word	0x20000028
 8009454:	057619f1 	.word	0x057619f1

08009458 <HAL_SPI_GetState>:
  return hspi->State;
 8009458:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 800945c:	4770      	bx	lr

0800945e <HAL_SPI_GetError>:
  return hspi->ErrorCode;
 800945e:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8009460:	4770      	bx	lr
 8009462:	bf00      	nop

08009464 <USB_CoreReset>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0U;
 8009464:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009466:	3301      	adds	r3, #1
 8009468:	4a0c      	ldr	r2, [pc, #48]	; (800949c <USB_CoreReset+0x38>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d811      	bhi.n	8009492 <USB_CoreReset+0x2e>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800946e:	6902      	ldr	r2, [r0, #16]
 8009470:	2a00      	cmp	r2, #0
 8009472:	daf8      	bge.n	8009466 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009474:	6903      	ldr	r3, [r0, #16]
 8009476:	f043 0301 	orr.w	r3, r3, #1
 800947a:	6103      	str	r3, [r0, #16]
  count = 0U;
 800947c:	2300      	movs	r3, #0

  do
  {
    if (++count > 200000U)
 800947e:	3301      	adds	r3, #1
 8009480:	4a06      	ldr	r2, [pc, #24]	; (800949c <USB_CoreReset+0x38>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d807      	bhi.n	8009496 <USB_CoreReset+0x32>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009486:	6902      	ldr	r2, [r0, #16]
 8009488:	f012 0f01 	tst.w	r2, #1
 800948c:	d1f7      	bne.n	800947e <USB_CoreReset+0x1a>

  return HAL_OK;
 800948e:	2000      	movs	r0, #0
 8009490:	4770      	bx	lr
      return HAL_TIMEOUT;
 8009492:	2003      	movs	r0, #3
 8009494:	4770      	bx	lr
      return HAL_TIMEOUT;
 8009496:	2003      	movs	r0, #3
}
 8009498:	4770      	bx	lr
 800949a:	bf00      	nop
 800949c:	00030d40 	.word	0x00030d40

080094a0 <USB_CoreInit>:
{
 80094a0:	b084      	sub	sp, #16
 80094a2:	b510      	push	{r4, lr}
 80094a4:	4604      	mov	r4, r0
 80094a6:	a803      	add	r0, sp, #12
 80094a8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094ac:	9b08      	ldr	r3, [sp, #32]
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d00d      	beq.n	80094ce <USB_CoreInit+0x2e>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80094b2:	68e3      	ldr	r3, [r4, #12]
 80094b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094b8:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 80094ba:	4620      	mov	r0, r4
 80094bc:	f7ff ffd2 	bl	8009464 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 80094c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094c2:	bb23      	cbnz	r3, 800950e <USB_CoreInit+0x6e>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80094c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80094c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80094ca:	63a3      	str	r3, [r4, #56]	; 0x38
 80094cc:	e013      	b.n	80094f6 <USB_CoreInit+0x56>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80094d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80094d4:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80094d6:	68e3      	ldr	r3, [r4, #12]
 80094d8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80094dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094e0:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80094e2:	68e3      	ldr	r3, [r4, #12]
 80094e4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80094e8:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 80094ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d009      	beq.n	8009504 <USB_CoreInit+0x64>
    ret = USB_CoreReset(USBx);
 80094f0:	4620      	mov	r0, r4
 80094f2:	f7ff ffb7 	bl	8009464 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 80094f6:	9b06      	ldr	r3, [sp, #24]
 80094f8:	2b01      	cmp	r3, #1
 80094fa:	d00d      	beq.n	8009518 <USB_CoreInit+0x78>
}
 80094fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009500:	b004      	add	sp, #16
 8009502:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009504:	68e3      	ldr	r3, [r4, #12]
 8009506:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800950a:	60e3      	str	r3, [r4, #12]
 800950c:	e7f0      	b.n	80094f0 <USB_CoreInit+0x50>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800950e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009510:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009514:	63a3      	str	r3, [r4, #56]	; 0x38
 8009516:	e7ee      	b.n	80094f6 <USB_CoreInit+0x56>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009518:	68a3      	ldr	r3, [r4, #8]
 800951a:	f043 0306 	orr.w	r3, r3, #6
 800951e:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009520:	68a3      	ldr	r3, [r4, #8]
 8009522:	f043 0320 	orr.w	r3, r3, #32
 8009526:	60a3      	str	r3, [r4, #8]
 8009528:	e7e8      	b.n	80094fc <USB_CoreInit+0x5c>

0800952a <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800952a:	2a02      	cmp	r2, #2
 800952c:	d00a      	beq.n	8009544 <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 800952e:	2109      	movs	r1, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009530:	68c2      	ldr	r2, [r0, #12]
 8009532:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 8009536:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009538:	68c3      	ldr	r3, [r0, #12]
 800953a:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 800953e:	60c3      	str	r3, [r0, #12]
}
 8009540:	2000      	movs	r0, #0
 8009542:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009544:	4b2a      	ldr	r3, [pc, #168]	; (80095f0 <USB_SetTurnaroundTime+0xc6>)
 8009546:	440b      	add	r3, r1
 8009548:	4a2a      	ldr	r2, [pc, #168]	; (80095f4 <USB_SetTurnaroundTime+0xca>)
 800954a:	4293      	cmp	r3, r2
 800954c:	d93f      	bls.n	80095ce <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800954e:	4b2a      	ldr	r3, [pc, #168]	; (80095f8 <USB_SetTurnaroundTime+0xce>)
 8009550:	440b      	add	r3, r1
 8009552:	4a2a      	ldr	r2, [pc, #168]	; (80095fc <USB_SetTurnaroundTime+0xd2>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d93c      	bls.n	80095d2 <USB_SetTurnaroundTime+0xa8>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009558:	f5a1 0374 	sub.w	r3, r1, #15990784	; 0xf40000
 800955c:	f5a3 5310 	sub.w	r3, r3, #9216	; 0x2400
 8009560:	4a27      	ldr	r2, [pc, #156]	; (8009600 <USB_SetTurnaroundTime+0xd6>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d937      	bls.n	80095d6 <USB_SetTurnaroundTime+0xac>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009566:	f1a1 7383 	sub.w	r3, r1, #17170432	; 0x1060000
 800956a:	f5a3 43e7 	sub.w	r3, r3, #29568	; 0x7380
 800956e:	f502 32c3 	add.w	r2, r2, #99840	; 0x18600
 8009572:	32a0      	adds	r2, #160	; 0xa0
 8009574:	4293      	cmp	r3, r2
 8009576:	d930      	bls.n	80095da <USB_SetTurnaroundTime+0xb0>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009578:	4b22      	ldr	r3, [pc, #136]	; (8009604 <USB_SetTurnaroundTime+0xda>)
 800957a:	440b      	add	r3, r1
 800957c:	4a22      	ldr	r2, [pc, #136]	; (8009608 <USB_SetTurnaroundTime+0xde>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d92d      	bls.n	80095de <USB_SetTurnaroundTime+0xb4>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009582:	4b22      	ldr	r3, [pc, #136]	; (800960c <USB_SetTurnaroundTime+0xe2>)
 8009584:	440b      	add	r3, r1
 8009586:	f502 2292 	add.w	r2, r2, #299008	; 0x49000
 800958a:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 800958e:	4293      	cmp	r3, r2
 8009590:	d927      	bls.n	80095e2 <USB_SetTurnaroundTime+0xb8>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009592:	4b1f      	ldr	r3, [pc, #124]	; (8009610 <USB_SetTurnaroundTime+0xe6>)
 8009594:	440b      	add	r3, r1
 8009596:	f502 22c3 	add.w	r2, r2, #399360	; 0x61800
 800959a:	f502 7220 	add.w	r2, r2, #640	; 0x280
 800959e:	4293      	cmp	r3, r2
 80095a0:	d921      	bls.n	80095e6 <USB_SetTurnaroundTime+0xbc>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80095a2:	f1a1 73b7 	sub.w	r3, r1, #23986176	; 0x16e0000
 80095a6:	f5a3 5358 	sub.w	r3, r3, #13824	; 0x3600
 80095aa:	f502 12b7 	add.w	r2, r2, #1499136	; 0x16e000
 80095ae:	f502 7258 	add.w	r2, r2, #864	; 0x360
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d919      	bls.n	80095ea <USB_SetTurnaroundTime+0xc0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80095b6:	4b17      	ldr	r3, [pc, #92]	; (8009614 <USB_SetTurnaroundTime+0xea>)
 80095b8:	440b      	add	r3, r1
 80095ba:	f502 2212 	add.w	r2, r2, #598016	; 0x92000
 80095be:	f502 62f8 	add.w	r2, r2, #1984	; 0x7c0
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d901      	bls.n	80095ca <USB_SetTurnaroundTime+0xa0>
      UsbTrd = 0x6U;
 80095c6:	2106      	movs	r1, #6
 80095c8:	e7b2      	b.n	8009530 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x7U;
 80095ca:	2107      	movs	r1, #7
 80095cc:	e7b0      	b.n	8009530 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 80095ce:	210f      	movs	r1, #15
 80095d0:	e7ae      	b.n	8009530 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 80095d2:	210e      	movs	r1, #14
 80095d4:	e7ac      	b.n	8009530 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 80095d6:	210d      	movs	r1, #13
 80095d8:	e7aa      	b.n	8009530 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 80095da:	210c      	movs	r1, #12
 80095dc:	e7a8      	b.n	8009530 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 80095de:	210b      	movs	r1, #11
 80095e0:	e7a6      	b.n	8009530 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 80095e2:	210a      	movs	r1, #10
 80095e4:	e7a4      	b.n	8009530 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 80095e6:	2109      	movs	r1, #9
 80095e8:	e7a2      	b.n	8009530 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 80095ea:	2108      	movs	r1, #8
 80095ec:	e7a0      	b.n	8009530 <USB_SetTurnaroundTime+0x6>
 80095ee:	bf00      	nop
 80095f0:	ff275340 	.word	0xff275340
 80095f4:	000c34ff 	.word	0x000c34ff
 80095f8:	ff1b1e40 	.word	0xff1b1e40
 80095fc:	000f423f 	.word	0x000f423f
 8009600:	00124f7f 	.word	0x00124f7f
 8009604:	fee5b660 	.word	0xfee5b660
 8009608:	0016e35f 	.word	0x0016e35f
 800960c:	feced300 	.word	0xfeced300
 8009610:	feb35bc0 	.word	0xfeb35bc0
 8009614:	fe5954e0 	.word	0xfe5954e0

08009618 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009618:	6883      	ldr	r3, [r0, #8]
 800961a:	f043 0301 	orr.w	r3, r3, #1
 800961e:	6083      	str	r3, [r0, #8]
}
 8009620:	2000      	movs	r0, #0
 8009622:	4770      	bx	lr

08009624 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009624:	6883      	ldr	r3, [r0, #8]
 8009626:	f023 0301 	bic.w	r3, r3, #1
 800962a:	6083      	str	r3, [r0, #8]
}
 800962c:	2000      	movs	r0, #0
 800962e:	4770      	bx	lr

08009630 <USB_SetCurrentMode>:
{
 8009630:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009632:	68c3      	ldr	r3, [r0, #12]
 8009634:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009638:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800963a:	2901      	cmp	r1, #1
 800963c:	d009      	beq.n	8009652 <USB_SetCurrentMode+0x22>
  else if (mode == USB_DEVICE_MODE)
 800963e:	b969      	cbnz	r1, 800965c <USB_SetCurrentMode+0x2c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009640:	68c3      	ldr	r3, [r0, #12]
 8009642:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009646:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 8009648:	2032      	movs	r0, #50	; 0x32
 800964a:	f7f6 fe41 	bl	80002d0 <HAL_Delay>
  return HAL_OK;
 800964e:	2000      	movs	r0, #0
 8009650:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009652:	68c3      	ldr	r3, [r0, #12]
 8009654:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009658:	60c3      	str	r3, [r0, #12]
 800965a:	e7f5      	b.n	8009648 <USB_SetCurrentMode+0x18>
    return HAL_ERROR;
 800965c:	2001      	movs	r0, #1
}
 800965e:	bd08      	pop	{r3, pc}

08009660 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009660:	0189      	lsls	r1, r1, #6
 8009662:	f041 0120 	orr.w	r1, r1, #32
 8009666:	6101      	str	r1, [r0, #16]
  uint32_t count = 0U;
 8009668:	2300      	movs	r3, #0
    if (++count > 200000U)
 800966a:	3301      	adds	r3, #1
 800966c:	4a05      	ldr	r2, [pc, #20]	; (8009684 <USB_FlushTxFifo+0x24>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d805      	bhi.n	800967e <USB_FlushTxFifo+0x1e>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009672:	6902      	ldr	r2, [r0, #16]
 8009674:	f012 0f20 	tst.w	r2, #32
 8009678:	d1f7      	bne.n	800966a <USB_FlushTxFifo+0xa>
  return HAL_OK;
 800967a:	2000      	movs	r0, #0
 800967c:	4770      	bx	lr
      return HAL_TIMEOUT;
 800967e:	2003      	movs	r0, #3
}
 8009680:	4770      	bx	lr
 8009682:	bf00      	nop
 8009684:	00030d40 	.word	0x00030d40

08009688 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009688:	2310      	movs	r3, #16
 800968a:	6103      	str	r3, [r0, #16]
  uint32_t count = 0;
 800968c:	2300      	movs	r3, #0
    if (++count > 200000U)
 800968e:	3301      	adds	r3, #1
 8009690:	4a05      	ldr	r2, [pc, #20]	; (80096a8 <USB_FlushRxFifo+0x20>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d805      	bhi.n	80096a2 <USB_FlushRxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009696:	6902      	ldr	r2, [r0, #16]
 8009698:	f012 0f10 	tst.w	r2, #16
 800969c:	d1f7      	bne.n	800968e <USB_FlushRxFifo+0x6>
  return HAL_OK;
 800969e:	2000      	movs	r0, #0
 80096a0:	4770      	bx	lr
      return HAL_TIMEOUT;
 80096a2:	2003      	movs	r0, #3
}
 80096a4:	4770      	bx	lr
 80096a6:	bf00      	nop
 80096a8:	00030d40 	.word	0x00030d40

080096ac <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 80096ac:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80096b0:	4319      	orrs	r1, r3
 80096b2:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 80096b6:	2000      	movs	r0, #0
 80096b8:	4770      	bx	lr

080096ba <USB_DevInit>:
{
 80096ba:	b084      	sub	sp, #16
 80096bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096c0:	4604      	mov	r4, r0
 80096c2:	a807      	add	r0, sp, #28
 80096c4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096c8:	4625      	mov	r5, r4
  for (i = 0U; i < 15U; i++)
 80096ca:	2300      	movs	r3, #0
 80096cc:	e006      	b.n	80096dc <USB_DevInit+0x22>
    USBx->DIEPTXF[i] = 0U;
 80096ce:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80096d2:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80096d6:	2100      	movs	r1, #0
 80096d8:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 80096da:	3301      	adds	r3, #1
 80096dc:	2b0e      	cmp	r3, #14
 80096de:	d9f6      	bls.n	80096ce <USB_DevInit+0x14>
  if (cfg.vbus_sensing_enable == 0U)
 80096e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096e2:	bb73      	cbnz	r3, 8009742 <USB_DevInit+0x88>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80096e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80096e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80096ea:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80096ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80096ee:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80096f2:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80096f4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80096f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80096fa:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx_PCGCCTL = 0U;
 80096fc:	2300      	movs	r3, #0
 80096fe:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009702:	f504 6600 	add.w	r6, r4, #2048	; 0x800
 8009706:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 800970a:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800970e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009710:	2b01      	cmp	r3, #1
 8009712:	d01f      	beq.n	8009754 <USB_DevInit+0x9a>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009714:	2103      	movs	r1, #3
 8009716:	4620      	mov	r0, r4
 8009718:	f7ff ffc8 	bl	80096ac <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800971c:	2110      	movs	r1, #16
 800971e:	4620      	mov	r0, r4
 8009720:	f7ff ff9e 	bl	8009660 <USB_FlushTxFifo>
 8009724:	4680      	mov	r8, r0
 8009726:	b108      	cbz	r0, 800972c <USB_DevInit+0x72>
    ret = HAL_ERROR;
 8009728:	f04f 0801 	mov.w	r8, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800972c:	4620      	mov	r0, r4
 800972e:	f7ff ffab 	bl	8009688 <USB_FlushRxFifo>
 8009732:	b108      	cbz	r0, 8009738 <USB_DevInit+0x7e>
    ret = HAL_ERROR;
 8009734:	f04f 0801 	mov.w	r8, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8009738:	2300      	movs	r3, #0
 800973a:	6133      	str	r3, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800973c:	6173      	str	r3, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800973e:	61f3      	str	r3, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009740:	e01f      	b.n	8009782 <USB_DevInit+0xc8>
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009742:	6823      	ldr	r3, [r4, #0]
 8009744:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009748:	6023      	str	r3, [r4, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800974a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800974c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009750:	63a3      	str	r3, [r4, #56]	; 0x38
 8009752:	e7d3      	b.n	80096fc <USB_DevInit+0x42>
    if (cfg.speed == USBD_HS_SPEED)
 8009754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009756:	b923      	cbnz	r3, 8009762 <USB_DevInit+0xa8>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009758:	2100      	movs	r1, #0
 800975a:	4620      	mov	r0, r4
 800975c:	f7ff ffa6 	bl	80096ac <USB_SetDevSpeed>
 8009760:	e7dc      	b.n	800971c <USB_DevInit+0x62>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009762:	2101      	movs	r1, #1
 8009764:	4620      	mov	r0, r4
 8009766:	f7ff ffa1 	bl	80096ac <USB_SetDevSpeed>
 800976a:	e7d7      	b.n	800971c <USB_DevInit+0x62>
      if (i == 0U)
 800976c:	b9c3      	cbnz	r3, 80097a0 <USB_DevInit+0xe6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800976e:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8009772:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009776:	2200      	movs	r2, #0
 8009778:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800977a:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 800977e:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009780:	3301      	adds	r3, #1
 8009782:	9907      	ldr	r1, [sp, #28]
 8009784:	428b      	cmp	r3, r1
 8009786:	d210      	bcs.n	80097aa <USB_DevInit+0xf0>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009788:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 800978c:	f502 6110 	add.w	r1, r2, #2304	; 0x900
 8009790:	f8d2 0900 	ldr.w	r0, [r2, #2304]	; 0x900
 8009794:	2800      	cmp	r0, #0
 8009796:	dbe9      	blt.n	800976c <USB_DevInit+0xb2>
      USBx_INEP(i)->DIEPCTL = 0U;
 8009798:	2000      	movs	r0, #0
 800979a:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 800979e:	e7ea      	b.n	8009776 <USB_DevInit+0xbc>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80097a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80097a4:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 80097a8:	e7e5      	b.n	8009776 <USB_DevInit+0xbc>
 80097aa:	2300      	movs	r3, #0
 80097ac:	e00a      	b.n	80097c4 <USB_DevInit+0x10a>
      if (i == 0U)
 80097ae:	b1bb      	cbz	r3, 80097e0 <USB_DevInit+0x126>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80097b0:	f04f 4790 	mov.w	r7, #1207959552	; 0x48000000
 80097b4:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80097b8:	2200      	movs	r2, #0
 80097ba:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80097bc:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 80097c0:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097c2:	3301      	adds	r3, #1
 80097c4:	428b      	cmp	r3, r1
 80097c6:	d210      	bcs.n	80097ea <USB_DevInit+0x130>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80097c8:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 80097cc:	f502 6030 	add.w	r0, r2, #2816	; 0xb00
 80097d0:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	; 0xb00
 80097d4:	2f00      	cmp	r7, #0
 80097d6:	dbea      	blt.n	80097ae <USB_DevInit+0xf4>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80097d8:	2700      	movs	r7, #0
 80097da:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 80097de:	e7eb      	b.n	80097b8 <USB_DevInit+0xfe>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80097e0:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
 80097e4:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 80097e8:	e7e6      	b.n	80097b8 <USB_DevInit+0xfe>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80097ea:	6933      	ldr	r3, [r6, #16]
 80097ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80097f0:	6133      	str	r3, [r6, #16]
  if (cfg.dma_enable == 1U)
 80097f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097f4:	2b01      	cmp	r3, #1
 80097f6:	d01b      	beq.n	8009830 <USB_DevInit+0x176>
  USBx->GINTMSK = 0U;
 80097f8:	2200      	movs	r2, #0
 80097fa:	61a2      	str	r2, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 80097fc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009800:	6162      	str	r2, [r4, #20]
  if (cfg.dma_enable == 0U)
 8009802:	b91b      	cbnz	r3, 800980c <USB_DevInit+0x152>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009804:	69a3      	ldr	r3, [r4, #24]
 8009806:	f043 0310 	orr.w	r3, r3, #16
 800980a:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800980c:	69a2      	ldr	r2, [r4, #24]
 800980e:	4b10      	ldr	r3, [pc, #64]	; (8009850 <USB_DevInit+0x196>)
 8009810:	4313      	orrs	r3, r2
 8009812:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8009814:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009816:	b11b      	cbz	r3, 8009820 <USB_DevInit+0x166>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009818:	69a3      	ldr	r3, [r4, #24]
 800981a:	f043 0308 	orr.w	r3, r3, #8
 800981e:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8009820:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009822:	2b01      	cmp	r3, #1
 8009824:	d00d      	beq.n	8009842 <USB_DevInit+0x188>
}
 8009826:	4640      	mov	r0, r8
 8009828:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800982c:	b004      	add	sp, #16
 800982e:	4770      	bx	lr
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 8009830:	4a08      	ldr	r2, [pc, #32]	; (8009854 <USB_DevInit+0x19a>)
 8009832:	6332      	str	r2, [r6, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 8009834:	6b32      	ldr	r2, [r6, #48]	; 0x30
 8009836:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800983a:	f042 0203 	orr.w	r2, r2, #3
 800983e:	6332      	str	r2, [r6, #48]	; 0x30
 8009840:	e7da      	b.n	80097f8 <USB_DevInit+0x13e>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009842:	69a3      	ldr	r3, [r4, #24]
 8009844:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009848:	f043 0304 	orr.w	r3, r3, #4
 800984c:	61a3      	str	r3, [r4, #24]
 800984e:	e7ea      	b.n	8009826 <USB_DevInit+0x16c>
 8009850:	803c3800 	.word	0x803c3800
 8009854:	00800100 	.word	0x00800100

08009858 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009858:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800985c:	f013 0306 	ands.w	r3, r3, #6
 8009860:	d007      	beq.n	8009872 <USB_GetDevSpeed+0x1a>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009862:	2b02      	cmp	r3, #2
 8009864:	d007      	beq.n	8009876 <USB_GetDevSpeed+0x1e>
 8009866:	2b06      	cmp	r3, #6
 8009868:	d001      	beq.n	800986e <USB_GetDevSpeed+0x16>
    speed = 0xFU;
 800986a:	200f      	movs	r0, #15
}
 800986c:	4770      	bx	lr
    speed = USBD_FS_SPEED;
 800986e:	2002      	movs	r0, #2
 8009870:	4770      	bx	lr
    speed = USBD_HS_SPEED;
 8009872:	2000      	movs	r0, #0
 8009874:	4770      	bx	lr
    speed = USBD_FS_SPEED;
 8009876:	2002      	movs	r0, #2
 8009878:	4770      	bx	lr

0800987a <USB_ActivateEndpoint>:
{
 800987a:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 800987c:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800987e:	784a      	ldrb	r2, [r1, #1]
 8009880:	2a01      	cmp	r2, #1
 8009882:	d022      	beq.n	80098ca <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009884:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8009888:	f003 060f 	and.w	r6, r3, #15
 800988c:	2401      	movs	r4, #1
 800988e:	40b4      	lsls	r4, r6
 8009890:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009894:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009898:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800989c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80098a0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80098a4:	d10e      	bne.n	80098c4 <USB_ActivateEndpoint+0x4a>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80098a6:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80098aa:	688a      	ldr	r2, [r1, #8]
 80098ac:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80098b0:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80098b2:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 80098b6:	4313      	orrs	r3, r2
 80098b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80098bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80098c0:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 80098c4:	2000      	movs	r0, #0
 80098c6:	bc70      	pop	{r4, r5, r6}
 80098c8:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80098ca:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 80098ce:	f003 060f 	and.w	r6, r3, #15
 80098d2:	40b2      	lsls	r2, r6
 80098d4:	b292      	uxth	r2, r2
 80098d6:	4322      	orrs	r2, r4
 80098d8:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80098dc:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80098e0:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80098e4:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80098e8:	d1ec      	bne.n	80098c4 <USB_ActivateEndpoint+0x4a>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80098ea:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80098ee:	688c      	ldr	r4, [r1, #8]
 80098f0:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80098f4:	78c9      	ldrb	r1, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80098f6:	ea44 4481 	orr.w	r4, r4, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80098fa:	ea44 5383 	orr.w	r3, r4, r3, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80098fe:	4313      	orrs	r3, r2
 8009900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009904:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009908:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800990c:	e7da      	b.n	80098c4 <USB_ActivateEndpoint+0x4a>

0800990e <USB_ActivateDedicatedEndpoint>:
{
 800990e:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 8009910:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 8009912:	784b      	ldrb	r3, [r1, #1]
 8009914:	2b01      	cmp	r3, #1
 8009916:	d023      	beq.n	8009960 <USB_ActivateDedicatedEndpoint+0x52>
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009918:	eb00 1442 	add.w	r4, r0, r2, lsl #5
 800991c:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8009920:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8009924:	d10e      	bne.n	8009944 <USB_ActivateDedicatedEndpoint+0x36>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009926:	f8d4 5b00 	ldr.w	r5, [r4, #2816]	; 0xb00
 800992a:	688b      	ldr	r3, [r1, #8]
 800992c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009930:	78ce      	ldrb	r6, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009932:	ea43 4386 	orr.w	r3, r3, r6, lsl #18
                                    ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009936:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800993a:	432b      	orrs	r3, r5
 800993c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009940:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_DEVICE->DEACHMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009944:	f8d0 383c 	ldr.w	r3, [r0, #2108]	; 0x83c
 8009948:	780a      	ldrb	r2, [r1, #0]
 800994a:	f002 010f 	and.w	r1, r2, #15
 800994e:	2201      	movs	r2, #1
 8009950:	408a      	lsls	r2, r1
 8009952:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009956:	f8c0 383c 	str.w	r3, [r0, #2108]	; 0x83c
}
 800995a:	2000      	movs	r0, #0
 800995c:	bc70      	pop	{r4, r5, r6}
 800995e:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009960:	eb00 1542 	add.w	r5, r0, r2, lsl #5
 8009964:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 8009968:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800996c:	d110      	bne.n	8009990 <USB_ActivateDedicatedEndpoint+0x82>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800996e:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 8009972:	688c      	ldr	r4, [r1, #8]
 8009974:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009978:	78ce      	ldrb	r6, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800997a:	ea44 4486 	orr.w	r4, r4, r6, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800997e:	ea44 5282 	orr.w	r2, r4, r2, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009982:	4313      	orrs	r3, r2
 8009984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009988:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800998c:	f8c5 3900 	str.w	r3, [r5, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009990:	f8d0 283c 	ldr.w	r2, [r0, #2108]	; 0x83c
 8009994:	780b      	ldrb	r3, [r1, #0]
 8009996:	f003 010f 	and.w	r1, r3, #15
 800999a:	2301      	movs	r3, #1
 800999c:	408b      	lsls	r3, r1
 800999e:	b29b      	uxth	r3, r3
 80099a0:	4313      	orrs	r3, r2
 80099a2:	f8c0 383c 	str.w	r3, [r0, #2108]	; 0x83c
 80099a6:	e7d8      	b.n	800995a <USB_ActivateDedicatedEndpoint+0x4c>

080099a8 <USB_DeactivateEndpoint>:
{
 80099a8:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 80099aa:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 80099ac:	784b      	ldrb	r3, [r1, #1]
 80099ae:	2b01      	cmp	r3, #1
 80099b0:	d01f      	beq.n	80099f2 <USB_DeactivateEndpoint+0x4a>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80099b2:	f8d0 583c 	ldr.w	r5, [r0, #2108]	; 0x83c
 80099b6:	f004 060f 	and.w	r6, r4, #15
 80099ba:	2201      	movs	r2, #1
 80099bc:	fa02 f606 	lsl.w	r6, r2, r6
 80099c0:	ea25 4506 	bic.w	r5, r5, r6, lsl #16
 80099c4:	f8c0 583c 	str.w	r5, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80099c8:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 80099cc:	7809      	ldrb	r1, [r1, #0]
 80099ce:	f001 010f 	and.w	r1, r1, #15
 80099d2:	408a      	lsls	r2, r1
 80099d4:	ea25 4202 	bic.w	r2, r5, r2, lsl #16
 80099d8:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80099dc:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 80099e0:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 80099e4:	4b12      	ldr	r3, [pc, #72]	; (8009a30 <USB_DeactivateEndpoint+0x88>)
 80099e6:	4013      	ands	r3, r2
 80099e8:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 80099ec:	2000      	movs	r0, #0
 80099ee:	bc70      	pop	{r4, r5, r6}
 80099f0:	4770      	bx	lr
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80099f2:	f8d0 683c 	ldr.w	r6, [r0, #2108]	; 0x83c
 80099f6:	f004 020f 	and.w	r2, r4, #15
 80099fa:	fa03 f202 	lsl.w	r2, r3, r2
 80099fe:	b292      	uxth	r2, r2
 8009a00:	ea26 0202 	bic.w	r2, r6, r2
 8009a04:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009a08:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8009a0c:	7809      	ldrb	r1, [r1, #0]
 8009a0e:	f001 010f 	and.w	r1, r1, #15
 8009a12:	408b      	lsls	r3, r1
 8009a14:	b29b      	uxth	r3, r3
 8009a16:	ea22 0303 	bic.w	r3, r2, r3
 8009a1a:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009a1e:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8009a22:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8009a26:	4b03      	ldr	r3, [pc, #12]	; (8009a34 <USB_DeactivateEndpoint+0x8c>)
 8009a28:	4013      	ands	r3, r2
 8009a2a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8009a2e:	e7dd      	b.n	80099ec <USB_DeactivateEndpoint+0x44>
 8009a30:	eff37800 	.word	0xeff37800
 8009a34:	ec337800 	.word	0xec337800

08009a38 <USB_DeactivateDedicatedEndpoint>:
  uint32_t epnum = (uint32_t)ep->num;
 8009a38:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8009a3a:	784a      	ldrb	r2, [r1, #1]
 8009a3c:	2a01      	cmp	r2, #1
 8009a3e:	d014      	beq.n	8009a6a <USB_DeactivateDedicatedEndpoint+0x32>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;
 8009a40:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8009a44:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8009a48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009a4c:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009a50:	f8d0 381c 	ldr.w	r3, [r0, #2076]	; 0x81c
 8009a54:	780a      	ldrb	r2, [r1, #0]
 8009a56:	f002 010f 	and.w	r1, r2, #15
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	408a      	lsls	r2, r1
 8009a5e:	ea23 4302 	bic.w	r3, r3, r2, lsl #16
 8009a62:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8009a66:	2000      	movs	r0, #0
 8009a68:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;
 8009a6a:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8009a6e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8009a72:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009a76:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009a7a:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8009a7e:	780b      	ldrb	r3, [r1, #0]
 8009a80:	f003 010f 	and.w	r1, r3, #15
 8009a84:	2301      	movs	r3, #1
 8009a86:	408b      	lsls	r3, r1
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	ea22 0303 	bic.w	r3, r2, r3
 8009a8e:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
 8009a92:	e7e8      	b.n	8009a66 <USB_DeactivateDedicatedEndpoint+0x2e>

08009a94 <USB_EP0StartXfer>:
{
 8009a94:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 8009a96:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8009a98:	784c      	ldrb	r4, [r1, #1]
 8009a9a:	2c01      	cmp	r4, #1
 8009a9c:	d026      	beq.n	8009aec <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009a9e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8009aa2:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8009aa6:	691c      	ldr	r4, [r3, #16]
 8009aa8:	0ce4      	lsrs	r4, r4, #19
 8009aaa:	04e4      	lsls	r4, r4, #19
 8009aac:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009aae:	691c      	ldr	r4, [r3, #16]
 8009ab0:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8009ab4:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8009ab8:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len > 0U)
 8009aba:	694c      	ldr	r4, [r1, #20]
 8009abc:	b10c      	cbz	r4, 8009ac2 <USB_EP0StartXfer+0x2e>
      ep->xfer_len = ep->maxpacket;
 8009abe:	688c      	ldr	r4, [r1, #8]
 8009ac0:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009ac2:	691c      	ldr	r4, [r3, #16]
 8009ac4:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8009ac8:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009aca:	691c      	ldr	r4, [r3, #16]
 8009acc:	688d      	ldr	r5, [r1, #8]
 8009ace:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8009ad2:	432c      	orrs	r4, r5
 8009ad4:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8009ad6:	2a01      	cmp	r2, #1
 8009ad8:	d065      	beq.n	8009ba6 <USB_EP0StartXfer+0x112>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009ada:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009ade:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009ae2:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8009ae6:	2000      	movs	r0, #0
 8009ae8:	bc70      	pop	{r4, r5, r6}
 8009aea:	4770      	bx	lr
    if (ep->xfer_len == 0U)
 8009aec:	694c      	ldr	r4, [r1, #20]
 8009aee:	bb6c      	cbnz	r4, 8009b4c <USB_EP0StartXfer+0xb8>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009af0:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8009af4:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8009af8:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8009afc:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8009b00:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009b04:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8009b08:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8009b0c:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009b10:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8009b14:	0ced      	lsrs	r5, r5, #19
 8009b16:	04ed      	lsls	r5, r5, #19
 8009b18:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
    if (dma == 1U)
 8009b1c:	2a01      	cmp	r2, #1
 8009b1e:	d033      	beq.n	8009b88 <USB_EP0StartXfer+0xf4>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b20:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8009b24:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8009b28:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8009b2c:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 8009b30:	694b      	ldr	r3, [r1, #20]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d0d7      	beq.n	8009ae6 <USB_EP0StartXfer+0x52>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009b36:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8009b3a:	7809      	ldrb	r1, [r1, #0]
 8009b3c:	f001 040f 	and.w	r4, r1, #15
 8009b40:	2101      	movs	r1, #1
 8009b42:	40a1      	lsls	r1, r4
 8009b44:	430a      	orrs	r2, r1
 8009b46:	f8c0 2834 	str.w	r2, [r0, #2100]	; 0x834
 8009b4a:	e7cc      	b.n	8009ae6 <USB_EP0StartXfer+0x52>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009b4c:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8009b50:	f504 6410 	add.w	r4, r4, #2304	; 0x900
 8009b54:	6925      	ldr	r5, [r4, #16]
 8009b56:	0ced      	lsrs	r5, r5, #19
 8009b58:	04ed      	lsls	r5, r5, #19
 8009b5a:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009b5c:	6925      	ldr	r5, [r4, #16]
 8009b5e:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8009b62:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8009b66:	6125      	str	r5, [r4, #16]
      if (ep->xfer_len > ep->maxpacket)
 8009b68:	694e      	ldr	r6, [r1, #20]
 8009b6a:	688d      	ldr	r5, [r1, #8]
 8009b6c:	42ae      	cmp	r6, r5
 8009b6e:	d900      	bls.n	8009b72 <USB_EP0StartXfer+0xde>
        ep->xfer_len = ep->maxpacket;
 8009b70:	614d      	str	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009b72:	6925      	ldr	r5, [r4, #16]
 8009b74:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8009b78:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009b7a:	6925      	ldr	r5, [r4, #16]
 8009b7c:	694e      	ldr	r6, [r1, #20]
 8009b7e:	f3c6 0612 	ubfx	r6, r6, #0, #19
 8009b82:	4335      	orrs	r5, r6
 8009b84:	6125      	str	r5, [r4, #16]
 8009b86:	e7c9      	b.n	8009b1c <USB_EP0StartXfer+0x88>
      if ((uint32_t)ep->dma_addr != 0U)
 8009b88:	690a      	ldr	r2, [r1, #16]
 8009b8a:	b11a      	cbz	r2, 8009b94 <USB_EP0StartXfer+0x100>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009b8c:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 8009b90:	f8c1 2914 	str.w	r2, [r1, #2324]	; 0x914
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b94:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8009b98:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8009b9c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8009ba0:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
 8009ba4:	e79f      	b.n	8009ae6 <USB_EP0StartXfer+0x52>
      if ((uint32_t)ep->xfer_buff != 0U)
 8009ba6:	68ca      	ldr	r2, [r1, #12]
 8009ba8:	2a00      	cmp	r2, #0
 8009baa:	d096      	beq.n	8009ada <USB_EP0StartXfer+0x46>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009bac:	615a      	str	r2, [r3, #20]
 8009bae:	e794      	b.n	8009ada <USB_EP0StartXfer+0x46>

08009bb0 <USB_WritePacket>:
{
 8009bb0:	b470      	push	{r4, r5, r6}
 8009bb2:	f89d 400c 	ldrb.w	r4, [sp, #12]
  if (dma == 0U)
 8009bb6:	b964      	cbnz	r4, 8009bd2 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 8009bb8:	3303      	adds	r3, #3
 8009bba:	089e      	lsrs	r6, r3, #2
    for (i = 0U; i < count32b; i++)
 8009bbc:	e007      	b.n	8009bce <USB_WritePacket+0x1e>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009bbe:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 8009bc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8009bca:	601d      	str	r5, [r3, #0]
    for (i = 0U; i < count32b; i++)
 8009bcc:	3401      	adds	r4, #1
 8009bce:	42b4      	cmp	r4, r6
 8009bd0:	d3f5      	bcc.n	8009bbe <USB_WritePacket+0xe>
}
 8009bd2:	2000      	movs	r0, #0
 8009bd4:	bc70      	pop	{r4, r5, r6}
 8009bd6:	4770      	bx	lr

08009bd8 <USB_EPStartXfer>:
{
 8009bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bda:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 8009bdc:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8009bde:	784b      	ldrb	r3, [r1, #1]
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	d02b      	beq.n	8009c3c <USB_EPStartXfer+0x64>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009be4:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8009be8:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 8009bec:	691d      	ldr	r5, [r3, #16]
 8009bee:	0ced      	lsrs	r5, r5, #19
 8009bf0:	04ed      	lsls	r5, r5, #19
 8009bf2:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009bf4:	691d      	ldr	r5, [r3, #16]
 8009bf6:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8009bfa:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8009bfe:	611d      	str	r5, [r3, #16]
    if (ep->xfer_len == 0U)
 8009c00:	694d      	ldr	r5, [r1, #20]
 8009c02:	2d00      	cmp	r5, #0
 8009c04:	f040 80c5 	bne.w	8009d92 <USB_EPStartXfer+0x1ba>
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009c08:	691d      	ldr	r5, [r3, #16]
 8009c0a:	688e      	ldr	r6, [r1, #8]
 8009c0c:	f3c6 0612 	ubfx	r6, r6, #0, #19
 8009c10:	4335      	orrs	r5, r6
 8009c12:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009c14:	691d      	ldr	r5, [r3, #16]
 8009c16:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8009c1a:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 8009c1c:	2a01      	cmp	r2, #1
 8009c1e:	f000 80cd 	beq.w	8009dbc <USB_EPStartXfer+0x1e4>
    if (ep->type == EP_TYPE_ISOC)
 8009c22:	78cb      	ldrb	r3, [r1, #3]
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	f000 80cf 	beq.w	8009dc8 <USB_EPStartXfer+0x1f0>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009c2a:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8009c2e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c32:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 8009c36:	2000      	movs	r0, #0
 8009c38:	b003      	add	sp, #12
 8009c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 8009c3c:	694b      	ldr	r3, [r1, #20]
 8009c3e:	bb83      	cbnz	r3, 8009ca2 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009c40:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8009c44:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 8009c48:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8009c4c:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8009c50:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009c54:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 8009c58:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8009c5c:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009c60:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 8009c64:	0ced      	lsrs	r5, r5, #19
 8009c66:	04ed      	lsls	r5, r5, #19
 8009c68:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
    if (dma == 1U)
 8009c6c:	2a01      	cmp	r2, #1
 8009c6e:	d04c      	beq.n	8009d0a <USB_EPStartXfer+0x132>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c70:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8009c74:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8009c78:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c7c:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8009c80:	78cb      	ldrb	r3, [r1, #3]
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d06a      	beq.n	8009d5c <USB_EPStartXfer+0x184>
        if (ep->xfer_len > 0U)
 8009c86:	694b      	ldr	r3, [r1, #20]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d0d4      	beq.n	8009c36 <USB_EPStartXfer+0x5e>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009c8c:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 8009c90:	780a      	ldrb	r2, [r1, #0]
 8009c92:	f002 010f 	and.w	r1, r2, #15
 8009c96:	2201      	movs	r2, #1
 8009c98:	408a      	lsls	r2, r1
 8009c9a:	4313      	orrs	r3, r2
 8009c9c:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 8009ca0:	e7c9      	b.n	8009c36 <USB_EPStartXfer+0x5e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009ca2:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8009ca6:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 8009caa:	0ced      	lsrs	r5, r5, #19
 8009cac:	04ed      	lsls	r5, r5, #19
 8009cae:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009cb2:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 8009cb6:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8009cba:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8009cbe:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009cc2:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 8009cc6:	694d      	ldr	r5, [r1, #20]
 8009cc8:	688f      	ldr	r7, [r1, #8]
 8009cca:	443d      	add	r5, r7
 8009ccc:	3d01      	subs	r5, #1
 8009cce:	fbb5 f5f7 	udiv	r5, r5, r7
 8009cd2:	4f47      	ldr	r7, [pc, #284]	; (8009df0 <USB_EPStartXfer+0x218>)
 8009cd4:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8009cd8:	4335      	orrs	r5, r6
 8009cda:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009cde:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 8009ce2:	694e      	ldr	r6, [r1, #20]
 8009ce4:	f3c6 0612 	ubfx	r6, r6, #0, #19
 8009ce8:	4335      	orrs	r5, r6
 8009cea:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009cee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 8009cf2:	78cd      	ldrb	r5, [r1, #3]
 8009cf4:	2d01      	cmp	r5, #1
 8009cf6:	d1b9      	bne.n	8009c6c <USB_EPStartXfer+0x94>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009cf8:	691d      	ldr	r5, [r3, #16]
 8009cfa:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 8009cfe:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009d00:	691d      	ldr	r5, [r3, #16]
 8009d02:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009d06:	611d      	str	r5, [r3, #16]
 8009d08:	e7b0      	b.n	8009c6c <USB_EPStartXfer+0x94>
      if ((uint32_t)ep->dma_addr != 0U)
 8009d0a:	690b      	ldr	r3, [r1, #16]
 8009d0c:	b11b      	cbz	r3, 8009d16 <USB_EPStartXfer+0x13e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009d0e:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8009d12:	f8c2 3914 	str.w	r3, [r2, #2324]	; 0x914
      if (ep->type == EP_TYPE_ISOC)
 8009d16:	78cb      	ldrb	r3, [r1, #3]
 8009d18:	2b01      	cmp	r3, #1
 8009d1a:	d008      	beq.n	8009d2e <USB_EPStartXfer+0x156>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009d1c:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8009d20:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8009d24:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009d28:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 8009d2c:	e783      	b.n	8009c36 <USB_EPStartXfer+0x5e>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009d2e:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8009d32:	f413 7f80 	tst.w	r3, #256	; 0x100
 8009d36:	d108      	bne.n	8009d4a <USB_EPStartXfer+0x172>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009d38:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8009d3c:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8009d40:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009d44:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
 8009d48:	e7e8      	b.n	8009d1c <USB_EPStartXfer+0x144>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009d4a:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8009d4e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8009d52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d56:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
 8009d5a:	e7df      	b.n	8009d1c <USB_EPStartXfer+0x144>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009d5c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8009d60:	f413 7f80 	tst.w	r3, #256	; 0x100
 8009d64:	d10e      	bne.n	8009d84 <USB_EPStartXfer+0x1ac>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009d66:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8009d6a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009d6e:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 8009d72:	4614      	mov	r4, r2
 8009d74:	460b      	mov	r3, r1
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009d76:	68c9      	ldr	r1, [r1, #12]
 8009d78:	781a      	ldrb	r2, [r3, #0]
 8009d7a:	8a9b      	ldrh	r3, [r3, #20]
 8009d7c:	9400      	str	r4, [sp, #0]
 8009d7e:	f7ff ff17 	bl	8009bb0 <USB_WritePacket>
 8009d82:	e758      	b.n	8009c36 <USB_EPStartXfer+0x5e>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009d84:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8009d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d8c:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 8009d90:	e7ef      	b.n	8009d72 <USB_EPStartXfer+0x19a>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009d92:	688e      	ldr	r6, [r1, #8]
 8009d94:	4435      	add	r5, r6
 8009d96:	3d01      	subs	r5, #1
 8009d98:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009d9c:	691e      	ldr	r6, [r3, #16]
 8009d9e:	4f14      	ldr	r7, [pc, #80]	; (8009df0 <USB_EPStartXfer+0x218>)
 8009da0:	ea07 47c5 	and.w	r7, r7, r5, lsl #19
 8009da4:	433e      	orrs	r6, r7
 8009da6:	611e      	str	r6, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009da8:	691f      	ldr	r7, [r3, #16]
 8009daa:	688e      	ldr	r6, [r1, #8]
 8009dac:	b2ad      	uxth	r5, r5
 8009dae:	fb06 f505 	mul.w	r5, r6, r5
 8009db2:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8009db6:	433d      	orrs	r5, r7
 8009db8:	611d      	str	r5, [r3, #16]
 8009dba:	e72f      	b.n	8009c1c <USB_EPStartXfer+0x44>
      if ((uint32_t)ep->xfer_buff != 0U)
 8009dbc:	68ca      	ldr	r2, [r1, #12]
 8009dbe:	2a00      	cmp	r2, #0
 8009dc0:	f43f af2f 	beq.w	8009c22 <USB_EPStartXfer+0x4a>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009dc4:	615a      	str	r2, [r3, #20]
 8009dc6:	e72c      	b.n	8009c22 <USB_EPStartXfer+0x4a>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009dc8:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8009dcc:	f413 7f80 	tst.w	r3, #256	; 0x100
 8009dd0:	d106      	bne.n	8009de0 <USB_EPStartXfer+0x208>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009dd2:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8009dd6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009dda:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
 8009dde:	e724      	b.n	8009c2a <USB_EPStartXfer+0x52>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009de0:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8009de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009de8:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
 8009dec:	e71d      	b.n	8009c2a <USB_EPStartXfer+0x52>
 8009dee:	bf00      	nop
 8009df0:	1ff80000 	.word	0x1ff80000

08009df4 <USB_ReadPacket>:
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009df4:	3203      	adds	r2, #3
 8009df6:	0892      	lsrs	r2, r2, #2
  for (i = 0U; i < count32b; i++)
 8009df8:	2300      	movs	r3, #0
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d20b      	bcs.n	8009e16 <USB_ReadPacket+0x22>
{
 8009dfe:	b410      	push	{r4}
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009e00:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
 8009e04:	6824      	ldr	r4, [r4, #0]
 8009e06:	f841 4b04 	str.w	r4, [r1], #4
  for (i = 0U; i < count32b; i++)
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d3f7      	bcc.n	8009e00 <USB_ReadPacket+0xc>
}
 8009e10:	4608      	mov	r0, r1
 8009e12:	bc10      	pop	{r4}
 8009e14:	4770      	bx	lr
 8009e16:	4608      	mov	r0, r1
 8009e18:	4770      	bx	lr

08009e1a <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8009e1a:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8009e1c:	784a      	ldrb	r2, [r1, #1]
 8009e1e:	2a01      	cmp	r2, #1
 8009e20:	d014      	beq.n	8009e4c <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009e22:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8009e26:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8009e2a:	2a00      	cmp	r2, #0
 8009e2c:	db06      	blt.n	8009e3c <USB_EPSetStall+0x22>
 8009e2e:	b12b      	cbz	r3, 8009e3c <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009e30:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009e34:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009e38:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009e3c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009e40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009e44:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8009e48:	2000      	movs	r0, #0
 8009e4a:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009e4c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8009e50:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8009e54:	2a00      	cmp	r2, #0
 8009e56:	db06      	blt.n	8009e66 <USB_EPSetStall+0x4c>
 8009e58:	b12b      	cbz	r3, 8009e66 <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009e5a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009e5e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009e62:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009e66:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009e6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009e6e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8009e72:	e7e9      	b.n	8009e48 <USB_EPSetStall+0x2e>

08009e74 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8009e74:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8009e76:	784a      	ldrb	r2, [r1, #1]
 8009e78:	2a01      	cmp	r2, #1
 8009e7a:	d00e      	beq.n	8009e9a <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009e7c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8009e80:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009e84:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009e88:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e8c:	78cb      	ldrb	r3, [r1, #3]
 8009e8e:	3b02      	subs	r3, #2
 8009e90:	b2db      	uxtb	r3, r3
 8009e92:	2b01      	cmp	r3, #1
 8009e94:	d915      	bls.n	8009ec2 <USB_EPClearStall+0x4e>
}
 8009e96:	2000      	movs	r0, #0
 8009e98:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009e9a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8009e9e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009ea2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009ea6:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009eaa:	78cb      	ldrb	r3, [r1, #3]
 8009eac:	3b02      	subs	r3, #2
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	2b01      	cmp	r3, #1
 8009eb2:	d8f0      	bhi.n	8009e96 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009eb4:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009eb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009ebc:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8009ec0:	e7e9      	b.n	8009e96 <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009ec2:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009ec6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009eca:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8009ece:	e7e2      	b.n	8009e96 <USB_EPClearStall+0x22>

08009ed0 <USB_StopDevice>:
{
 8009ed0:	b538      	push	{r3, r4, r5, lr}
 8009ed2:	4605      	mov	r5, r0
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ed4:	4604      	mov	r4, r0
  for (i = 0U; i < 15U; i++)
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	e008      	b.n	8009eec <USB_StopDevice+0x1c>
    USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009eda:	eb04 1342 	add.w	r3, r4, r2, lsl #5
 8009ede:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 8009ee2:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
    USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009ee6:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
  for (i = 0U; i < 15U; i++)
 8009eea:	3201      	adds	r2, #1
 8009eec:	2a0e      	cmp	r2, #14
 8009eee:	d9f4      	bls.n	8009eda <USB_StopDevice+0xa>
  USBx_DEVICE->DIEPMSK  = 0U;
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	f8c5 2810 	str.w	r2, [r5, #2064]	; 0x810
  USBx_DEVICE->DOEPMSK  = 0U;
 8009ef6:	f8c5 2814 	str.w	r2, [r5, #2068]	; 0x814
  USBx_DEVICE->DAINTMSK = 0U;
 8009efa:	f8c5 281c 	str.w	r2, [r5, #2076]	; 0x81c
  ret = USB_FlushRxFifo(USBx);
 8009efe:	4628      	mov	r0, r5
 8009f00:	f7ff fbc2 	bl	8009688 <USB_FlushRxFifo>
  if (ret != HAL_OK)
 8009f04:	4603      	mov	r3, r0
 8009f06:	b108      	cbz	r0, 8009f0c <USB_StopDevice+0x3c>
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	bd38      	pop	{r3, r4, r5, pc}
  ret = USB_FlushTxFifo(USBx,  0x10U);
 8009f0c:	2110      	movs	r1, #16
 8009f0e:	4628      	mov	r0, r5
 8009f10:	f7ff fba6 	bl	8009660 <USB_FlushTxFifo>
 8009f14:	4603      	mov	r3, r0
 8009f16:	e7f7      	b.n	8009f08 <USB_StopDevice+0x38>

08009f18 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009f18:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8009f1c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009f20:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009f24:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8009f28:	0109      	lsls	r1, r1, #4
 8009f2a:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8009f2e:	430b      	orrs	r3, r1
 8009f30:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
}
 8009f34:	2000      	movs	r0, #0
 8009f36:	4770      	bx	lr

08009f38 <USB_DevConnect>:
{
 8009f38:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009f3a:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8009f3e:	f023 0302 	bic.w	r3, r3, #2
 8009f42:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8009f46:	2003      	movs	r0, #3
 8009f48:	f7f6 f9c2 	bl	80002d0 <HAL_Delay>
}
 8009f4c:	2000      	movs	r0, #0
 8009f4e:	bd08      	pop	{r3, pc}

08009f50 <USB_DevDisconnect>:
{
 8009f50:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009f52:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8009f56:	f043 0302 	orr.w	r3, r3, #2
 8009f5a:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8009f5e:	2003      	movs	r0, #3
 8009f60:	f7f6 f9b6 	bl	80002d0 <HAL_Delay>
}
 8009f64:	2000      	movs	r0, #0
 8009f66:	bd08      	pop	{r3, pc}

08009f68 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8009f68:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8009f6a:	6980      	ldr	r0, [r0, #24]
}
 8009f6c:	4010      	ands	r0, r2
 8009f6e:	4770      	bx	lr

08009f70 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8009f70:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8009f74:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009f78:	69c0      	ldr	r0, [r0, #28]
 8009f7a:	4018      	ands	r0, r3
}
 8009f7c:	0c00      	lsrs	r0, r0, #16
 8009f7e:	4770      	bx	lr

08009f80 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8009f80:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8009f84:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009f88:	69c0      	ldr	r0, [r0, #28]
 8009f8a:	4018      	ands	r0, r3
}
 8009f8c:	b280      	uxth	r0, r0
 8009f8e:	4770      	bx	lr

08009f90 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009f90:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8009f94:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009f98:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8009f9c:	6940      	ldr	r0, [r0, #20]
}
 8009f9e:	4010      	ands	r0, r2
 8009fa0:	4770      	bx	lr

08009fa2 <USB_ReadDevInEPInterrupt>:
{
 8009fa2:	b410      	push	{r4}
  msk = USBx_DEVICE->DIEPMSK;
 8009fa4:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009fa8:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009fac:	f001 040f 	and.w	r4, r1, #15
 8009fb0:	40e3      	lsrs	r3, r4
 8009fb2:	01db      	lsls	r3, r3, #7
 8009fb4:	b2db      	uxtb	r3, r3
 8009fb6:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009fb8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8009fbc:	f8d1 0908 	ldr.w	r0, [r1, #2312]	; 0x908
}
 8009fc0:	4018      	ands	r0, r3
 8009fc2:	bc10      	pop	{r4}
 8009fc4:	4770      	bx	lr

08009fc6 <USB_ClearInterrupts>:
  USBx->GINTSTS |= interrupt;
 8009fc6:	6943      	ldr	r3, [r0, #20]
 8009fc8:	4319      	orrs	r1, r3
 8009fca:	6141      	str	r1, [r0, #20]
 8009fcc:	4770      	bx	lr

08009fce <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8009fce:	6940      	ldr	r0, [r0, #20]
}
 8009fd0:	f000 0001 	and.w	r0, r0, #1
 8009fd4:	4770      	bx	lr

08009fd6 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009fd6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009fda:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009fde:	f023 0307 	bic.w	r3, r3, #7
 8009fe2:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8009fe6:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8009fea:	689a      	ldr	r2, [r3, #8]
 8009fec:	f002 0206 	and.w	r2, r2, #6
 8009ff0:	2a04      	cmp	r2, #4
 8009ff2:	d005      	beq.n	800a000 <USB_ActivateSetup+0x2a>
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009ff4:	685a      	ldr	r2, [r3, #4]
 8009ff6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009ffa:	605a      	str	r2, [r3, #4]
}
 8009ffc:	2000      	movs	r0, #0
 8009ffe:	4770      	bx	lr
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800a000:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800a004:	f042 0203 	orr.w	r2, r2, #3
 800a008:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
 800a00c:	e7f2      	b.n	8009ff4 <USB_ActivateSetup+0x1e>

0800a00e <USB_EP0_OutStart>:
{
 800a00e:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a010:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a012:	4b15      	ldr	r3, [pc, #84]	; (800a068 <USB_EP0_OutStart+0x5a>)
 800a014:	429c      	cmp	r4, r3
 800a016:	d903      	bls.n	800a020 <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a018:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	db16      	blt.n	800a04e <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a020:	2400      	movs	r4, #0
 800a022:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a026:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 800a02a:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800a02e:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a032:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 800a036:	f044 0418 	orr.w	r4, r4, #24
 800a03a:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a03e:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 800a042:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 800a046:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  if (dma == 1U)
 800a04a:	2901      	cmp	r1, #1
 800a04c:	d002      	beq.n	800a054 <USB_EP0_OutStart+0x46>
}
 800a04e:	2000      	movs	r0, #0
 800a050:	bc10      	pop	{r4}
 800a052:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a054:	f8c0 2b14 	str.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a058:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800a05c:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a060:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800a064:	e7f3      	b.n	800a04e <USB_EP0_OutStart+0x40>
 800a066:	bf00      	nop
 800a068:	4f54300a 	.word	0x4f54300a

0800a06c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a06c:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a06e:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 800a072:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 800a076:	f023 0303 	bic.w	r3, r3, #3
 800a07a:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a07e:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 800a082:	f001 0203 	and.w	r2, r1, #3
 800a086:	4313      	orrs	r3, r2
 800a088:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400

  if (freq == HCFG_48_MHZ)
 800a08c:	2901      	cmp	r1, #1
 800a08e:	d004      	beq.n	800a09a <USB_InitFSLSPClkSel+0x2e>
  {
    USBx_HOST->HFIR = 48000U;
  }
  else if (freq == HCFG_6_MHZ)
 800a090:	2902      	cmp	r1, #2
 800a092:	d006      	beq.n	800a0a2 <USB_InitFSLSPClkSel+0x36>
  {
    /* ... */
  }

  return HAL_OK;
}
 800a094:	2000      	movs	r0, #0
 800a096:	bc10      	pop	{r4}
 800a098:	4770      	bx	lr
    USBx_HOST->HFIR = 48000U;
 800a09a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a09e:	6063      	str	r3, [r4, #4]
 800a0a0:	e7f8      	b.n	800a094 <USB_InitFSLSPClkSel+0x28>
    USBx_HOST->HFIR = 6000U;
 800a0a2:	f241 7370 	movw	r3, #6000	; 0x1770
 800a0a6:	6063      	str	r3, [r4, #4]
 800a0a8:	e7f4      	b.n	800a094 <USB_InitFSLSPClkSel+0x28>

0800a0aa <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800a0aa:	b530      	push	{r4, r5, lr}
 800a0ac:	b083      	sub	sp, #12
 800a0ae:	4604      	mov	r4, r0
  uint32_t USBx_BASE = (uint32_t)USBx;

  __IO uint32_t hprt0 = 0U;
 800a0b0:	2500      	movs	r5, #0
 800a0b2:	9501      	str	r5, [sp, #4]

  hprt0 = USBx_HPRT0;
 800a0b4:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 800a0b8:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a0ba:	9b01      	ldr	r3, [sp, #4]
 800a0bc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a0c0:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a0c2:	9b01      	ldr	r3, [sp, #4]
 800a0c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0c8:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  HAL_Delay(100U);                                 /* See Note #1 */
 800a0cc:	2064      	movs	r0, #100	; 0x64
 800a0ce:	f7f6 f8ff 	bl	80002d0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a0d2:	9b01      	ldr	r3, [sp, #4]
 800a0d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a0d8:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
  HAL_Delay(10U);
 800a0dc:	200a      	movs	r0, #10
 800a0de:	f7f6 f8f7 	bl	80002d0 <HAL_Delay>

  return HAL_OK;
}
 800a0e2:	4628      	mov	r0, r5
 800a0e4:	b003      	add	sp, #12
 800a0e6:	bd30      	pop	{r4, r5, pc}

0800a0e8 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a0e8:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 800a0ee:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 800a0f2:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a0f4:	9b01      	ldr	r3, [sp, #4]
 800a0f6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a0fa:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a0fc:	9b01      	ldr	r3, [sp, #4]
 800a0fe:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800a102:	d101      	bne.n	800a108 <USB_DriveVbus+0x20>
 800a104:	2901      	cmp	r1, #1
 800a106:	d00c      	beq.n	800a122 <USB_DriveVbus+0x3a>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a108:	9b01      	ldr	r3, [sp, #4]
 800a10a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800a10e:	d005      	beq.n	800a11c <USB_DriveVbus+0x34>
 800a110:	b921      	cbnz	r1, 800a11c <USB_DriveVbus+0x34>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a112:	9b01      	ldr	r3, [sp, #4]
 800a114:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a118:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  }
  return HAL_OK;
}
 800a11c:	2000      	movs	r0, #0
 800a11e:	b002      	add	sp, #8
 800a120:	4770      	bx	lr
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a122:	9b01      	ldr	r3, [sp, #4]
 800a124:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a128:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
 800a12c:	e7ec      	b.n	800a108 <USB_DriveVbus+0x20>

0800a12e <USB_HostInit>:
{
 800a12e:	b084      	sub	sp, #16
 800a130:	b538      	push	{r3, r4, r5, lr}
 800a132:	4604      	mov	r4, r0
 800a134:	a805      	add	r0, sp, #20
 800a136:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a13a:	4625      	mov	r5, r4
  USBx_PCGCCTL = 0U;
 800a13c:	2300      	movs	r3, #0
 800a13e:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a142:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a144:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a148:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a14a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a14c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800a150:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a152:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a154:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a158:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a15a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a15c:	f413 7f80 	tst.w	r3, #256	; 0x100
 800a160:	d010      	beq.n	800a184 <USB_HostInit+0x56>
    if (cfg.speed == USB_OTG_SPEED_FULL)
 800a162:	9b07      	ldr	r3, [sp, #28]
 800a164:	2b03      	cmp	r3, #3
 800a166:	d006      	beq.n	800a176 <USB_HostInit+0x48>
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a168:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 800a16c:	f023 0304 	bic.w	r3, r3, #4
 800a170:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
 800a174:	e00c      	b.n	800a190 <USB_HostInit+0x62>
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a176:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 800a17a:	f043 0304 	orr.w	r3, r3, #4
 800a17e:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
 800a182:	e005      	b.n	800a190 <USB_HostInit+0x62>
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a184:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 800a188:	f023 0304 	bic.w	r3, r3, #4
 800a18c:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a190:	2110      	movs	r1, #16
 800a192:	4620      	mov	r0, r4
 800a194:	f7ff fa64 	bl	8009660 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a198:	4620      	mov	r0, r4
 800a19a:	f7ff fa75 	bl	8009688 <USB_FlushRxFifo>
  for (i = 0U; i < cfg.Host_channels; i++)
 800a19e:	2200      	movs	r2, #0
 800a1a0:	e009      	b.n	800a1b6 <USB_HostInit+0x88>
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a1a2:	eb05 1342 	add.w	r3, r5, r2, lsl #5
 800a1a6:	f04f 31ff 	mov.w	r1, #4294967295
 800a1aa:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    USBx_HC(i)->HCINTMSK = 0U;
 800a1ae:	2100      	movs	r1, #0
 800a1b0:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
  for (i = 0U; i < cfg.Host_channels; i++)
 800a1b4:	3201      	adds	r2, #1
 800a1b6:	9b06      	ldr	r3, [sp, #24]
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d3f2      	bcc.n	800a1a2 <USB_HostInit+0x74>
  (void)USB_DriveVbus(USBx, 1U);
 800a1bc:	2101      	movs	r1, #1
 800a1be:	4620      	mov	r0, r4
 800a1c0:	f7ff ff92 	bl	800a0e8 <USB_DriveVbus>
  HAL_Delay(200U);
 800a1c4:	20c8      	movs	r0, #200	; 0xc8
 800a1c6:	f7f6 f883 	bl	80002d0 <HAL_Delay>
  USBx->GINTMSK = 0U;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a1ce:	f04f 33ff 	mov.w	r3, #4294967295
 800a1d2:	6163      	str	r3, [r4, #20]
  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a1d4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a1d6:	f413 7f80 	tst.w	r3, #256	; 0x100
 800a1da:	d017      	beq.n	800a20c <USB_HostInit+0xde>
    USBx->GRXFSIZ  = 0x200U;
 800a1dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a1e0:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a1e2:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
 800a1e6:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a1e8:	4b0d      	ldr	r3, [pc, #52]	; (800a220 <USB_HostInit+0xf2>)
 800a1ea:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  if (cfg.dma_enable == 0U)
 800a1ee:	9b08      	ldr	r3, [sp, #32]
 800a1f0:	b91b      	cbnz	r3, 800a1fa <USB_HostInit+0xcc>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a1f2:	69a3      	ldr	r3, [r4, #24]
 800a1f4:	f043 0310 	orr.w	r3, r3, #16
 800a1f8:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a1fa:	69a2      	ldr	r2, [r4, #24]
 800a1fc:	4b09      	ldr	r3, [pc, #36]	; (800a224 <USB_HostInit+0xf6>)
 800a1fe:	4313      	orrs	r3, r2
 800a200:	61a3      	str	r3, [r4, #24]
}
 800a202:	2000      	movs	r0, #0
 800a204:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a208:	b004      	add	sp, #16
 800a20a:	4770      	bx	lr
    USBx->GRXFSIZ  = 0x80U;
 800a20c:	2380      	movs	r3, #128	; 0x80
 800a20e:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a210:	f503 03c0 	add.w	r3, r3, #6291456	; 0x600000
 800a214:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a216:	4b04      	ldr	r3, [pc, #16]	; (800a228 <USB_HostInit+0xfa>)
 800a218:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800a21c:	e7e7      	b.n	800a1ee <USB_HostInit+0xc0>
 800a21e:	bf00      	nop
 800a220:	00e00300 	.word	0x00e00300
 800a224:	a3200008 	.word	0xa3200008
 800a228:	004000e0 	.word	0x004000e0

0800a22c <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a22c:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 800a22e:	2300      	movs	r3, #0
 800a230:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 800a232:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 800a236:	9301      	str	r3, [sp, #4]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a238:	9801      	ldr	r0, [sp, #4]
}
 800a23a:	f3c0 4041 	ubfx	r0, r0, #17, #2
 800a23e:	b002      	add	sp, #8
 800a240:	4770      	bx	lr

0800a242 <USB_GetCurrentFrame>:
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a242:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800a246:	6880      	ldr	r0, [r0, #8]
}
 800a248:	b280      	uxth	r0, r0
 800a24a:	4770      	bx	lr

0800a24c <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800a24c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a24e:	f89d 4018 	ldrb.w	r4, [sp, #24]
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a252:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 800a256:	f505 66a0 	add.w	r6, r5, #1280	; 0x500
 800a25a:	f04f 37ff 	mov.w	r7, #4294967295
 800a25e:	60b7      	str	r7, [r6, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a260:	2c03      	cmp	r4, #3
 800a262:	d864      	bhi.n	800a32e <USB_HC_Init+0xe2>
 800a264:	e8df f004 	tbb	[pc, r4]
 800a268:	18025502 	.word	0x18025502
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a26c:	f240 479d 	movw	r7, #1181	; 0x49d
 800a270:	60f7      	str	r7, [r6, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a272:	f012 0f80 	tst.w	r2, #128	; 0x80
 800a276:	d109      	bne.n	800a28c <USB_HC_Init+0x40>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
      }
      else
      {
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800a278:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
 800a27a:	f417 7f80 	tst.w	r7, #256	; 0x100
 800a27e:	d058      	beq.n	800a332 <USB_HC_Init+0xe6>
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800a280:	68f7      	ldr	r7, [r6, #12]
 800a282:	f047 0760 	orr.w	r7, r7, #96	; 0x60
 800a286:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a288:	2600      	movs	r6, #0
 800a28a:	e00c      	b.n	800a2a6 <USB_HC_Init+0x5a>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a28c:	68f7      	ldr	r7, [r6, #12]
 800a28e:	f447 7780 	orr.w	r7, r7, #256	; 0x100
 800a292:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a294:	2600      	movs	r6, #0
 800a296:	e006      	b.n	800a2a6 <USB_HC_Init+0x5a>
        }
      }
      break;

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a298:	f240 679d 	movw	r7, #1693	; 0x69d
 800a29c:	60f7      	str	r7, [r6, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a29e:	f012 0f80 	tst.w	r2, #128	; 0x80
 800a2a2:	d130      	bne.n	800a306 <USB_HC_Init+0xba>
  HAL_StatusTypeDef ret = HAL_OK;
 800a2a4:	2600      	movs	r6, #0
      ret = HAL_ERROR;
      break;
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a2a6:	f8d0 7418 	ldr.w	r7, [r0, #1048]	; 0x418
 800a2aa:	f001 010f 	and.w	r1, r1, #15
 800a2ae:	f04f 0e01 	mov.w	lr, #1
 800a2b2:	fa0e f101 	lsl.w	r1, lr, r1
 800a2b6:	4339      	orrs	r1, r7
 800a2b8:	f8c0 1418 	str.w	r1, [r0, #1048]	; 0x418

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a2bc:	6981      	ldr	r1, [r0, #24]
 800a2be:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 800a2c2:	6181      	str	r1, [r0, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a2c4:	f012 0f80 	tst.w	r2, #128	; 0x80
 800a2c8:	d135      	bne.n	800a336 <USB_HC_Init+0xea>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
  }
  else
  {
    HCcharEpDir = 0U;
 800a2ca:	2000      	movs	r0, #0
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800a2cc:	f89d 1014 	ldrb.w	r1, [sp, #20]
 800a2d0:	2902      	cmp	r1, #2
 800a2d2:	d033      	beq.n	800a33c <USB_HC_Init+0xf0>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a2d4:	2100      	movs	r1, #0
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a2d6:	059b      	lsls	r3, r3, #22
 800a2d8:	f003 53fe 	and.w	r3, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a2dc:	02d2      	lsls	r2, r2, #11
 800a2de:	f402 42f0 	and.w	r2, r2, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a2e2:	4313      	orrs	r3, r2
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a2e4:	04a2      	lsls	r2, r4, #18
 800a2e6:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a2ea:	4313      	orrs	r3, r2
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a2ec:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800a2f0:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a2f4:	4313      	orrs	r3, r2
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a2f6:	4303      	orrs	r3, r0
 800a2f8:	430b      	orrs	r3, r1
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a2fa:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500

  if (ep_type == EP_TYPE_INTR)
 800a2fe:	2c03      	cmp	r4, #3
 800a300:	d01f      	beq.n	800a342 <USB_HC_Init+0xf6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
  }

  return ret;
}
 800a302:	4630      	mov	r0, r6
 800a304:	bdf0      	pop	{r4, r5, r6, r7, pc}
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a306:	68f7      	ldr	r7, [r6, #12]
 800a308:	f447 7780 	orr.w	r7, r7, #256	; 0x100
 800a30c:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a30e:	2600      	movs	r6, #0
 800a310:	e7c9      	b.n	800a2a6 <USB_HC_Init+0x5a>
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a312:	f240 2725 	movw	r7, #549	; 0x225
 800a316:	60f7      	str	r7, [r6, #12]
      if ((epnum & 0x80U) == 0x80U)
 800a318:	f012 0f80 	tst.w	r2, #128	; 0x80
 800a31c:	d101      	bne.n	800a322 <USB_HC_Init+0xd6>
  HAL_StatusTypeDef ret = HAL_OK;
 800a31e:	2600      	movs	r6, #0
 800a320:	e7c1      	b.n	800a2a6 <USB_HC_Init+0x5a>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a322:	68f7      	ldr	r7, [r6, #12]
 800a324:	f447 77c0 	orr.w	r7, r7, #384	; 0x180
 800a328:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a32a:	2600      	movs	r6, #0
 800a32c:	e7bb      	b.n	800a2a6 <USB_HC_Init+0x5a>
      ret = HAL_ERROR;
 800a32e:	2601      	movs	r6, #1
 800a330:	e7b9      	b.n	800a2a6 <USB_HC_Init+0x5a>
  HAL_StatusTypeDef ret = HAL_OK;
 800a332:	2600      	movs	r6, #0
 800a334:	e7b7      	b.n	800a2a6 <USB_HC_Init+0x5a>
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a336:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a33a:	e7c7      	b.n	800a2cc <USB_HC_Init+0x80>
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a33c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800a340:	e7c9      	b.n	800a2d6 <USB_HC_Init+0x8a>
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800a342:	f8d5 3500 	ldr.w	r3, [r5, #1280]	; 0x500
 800a346:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a34a:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
 800a34e:	e7d8      	b.n	800a302 <USB_HC_Init+0xb6>

0800a350 <USB_HC_ReadInterrupt>:
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a350:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800a354:	6940      	ldr	r0, [r0, #20]
}
 800a356:	b280      	uxth	r0, r0
 800a358:	4770      	bx	lr

0800a35a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a35a:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t hcnum = (uint32_t)hc_num;
  uint32_t count = 0U;
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a35c:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800a360:	f501 64a0 	add.w	r4, r1, #1280	; 0x500
 800a364:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a368:	f3c3 4381 	ubfx	r3, r3, #18, #2

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a36c:	b33b      	cbz	r3, 800a3be <USB_HC_Halt+0x64>
 800a36e:	2b02      	cmp	r3, #2
 800a370:	d025      	beq.n	800a3be <USB_HC_Halt+0x64>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a372:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a376:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a37a:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a37e:	f8d0 3410 	ldr.w	r3, [r0, #1040]	; 0x410
 800a382:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
 800a386:	d148      	bne.n	800a41a <USB_HC_Halt+0xc0>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a388:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a38c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a390:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a394:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a398:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a39c:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a3a0:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a3a4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a3a8:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  uint32_t count = 0U;
 800a3ac:	2300      	movs	r3, #0
      do
      {
        if (++count > 1000U)
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a3b4:	d827      	bhi.n	800a406 <USB_HC_Halt+0xac>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a3b6:	6822      	ldr	r2, [r4, #0]
 800a3b8:	2a00      	cmp	r2, #0
 800a3ba:	dbf8      	blt.n	800a3ae <USB_HC_Halt+0x54>
 800a3bc:	e023      	b.n	800a406 <USB_HC_Halt+0xac>
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a3be:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a3c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a3c6:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a3ca:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800a3cc:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
 800a3d0:	d11c      	bne.n	800a40c <USB_HC_Halt+0xb2>
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a3d2:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a3d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a3da:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a3de:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a3e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a3e6:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a3ea:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a3ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a3f2:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  uint32_t count = 0U;
 800a3f6:	2300      	movs	r3, #0
        if (++count > 1000U)
 800a3f8:	3301      	adds	r3, #1
 800a3fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a3fe:	d802      	bhi.n	800a406 <USB_HC_Halt+0xac>
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a400:	6822      	ldr	r2, [r4, #0]
 800a402:	2a00      	cmp	r2, #0
 800a404:	dbf8      	blt.n	800a3f8 <USB_HC_Halt+0x9e>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
    }
  }

  return HAL_OK;
}
 800a406:	2000      	movs	r0, #0
 800a408:	bc10      	pop	{r4}
 800a40a:	4770      	bx	lr
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a40c:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a410:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a414:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 800a418:	e7f5      	b.n	800a406 <USB_HC_Halt+0xac>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a41a:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a41e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a422:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 800a426:	e7ee      	b.n	800a406 <USB_HC_Halt+0xac>

0800a428 <USB_DoPing>:
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t chnum = (uint32_t)ch_num;
  uint32_t num_packets = 1U;
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a428:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800a42c:	4a06      	ldr	r2, [pc, #24]	; (800a448 <USB_DoPing+0x20>)
 800a42e:	f8c1 2510 	str.w	r2, [r1, #1296]	; 0x510
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a432:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a436:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a43a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a43e:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500

  return HAL_OK;
}
 800a442:	2000      	movs	r0, #0
 800a444:	4770      	bx	lr
 800a446:	bf00      	nop
 800a448:	80080000 	.word	0x80080000

0800a44c <USB_HC_StartXfer>:
{
 800a44c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a44e:	b083      	sub	sp, #12
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a450:	784b      	ldrb	r3, [r1, #1]
  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800a452:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800a454:	f414 7f80 	tst.w	r4, #256	; 0x100
 800a458:	d007      	beq.n	800a46a <USB_HC_StartXfer+0x1e>
 800a45a:	790c      	ldrb	r4, [r1, #4]
 800a45c:	b92c      	cbnz	r4, 800a46a <USB_HC_StartXfer+0x1e>
    if ((dma == 0U) && (hc->do_ping == 1U))
 800a45e:	b912      	cbnz	r2, 800a466 <USB_HC_StartXfer+0x1a>
 800a460:	794c      	ldrb	r4, [r1, #5]
 800a462:	2c01      	cmp	r4, #1
 800a464:	d011      	beq.n	800a48a <USB_HC_StartXfer+0x3e>
    else if (dma == 1U)
 800a466:	2a01      	cmp	r2, #1
 800a468:	d013      	beq.n	800a492 <USB_HC_StartXfer+0x46>
  if (hc->xfer_len > 0U)
 800a46a:	690c      	ldr	r4, [r1, #16]
 800a46c:	b1e4      	cbz	r4, 800a4a8 <USB_HC_StartXfer+0x5c>
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a46e:	890d      	ldrh	r5, [r1, #8]
 800a470:	442c      	add	r4, r5
 800a472:	3c01      	subs	r4, #1
 800a474:	fbb4 f4f5 	udiv	r4, r4, r5
 800a478:	b2a4      	uxth	r4, r4
    if (num_packets > max_hc_pkt_count)
 800a47a:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 800a47e:	d914      	bls.n	800a4aa <USB_HC_StartXfer+0x5e>
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a480:	022d      	lsls	r5, r5, #8
 800a482:	610d      	str	r5, [r1, #16]
      num_packets = max_hc_pkt_count;
 800a484:	f44f 7480 	mov.w	r4, #256	; 0x100
 800a488:	e00f      	b.n	800a4aa <USB_HC_StartXfer+0x5e>
      (void)USB_DoPing(USBx, hc->ch_num);
 800a48a:	4619      	mov	r1, r3
 800a48c:	f7ff ffcc 	bl	800a428 <USB_DoPing>
      return HAL_OK;
 800a490:	e075      	b.n	800a57e <USB_HC_StartXfer+0x132>
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800a492:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 800a496:	f8d4 550c 	ldr.w	r5, [r4, #1292]	; 0x50c
 800a49a:	f025 0560 	bic.w	r5, r5, #96	; 0x60
 800a49e:	f8c4 550c 	str.w	r5, [r4, #1292]	; 0x50c
      hc->do_ping = 0U;
 800a4a2:	2400      	movs	r4, #0
 800a4a4:	714c      	strb	r4, [r1, #5]
 800a4a6:	e7e0      	b.n	800a46a <USB_HC_StartXfer+0x1e>
    num_packets = 1U;
 800a4a8:	2401      	movs	r4, #1
  if (hc->ep_is_in != 0U)
 800a4aa:	78cd      	ldrb	r5, [r1, #3]
 800a4ac:	b11d      	cbz	r5, 800a4b6 <USB_HC_StartXfer+0x6a>
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a4ae:	890d      	ldrh	r5, [r1, #8]
 800a4b0:	fb05 f504 	mul.w	r5, r5, r4
 800a4b4:	610d      	str	r5, [r1, #16]
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a4b6:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800a4ba:	690d      	ldr	r5, [r1, #16]
 800a4bc:	f3c5 0512 	ubfx	r5, r5, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a4c0:	4f36      	ldr	r7, [pc, #216]	; (800a59c <USB_HC_StartXfer+0x150>)
 800a4c2:	ea07 44c4 	and.w	r4, r7, r4, lsl #19
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a4c6:	432c      	orrs	r4, r5
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a4c8:	7a8d      	ldrb	r5, [r1, #10]
 800a4ca:	076d      	lsls	r5, r5, #29
 800a4cc:	f005 45c0 	and.w	r5, r5, #1610612736	; 0x60000000
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a4d0:	432c      	orrs	r4, r5
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a4d2:	f8c3 4510 	str.w	r4, [r3, #1296]	; 0x510
  if (dma != 0U)
 800a4d6:	b112      	cbz	r2, 800a4de <USB_HC_StartXfer+0x92>
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a4d8:	68cc      	ldr	r4, [r1, #12]
 800a4da:	f8c3 4514 	str.w	r4, [r3, #1300]	; 0x514
  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a4de:	f500 6680 	add.w	r6, r0, #1024	; 0x400
 800a4e2:	68b4      	ldr	r4, [r6, #8]
 800a4e4:	f014 0f01 	tst.w	r4, #1
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a4e8:	f8d3 4500 	ldr.w	r4, [r3, #1280]	; 0x500
 800a4ec:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
 800a4f0:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a4f4:	f8d3 4500 	ldr.w	r4, [r3, #1280]	; 0x500
 800a4f8:	bf0c      	ite	eq
 800a4fa:	f04f 5500 	moveq.w	r5, #536870912	; 0x20000000
 800a4fe:	2500      	movne	r5, #0
 800a500:	432c      	orrs	r4, r5
 800a502:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a506:	f8d3 5500 	ldr.w	r5, [r3, #1280]	; 0x500
 800a50a:	4c25      	ldr	r4, [pc, #148]	; (800a5a0 <USB_HC_StartXfer+0x154>)
 800a50c:	6025      	str	r5, [r4, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a50e:	6825      	ldr	r5, [r4, #0]
 800a510:	f025 4580 	bic.w	r5, r5, #1073741824	; 0x40000000
 800a514:	6025      	str	r5, [r4, #0]
  if (hc->ep_is_in != 0U)
 800a516:	78cc      	ldrb	r4, [r1, #3]
 800a518:	b1c4      	cbz	r4, 800a54c <USB_HC_StartXfer+0x100>
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a51a:	4d21      	ldr	r5, [pc, #132]	; (800a5a0 <USB_HC_StartXfer+0x154>)
 800a51c:	682c      	ldr	r4, [r5, #0]
 800a51e:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 800a522:	602c      	str	r4, [r5, #0]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a524:	4c1e      	ldr	r4, [pc, #120]	; (800a5a0 <USB_HC_StartXfer+0x154>)
 800a526:	6825      	ldr	r5, [r4, #0]
 800a528:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 800a52c:	6025      	str	r5, [r4, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a52e:	6824      	ldr	r4, [r4, #0]
 800a530:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  if (dma == 0U) /* Slave mode */
 800a534:	bb1a      	cbnz	r2, 800a57e <USB_HC_StartXfer+0x132>
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a536:	78cb      	ldrb	r3, [r1, #3]
 800a538:	bb0b      	cbnz	r3, 800a57e <USB_HC_StartXfer+0x132>
 800a53a:	690b      	ldr	r3, [r1, #16]
 800a53c:	b1fb      	cbz	r3, 800a57e <USB_HC_StartXfer+0x132>
      switch (hc->ep_type)
 800a53e:	79ca      	ldrb	r2, [r1, #7]
 800a540:	2a03      	cmp	r2, #3
 800a542:	d814      	bhi.n	800a56e <USB_HC_StartXfer+0x122>
 800a544:	e8df f002 	tbb	[pc, r2]
 800a548:	1e081e08 	.word	0x1e081e08
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a54c:	4d14      	ldr	r5, [pc, #80]	; (800a5a0 <USB_HC_StartXfer+0x154>)
 800a54e:	682c      	ldr	r4, [r5, #0]
 800a550:	f424 4400 	bic.w	r4, r4, #32768	; 0x8000
 800a554:	602c      	str	r4, [r5, #0]
 800a556:	e7e5      	b.n	800a524 <USB_HC_StartXfer+0xd8>
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a558:	3303      	adds	r3, #3
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a55a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800a55c:	b292      	uxth	r2, r2
 800a55e:	f3c3 038f 	ubfx	r3, r3, #2, #16
 800a562:	4293      	cmp	r3, r2
 800a564:	d903      	bls.n	800a56e <USB_HC_StartXfer+0x122>
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a566:	6983      	ldr	r3, [r0, #24]
 800a568:	f043 0320 	orr.w	r3, r3, #32
 800a56c:	6183      	str	r3, [r0, #24]
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a56e:	68cc      	ldr	r4, [r1, #12]
 800a570:	784a      	ldrb	r2, [r1, #1]
 800a572:	8a0b      	ldrh	r3, [r1, #16]
 800a574:	2100      	movs	r1, #0
 800a576:	9100      	str	r1, [sp, #0]
 800a578:	4621      	mov	r1, r4
 800a57a:	f7ff fb19 	bl	8009bb0 <USB_WritePacket>
}
 800a57e:	2000      	movs	r0, #0
 800a580:	b003      	add	sp, #12
 800a582:	bdf0      	pop	{r4, r5, r6, r7, pc}
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a584:	3303      	adds	r3, #3
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a586:	6932      	ldr	r2, [r6, #16]
 800a588:	b292      	uxth	r2, r2
 800a58a:	f3c3 038f 	ubfx	r3, r3, #2, #16
 800a58e:	4293      	cmp	r3, r2
 800a590:	d9ed      	bls.n	800a56e <USB_HC_StartXfer+0x122>
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a592:	6983      	ldr	r3, [r0, #24]
 800a594:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a598:	6183      	str	r3, [r0, #24]
 800a59a:	e7e8      	b.n	800a56e <USB_HC_StartXfer+0x122>
 800a59c:	1ff80000 	.word	0x1ff80000
 800a5a0:	200000b0 	.word	0x200000b0

0800a5a4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a5a4:	b570      	push	{r4, r5, r6, lr}
 800a5a6:	4605      	mov	r5, r0
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5a8:	4604      	mov	r4, r0
  uint32_t count = 0U;
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800a5aa:	f7ff f83b 	bl	8009624 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800a5ae:	2110      	movs	r1, #16
 800a5b0:	4628      	mov	r0, r5
 800a5b2:	f7ff f855 	bl	8009660 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a5b6:	4628      	mov	r0, r5
 800a5b8:	f7ff f866 	bl	8009688 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a5bc:	2200      	movs	r2, #0
 800a5be:	e00a      	b.n	800a5d6 <USB_StopHost+0x32>
  {
    value = USBx_HC(i)->HCCHAR;
 800a5c0:	eb04 1142 	add.w	r1, r4, r2, lsl #5
 800a5c4:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 800a5c8:	f023 2380 	bic.w	r3, r3, #2147516416	; 0x80008000
    value |=  USB_OTG_HCCHAR_CHDIS;
    value &= ~USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a5cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    USBx_HC(i)->HCCHAR = value;
 800a5d0:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  for (i = 0U; i <= 15U; i++)
 800a5d4:	3201      	adds	r2, #1
 800a5d6:	2a0f      	cmp	r2, #15
 800a5d8:	d9f2      	bls.n	800a5c0 <USB_StopHost+0x1c>
 800a5da:	2000      	movs	r0, #0
 800a5dc:	4603      	mov	r3, r0
 800a5de:	e000      	b.n	800a5e2 <USB_StopHost+0x3e>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a5e0:	3001      	adds	r0, #1
 800a5e2:	280f      	cmp	r0, #15
 800a5e4:	d813      	bhi.n	800a60e <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800a5e6:	eb04 1640 	add.w	r6, r4, r0, lsl #5
 800a5ea:	f506 61a0 	add.w	r1, r6, #1280	; 0x500
 800a5ee:	f8d6 2500 	ldr.w	r2, [r6, #1280]	; 0x500
 800a5f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    value |= USB_OTG_HCCHAR_CHDIS;
    value |= USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a5f6:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
    USBx_HC(i)->HCCHAR = value;
 800a5fa:	f8c6 2500 	str.w	r2, [r6, #1280]	; 0x500

    do
    {
      if (++count > 1000U)
 800a5fe:	3301      	adds	r3, #1
 800a600:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a604:	d8ec      	bhi.n	800a5e0 <USB_StopHost+0x3c>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a606:	680a      	ldr	r2, [r1, #0]
 800a608:	2a00      	cmp	r2, #0
 800a60a:	dbf8      	blt.n	800a5fe <USB_StopHost+0x5a>
 800a60c:	e7e8      	b.n	800a5e0 <USB_StopHost+0x3c>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800a60e:	f04f 33ff 	mov.w	r3, #4294967295
 800a612:	f8c5 3414 	str.w	r3, [r5, #1044]	; 0x414
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a616:	616b      	str	r3, [r5, #20]
  (void)USB_EnableGlobalInt(USBx);
 800a618:	4628      	mov	r0, r5
 800a61a:	f7fe fffd 	bl	8009618 <USB_EnableGlobalInt>

  return HAL_OK;
}
 800a61e:	2000      	movs	r0, #0
 800a620:	bd70      	pop	{r4, r5, r6, pc}

0800a622 <USB_ActivateRemoteWakeup>:
  */
HAL_StatusTypeDef USB_ActivateRemoteWakeup(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a622:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800a626:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800a62a:	f013 0f01 	tst.w	r3, #1
 800a62e:	d003      	beq.n	800a638 <USB_ActivateRemoteWakeup+0x16>
  {
    /* active Remote wakeup signalling */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_RWUSIG;
 800a630:	6843      	ldr	r3, [r0, #4]
 800a632:	f043 0301 	orr.w	r3, r3, #1
 800a636:	6043      	str	r3, [r0, #4]
  }

  return HAL_OK;
}
 800a638:	2000      	movs	r0, #0
 800a63a:	4770      	bx	lr

0800a63c <USB_DeActivateRemoteWakeup>:
HAL_StatusTypeDef USB_DeActivateRemoteWakeup(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  /* active Remote wakeup signalling */
  USBx_DEVICE->DCTL &= ~(USB_OTG_DCTL_RWUSIG);
 800a63c:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800a640:	f023 0301 	bic.w	r3, r3, #1
 800a644:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804

  return HAL_OK;
}
 800a648:	2000      	movs	r0, #0
 800a64a:	4770      	bx	lr

0800a64c <USBH_CDC_SOFProcess>:
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
  return USBH_OK;
}
 800a64c:	2000      	movs	r0, #0
 800a64e:	4770      	bx	lr

0800a650 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800a650:	b508      	push	{r3, lr}
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800a652:	2221      	movs	r2, #33	; 0x21
 800a654:	7402      	strb	r2, [r0, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800a656:	2220      	movs	r2, #32
 800a658:	7442      	strb	r2, [r0, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a65a:	2200      	movs	r2, #0
 800a65c:	8242      	strh	r2, [r0, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800a65e:	8282      	strh	r2, [r0, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800a660:	2207      	movs	r2, #7
 800a662:	82c2      	strh	r2, [r0, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800a664:	f000 fef0 	bl	800b448 <USBH_CtlReq>
}
 800a668:	bd08      	pop	{r3, pc}

0800a66a <GetLineCoding>:
{
 800a66a:	b508      	push	{r3, lr}
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800a66c:	22a1      	movs	r2, #161	; 0xa1
 800a66e:	7402      	strb	r2, [r0, #16]
  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800a670:	2221      	movs	r2, #33	; 0x21
 800a672:	7442      	strb	r2, [r0, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a674:	2200      	movs	r2, #0
 800a676:	8242      	strh	r2, [r0, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800a678:	8282      	strh	r2, [r0, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800a67a:	2207      	movs	r2, #7
 800a67c:	82c2      	strh	r2, [r0, #22]
  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800a67e:	f000 fee3 	bl	800b448 <USBH_CtlReq>
}
 800a682:	bd08      	pop	{r3, pc}

0800a684 <USBH_CDC_ClassRequest>:
{
 800a684:	b538      	push	{r3, r4, r5, lr}
 800a686:	4604      	mov	r4, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a688:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800a68c:	69d9      	ldr	r1, [r3, #28]
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800a68e:	3140      	adds	r1, #64	; 0x40
 800a690:	f7ff ffeb 	bl	800a66a <GetLineCoding>
  if(status == USBH_OK)
 800a694:	4605      	mov	r5, r0
 800a696:	b108      	cbz	r0, 800a69c <USBH_CDC_ClassRequest+0x18>
}
 800a698:	4628      	mov	r0, r5
 800a69a:	bd38      	pop	{r3, r4, r5, pc}
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800a69c:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 800a6a0:	2102      	movs	r1, #2
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	4798      	blx	r3
 800a6a6:	e7f7      	b.n	800a698 <USBH_CDC_ClassRequest+0x14>

0800a6a8 <USBH_CDC_InterfaceDeInit>:
{
 800a6a8:	b538      	push	{r3, r4, r5, lr}
 800a6aa:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a6ac:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800a6b0:	69dc      	ldr	r4, [r3, #28]
  if ( CDC_Handle->CommItf.NotifPipe)
 800a6b2:	7821      	ldrb	r1, [r4, #0]
 800a6b4:	b979      	cbnz	r1, 800a6d6 <USBH_CDC_InterfaceDeInit+0x2e>
  if ( CDC_Handle->DataItf.InPipe)
 800a6b6:	7b21      	ldrb	r1, [r4, #12]
 800a6b8:	b9b1      	cbnz	r1, 800a6e8 <USBH_CDC_InterfaceDeInit+0x40>
  if ( CDC_Handle->DataItf.OutPipe)
 800a6ba:	7b61      	ldrb	r1, [r4, #13]
 800a6bc:	b9f1      	cbnz	r1, 800a6fc <USBH_CDC_InterfaceDeInit+0x54>
  if(phost->pActiveClass->pData)
 800a6be:	f8d5 3378 	ldr.w	r3, [r5, #888]	; 0x378
 800a6c2:	69d8      	ldr	r0, [r3, #28]
 800a6c4:	b128      	cbz	r0, 800a6d2 <USBH_CDC_InterfaceDeInit+0x2a>
    USBH_free (phost->pActiveClass->pData);
 800a6c6:	f003 fa49 	bl	800db5c <free>
    phost->pActiveClass->pData = 0U;
 800a6ca:	f8d5 3378 	ldr.w	r3, [r5, #888]	; 0x378
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	61da      	str	r2, [r3, #28]
}
 800a6d2:	2000      	movs	r0, #0
 800a6d4:	bd38      	pop	{r3, r4, r5, pc}
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a6d6:	f001 f85e 	bl	800b796 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800a6da:	7821      	ldrb	r1, [r4, #0]
 800a6dc:	4628      	mov	r0, r5
 800a6de:	f001 f870 	bl	800b7c2 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	7023      	strb	r3, [r4, #0]
 800a6e6:	e7e6      	b.n	800a6b6 <USBH_CDC_InterfaceDeInit+0xe>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800a6e8:	4628      	mov	r0, r5
 800a6ea:	f001 f854 	bl	800b796 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800a6ee:	7b21      	ldrb	r1, [r4, #12]
 800a6f0:	4628      	mov	r0, r5
 800a6f2:	f001 f866 	bl	800b7c2 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	7323      	strb	r3, [r4, #12]
 800a6fa:	e7de      	b.n	800a6ba <USBH_CDC_InterfaceDeInit+0x12>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a6fc:	4628      	mov	r0, r5
 800a6fe:	f001 f84a 	bl	800b796 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800a702:	7b61      	ldrb	r1, [r4, #13]
 800a704:	4628      	mov	r0, r5
 800a706:	f001 f85c 	bl	800b7c2 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800a70a:	2300      	movs	r3, #0
 800a70c:	7363      	strb	r3, [r4, #13]
 800a70e:	e7d6      	b.n	800a6be <USBH_CDC_InterfaceDeInit+0x16>

0800a710 <USBH_CDC_InterfaceInit>:
{
 800a710:	b570      	push	{r4, r5, r6, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	4604      	mov	r4, r0
  interface = USBH_FindInterface(phost,
 800a716:	2301      	movs	r3, #1
 800a718:	2202      	movs	r2, #2
 800a71a:	4611      	mov	r1, r2
 800a71c:	f000 fb2c 	bl	800ad78 <USBH_FindInterface>
  if(interface == 0xFFU) /* No Valid Interface */
 800a720:	28ff      	cmp	r0, #255	; 0xff
 800a722:	d102      	bne.n	800a72a <USBH_CDC_InterfaceInit+0x1a>
  USBH_StatusTypeDef status = USBH_FAIL ;
 800a724:	2002      	movs	r0, #2
}
 800a726:	b004      	add	sp, #16
 800a728:	bd70      	pop	{r4, r5, r6, pc}
 800a72a:	4606      	mov	r6, r0
    USBH_SelectInterface (phost, interface);
 800a72c:	4601      	mov	r1, r0
 800a72e:	4620      	mov	r0, r4
 800a730:	f000 fb15 	bl	800ad5e <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800a734:	f8d4 5378 	ldr.w	r5, [r4, #888]	; 0x378
 800a738:	2050      	movs	r0, #80	; 0x50
 800a73a:	f003 fa07 	bl	800db4c <malloc>
 800a73e:	61e8      	str	r0, [r5, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a740:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 800a744:	69dd      	ldr	r5, [r3, #28]
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800a746:	231a      	movs	r3, #26
 800a748:	fb03 4306 	mla	r3, r3, r6, r4
 800a74c:	f893 334a 	ldrb.w	r3, [r3, #842]	; 0x34a
 800a750:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a754:	d171      	bne.n	800a83a <USBH_CDC_InterfaceInit+0x12a>
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a756:	7869      	ldrb	r1, [r5, #1]
 800a758:	4620      	mov	r0, r4
 800a75a:	f001 f821 	bl	800b7a0 <USBH_AllocPipe>
 800a75e:	4601      	mov	r1, r0
 800a760:	7028      	strb	r0, [r5, #0]
    USBH_OpenPipe  (phost,
 800a762:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800a766:	786a      	ldrb	r2, [r5, #1]
 800a768:	8968      	ldrh	r0, [r5, #10]
 800a76a:	9002      	str	r0, [sp, #8]
 800a76c:	2003      	movs	r0, #3
 800a76e:	9001      	str	r0, [sp, #4]
 800a770:	f894 031d 	ldrb.w	r0, [r4, #797]	; 0x31d
 800a774:	9000      	str	r0, [sp, #0]
 800a776:	4620      	mov	r0, r4
 800a778:	f000 fffd 	bl	800b776 <USBH_OpenPipe>
    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a77c:	2200      	movs	r2, #0
 800a77e:	7829      	ldrb	r1, [r5, #0]
 800a780:	4620      	mov	r0, r4
 800a782:	f001 feb1 	bl	800c4e8 <USBH_LL_SetToggle>
    interface = USBH_FindInterface(phost,
 800a786:	2300      	movs	r3, #0
 800a788:	461a      	mov	r2, r3
 800a78a:	210a      	movs	r1, #10
 800a78c:	4620      	mov	r0, r4
 800a78e:	f000 faf3 	bl	800ad78 <USBH_FindInterface>
    if(interface == 0xFFU) /* No Valid Interface */
 800a792:	28ff      	cmp	r0, #255	; 0xff
 800a794:	d069      	beq.n	800a86a <USBH_CDC_InterfaceInit+0x15a>
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800a796:	231a      	movs	r3, #26
 800a798:	fb03 4300 	mla	r3, r3, r0, r4
 800a79c:	f893 334a 	ldrb.w	r3, [r3, #842]	; 0x34a
 800a7a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a7a4:	d151      	bne.n	800a84a <USBH_CDC_InterfaceInit+0x13a>
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a7a6:	73ab      	strb	r3, [r5, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a7a8:	231a      	movs	r3, #26
 800a7aa:	fb03 4300 	mla	r3, r3, r0, r4
 800a7ae:	f8b3 334c 	ldrh.w	r3, [r3, #844]	; 0x34c
 800a7b2:	832b      	strh	r3, [r5, #24]
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800a7b4:	231a      	movs	r3, #26
 800a7b6:	fb03 4300 	mla	r3, r3, r0, r4
 800a7ba:	f893 3352 	ldrb.w	r3, [r3, #850]	; 0x352
 800a7be:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a7c2:	d14a      	bne.n	800a85a <USBH_CDC_InterfaceInit+0x14a>
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a7c4:	73ab      	strb	r3, [r5, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a7c6:	231a      	movs	r3, #26
 800a7c8:	fb03 4000 	mla	r0, r3, r0, r4
 800a7cc:	f8b0 3354 	ldrh.w	r3, [r0, #852]	; 0x354
 800a7d0:	832b      	strh	r3, [r5, #24]
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800a7d2:	7ba9      	ldrb	r1, [r5, #14]
 800a7d4:	4620      	mov	r0, r4
 800a7d6:	f000 ffe3 	bl	800b7a0 <USBH_AllocPipe>
 800a7da:	7368      	strb	r0, [r5, #13]
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800a7dc:	7be9      	ldrb	r1, [r5, #15]
 800a7de:	4620      	mov	r0, r4
 800a7e0:	f000 ffde 	bl	800b7a0 <USBH_AllocPipe>
 800a7e4:	7328      	strb	r0, [r5, #12]
      USBH_OpenPipe  (phost,
 800a7e6:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800a7ea:	7baa      	ldrb	r2, [r5, #14]
 800a7ec:	7b69      	ldrb	r1, [r5, #13]
 800a7ee:	8b28      	ldrh	r0, [r5, #24]
 800a7f0:	9002      	str	r0, [sp, #8]
 800a7f2:	2602      	movs	r6, #2
 800a7f4:	9601      	str	r6, [sp, #4]
 800a7f6:	f894 031d 	ldrb.w	r0, [r4, #797]	; 0x31d
 800a7fa:	9000      	str	r0, [sp, #0]
 800a7fc:	4620      	mov	r0, r4
 800a7fe:	f000 ffba 	bl	800b776 <USBH_OpenPipe>
      USBH_OpenPipe  (phost,
 800a802:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800a806:	7bea      	ldrb	r2, [r5, #15]
 800a808:	7b29      	ldrb	r1, [r5, #12]
 800a80a:	8b68      	ldrh	r0, [r5, #26]
 800a80c:	9002      	str	r0, [sp, #8]
 800a80e:	9601      	str	r6, [sp, #4]
 800a810:	f894 031d 	ldrb.w	r0, [r4, #797]	; 0x31d
 800a814:	9000      	str	r0, [sp, #0]
 800a816:	4620      	mov	r0, r4
 800a818:	f000 ffad 	bl	800b776 <USBH_OpenPipe>
      CDC_Handle->state = CDC_IDLE_STATE;
 800a81c:	2600      	movs	r6, #0
 800a81e:	f885 604c 	strb.w	r6, [r5, #76]	; 0x4c
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800a822:	4632      	mov	r2, r6
 800a824:	7b69      	ldrb	r1, [r5, #13]
 800a826:	4620      	mov	r0, r4
 800a828:	f001 fe5e 	bl	800c4e8 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800a82c:	4632      	mov	r2, r6
 800a82e:	7b29      	ldrb	r1, [r5, #12]
 800a830:	4620      	mov	r0, r4
 800a832:	f001 fe59 	bl	800c4e8 <USBH_LL_SetToggle>
      status = USBH_OK;
 800a836:	4630      	mov	r0, r6
 800a838:	e775      	b.n	800a726 <USBH_CDC_InterfaceInit+0x16>
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a83a:	706b      	strb	r3, [r5, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a83c:	231a      	movs	r3, #26
 800a83e:	fb03 4606 	mla	r6, r3, r6, r4
 800a842:	f8b6 334c 	ldrh.w	r3, [r6, #844]	; 0x34c
 800a846:	816b      	strh	r3, [r5, #10]
 800a848:	e785      	b.n	800a756 <USBH_CDC_InterfaceInit+0x46>
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a84a:	73eb      	strb	r3, [r5, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a84c:	231a      	movs	r3, #26
 800a84e:	fb03 4300 	mla	r3, r3, r0, r4
 800a852:	f8b3 334c 	ldrh.w	r3, [r3, #844]	; 0x34c
 800a856:	836b      	strh	r3, [r5, #26]
 800a858:	e7ac      	b.n	800a7b4 <USBH_CDC_InterfaceInit+0xa4>
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a85a:	73eb      	strb	r3, [r5, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a85c:	231a      	movs	r3, #26
 800a85e:	fb03 4000 	mla	r0, r3, r0, r4
 800a862:	f8b0 3354 	ldrh.w	r3, [r0, #852]	; 0x354
 800a866:	836b      	strh	r3, [r5, #26]
 800a868:	e7b3      	b.n	800a7d2 <USBH_CDC_InterfaceInit+0xc2>
  USBH_StatusTypeDef status = USBH_FAIL ;
 800a86a:	2002      	movs	r0, #2
 800a86c:	e75b      	b.n	800a726 <USBH_CDC_InterfaceInit+0x16>

0800a86e <USBH_CDC_Stop>:
{
 800a86e:	b538      	push	{r3, r4, r5, lr}
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a870:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800a874:	69dd      	ldr	r5, [r3, #28]
  if(phost->gState == HOST_CLASS)
 800a876:	7803      	ldrb	r3, [r0, #0]
 800a878:	b2db      	uxtb	r3, r3
 800a87a:	2b0b      	cmp	r3, #11
 800a87c:	d001      	beq.n	800a882 <USBH_CDC_Stop+0x14>
}
 800a87e:	2000      	movs	r0, #0
 800a880:	bd38      	pop	{r3, r4, r5, pc}
 800a882:	4604      	mov	r4, r0
    CDC_Handle->state = CDC_IDLE_STATE;
 800a884:	2300      	movs	r3, #0
 800a886:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a88a:	7829      	ldrb	r1, [r5, #0]
 800a88c:	f000 ff83 	bl	800b796 <USBH_ClosePipe>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800a890:	7b29      	ldrb	r1, [r5, #12]
 800a892:	4620      	mov	r0, r4
 800a894:	f000 ff7f 	bl	800b796 <USBH_ClosePipe>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a898:	7b69      	ldrb	r1, [r5, #13]
 800a89a:	4620      	mov	r0, r4
 800a89c:	f000 ff7b 	bl	800b796 <USBH_ClosePipe>
 800a8a0:	e7ed      	b.n	800a87e <USBH_CDC_Stop+0x10>

0800a8a2 <USBH_CDC_SetLineCoding>:
* @retval None
*/
USBH_StatusTypeDef USBH_CDC_SetLineCoding(USBH_HandleTypeDef *phost,
                                          CDC_LineCodingTypeDef *linecoding)
{
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a8a2:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800a8a6:	69da      	ldr	r2, [r3, #28]

  if(phost->gState == HOST_CLASS)
 800a8a8:	7803      	ldrb	r3, [r0, #0]
 800a8aa:	b2db      	uxtb	r3, r3
 800a8ac:	2b0b      	cmp	r3, #11
 800a8ae:	d001      	beq.n	800a8b4 <USBH_CDC_SetLineCoding+0x12>
#endif
#endif
  }

  return USBH_OK;
}
 800a8b0:	2000      	movs	r0, #0
 800a8b2:	4770      	bx	lr
    CDC_Handle->state = CDC_SET_LINE_CODING_STATE;
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
    CDC_Handle->pUserLineCoding = linecoding;
 800a8ba:	6491      	str	r1, [r2, #72]	; 0x48
 800a8bc:	e7f8      	b.n	800a8b0 <USBH_CDC_SetLineCoding+0xe>

0800a8be <USBH_CDC_GetLineCoding>:
* @param  None
* @retval None
*/
USBH_StatusTypeDef  USBH_CDC_GetLineCoding(USBH_HandleTypeDef *phost,
                                           CDC_LineCodingTypeDef *linecoding)
{
 800a8be:	b410      	push	{r4}
 800a8c0:	460c      	mov	r4, r1
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a8c2:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800a8c6:	69da      	ldr	r2, [r3, #28]

  if((phost->gState == HOST_CLASS) || (phost->gState == HOST_CLASS_REQUEST))
 800a8c8:	7803      	ldrb	r3, [r0, #0]
 800a8ca:	b2db      	uxtb	r3, r3
 800a8cc:	2b0b      	cmp	r3, #11
 800a8ce:	d006      	beq.n	800a8de <USBH_CDC_GetLineCoding+0x20>
 800a8d0:	7803      	ldrb	r3, [r0, #0]
 800a8d2:	b2db      	uxtb	r3, r3
 800a8d4:	2b06      	cmp	r3, #6
 800a8d6:	d002      	beq.n	800a8de <USBH_CDC_GetLineCoding+0x20>
    *linecoding = CDC_Handle->LineCoding;
    return USBH_OK;
  }
  else
  {
    return USBH_FAIL;
 800a8d8:	2002      	movs	r0, #2
  }
}
 800a8da:	bc10      	pop	{r4}
 800a8dc:	4770      	bx	lr
    *linecoding = CDC_Handle->LineCoding;
 800a8de:	3240      	adds	r2, #64	; 0x40
 800a8e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a8e4:	e884 0003 	stmia.w	r4, {r0, r1}
    return USBH_OK;
 800a8e8:	2000      	movs	r0, #0
 800a8ea:	e7f6      	b.n	800a8da <USBH_CDC_GetLineCoding+0x1c>

0800a8ec <USBH_CDC_GetLastReceivedDataSize>:
  * @brief  This function return last received data size
  * @param  None
  * @retval None
  */
uint16_t USBH_CDC_GetLastReceivedDataSize(USBH_HandleTypeDef *phost)
{
 800a8ec:	b508      	push	{r3, lr}
  uint32_t dataSize;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a8ee:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800a8f2:	69da      	ldr	r2, [r3, #28]

  if(phost->gState == HOST_CLASS)
 800a8f4:	7803      	ldrb	r3, [r0, #0]
 800a8f6:	b2db      	uxtb	r3, r3
 800a8f8:	2b0b      	cmp	r3, #11
 800a8fa:	d002      	beq.n	800a902 <USBH_CDC_GetLastReceivedDataSize+0x16>
  {
    dataSize = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
  }
  else
  {
    dataSize =  0U;
 800a8fc:	2000      	movs	r0, #0
  }

  return (uint16_t)dataSize;
}
 800a8fe:	b280      	uxth	r0, r0
 800a900:	bd08      	pop	{r3, pc}
    dataSize = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800a902:	7b11      	ldrb	r1, [r2, #12]
 800a904:	f001 fdd6 	bl	800c4b4 <USBH_LL_GetLastXferSize>
 800a908:	e7f9      	b.n	800a8fe <USBH_CDC_GetLastReceivedDataSize+0x12>

0800a90a <USBH_CDC_Transmit>:
  * @retval None
  */
USBH_StatusTypeDef  USBH_CDC_Transmit(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint32_t length)
{
  USBH_StatusTypeDef Status = USBH_BUSY;
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a90a:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800a90e:	69db      	ldr	r3, [r3, #28]

  if((CDC_Handle->state == CDC_IDLE_STATE) || (CDC_Handle->state == CDC_TRANSFER_DATA))
 800a910:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
 800a914:	b118      	cbz	r0, 800a91e <USBH_CDC_Transmit+0x14>
 800a916:	2803      	cmp	r0, #3
 800a918:	d001      	beq.n	800a91e <USBH_CDC_Transmit+0x14>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a91a:	2001      	movs	r0, #1
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
  }
  return Status;
}
 800a91c:	4770      	bx	lr
    CDC_Handle->pTxData = pbuff;
 800a91e:	61d9      	str	r1, [r3, #28]
    CDC_Handle->TxDataLength = length;
 800a920:	625a      	str	r2, [r3, #36]	; 0x24
    CDC_Handle->state = CDC_TRANSFER_DATA;
 800a922:	2203      	movs	r2, #3
 800a924:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a928:	2201      	movs	r2, #1
 800a92a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    Status = USBH_OK;
 800a92e:	2000      	movs	r0, #0
 800a930:	4770      	bx	lr

0800a932 <USBH_CDC_Receive>:
* @retval None
*/
USBH_StatusTypeDef  USBH_CDC_Receive(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint32_t length)
{
  USBH_StatusTypeDef Status = USBH_BUSY;
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a932:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800a936:	69db      	ldr	r3, [r3, #28]

  if((CDC_Handle->state == CDC_IDLE_STATE) || (CDC_Handle->state == CDC_TRANSFER_DATA))
 800a938:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
 800a93c:	b118      	cbz	r0, 800a946 <USBH_CDC_Receive+0x14>
 800a93e:	2803      	cmp	r0, #3
 800a940:	d001      	beq.n	800a946 <USBH_CDC_Receive+0x14>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a942:	2001      	movs	r0, #1
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
  }
  return Status;
}
 800a944:	4770      	bx	lr
    CDC_Handle->pRxData = pbuff;
 800a946:	6219      	str	r1, [r3, #32]
    CDC_Handle->RxDataLength = length;
 800a948:	629a      	str	r2, [r3, #40]	; 0x28
    CDC_Handle->state = CDC_TRANSFER_DATA;
 800a94a:	2203      	movs	r2, #3
 800a94c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800a950:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    Status = USBH_OK;
 800a954:	2000      	movs	r0, #0
 800a956:	4770      	bx	lr

0800a958 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800a958:	4770      	bx	lr

0800a95a <CDC_ProcessTransmission>:
{
 800a95a:	b530      	push	{r4, r5, lr}
 800a95c:	b083      	sub	sp, #12
 800a95e:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a960:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800a964:	69dc      	ldr	r4, [r3, #28]
  switch (CDC_Handle->data_tx_state)
 800a966:	f894 304d 	ldrb.w	r3, [r4, #77]	; 0x4d
 800a96a:	2b01      	cmp	r3, #1
 800a96c:	d003      	beq.n	800a976 <CDC_ProcessTransmission+0x1c>
 800a96e:	2b02      	cmp	r3, #2
 800a970:	d019      	beq.n	800a9a6 <CDC_ProcessTransmission+0x4c>
}
 800a972:	b003      	add	sp, #12
 800a974:	bd30      	pop	{r4, r5, pc}
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a976:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a978:	8b22      	ldrh	r2, [r4, #24]
 800a97a:	4290      	cmp	r0, r2
 800a97c:	d90a      	bls.n	800a994 <CDC_ProcessTransmission+0x3a>
      USBH_BulkSendData (phost,
 800a97e:	7b63      	ldrb	r3, [r4, #13]
 800a980:	69e1      	ldr	r1, [r4, #28]
 800a982:	2001      	movs	r0, #1
 800a984:	9000      	str	r0, [sp, #0]
 800a986:	4628      	mov	r0, r5
 800a988:	f000 fe7a 	bl	800b680 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800a98c:	2302      	movs	r3, #2
 800a98e:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
    break;
 800a992:	e7ee      	b.n	800a972 <CDC_ProcessTransmission+0x18>
      USBH_BulkSendData (phost,
 800a994:	7b63      	ldrb	r3, [r4, #13]
 800a996:	69e1      	ldr	r1, [r4, #28]
 800a998:	2201      	movs	r2, #1
 800a99a:	9200      	str	r2, [sp, #0]
 800a99c:	b282      	uxth	r2, r0
 800a99e:	4628      	mov	r0, r5
 800a9a0:	f000 fe6e 	bl	800b680 <USBH_BulkSendData>
 800a9a4:	e7f2      	b.n	800a98c <CDC_ProcessTransmission+0x32>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800a9a6:	7b61      	ldrb	r1, [r4, #13]
 800a9a8:	f001 fd8a 	bl	800c4c0 <USBH_LL_GetURBState>
    if (URB_Status == USBH_URB_DONE)
 800a9ac:	2801      	cmp	r0, #1
 800a9ae:	d005      	beq.n	800a9bc <CDC_ProcessTransmission+0x62>
      if (URB_Status == USBH_URB_NOTREADY)
 800a9b0:	2802      	cmp	r0, #2
 800a9b2:	d1de      	bne.n	800a972 <CDC_ProcessTransmission+0x18>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
}
 800a9ba:	e7da      	b.n	800a972 <CDC_ProcessTransmission+0x18>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a9bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a9be:	8b22      	ldrh	r2, [r4, #24]
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d90a      	bls.n	800a9da <CDC_ProcessTransmission+0x80>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800a9c4:	1a9b      	subs	r3, r3, r2
 800a9c6:	6263      	str	r3, [r4, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800a9c8:	69e3      	ldr	r3, [r4, #28]
 800a9ca:	441a      	add	r2, r3
 800a9cc:	61e2      	str	r2, [r4, #28]
      if (CDC_Handle->TxDataLength > 0U)
 800a9ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a9d0:	b133      	cbz	r3, 800a9e0 <CDC_ProcessTransmission+0x86>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a9d2:	2301      	movs	r3, #1
 800a9d4:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
 800a9d8:	e7cb      	b.n	800a972 <CDC_ProcessTransmission+0x18>
        CDC_Handle->TxDataLength = 0U;
 800a9da:	2300      	movs	r3, #0
 800a9dc:	6263      	str	r3, [r4, #36]	; 0x24
 800a9de:	e7f6      	b.n	800a9ce <CDC_ProcessTransmission+0x74>
        CDC_Handle->data_tx_state = CDC_IDLE;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800a9e6:	4628      	mov	r0, r5
 800a9e8:	f7ff ffb6 	bl	800a958 <USBH_CDC_TransmitCallback>
 800a9ec:	e7c1      	b.n	800a972 <CDC_ProcessTransmission+0x18>

0800a9ee <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800a9ee:	4770      	bx	lr

0800a9f0 <CDC_ProcessReception>:
{
 800a9f0:	b538      	push	{r3, r4, r5, lr}
 800a9f2:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a9f4:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800a9f8:	69dc      	ldr	r4, [r3, #28]
  switch(CDC_Handle->data_rx_state)
 800a9fa:	f894 304e 	ldrb.w	r3, [r4, #78]	; 0x4e
 800a9fe:	2b03      	cmp	r3, #3
 800aa00:	d002      	beq.n	800aa08 <CDC_ProcessReception+0x18>
 800aa02:	2b04      	cmp	r3, #4
 800aa04:	d009      	beq.n	800aa1a <CDC_ProcessReception+0x2a>
 800aa06:	bd38      	pop	{r3, r4, r5, pc}
    USBH_BulkReceiveData (phost,
 800aa08:	7b23      	ldrb	r3, [r4, #12]
 800aa0a:	8b62      	ldrh	r2, [r4, #26]
 800aa0c:	6a21      	ldr	r1, [r4, #32]
 800aa0e:	f000 fe4d 	bl	800b6ac <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800aa12:	2304      	movs	r3, #4
 800aa14:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
    break;
 800aa18:	bd38      	pop	{r3, r4, r5, pc}
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800aa1a:	7b21      	ldrb	r1, [r4, #12]
 800aa1c:	f001 fd50 	bl	800c4c0 <USBH_LL_GetURBState>
    if(URB_Status == USBH_URB_DONE)
 800aa20:	2801      	cmp	r0, #1
 800aa22:	d000      	beq.n	800aa26 <CDC_ProcessReception+0x36>
 800aa24:	bd38      	pop	{r3, r4, r5, pc}
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800aa26:	7b21      	ldrb	r1, [r4, #12]
 800aa28:	4628      	mov	r0, r5
 800aa2a:	f001 fd43 	bl	800c4b4 <USBH_LL_GetLastXferSize>
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800aa2e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800aa30:	4298      	cmp	r0, r3
 800aa32:	d002      	beq.n	800aa3a <CDC_ProcessReception+0x4a>
 800aa34:	8b62      	ldrh	r2, [r4, #26]
 800aa36:	4290      	cmp	r0, r2
 800aa38:	d806      	bhi.n	800aa48 <CDC_ProcessReception+0x58>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800aa40:	4628      	mov	r0, r5
 800aa42:	f7ff ffd4 	bl	800a9ee <USBH_CDC_ReceiveCallback>
}
 800aa46:	e7ed      	b.n	800aa24 <CDC_ProcessReception+0x34>
        CDC_Handle->RxDataLength -= length ;
 800aa48:	1a1b      	subs	r3, r3, r0
 800aa4a:	62a3      	str	r3, [r4, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800aa4c:	6a23      	ldr	r3, [r4, #32]
 800aa4e:	4418      	add	r0, r3
 800aa50:	6220      	str	r0, [r4, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800aa52:	2303      	movs	r3, #3
 800aa54:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
 800aa58:	bd38      	pop	{r3, r4, r5, pc}

0800aa5a <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800aa5a:	4770      	bx	lr

0800aa5c <USBH_CDC_Process>:
{
 800aa5c:	b538      	push	{r3, r4, r5, lr}
 800aa5e:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800aa60:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800aa64:	69dc      	ldr	r4, [r3, #28]
  switch(CDC_Handle->state)
 800aa66:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 800aa6a:	2b04      	cmp	r3, #4
 800aa6c:	d804      	bhi.n	800aa78 <USBH_CDC_Process+0x1c>
 800aa6e:	e8df f003 	tbb	[pc, r3]
 800aa72:	0553      	.short	0x0553
 800aa74:	4316      	.short	0x4316
 800aa76:	4a          	.byte	0x4a
 800aa77:	00          	.byte	0x00
  USBH_StatusTypeDef status = USBH_BUSY;
 800aa78:	2301      	movs	r3, #1
 800aa7a:	e04e      	b.n	800ab1a <USBH_CDC_Process+0xbe>
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800aa7c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800aa7e:	f7ff fde7 	bl	800a650 <SetLineCoding>
    if(req_status == USBH_OK)
 800aa82:	4603      	mov	r3, r0
 800aa84:	b130      	cbz	r0, 800aa94 <USBH_CDC_Process+0x38>
      if(req_status != USBH_BUSY)
 800aa86:	2801      	cmp	r0, #1
 800aa88:	d047      	beq.n	800ab1a <USBH_CDC_Process+0xbe>
        CDC_Handle->state = CDC_ERROR_STATE;
 800aa8a:	2304      	movs	r3, #4
 800aa8c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 800aa90:	2301      	movs	r3, #1
 800aa92:	e042      	b.n	800ab1a <USBH_CDC_Process+0xbe>
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800aa94:	2302      	movs	r3, #2
 800aa96:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	e03d      	b.n	800ab1a <USBH_CDC_Process+0xbe>
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800aa9e:	f104 0140 	add.w	r1, r4, #64	; 0x40
 800aaa2:	f7ff fde2 	bl	800a66a <GetLineCoding>
    if(req_status == USBH_OK)
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	b9f8      	cbnz	r0, 800aaea <USBH_CDC_Process+0x8e>
      CDC_Handle->state = CDC_IDLE_STATE;
 800aaaa:	2300      	movs	r3, #0
 800aaac:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800aab0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800aab2:	f003 12ff 	and.w	r2, r3, #16711935	; 0xff00ff
 800aab6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800aab8:	684b      	ldr	r3, [r1, #4]
 800aaba:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 800aabe:	429a      	cmp	r2, r3
 800aac0:	d001      	beq.n	800aac6 <USBH_CDC_Process+0x6a>
  USBH_StatusTypeDef status = USBH_BUSY;
 800aac2:	2301      	movs	r3, #1
 800aac4:	e029      	b.n	800ab1a <USBH_CDC_Process+0xbe>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800aac6:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 800aaca:	794b      	ldrb	r3, [r1, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800aacc:	429a      	cmp	r2, r3
 800aace:	d001      	beq.n	800aad4 <USBH_CDC_Process+0x78>
  USBH_StatusTypeDef status = USBH_BUSY;
 800aad0:	2301      	movs	r3, #1
 800aad2:	e022      	b.n	800ab1a <USBH_CDC_Process+0xbe>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800aad4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800aad6:	680b      	ldr	r3, [r1, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800aad8:	429a      	cmp	r2, r3
 800aada:	d001      	beq.n	800aae0 <USBH_CDC_Process+0x84>
  USBH_StatusTypeDef status = USBH_BUSY;
 800aadc:	2301      	movs	r3, #1
 800aade:	e01c      	b.n	800ab1a <USBH_CDC_Process+0xbe>
        USBH_CDC_LineCodingChanged(phost);
 800aae0:	4628      	mov	r0, r5
 800aae2:	f7ff ffba 	bl	800aa5a <USBH_CDC_LineCodingChanged>
  USBH_StatusTypeDef status = USBH_BUSY;
 800aae6:	2301      	movs	r3, #1
 800aae8:	e017      	b.n	800ab1a <USBH_CDC_Process+0xbe>
      if(req_status != USBH_BUSY)
 800aaea:	2801      	cmp	r0, #1
 800aaec:	d015      	beq.n	800ab1a <USBH_CDC_Process+0xbe>
        CDC_Handle->state = CDC_ERROR_STATE;
 800aaee:	2304      	movs	r3, #4
 800aaf0:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	e010      	b.n	800ab1a <USBH_CDC_Process+0xbe>
    CDC_ProcessTransmission(phost);
 800aaf8:	f7ff ff2f 	bl	800a95a <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800aafc:	4628      	mov	r0, r5
 800aafe:	f7ff ff77 	bl	800a9f0 <CDC_ProcessReception>
  USBH_StatusTypeDef status = USBH_BUSY;
 800ab02:	2301      	movs	r3, #1
    break;
 800ab04:	e009      	b.n	800ab1a <USBH_CDC_Process+0xbe>
    req_status = USBH_ClrFeature(phost, 0x00U);
 800ab06:	2100      	movs	r1, #0
 800ab08:	f000 fd71 	bl	800b5ee <USBH_ClrFeature>
    if(req_status == USBH_OK )
 800ab0c:	b938      	cbnz	r0, 800ab1e <USBH_CDC_Process+0xc2>
      CDC_Handle->state = CDC_IDLE_STATE ;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 800ab14:	2301      	movs	r3, #1
 800ab16:	e000      	b.n	800ab1a <USBH_CDC_Process+0xbe>
    status = USBH_OK;
 800ab18:	2300      	movs	r3, #0
}
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	bd38      	pop	{r3, r4, r5, pc}
  USBH_StatusTypeDef status = USBH_BUSY;
 800ab1e:	2301      	movs	r3, #1
 800ab20:	e7fb      	b.n	800ab1a <USBH_CDC_Process+0xbe>

0800ab22 <DeInitStateMachine>:
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
  uint32_t i = 0U;
 800ab22:	2300      	movs	r3, #0

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800ab24:	e005      	b.n	800ab32 <DeInitStateMachine+0x10>
  {
    phost->Pipes[i] = 0U;
 800ab26:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 800ab2a:	2100      	movs	r1, #0
 800ab2c:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800ab30:	3301      	adds	r3, #1
 800ab32:	2b0e      	cmp	r3, #14
 800ab34:	d9f7      	bls.n	800ab26 <DeInitStateMachine+0x4>
 800ab36:	2300      	movs	r3, #0
 800ab38:	e004      	b.n	800ab44 <DeInitStateMachine+0x22>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
  {
    phost->device.Data[i] = 0U;
 800ab3a:	18c2      	adds	r2, r0, r3
 800ab3c:	2100      	movs	r1, #0
 800ab3e:	f882 111c 	strb.w	r1, [r2, #284]	; 0x11c
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800ab42:	3301      	adds	r3, #1
 800ab44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ab48:	d3f7      	bcc.n	800ab3a <DeInitStateMachine+0x18>
  }

  phost->gState = HOST_IDLE;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	7003      	strb	r3, [r0, #0]
  phost->EnumState = ENUM_IDLE;
 800ab4e:	7043      	strb	r3, [r0, #1]
  phost->RequestState = CMD_SEND;
 800ab50:	2201      	movs	r2, #1
 800ab52:	7082      	strb	r2, [r0, #2]
  phost->Timer = 0U;
 800ab54:	f8c0 33bc 	str.w	r3, [r0, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800ab58:	7602      	strb	r2, [r0, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800ab5a:	2140      	movs	r1, #64	; 0x40
 800ab5c:	7181      	strb	r1, [r0, #6]
  phost->Control.errorcount = 0U;
 800ab5e:	7643      	strb	r3, [r0, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800ab60:	f880 331c 	strb.w	r3, [r0, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800ab64:	f880 231d 	strb.w	r2, [r0, #797]	; 0x31d

  return USBH_OK;
}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	4770      	bx	lr

0800ab6c <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800ab6c:	b508      	push	{r3, lr}
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800ab6e:	7803      	ldrb	r3, [r0, #0]
 800ab70:	b2db      	uxtb	r3, r3
 800ab72:	2b0b      	cmp	r3, #11
 800ab74:	d000      	beq.n	800ab78 <USBH_HandleSof+0xc>
 800ab76:	bd08      	pop	{r3, pc}
 800ab78:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d0fa      	beq.n	800ab76 <USBH_HandleSof+0xa>
  {
    phost->pActiveClass->SOFProcess(phost);
 800ab80:	699b      	ldr	r3, [r3, #24]
 800ab82:	4798      	blx	r3
  }
}
 800ab84:	e7f7      	b.n	800ab76 <USBH_HandleSof+0xa>

0800ab86 <USBH_HandleEnum>:
{
 800ab86:	b570      	push	{r4, r5, r6, lr}
 800ab88:	b084      	sub	sp, #16
 800ab8a:	4604      	mov	r4, r0
  switch (phost->EnumState)
 800ab8c:	7843      	ldrb	r3, [r0, #1]
 800ab8e:	2b07      	cmp	r3, #7
 800ab90:	f200 80a4 	bhi.w	800acdc <USBH_HandleEnum+0x156>
 800ab94:	e8df f003 	tbb	[pc, r3]
 800ab98:	5e352c04 	.word	0x5e352c04
 800ab9c:	92817067 	.word	0x92817067
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800aba0:	2108      	movs	r1, #8
 800aba2:	f000 fc96 	bl	800b4d2 <USBH_Get_DevDesc>
 800aba6:	b118      	cbz	r0, 800abb0 <USBH_HandleEnum+0x2a>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800aba8:	2501      	movs	r5, #1
}
 800abaa:	4628      	mov	r0, r5
 800abac:	b004      	add	sp, #16
 800abae:	bd70      	pop	{r4, r5, r6, pc}
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800abb0:	f894 2329 	ldrb.w	r2, [r4, #809]	; 0x329
 800abb4:	71a2      	strb	r2, [r4, #6]
      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800abb6:	2501      	movs	r5, #1
 800abb8:	7065      	strb	r5, [r4, #1]
      USBH_OpenPipe (phost,
 800abba:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800abbe:	7921      	ldrb	r1, [r4, #4]
 800abc0:	9202      	str	r2, [sp, #8]
 800abc2:	2600      	movs	r6, #0
 800abc4:	9601      	str	r6, [sp, #4]
 800abc6:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 800abca:	9200      	str	r2, [sp, #0]
 800abcc:	2280      	movs	r2, #128	; 0x80
 800abce:	4620      	mov	r0, r4
 800abd0:	f000 fdd1 	bl	800b776 <USBH_OpenPipe>
      USBH_OpenPipe (phost,
 800abd4:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800abd8:	7961      	ldrb	r1, [r4, #5]
 800abda:	79a2      	ldrb	r2, [r4, #6]
 800abdc:	9202      	str	r2, [sp, #8]
 800abde:	9601      	str	r6, [sp, #4]
 800abe0:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 800abe4:	9200      	str	r2, [sp, #0]
 800abe6:	4632      	mov	r2, r6
 800abe8:	4620      	mov	r0, r4
 800abea:	f000 fdc4 	bl	800b776 <USBH_OpenPipe>
 800abee:	e7dc      	b.n	800abaa <USBH_HandleEnum+0x24>
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800abf0:	2112      	movs	r1, #18
 800abf2:	f000 fc6e 	bl	800b4d2 <USBH_Get_DevDesc>
 800abf6:	2800      	cmp	r0, #0
 800abf8:	d172      	bne.n	800ace0 <USBH_HandleEnum+0x15a>
      phost->EnumState = ENUM_SET_ADDR;
 800abfa:	2302      	movs	r3, #2
 800abfc:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800abfe:	2501      	movs	r5, #1
 800ac00:	e7d3      	b.n	800abaa <USBH_HandleEnum+0x24>
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800ac02:	2101      	movs	r1, #1
 800ac04:	f000 fcaf 	bl	800b566 <USBH_SetAddress>
 800ac08:	b108      	cbz	r0, 800ac0e <USBH_HandleEnum+0x88>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800ac0a:	2501      	movs	r5, #1
 800ac0c:	e7cd      	b.n	800abaa <USBH_HandleEnum+0x24>
      USBH_Delay(2U);
 800ac0e:	2002      	movs	r0, #2
 800ac10:	f001 fc97 	bl	800c542 <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 800ac14:	2501      	movs	r5, #1
 800ac16:	f884 531c 	strb.w	r5, [r4, #796]	; 0x31c
      phost->EnumState = ENUM_GET_CFG_DESC;
 800ac1a:	2303      	movs	r3, #3
 800ac1c:	7063      	strb	r3, [r4, #1]
      USBH_OpenPipe (phost,
 800ac1e:	7921      	ldrb	r1, [r4, #4]
 800ac20:	79a3      	ldrb	r3, [r4, #6]
 800ac22:	9302      	str	r3, [sp, #8]
 800ac24:	2600      	movs	r6, #0
 800ac26:	9601      	str	r6, [sp, #4]
 800ac28:	f894 331d 	ldrb.w	r3, [r4, #797]	; 0x31d
 800ac2c:	9300      	str	r3, [sp, #0]
 800ac2e:	462b      	mov	r3, r5
 800ac30:	2280      	movs	r2, #128	; 0x80
 800ac32:	4620      	mov	r0, r4
 800ac34:	f000 fd9f 	bl	800b776 <USBH_OpenPipe>
      USBH_OpenPipe (phost,
 800ac38:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800ac3c:	7961      	ldrb	r1, [r4, #5]
 800ac3e:	79a2      	ldrb	r2, [r4, #6]
 800ac40:	9202      	str	r2, [sp, #8]
 800ac42:	9601      	str	r6, [sp, #4]
 800ac44:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 800ac48:	9200      	str	r2, [sp, #0]
 800ac4a:	4632      	mov	r2, r6
 800ac4c:	4620      	mov	r0, r4
 800ac4e:	f000 fd92 	bl	800b776 <USBH_OpenPipe>
 800ac52:	e7aa      	b.n	800abaa <USBH_HandleEnum+0x24>
    if ( USBH_Get_CfgDesc(phost,
 800ac54:	2109      	movs	r1, #9
 800ac56:	f000 fc55 	bl	800b504 <USBH_Get_CfgDesc>
 800ac5a:	2800      	cmp	r0, #0
 800ac5c:	d142      	bne.n	800ace4 <USBH_HandleEnum+0x15e>
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800ac5e:	2304      	movs	r3, #4
 800ac60:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800ac62:	2501      	movs	r5, #1
 800ac64:	e7a1      	b.n	800abaa <USBH_HandleEnum+0x24>
    if (USBH_Get_CfgDesc(phost,
 800ac66:	f8b0 1336 	ldrh.w	r1, [r0, #822]	; 0x336
 800ac6a:	f000 fc4b 	bl	800b504 <USBH_Get_CfgDesc>
 800ac6e:	bbd8      	cbnz	r0, 800ace8 <USBH_HandleEnum+0x162>
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800ac70:	2305      	movs	r3, #5
 800ac72:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800ac74:	2501      	movs	r5, #1
 800ac76:	e798      	b.n	800abaa <USBH_HandleEnum+0x24>
    if (phost->device.DevDesc.iManufacturer != 0U)
 800ac78:	f890 1330 	ldrb.w	r1, [r0, #816]	; 0x330
 800ac7c:	b919      	cbnz	r1, 800ac86 <USBH_HandleEnum+0x100>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ac7e:	2306      	movs	r3, #6
 800ac80:	7043      	strb	r3, [r0, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800ac82:	2501      	movs	r5, #1
 800ac84:	e791      	b.n	800abaa <USBH_HandleEnum+0x24>
      if ( USBH_Get_StringDesc(phost,
 800ac86:	23ff      	movs	r3, #255	; 0xff
 800ac88:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 800ac8c:	f000 fc53 	bl	800b536 <USBH_Get_StringDesc>
 800ac90:	bb60      	cbnz	r0, 800acec <USBH_HandleEnum+0x166>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ac92:	2306      	movs	r3, #6
 800ac94:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800ac96:	2501      	movs	r5, #1
 800ac98:	e787      	b.n	800abaa <USBH_HandleEnum+0x24>
    if (phost->device.DevDesc.iProduct != 0U)
 800ac9a:	f890 1331 	ldrb.w	r1, [r0, #817]	; 0x331
 800ac9e:	b919      	cbnz	r1, 800aca8 <USBH_HandleEnum+0x122>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800aca0:	2307      	movs	r3, #7
 800aca2:	7043      	strb	r3, [r0, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800aca4:	2501      	movs	r5, #1
 800aca6:	e780      	b.n	800abaa <USBH_HandleEnum+0x24>
      if ( USBH_Get_StringDesc(phost,
 800aca8:	23ff      	movs	r3, #255	; 0xff
 800acaa:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 800acae:	f000 fc42 	bl	800b536 <USBH_Get_StringDesc>
 800acb2:	b9e8      	cbnz	r0, 800acf0 <USBH_HandleEnum+0x16a>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800acb4:	2307      	movs	r3, #7
 800acb6:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800acb8:	2501      	movs	r5, #1
 800acba:	e776      	b.n	800abaa <USBH_HandleEnum+0x24>
    if (phost->device.DevDesc.iSerialNumber != 0U)
 800acbc:	f890 1332 	ldrb.w	r1, [r0, #818]	; 0x332
 800acc0:	b909      	cbnz	r1, 800acc6 <USBH_HandleEnum+0x140>
      Status = USBH_OK;
 800acc2:	2500      	movs	r5, #0
 800acc4:	e771      	b.n	800abaa <USBH_HandleEnum+0x24>
      if ( USBH_Get_StringDesc(phost,
 800acc6:	23ff      	movs	r3, #255	; 0xff
 800acc8:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 800accc:	f000 fc33 	bl	800b536 <USBH_Get_StringDesc>
 800acd0:	4605      	mov	r5, r0
 800acd2:	2800      	cmp	r0, #0
 800acd4:	f43f af69 	beq.w	800abaa <USBH_HandleEnum+0x24>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800acd8:	2501      	movs	r5, #1
 800acda:	e766      	b.n	800abaa <USBH_HandleEnum+0x24>
 800acdc:	2501      	movs	r5, #1
 800acde:	e764      	b.n	800abaa <USBH_HandleEnum+0x24>
 800ace0:	2501      	movs	r5, #1
 800ace2:	e762      	b.n	800abaa <USBH_HandleEnum+0x24>
 800ace4:	2501      	movs	r5, #1
 800ace6:	e760      	b.n	800abaa <USBH_HandleEnum+0x24>
 800ace8:	2501      	movs	r5, #1
 800acea:	e75e      	b.n	800abaa <USBH_HandleEnum+0x24>
 800acec:	2501      	movs	r5, #1
 800acee:	e75c      	b.n	800abaa <USBH_HandleEnum+0x24>
 800acf0:	2501      	movs	r5, #1
 800acf2:	e75a      	b.n	800abaa <USBH_HandleEnum+0x24>

0800acf4 <USBH_Init>:
  if(phost == NULL)
 800acf4:	b198      	cbz	r0, 800ad1e <USBH_Init+0x2a>
{
 800acf6:	b538      	push	{r3, r4, r5, lr}
 800acf8:	4604      	mov	r4, r0
 800acfa:	460d      	mov	r5, r1
  phost->id = id;
 800acfc:	f880 23c0 	strb.w	r2, [r0, #960]	; 0x3c0
  phost->pActiveClass = NULL;
 800ad00:	2300      	movs	r3, #0
 800ad02:	f8c0 3378 	str.w	r3, [r0, #888]	; 0x378
  phost->ClassNumber = 0U;
 800ad06:	f8c0 337c 	str.w	r3, [r0, #892]	; 0x37c
  DeInitStateMachine(phost);
 800ad0a:	f7ff ff0a 	bl	800ab22 <DeInitStateMachine>
  if(pUsrFunc != NULL)
 800ad0e:	b10d      	cbz	r5, 800ad14 <USBH_Init+0x20>
    phost->pUser = pUsrFunc;
 800ad10:	f8c4 53c8 	str.w	r5, [r4, #968]	; 0x3c8
  USBH_LL_Init(phost);
 800ad14:	4620      	mov	r0, r4
 800ad16:	f001 fb94 	bl	800c442 <USBH_LL_Init>
  return USBH_OK;
 800ad1a:	2000      	movs	r0, #0
 800ad1c:	bd38      	pop	{r3, r4, r5, pc}
    return USBH_FAIL;
 800ad1e:	2002      	movs	r0, #2
 800ad20:	4770      	bx	lr

0800ad22 <USBH_DeInit>:
{
 800ad22:	b510      	push	{r4, lr}
 800ad24:	4604      	mov	r4, r0
  DeInitStateMachine(phost);
 800ad26:	f7ff fefc 	bl	800ab22 <DeInitStateMachine>
  if (phost->pData != NULL)
 800ad2a:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 800ad2e:	b113      	cbz	r3, 800ad36 <USBH_DeInit+0x14>
    USBH_LL_Stop(phost);
 800ad30:	4620      	mov	r0, r4
 800ad32:	f001 fc23 	bl	800c57c <USBH_LL_Stop>
}
 800ad36:	2000      	movs	r0, #0
 800ad38:	bd10      	pop	{r4, pc}

0800ad3a <USBH_RegisterClass>:
  if(pclass != 0)
 800ad3a:	460a      	mov	r2, r1
 800ad3c:	b169      	cbz	r1, 800ad5a <USBH_RegisterClass+0x20>
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800ad3e:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 800ad42:	b10b      	cbz	r3, 800ad48 <USBH_RegisterClass+0xe>
      status = USBH_FAIL;
 800ad44:	2002      	movs	r0, #2
}
 800ad46:	4770      	bx	lr
      phost->pClass[phost->ClassNumber++] = pclass;
 800ad48:	1c59      	adds	r1, r3, #1
 800ad4a:	f8c0 137c 	str.w	r1, [r0, #892]	; 0x37c
 800ad4e:	33dc      	adds	r3, #220	; 0xdc
 800ad50:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800ad54:	6042      	str	r2, [r0, #4]
      status = USBH_OK;
 800ad56:	2000      	movs	r0, #0
 800ad58:	4770      	bx	lr
    status = USBH_FAIL;
 800ad5a:	2002      	movs	r0, #2
 800ad5c:	4770      	bx	lr

0800ad5e <USBH_SelectInterface>:
  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800ad5e:	f890 3338 	ldrb.w	r3, [r0, #824]	; 0x338
 800ad62:	428b      	cmp	r3, r1
 800ad64:	d801      	bhi.n	800ad6a <USBH_SelectInterface+0xc>
    status = USBH_FAIL;
 800ad66:	2002      	movs	r0, #2
}
 800ad68:	4770      	bx	lr
    phost->device.current_interface = interface;
 800ad6a:	f880 1320 	strb.w	r1, [r0, #800]	; 0x320
  USBH_StatusTypeDef   status = USBH_OK;
 800ad6e:	2000      	movs	r0, #0
 800ad70:	4770      	bx	lr

0800ad72 <USBH_GetActiveClass>:
}
 800ad72:	f890 0343 	ldrb.w	r0, [r0, #835]	; 0x343
 800ad76:	4770      	bx	lr

0800ad78 <USBH_FindInterface>:
{
 800ad78:	b470      	push	{r4, r5, r6}
 800ad7a:	4606      	mov	r6, r0
  uint8_t                        if_ix = 0U;
 800ad7c:	2000      	movs	r0, #0
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ad7e:	e00a      	b.n	800ad96 <USBH_FindInterface+0x1e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800ad80:	241a      	movs	r4, #26
 800ad82:	fb04 6405 	mla	r4, r4, r5, r6
 800ad86:	f894 4344 	ldrb.w	r4, [r4, #836]	; 0x344
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800ad8a:	4294      	cmp	r4, r2
 800ad8c:	d010      	beq.n	800adb0 <USBH_FindInterface+0x38>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800ad8e:	2aff      	cmp	r2, #255	; 0xff
 800ad90:	d00e      	beq.n	800adb0 <USBH_FindInterface+0x38>
    if_ix++;
 800ad92:	1c44      	adds	r4, r0, #1
 800ad94:	b2e0      	uxtb	r0, r4
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ad96:	2801      	cmp	r0, #1
 800ad98:	d814      	bhi.n	800adc4 <USBH_FindInterface+0x4c>
    pif = &pcfg->Itf_Desc[if_ix];
 800ad9a:	4605      	mov	r5, r0
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800ad9c:	241a      	movs	r4, #26
 800ad9e:	fb04 6400 	mla	r4, r4, r0, r6
 800ada2:	f894 4343 	ldrb.w	r4, [r4, #835]	; 0x343
 800ada6:	428c      	cmp	r4, r1
 800ada8:	d0ea      	beq.n	800ad80 <USBH_FindInterface+0x8>
 800adaa:	29ff      	cmp	r1, #255	; 0xff
 800adac:	d1f1      	bne.n	800ad92 <USBH_FindInterface+0x1a>
 800adae:	e7e7      	b.n	800ad80 <USBH_FindInterface+0x8>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800adb0:	241a      	movs	r4, #26
 800adb2:	fb04 6505 	mla	r5, r4, r5, r6
 800adb6:	f895 4345 	ldrb.w	r4, [r5, #837]	; 0x345
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800adba:	429c      	cmp	r4, r3
 800adbc:	d003      	beq.n	800adc6 <USBH_FindInterface+0x4e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800adbe:	2bff      	cmp	r3, #255	; 0xff
 800adc0:	d1e7      	bne.n	800ad92 <USBH_FindInterface+0x1a>
 800adc2:	e000      	b.n	800adc6 <USBH_FindInterface+0x4e>
  return 0xFFU;
 800adc4:	20ff      	movs	r0, #255	; 0xff
}
 800adc6:	bc70      	pop	{r4, r5, r6}
 800adc8:	4770      	bx	lr

0800adca <USBH_FindInterfaceIndex>:
  uint8_t                        if_ix = 0U;
 800adca:	2300      	movs	r3, #0
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800adcc:	2b01      	cmp	r3, #1
 800adce:	d817      	bhi.n	800ae00 <USBH_FindInterfaceIndex+0x36>
{
 800add0:	b410      	push	{r4}
    if((pif->bInterfaceNumber == interface_number) && (pif->bAlternateSetting == alt_settings))
 800add2:	241a      	movs	r4, #26
 800add4:	fb04 0403 	mla	r4, r4, r3, r0
 800add8:	f894 4340 	ldrb.w	r4, [r4, #832]	; 0x340
 800addc:	428c      	cmp	r4, r1
 800adde:	d007      	beq.n	800adf0 <USBH_FindInterfaceIndex+0x26>
    if_ix++;
 800ade0:	3301      	adds	r3, #1
 800ade2:	b2db      	uxtb	r3, r3
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ade4:	2b01      	cmp	r3, #1
 800ade6:	d9f4      	bls.n	800add2 <USBH_FindInterfaceIndex+0x8>
  return 0xFFU;
 800ade8:	23ff      	movs	r3, #255	; 0xff
}
 800adea:	4618      	mov	r0, r3
 800adec:	bc10      	pop	{r4}
 800adee:	4770      	bx	lr
    if((pif->bInterfaceNumber == interface_number) && (pif->bAlternateSetting == alt_settings))
 800adf0:	241a      	movs	r4, #26
 800adf2:	fb04 0403 	mla	r4, r4, r3, r0
 800adf6:	f894 4341 	ldrb.w	r4, [r4, #833]	; 0x341
 800adfa:	4294      	cmp	r4, r2
 800adfc:	d1f0      	bne.n	800ade0 <USBH_FindInterfaceIndex+0x16>
 800adfe:	e7f4      	b.n	800adea <USBH_FindInterfaceIndex+0x20>
  return 0xFFU;
 800ae00:	23ff      	movs	r3, #255	; 0xff
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	4770      	bx	lr

0800ae06 <USBH_Start>:
{
 800ae06:	b510      	push	{r4, lr}
 800ae08:	4604      	mov	r4, r0
  USBH_LL_Start(phost);
 800ae0a:	f001 fbaf 	bl	800c56c <USBH_LL_Start>
  USBH_LL_DriverVBUS (phost, TRUE);
 800ae0e:	2101      	movs	r1, #1
 800ae10:	4620      	mov	r0, r4
 800ae12:	f001 fb5b 	bl	800c4cc <USBH_LL_DriverVBUS>
}
 800ae16:	2000      	movs	r0, #0
 800ae18:	bd10      	pop	{r4, pc}

0800ae1a <USBH_Stop>:
{
 800ae1a:	b510      	push	{r4, lr}
 800ae1c:	4604      	mov	r4, r0
  USBH_LL_Stop(phost);
 800ae1e:	f001 fbad 	bl	800c57c <USBH_LL_Stop>
  USBH_LL_DriverVBUS (phost, FALSE);
 800ae22:	2100      	movs	r1, #0
 800ae24:	4620      	mov	r0, r4
 800ae26:	f001 fb51 	bl	800c4cc <USBH_LL_DriverVBUS>
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800ae2a:	7921      	ldrb	r1, [r4, #4]
 800ae2c:	4620      	mov	r0, r4
 800ae2e:	f000 fcc8 	bl	800b7c2 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800ae32:	7961      	ldrb	r1, [r4, #5]
 800ae34:	4620      	mov	r0, r4
 800ae36:	f000 fcc4 	bl	800b7c2 <USBH_FreePipe>
}
 800ae3a:	2000      	movs	r0, #0
 800ae3c:	bd10      	pop	{r4, pc}

0800ae3e <USBH_ReEnumerate>:
{
 800ae3e:	b510      	push	{r4, lr}
 800ae40:	4604      	mov	r4, r0
  USBH_Stop(phost);
 800ae42:	f7ff ffea 	bl	800ae1a <USBH_Stop>
  USBH_Delay(200U);
 800ae46:	20c8      	movs	r0, #200	; 0xc8
 800ae48:	f001 fb7b 	bl	800c542 <USBH_Delay>
  DeInitStateMachine(phost);
 800ae4c:	4620      	mov	r0, r4
 800ae4e:	f7ff fe68 	bl	800ab22 <DeInitStateMachine>
  USBH_Start(phost);
 800ae52:	4620      	mov	r0, r4
 800ae54:	f7ff ffd7 	bl	800ae06 <USBH_Start>
}
 800ae58:	2000      	movs	r0, #0
 800ae5a:	bd10      	pop	{r4, pc}

0800ae5c <USBH_LL_SetTimer>:
  phost->Timer = time;
 800ae5c:	f8c0 13bc 	str.w	r1, [r0, #956]	; 0x3bc
 800ae60:	4770      	bx	lr

0800ae62 <USBH_LL_IncTimer>:
{
 800ae62:	b508      	push	{r3, lr}
  phost->Timer ++;
 800ae64:	f8d0 33bc 	ldr.w	r3, [r0, #956]	; 0x3bc
 800ae68:	3301      	adds	r3, #1
 800ae6a:	f8c0 33bc 	str.w	r3, [r0, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800ae6e:	f7ff fe7d 	bl	800ab6c <USBH_HandleSof>
 800ae72:	bd08      	pop	{r3, pc}

0800ae74 <USBH_LL_PortEnabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 1U;
 800ae74:	2301      	movs	r3, #1
 800ae76:	f880 331f 	strb.w	r3, [r0, #799]	; 0x31f
 800ae7a:	4770      	bx	lr

0800ae7c <USBH_LL_PortDisabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 0U;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	f880 331f 	strb.w	r3, [r0, #799]	; 0x31f
 800ae82:	4770      	bx	lr

0800ae84 <USBH_IsPortEnabled>:
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
  return(phost->device.PortEnabled);
}
 800ae84:	f890 031f 	ldrb.w	r0, [r0, #799]	; 0x31f
 800ae88:	4770      	bx	lr

0800ae8a <USBH_Process>:
{
 800ae8a:	b530      	push	{r4, r5, lr}
 800ae8c:	b087      	sub	sp, #28
 800ae8e:	4604      	mov	r4, r0
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800ae90:	2302      	movs	r3, #2
 800ae92:	f88d 3017 	strb.w	r3, [sp, #23]
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 800ae96:	f7ff fff5 	bl	800ae84 <USBH_IsPortEnabled>
 800ae9a:	b938      	cbnz	r0, 800aeac <USBH_Process+0x22>
 800ae9c:	7823      	ldrb	r3, [r4, #0]
 800ae9e:	b12b      	cbz	r3, 800aeac <USBH_Process+0x22>
    if(phost->gState != HOST_DEV_DISCONNECTED)
 800aea0:	7823      	ldrb	r3, [r4, #0]
 800aea2:	b2db      	uxtb	r3, r3
 800aea4:	2b03      	cmp	r3, #3
 800aea6:	d001      	beq.n	800aeac <USBH_Process+0x22>
      phost->gState = HOST_DEV_DISCONNECTED;
 800aea8:	2303      	movs	r3, #3
 800aeaa:	7023      	strb	r3, [r4, #0]
  switch (phost->gState)
 800aeac:	7823      	ldrb	r3, [r4, #0]
 800aeae:	b2db      	uxtb	r3, r3
 800aeb0:	2b0b      	cmp	r3, #11
 800aeb2:	d84a      	bhi.n	800af4a <USBH_Process+0xc0>
 800aeb4:	e8df f003 	tbb	[pc, r3]
 800aeb8:	d01a1306 	.word	0xd01a1306
 800aebc:	5eb54c49 	.word	0x5eb54c49
 800aec0:	c7837268 	.word	0xc7837268
    if (phost->device.is_connected)
 800aec4:	f894 331e 	ldrb.w	r3, [r4, #798]	; 0x31e
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d03e      	beq.n	800af4a <USBH_Process+0xc0>
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800aecc:	2301      	movs	r3, #1
 800aece:	7023      	strb	r3, [r4, #0]
      USBH_Delay(200U);
 800aed0:	20c8      	movs	r0, #200	; 0xc8
 800aed2:	f001 fb36 	bl	800c542 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 800aed6:	4620      	mov	r0, r4
 800aed8:	f001 fb58 	bl	800c58c <USBH_LL_ResetPort>
 800aedc:	e035      	b.n	800af4a <USBH_Process+0xc0>
    if (phost->device.PortEnabled == 1U)
 800aede:	f894 331f 	ldrb.w	r3, [r4, #799]	; 0x31f
 800aee2:	2b01      	cmp	r3, #1
 800aee4:	d131      	bne.n	800af4a <USBH_Process+0xc0>
      phost->gState = HOST_DEV_ATTACHED;
 800aee6:	2302      	movs	r3, #2
 800aee8:	7023      	strb	r3, [r4, #0]
 800aeea:	e02e      	b.n	800af4a <USBH_Process+0xc0>
    USBH_Delay(100U);
 800aeec:	2064      	movs	r0, #100	; 0x64
 800aeee:	f001 fb28 	bl	800c542 <USBH_Delay>
    phost->device.speed = USBH_LL_GetSpeed(phost);
 800aef2:	4620      	mov	r0, r4
 800aef4:	f001 fad0 	bl	800c498 <USBH_LL_GetSpeed>
 800aef8:	f884 031d 	strb.w	r0, [r4, #797]	; 0x31d
    phost->gState = HOST_ENUMERATION;
 800aefc:	2305      	movs	r3, #5
 800aefe:	7023      	strb	r3, [r4, #0]
    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 800af00:	2100      	movs	r1, #0
 800af02:	4620      	mov	r0, r4
 800af04:	f000 fc4c 	bl	800b7a0 <USBH_AllocPipe>
 800af08:	7160      	strb	r0, [r4, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 800af0a:	2180      	movs	r1, #128	; 0x80
 800af0c:	4620      	mov	r0, r4
 800af0e:	f000 fc47 	bl	800b7a0 <USBH_AllocPipe>
 800af12:	4601      	mov	r1, r0
 800af14:	7120      	strb	r0, [r4, #4]
    USBH_OpenPipe (phost,
 800af16:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800af1a:	79a2      	ldrb	r2, [r4, #6]
 800af1c:	9202      	str	r2, [sp, #8]
 800af1e:	2500      	movs	r5, #0
 800af20:	9501      	str	r5, [sp, #4]
 800af22:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 800af26:	9200      	str	r2, [sp, #0]
 800af28:	2280      	movs	r2, #128	; 0x80
 800af2a:	4620      	mov	r0, r4
 800af2c:	f000 fc23 	bl	800b776 <USBH_OpenPipe>
    USBH_OpenPipe (phost,
 800af30:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800af34:	7961      	ldrb	r1, [r4, #5]
 800af36:	79a2      	ldrb	r2, [r4, #6]
 800af38:	9202      	str	r2, [sp, #8]
 800af3a:	9501      	str	r5, [sp, #4]
 800af3c:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 800af40:	9200      	str	r2, [sp, #0]
 800af42:	462a      	mov	r2, r5
 800af44:	4620      	mov	r0, r4
 800af46:	f000 fc16 	bl	800b776 <USBH_OpenPipe>
}
 800af4a:	2000      	movs	r0, #0
 800af4c:	b007      	add	sp, #28
 800af4e:	bd30      	pop	{r4, r5, pc}
    if ( USBH_HandleEnum(phost) == USBH_OK)
 800af50:	4620      	mov	r0, r4
 800af52:	f7ff fe18 	bl	800ab86 <USBH_HandleEnum>
 800af56:	2800      	cmp	r0, #0
 800af58:	d1f7      	bne.n	800af4a <USBH_Process+0xc0>
      phost->device.current_interface = 0U;
 800af5a:	2300      	movs	r3, #0
 800af5c:	f884 3320 	strb.w	r3, [r4, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 800af60:	f894 3333 	ldrb.w	r3, [r4, #819]	; 0x333
 800af64:	2b01      	cmp	r3, #1
 800af66:	d002      	beq.n	800af6e <USBH_Process+0xe4>
        phost->gState  = HOST_INPUT;
 800af68:	2307      	movs	r3, #7
 800af6a:	7023      	strb	r3, [r4, #0]
 800af6c:	e7ed      	b.n	800af4a <USBH_Process+0xc0>
        phost->gState  = HOST_SET_CONFIGURATION;
 800af6e:	2308      	movs	r3, #8
 800af70:	7023      	strb	r3, [r4, #0]
 800af72:	e7ea      	b.n	800af4a <USBH_Process+0xc0>
      if(phost->pUser != NULL)
 800af74:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d0e6      	beq.n	800af4a <USBH_Process+0xc0>
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800af7c:	2101      	movs	r1, #1
 800af7e:	4620      	mov	r0, r4
 800af80:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800af82:	2308      	movs	r3, #8
 800af84:	7023      	strb	r3, [r4, #0]
 800af86:	e7e0      	b.n	800af4a <USBH_Process+0xc0>
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800af88:	f894 1339 	ldrb.w	r1, [r4, #825]	; 0x339
 800af8c:	4620      	mov	r0, r4
 800af8e:	f000 fafb 	bl	800b588 <USBH_SetCfg>
 800af92:	2800      	cmp	r0, #0
 800af94:	d1d9      	bne.n	800af4a <USBH_Process+0xc0>
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 800af96:	2309      	movs	r3, #9
 800af98:	7023      	strb	r3, [r4, #0]
 800af9a:	e7d6      	b.n	800af4a <USBH_Process+0xc0>
    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800af9c:	f894 333b 	ldrb.w	r3, [r4, #827]	; 0x33b
 800afa0:	f013 0f20 	tst.w	r3, #32
 800afa4:	d102      	bne.n	800afac <USBH_Process+0x122>
      phost->gState  = HOST_CHECK_CLASS;
 800afa6:	230a      	movs	r3, #10
 800afa8:	7023      	strb	r3, [r4, #0]
 800afaa:	e7ce      	b.n	800af4a <USBH_Process+0xc0>
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800afac:	2101      	movs	r1, #1
 800afae:	4620      	mov	r0, r4
 800afb0:	f000 fb0c 	bl	800b5cc <USBH_SetFeature>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	d1c8      	bne.n	800af4a <USBH_Process+0xc0>
        phost->gState  = HOST_CHECK_CLASS;
 800afb8:	230a      	movs	r3, #10
 800afba:	7023      	strb	r3, [r4, #0]
 800afbc:	e7c5      	b.n	800af4a <USBH_Process+0xc0>
    if(phost->ClassNumber == 0U)
 800afbe:	f8d4 337c 	ldr.w	r3, [r4, #892]	; 0x37c
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d0c1      	beq.n	800af4a <USBH_Process+0xc0>
      phost->pActiveClass = NULL;
 800afc6:	2300      	movs	r3, #0
 800afc8:	f8c4 3378 	str.w	r3, [r4, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800afcc:	b14b      	cbz	r3, 800afe2 <USBH_Process+0x158>
      if(phost->pActiveClass != NULL)
 800afce:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 800afd2:	b31b      	cbz	r3, 800b01c <USBH_Process+0x192>
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 800afd4:	689b      	ldr	r3, [r3, #8]
 800afd6:	4620      	mov	r0, r4
 800afd8:	4798      	blx	r3
 800afda:	b1b8      	cbz	r0, 800b00c <USBH_Process+0x182>
          phost->gState  = HOST_ABORT_STATE;
 800afdc:	230d      	movs	r3, #13
 800afde:	7023      	strb	r3, [r4, #0]
 800afe0:	e7b3      	b.n	800af4a <USBH_Process+0xc0>
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800afe2:	f103 02dc 	add.w	r2, r3, #220	; 0xdc
 800afe6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800afea:	6852      	ldr	r2, [r2, #4]
 800afec:	7911      	ldrb	r1, [r2, #4]
 800afee:	f894 2343 	ldrb.w	r2, [r4, #835]	; 0x343
 800aff2:	4291      	cmp	r1, r2
 800aff4:	d002      	beq.n	800affc <USBH_Process+0x172>
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800aff6:	3301      	adds	r3, #1
 800aff8:	b2db      	uxtb	r3, r3
 800affa:	e7e7      	b.n	800afcc <USBH_Process+0x142>
          phost->pActiveClass = phost->pClass[idx];
 800affc:	f103 02dc 	add.w	r2, r3, #220	; 0xdc
 800b000:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b004:	6852      	ldr	r2, [r2, #4]
 800b006:	f8c4 2378 	str.w	r2, [r4, #888]	; 0x378
 800b00a:	e7f4      	b.n	800aff6 <USBH_Process+0x16c>
          phost->gState  = HOST_CLASS_REQUEST;
 800b00c:	2306      	movs	r3, #6
 800b00e:	7023      	strb	r3, [r4, #0]
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b010:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 800b014:	2103      	movs	r1, #3
 800b016:	4620      	mov	r0, r4
 800b018:	4798      	blx	r3
 800b01a:	e796      	b.n	800af4a <USBH_Process+0xc0>
        phost->gState  = HOST_ABORT_STATE;
 800b01c:	230d      	movs	r3, #13
 800b01e:	7023      	strb	r3, [r4, #0]
 800b020:	e793      	b.n	800af4a <USBH_Process+0xc0>
    if(phost->pActiveClass != NULL)
 800b022:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 800b026:	b15b      	cbz	r3, 800b040 <USBH_Process+0x1b6>
      status = phost->pActiveClass->Requests(phost);
 800b028:	691b      	ldr	r3, [r3, #16]
 800b02a:	4620      	mov	r0, r4
 800b02c:	4798      	blx	r3
 800b02e:	f88d 0017 	strb.w	r0, [sp, #23]
      if(status == USBH_OK)
 800b032:	f89d 3017 	ldrb.w	r3, [sp, #23]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d187      	bne.n	800af4a <USBH_Process+0xc0>
        phost->gState  = HOST_CLASS;
 800b03a:	230b      	movs	r3, #11
 800b03c:	7023      	strb	r3, [r4, #0]
 800b03e:	e784      	b.n	800af4a <USBH_Process+0xc0>
      phost->gState  = HOST_ABORT_STATE;
 800b040:	230d      	movs	r3, #13
 800b042:	7023      	strb	r3, [r4, #0]
 800b044:	e781      	b.n	800af4a <USBH_Process+0xc0>
    if(phost->pActiveClass != NULL)
 800b046:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	f43f af7d 	beq.w	800af4a <USBH_Process+0xc0>
      phost->pActiveClass->BgndProcess(phost);
 800b050:	695b      	ldr	r3, [r3, #20]
 800b052:	4620      	mov	r0, r4
 800b054:	4798      	blx	r3
 800b056:	e778      	b.n	800af4a <USBH_Process+0xc0>
    DeInitStateMachine(phost);
 800b058:	4620      	mov	r0, r4
 800b05a:	f7ff fd62 	bl	800ab22 <DeInitStateMachine>
    if(phost->pActiveClass != NULL)
 800b05e:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 800b062:	2b00      	cmp	r3, #0
 800b064:	f43f af71 	beq.w	800af4a <USBH_Process+0xc0>
      phost->pActiveClass->DeInit(phost);
 800b068:	68db      	ldr	r3, [r3, #12]
 800b06a:	4620      	mov	r0, r4
 800b06c:	4798      	blx	r3
      phost->pActiveClass = NULL;
 800b06e:	2300      	movs	r3, #0
 800b070:	f8c4 3378 	str.w	r3, [r4, #888]	; 0x378
 800b074:	e769      	b.n	800af4a <USBH_Process+0xc0>

0800b076 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800b076:	b508      	push	{r3, lr}
  if(phost->gState == HOST_IDLE )
 800b078:	7803      	ldrb	r3, [r0, #0]
 800b07a:	b94b      	cbnz	r3, 800b090 <USBH_LL_Connect+0x1a>
  {
    phost->device.is_connected = 1U;
 800b07c:	2301      	movs	r3, #1
 800b07e:	f880 331e 	strb.w	r3, [r0, #798]	; 0x31e

    if(phost->pUser != NULL)
 800b082:	f8d0 33c8 	ldr.w	r3, [r0, #968]	; 0x3c8
 800b086:	b10b      	cbz	r3, 800b08c <USBH_LL_Connect+0x16>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800b088:	2104      	movs	r1, #4
 800b08a:	4798      	blx	r3
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 800b08c:	2000      	movs	r0, #0
 800b08e:	bd08      	pop	{r3, pc}
    if (phost->device.PortEnabled == 1U)
 800b090:	f890 331f 	ldrb.w	r3, [r0, #799]	; 0x31f
 800b094:	2b01      	cmp	r3, #1
 800b096:	d1f9      	bne.n	800b08c <USBH_LL_Connect+0x16>
      phost->gState = HOST_DEV_ATTACHED;
 800b098:	2302      	movs	r3, #2
 800b09a:	7003      	strb	r3, [r0, #0]
 800b09c:	e7f6      	b.n	800b08c <USBH_LL_Connect+0x16>

0800b09e <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800b09e:	b510      	push	{r4, lr}
 800b0a0:	4604      	mov	r4, r0
  /*Stop Host */
  USBH_LL_Stop(phost);
 800b0a2:	f001 fa6b 	bl	800c57c <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800b0a6:	7921      	ldrb	r1, [r4, #4]
 800b0a8:	4620      	mov	r0, r4
 800b0aa:	f000 fb8a 	bl	800b7c2 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800b0ae:	7961      	ldrb	r1, [r4, #5]
 800b0b0:	4620      	mov	r0, r4
 800b0b2:	f000 fb86 	bl	800b7c2 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	f884 331e 	strb.w	r3, [r4, #798]	; 0x31e

  if(phost->pUser != NULL)
 800b0bc:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 800b0c0:	b113      	cbz	r3, 800b0c8 <USBH_LL_Disconnect+0x2a>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b0c2:	2105      	movs	r1, #5
 800b0c4:	4620      	mov	r0, r4
 800b0c6:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b0c8:	4620      	mov	r0, r4
 800b0ca:	f001 fa4f 	bl	800c56c <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800b0ce:	2303      	movs	r3, #3
 800b0d0:	7023      	strb	r3, [r4, #0]
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 800b0d2:	2000      	movs	r0, #0
 800b0d4:	bd10      	pop	{r4, pc}

0800b0d6 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 800b0d6:	b410      	push	{r4}
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800b0d8:	780b      	ldrb	r3, [r1, #0]
 800b0da:	7003      	strb	r3, [r0, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800b0dc:	784b      	ldrb	r3, [r1, #1]
 800b0de:	7043      	strb	r3, [r0, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800b0e0:	788b      	ldrb	r3, [r1, #2]
 800b0e2:	78cc      	ldrb	r4, [r1, #3]
 800b0e4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800b0e8:	8043      	strh	r3, [r0, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800b0ea:	790b      	ldrb	r3, [r1, #4]
 800b0ec:	7103      	strb	r3, [r0, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800b0ee:	794b      	ldrb	r3, [r1, #5]
 800b0f0:	7143      	strb	r3, [r0, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800b0f2:	798b      	ldrb	r3, [r1, #6]
 800b0f4:	7183      	strb	r3, [r0, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800b0f6:	79cb      	ldrb	r3, [r1, #7]
 800b0f8:	71c3      	strb	r3, [r0, #7]

  if (length > 8U)
 800b0fa:	2a08      	cmp	r2, #8
 800b0fc:	d916      	bls.n	800b12c <USBH_ParseDevDesc+0x56>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800b0fe:	7a0b      	ldrb	r3, [r1, #8]
 800b100:	7a4a      	ldrb	r2, [r1, #9]
 800b102:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b106:	8103      	strh	r3, [r0, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800b108:	7a8b      	ldrb	r3, [r1, #10]
 800b10a:	7aca      	ldrb	r2, [r1, #11]
 800b10c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b110:	8143      	strh	r3, [r0, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 800b112:	7b0b      	ldrb	r3, [r1, #12]
 800b114:	7b4a      	ldrb	r2, [r1, #13]
 800b116:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b11a:	8183      	strh	r3, [r0, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 800b11c:	7b8b      	ldrb	r3, [r1, #14]
 800b11e:	7383      	strb	r3, [r0, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800b120:	7bcb      	ldrb	r3, [r1, #15]
 800b122:	73c3      	strb	r3, [r0, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 800b124:	7c0b      	ldrb	r3, [r1, #16]
 800b126:	7403      	strb	r3, [r0, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800b128:	7c4b      	ldrb	r3, [r1, #17]
 800b12a:	7443      	strb	r3, [r0, #17]
  }
}
 800b12c:	bc10      	pop	{r4}
 800b12e:	4770      	bx	lr

0800b130 <USBH_ParseInterfaceDesc>:
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800b130:	780b      	ldrb	r3, [r1, #0]
 800b132:	7003      	strb	r3, [r0, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800b134:	784b      	ldrb	r3, [r1, #1]
 800b136:	7043      	strb	r3, [r0, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800b138:	788b      	ldrb	r3, [r1, #2]
 800b13a:	7083      	strb	r3, [r0, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800b13c:	78cb      	ldrb	r3, [r1, #3]
 800b13e:	70c3      	strb	r3, [r0, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800b140:	790b      	ldrb	r3, [r1, #4]
 800b142:	7103      	strb	r3, [r0, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800b144:	794b      	ldrb	r3, [r1, #5]
 800b146:	7143      	strb	r3, [r0, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800b148:	798b      	ldrb	r3, [r1, #6]
 800b14a:	7183      	strb	r3, [r0, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800b14c:	79cb      	ldrb	r3, [r1, #7]
 800b14e:	71c3      	strb	r3, [r0, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800b150:	7a0b      	ldrb	r3, [r1, #8]
 800b152:	7203      	strb	r3, [r0, #8]
 800b154:	4770      	bx	lr

0800b156 <USBH_ParseEPDesc>:
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800b156:	780b      	ldrb	r3, [r1, #0]
 800b158:	7003      	strb	r3, [r0, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800b15a:	784b      	ldrb	r3, [r1, #1]
 800b15c:	7043      	strb	r3, [r0, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 800b15e:	788b      	ldrb	r3, [r1, #2]
 800b160:	7083      	strb	r3, [r0, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800b162:	78cb      	ldrb	r3, [r1, #3]
 800b164:	70c3      	strb	r3, [r0, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 800b166:	790b      	ldrb	r3, [r1, #4]
 800b168:	794a      	ldrb	r2, [r1, #5]
 800b16a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b16e:	8083      	strh	r3, [r0, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 800b170:	798b      	ldrb	r3, [r1, #6]
 800b172:	7183      	strb	r3, [r0, #6]
 800b174:	4770      	bx	lr

0800b176 <USBH_ParseStringDesc>:
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800b176:	7843      	ldrb	r3, [r0, #1]
 800b178:	2b03      	cmp	r3, #3
 800b17a:	d000      	beq.n	800b17e <USBH_ParseStringDesc+0x8>
      *pdest =  psrc[idx];
      pdest++;
    }
    *pdest = 0U; /* mark end of string */
  }
}
 800b17c:	4770      	bx	lr
{
 800b17e:	b410      	push	{r4}
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800b180:	7804      	ldrb	r4, [r0, #0]
 800b182:	3c02      	subs	r4, #2
 800b184:	42a2      	cmp	r2, r4
 800b186:	bf28      	it	cs
 800b188:	4622      	movcs	r2, r4
 800b18a:	b294      	uxth	r4, r2
    for (idx = 0U; idx < strlength; idx += 2U)
 800b18c:	2300      	movs	r3, #0
 800b18e:	e005      	b.n	800b19c <USBH_ParseStringDesc+0x26>
      *pdest =  psrc[idx];
 800b190:	18c2      	adds	r2, r0, r3
 800b192:	7892      	ldrb	r2, [r2, #2]
 800b194:	f801 2b01 	strb.w	r2, [r1], #1
    for (idx = 0U; idx < strlength; idx += 2U)
 800b198:	3302      	adds	r3, #2
 800b19a:	b29b      	uxth	r3, r3
 800b19c:	42a3      	cmp	r3, r4
 800b19e:	d3f7      	bcc.n	800b190 <USBH_ParseStringDesc+0x1a>
    *pdest = 0U; /* mark end of string */
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	700b      	strb	r3, [r1, #0]
}
 800b1a4:	bc10      	pop	{r4}
 800b1a6:	e7e9      	b.n	800b17c <USBH_ParseStringDesc+0x6>

0800b1a8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800b1a8:	b530      	push	{r4, r5, lr}
 800b1aa:	b083      	sub	sp, #12
 800b1ac:	4604      	mov	r4, r0
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;

  switch (phost->Control.state)
 800b1ae:	7e03      	ldrb	r3, [r0, #24]
 800b1b0:	3b01      	subs	r3, #1
 800b1b2:	2b0a      	cmp	r3, #10
 800b1b4:	f200 80da 	bhi.w	800b36c <USBH_HandleControl+0x1c4>
 800b1b8:	e8df f003 	tbb	[pc, r3]
 800b1bc:	43371006 	.word	0x43371006
 800b1c0:	8c806456 	.word	0x8c806456
 800b1c4:	ad9f      	.short	0xad9f
 800b1c6:	c4          	.byte	0xc4
 800b1c7:	00          	.byte	0x00
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b1c8:	7942      	ldrb	r2, [r0, #5]
 800b1ca:	f100 0110 	add.w	r1, r0, #16
 800b1ce:	f000 fa20 	bl	800b612 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800b1d2:	2302      	movs	r3, #2
 800b1d4:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b1d6:	2001      	movs	r0, #1

  default:
    break;
  }
  return status;
}
 800b1d8:	b003      	add	sp, #12
 800b1da:	bd30      	pop	{r4, r5, pc}
    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b1dc:	7941      	ldrb	r1, [r0, #5]
 800b1de:	f001 f96f 	bl	800c4c0 <USBH_LL_GetURBState>
    if(URB_Status == USBH_URB_DONE)
 800b1e2:	2801      	cmp	r0, #1
 800b1e4:	d005      	beq.n	800b1f2 <USBH_HandleControl+0x4a>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b1e6:	2804      	cmp	r0, #4
 800b1e8:	d01b      	beq.n	800b222 <USBH_HandleControl+0x7a>
 800b1ea:	2802      	cmp	r0, #2
 800b1ec:	d019      	beq.n	800b222 <USBH_HandleControl+0x7a>
  USBH_StatusTypeDef status = USBH_BUSY;
 800b1ee:	2001      	movs	r0, #1
 800b1f0:	e7f2      	b.n	800b1d8 <USBH_HandleControl+0x30>
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b1f2:	7c22      	ldrb	r2, [r4, #16]
      if (phost->Control.setup.b.wLength.w != 0U)
 800b1f4:	8ae3      	ldrh	r3, [r4, #22]
 800b1f6:	b14b      	cbz	r3, 800b20c <USBH_HandleControl+0x64>
        if (direction == USB_D2H)
 800b1f8:	f012 0f80 	tst.w	r2, #128	; 0x80
 800b1fc:	d103      	bne.n	800b206 <USBH_HandleControl+0x5e>
          phost->Control.state = CTRL_DATA_OUT;
 800b1fe:	2305      	movs	r3, #5
 800b200:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b202:	2001      	movs	r0, #1
 800b204:	e7e8      	b.n	800b1d8 <USBH_HandleControl+0x30>
          phost->Control.state = CTRL_DATA_IN;
 800b206:	2303      	movs	r3, #3
 800b208:	7623      	strb	r3, [r4, #24]
 800b20a:	e7e5      	b.n	800b1d8 <USBH_HandleControl+0x30>
        if (direction == USB_D2H)
 800b20c:	f012 0f80 	tst.w	r2, #128	; 0x80
 800b210:	d103      	bne.n	800b21a <USBH_HandleControl+0x72>
          phost->Control.state = CTRL_STATUS_IN;
 800b212:	2307      	movs	r3, #7
 800b214:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b216:	2001      	movs	r0, #1
 800b218:	e7de      	b.n	800b1d8 <USBH_HandleControl+0x30>
          phost->Control.state = CTRL_STATUS_OUT;
 800b21a:	2309      	movs	r3, #9
 800b21c:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b21e:	2001      	movs	r0, #1
 800b220:	e7da      	b.n	800b1d8 <USBH_HandleControl+0x30>
        phost->Control.state = CTRL_ERROR;
 800b222:	230b      	movs	r3, #11
 800b224:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b226:	2001      	movs	r0, #1
 800b228:	e7d6      	b.n	800b1d8 <USBH_HandleControl+0x30>
    phost->Control.timer = (uint16_t)phost->Timer;
 800b22a:	f8d0 33bc 	ldr.w	r3, [r0, #956]	; 0x3bc
 800b22e:	81c3      	strh	r3, [r0, #14]
    USBH_CtlReceiveData(phost,
 800b230:	7903      	ldrb	r3, [r0, #4]
 800b232:	8982      	ldrh	r2, [r0, #12]
 800b234:	6881      	ldr	r1, [r0, #8]
 800b236:	f000 fa13 	bl	800b660 <USBH_CtlReceiveData>
    phost->Control.state = CTRL_DATA_IN_WAIT;
 800b23a:	2304      	movs	r3, #4
 800b23c:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b23e:	2001      	movs	r0, #1
    break;
 800b240:	e7ca      	b.n	800b1d8 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800b242:	7901      	ldrb	r1, [r0, #4]
 800b244:	f001 f93c 	bl	800c4c0 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 800b248:	2801      	cmp	r0, #1
 800b24a:	d006      	beq.n	800b25a <USBH_HandleControl+0xb2>
    if  (URB_Status == USBH_URB_STALL)
 800b24c:	2805      	cmp	r0, #5
 800b24e:	f000 808f 	beq.w	800b370 <USBH_HandleControl+0x1c8>
      if (URB_Status == USBH_URB_ERROR)
 800b252:	2804      	cmp	r0, #4
 800b254:	d004      	beq.n	800b260 <USBH_HandleControl+0xb8>
  USBH_StatusTypeDef status = USBH_BUSY;
 800b256:	2001      	movs	r0, #1
 800b258:	e7be      	b.n	800b1d8 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STATUS_OUT;
 800b25a:	2309      	movs	r3, #9
 800b25c:	7623      	strb	r3, [r4, #24]
 800b25e:	e7f5      	b.n	800b24c <USBH_HandleControl+0xa4>
        phost->Control.state = CTRL_ERROR;
 800b260:	230b      	movs	r3, #11
 800b262:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b264:	2001      	movs	r0, #1
 800b266:	e7b7      	b.n	800b1d8 <USBH_HandleControl+0x30>
    USBH_CtlSendData (phost,
 800b268:	7943      	ldrb	r3, [r0, #5]
 800b26a:	8982      	ldrh	r2, [r0, #12]
 800b26c:	2501      	movs	r5, #1
 800b26e:	9500      	str	r5, [sp, #0]
 800b270:	6881      	ldr	r1, [r0, #8]
 800b272:	f000 f9df 	bl	800b634 <USBH_CtlSendData>
     phost->Control.timer = (uint16_t)phost->Timer;
 800b276:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 800b27a:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b27c:	2306      	movs	r3, #6
 800b27e:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b280:	4628      	mov	r0, r5
    break;
 800b282:	e7a9      	b.n	800b1d8 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800b284:	7941      	ldrb	r1, [r0, #5]
 800b286:	f001 f91b 	bl	800c4c0 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 800b28a:	2801      	cmp	r0, #1
 800b28c:	d007      	beq.n	800b29e <USBH_HandleControl+0xf6>
    else if  (URB_Status == USBH_URB_STALL)
 800b28e:	2805      	cmp	r0, #5
 800b290:	d008      	beq.n	800b2a4 <USBH_HandleControl+0xfc>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800b292:	2802      	cmp	r0, #2
 800b294:	d00a      	beq.n	800b2ac <USBH_HandleControl+0x104>
      if (URB_Status == USBH_URB_ERROR)
 800b296:	2804      	cmp	r0, #4
 800b298:	d00c      	beq.n	800b2b4 <USBH_HandleControl+0x10c>
  USBH_StatusTypeDef status = USBH_BUSY;
 800b29a:	2001      	movs	r0, #1
 800b29c:	e79c      	b.n	800b1d8 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STATUS_IN;
 800b29e:	2307      	movs	r3, #7
 800b2a0:	7623      	strb	r3, [r4, #24]
 800b2a2:	e799      	b.n	800b1d8 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STALLED;
 800b2a4:	230c      	movs	r3, #12
 800b2a6:	7623      	strb	r3, [r4, #24]
      status = USBH_NOT_SUPPORTED;
 800b2a8:	2003      	movs	r0, #3
 800b2aa:	e795      	b.n	800b1d8 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_DATA_OUT;
 800b2ac:	2305      	movs	r3, #5
 800b2ae:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b2b0:	2001      	movs	r0, #1
 800b2b2:	e791      	b.n	800b1d8 <USBH_HandleControl+0x30>
        phost->Control.state = CTRL_ERROR;
 800b2b4:	230b      	movs	r3, #11
 800b2b6:	7623      	strb	r3, [r4, #24]
        status = USBH_FAIL;
 800b2b8:	2002      	movs	r0, #2
 800b2ba:	e78d      	b.n	800b1d8 <USBH_HandleControl+0x30>
    USBH_CtlReceiveData (phost,
 800b2bc:	7903      	ldrb	r3, [r0, #4]
 800b2be:	2200      	movs	r2, #0
 800b2c0:	4611      	mov	r1, r2
 800b2c2:	f000 f9cd 	bl	800b660 <USBH_CtlReceiveData>
    phost->Control.timer = (uint16_t)phost->Timer;
 800b2c6:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 800b2ca:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b2cc:	2308      	movs	r3, #8
 800b2ce:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b2d0:	2001      	movs	r0, #1
    break;
 800b2d2:	e781      	b.n	800b1d8 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800b2d4:	7901      	ldrb	r1, [r0, #4]
 800b2d6:	f001 f8f3 	bl	800c4c0 <USBH_LL_GetURBState>
    if  ( URB_Status == USBH_URB_DONE)
 800b2da:	2801      	cmp	r0, #1
 800b2dc:	d005      	beq.n	800b2ea <USBH_HandleControl+0x142>
    else if (URB_Status == USBH_URB_ERROR)
 800b2de:	2804      	cmp	r0, #4
 800b2e0:	d007      	beq.n	800b2f2 <USBH_HandleControl+0x14a>
      if(URB_Status == USBH_URB_STALL)
 800b2e2:	2805      	cmp	r0, #5
 800b2e4:	d046      	beq.n	800b374 <USBH_HandleControl+0x1cc>
  USBH_StatusTypeDef status = USBH_BUSY;
 800b2e6:	2001      	movs	r0, #1
 800b2e8:	e776      	b.n	800b1d8 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_COMPLETE;
 800b2ea:	230d      	movs	r3, #13
 800b2ec:	7623      	strb	r3, [r4, #24]
      status = USBH_OK;
 800b2ee:	2000      	movs	r0, #0
 800b2f0:	e772      	b.n	800b1d8 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_ERROR;
 800b2f2:	230b      	movs	r3, #11
 800b2f4:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b2f6:	2001      	movs	r0, #1
 800b2f8:	e76e      	b.n	800b1d8 <USBH_HandleControl+0x30>
    USBH_CtlSendData (phost,
 800b2fa:	7943      	ldrb	r3, [r0, #5]
 800b2fc:	2501      	movs	r5, #1
 800b2fe:	9500      	str	r5, [sp, #0]
 800b300:	2200      	movs	r2, #0
 800b302:	4611      	mov	r1, r2
 800b304:	f000 f996 	bl	800b634 <USBH_CtlSendData>
     phost->Control.timer = (uint16_t)phost->Timer;
 800b308:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 800b30c:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b30e:	230a      	movs	r3, #10
 800b310:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b312:	4628      	mov	r0, r5
    break;
 800b314:	e760      	b.n	800b1d8 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800b316:	7941      	ldrb	r1, [r0, #5]
 800b318:	f001 f8d2 	bl	800c4c0 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 800b31c:	2801      	cmp	r0, #1
 800b31e:	d005      	beq.n	800b32c <USBH_HandleControl+0x184>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800b320:	2802      	cmp	r0, #2
 800b322:	d007      	beq.n	800b334 <USBH_HandleControl+0x18c>
      if (URB_Status == USBH_URB_ERROR)
 800b324:	2804      	cmp	r0, #4
 800b326:	d009      	beq.n	800b33c <USBH_HandleControl+0x194>
  USBH_StatusTypeDef status = USBH_BUSY;
 800b328:	2001      	movs	r0, #1
 800b32a:	e755      	b.n	800b1d8 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_COMPLETE;
 800b32c:	230d      	movs	r3, #13
 800b32e:	7623      	strb	r3, [r4, #24]
      status = USBH_OK;
 800b330:	2000      	movs	r0, #0
 800b332:	e751      	b.n	800b1d8 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STATUS_OUT;
 800b334:	2309      	movs	r3, #9
 800b336:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b338:	2001      	movs	r0, #1
 800b33a:	e74d      	b.n	800b1d8 <USBH_HandleControl+0x30>
        phost->Control.state = CTRL_ERROR;
 800b33c:	230b      	movs	r3, #11
 800b33e:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b340:	2001      	movs	r0, #1
 800b342:	e749      	b.n	800b1d8 <USBH_HandleControl+0x30>
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b344:	7e43      	ldrb	r3, [r0, #25]
 800b346:	3301      	adds	r3, #1
 800b348:	b2db      	uxtb	r3, r3
 800b34a:	7643      	strb	r3, [r0, #25]
 800b34c:	2b02      	cmp	r3, #2
 800b34e:	d907      	bls.n	800b360 <USBH_HandleControl+0x1b8>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b350:	f8d0 33c8 	ldr.w	r3, [r0, #968]	; 0x3c8
 800b354:	2106      	movs	r1, #6
 800b356:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800b358:	2300      	movs	r3, #0
 800b35a:	7663      	strb	r3, [r4, #25]
      status = USBH_FAIL;
 800b35c:	2002      	movs	r0, #2
 800b35e:	e73b      	b.n	800b1d8 <USBH_HandleControl+0x30>
      USBH_LL_Stop(phost);
 800b360:	f001 f90c 	bl	800c57c <USBH_LL_Stop>
      phost->Control.state = CTRL_SETUP;
 800b364:	2001      	movs	r0, #1
 800b366:	7620      	strb	r0, [r4, #24]
      phost->RequestState = CMD_SEND;
 800b368:	70a0      	strb	r0, [r4, #2]
 800b36a:	e735      	b.n	800b1d8 <USBH_HandleControl+0x30>
  USBH_StatusTypeDef status = USBH_BUSY;
 800b36c:	2001      	movs	r0, #1
 800b36e:	e733      	b.n	800b1d8 <USBH_HandleControl+0x30>
      status = USBH_NOT_SUPPORTED;
 800b370:	2003      	movs	r0, #3
 800b372:	e731      	b.n	800b1d8 <USBH_HandleControl+0x30>
        status = USBH_NOT_SUPPORTED;
 800b374:	2003      	movs	r0, #3
 800b376:	e72f      	b.n	800b1d8 <USBH_HandleControl+0x30>

0800b378 <USBH_GetNextDesc>:
  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800b378:	7803      	ldrb	r3, [r0, #0]
 800b37a:	880a      	ldrh	r2, [r1, #0]
 800b37c:	4413      	add	r3, r2
 800b37e:	800b      	strh	r3, [r1, #0]
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800b380:	7803      	ldrb	r3, [r0, #0]
}
 800b382:	4418      	add	r0, r3
 800b384:	4770      	bx	lr

0800b386 <USBH_ParseCfgDesc>:
{
 800b386:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b38a:	b082      	sub	sp, #8
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800b38c:	780b      	ldrb	r3, [r1, #0]
 800b38e:	7003      	strb	r3, [r0, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 800b390:	784b      	ldrb	r3, [r1, #1]
 800b392:	7043      	strb	r3, [r0, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800b394:	788b      	ldrb	r3, [r1, #2]
 800b396:	78cc      	ldrb	r4, [r1, #3]
 800b398:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800b39c:	8043      	strh	r3, [r0, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800b39e:	790b      	ldrb	r3, [r1, #4]
 800b3a0:	7103      	strb	r3, [r0, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800b3a2:	794b      	ldrb	r3, [r1, #5]
 800b3a4:	7143      	strb	r3, [r0, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800b3a6:	798b      	ldrb	r3, [r1, #6]
 800b3a8:	7183      	strb	r3, [r0, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800b3aa:	79cb      	ldrb	r3, [r1, #7]
 800b3ac:	71c3      	strb	r3, [r0, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800b3ae:	7a0b      	ldrb	r3, [r1, #8]
 800b3b0:	7203      	strb	r3, [r0, #8]
  if (length > USB_CONFIGURATION_DESC_SIZE)
 800b3b2:	2a09      	cmp	r2, #9
 800b3b4:	d945      	bls.n	800b442 <USBH_ParseCfgDesc+0xbc>
 800b3b6:	4605      	mov	r5, r0
    ptr = USB_LEN_CFG_DESC;
 800b3b8:	2309      	movs	r3, #9
 800b3ba:	f8ad 3006 	strh.w	r3, [sp, #6]
  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800b3be:	460c      	mov	r4, r1
  uint8_t                      if_ix = 0U;
 800b3c0:	2600      	movs	r6, #0
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b3c2:	2e01      	cmp	r6, #1
 800b3c4:	d83d      	bhi.n	800b442 <USBH_ParseCfgDesc+0xbc>
 800b3c6:	886a      	ldrh	r2, [r5, #2]
 800b3c8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800b3cc:	429a      	cmp	r2, r3
 800b3ce:	d938      	bls.n	800b442 <USBH_ParseCfgDesc+0xbc>
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b3d0:	f10d 0106 	add.w	r1, sp, #6
 800b3d4:	4620      	mov	r0, r4
 800b3d6:	f7ff ffcf 	bl	800b378 <USBH_GetNextDesc>
 800b3da:	4604      	mov	r4, r0
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800b3dc:	7843      	ldrb	r3, [r0, #1]
 800b3de:	2b04      	cmp	r3, #4
 800b3e0:	d1ef      	bne.n	800b3c2 <USBH_ParseCfgDesc+0x3c>
        pif = &cfg_desc->Itf_Desc[if_ix];
 800b3e2:	46b0      	mov	r8, r6
 800b3e4:	201a      	movs	r0, #26
 800b3e6:	fb00 f006 	mul.w	r0, r0, r6
 800b3ea:	3008      	adds	r0, #8
 800b3ec:	4428      	add	r0, r5
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 800b3ee:	4621      	mov	r1, r4
 800b3f0:	3002      	adds	r0, #2
 800b3f2:	f7ff fe9d 	bl	800b130 <USBH_ParseInterfaceDesc>
        ep_ix = 0U;
 800b3f6:	2700      	movs	r7, #0
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b3f8:	231a      	movs	r3, #26
 800b3fa:	fb03 5308 	mla	r3, r3, r8, r5
 800b3fe:	7b9b      	ldrb	r3, [r3, #14]
 800b400:	429f      	cmp	r7, r3
 800b402:	d21b      	bcs.n	800b43c <USBH_ParseCfgDesc+0xb6>
 800b404:	886a      	ldrh	r2, [r5, #2]
 800b406:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800b40a:	429a      	cmp	r2, r3
 800b40c:	d916      	bls.n	800b43c <USBH_ParseCfgDesc+0xb6>
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 800b40e:	f10d 0106 	add.w	r1, sp, #6
 800b412:	4620      	mov	r0, r4
 800b414:	f7ff ffb0 	bl	800b378 <USBH_GetNextDesc>
 800b418:	4604      	mov	r4, r0
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800b41a:	7843      	ldrb	r3, [r0, #1]
 800b41c:	2b05      	cmp	r3, #5
 800b41e:	d1eb      	bne.n	800b3f8 <USBH_ParseCfgDesc+0x72>
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800b420:	3701      	adds	r7, #1
 800b422:	201a      	movs	r0, #26
 800b424:	fb00 f008 	mul.w	r0, r0, r8
 800b428:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 800b42c:	3008      	adds	r0, #8
 800b42e:	4428      	add	r0, r5
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 800b430:	4621      	mov	r1, r4
 800b432:	3004      	adds	r0, #4
 800b434:	f7ff fe8f 	bl	800b156 <USBH_ParseEPDesc>
            ep_ix++;
 800b438:	b2ff      	uxtb	r7, r7
 800b43a:	e7dd      	b.n	800b3f8 <USBH_ParseCfgDesc+0x72>
        if_ix++;
 800b43c:	3601      	adds	r6, #1
 800b43e:	b2f6      	uxtb	r6, r6
 800b440:	e7bf      	b.n	800b3c2 <USBH_ParseCfgDesc+0x3c>
}
 800b442:	b002      	add	sp, #8
 800b444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b448 <USBH_CtlReq>:
  switch (phost->RequestState)
 800b448:	7883      	ldrb	r3, [r0, #2]
 800b44a:	2b01      	cmp	r3, #1
 800b44c:	d003      	beq.n	800b456 <USBH_CtlReq+0xe>
 800b44e:	2b02      	cmp	r3, #2
 800b450:	d009      	beq.n	800b466 <USBH_CtlReq+0x1e>
  status = USBH_BUSY;
 800b452:	2301      	movs	r3, #1
 800b454:	e005      	b.n	800b462 <USBH_CtlReq+0x1a>
    phost->Control.buff = buff;
 800b456:	6081      	str	r1, [r0, #8]
    phost->Control.length = length;
 800b458:	8182      	strh	r2, [r0, #12]
    phost->Control.state = CTRL_SETUP;
 800b45a:	2301      	movs	r3, #1
 800b45c:	7603      	strb	r3, [r0, #24]
    phost->RequestState = CMD_WAIT;
 800b45e:	2202      	movs	r2, #2
 800b460:	7082      	strb	r2, [r0, #2]
}
 800b462:	4618      	mov	r0, r3
 800b464:	4770      	bx	lr
{
 800b466:	b510      	push	{r4, lr}
 800b468:	4604      	mov	r4, r0
    status = USBH_HandleControl(phost);
 800b46a:	f7ff fe9d 	bl	800b1a8 <USBH_HandleControl>
    if (status == USBH_OK)
 800b46e:	4603      	mov	r3, r0
 800b470:	b130      	cbz	r0, 800b480 <USBH_CtlReq+0x38>
    else if (status == USBH_NOT_SUPPORTED)
 800b472:	2803      	cmp	r0, #3
 800b474:	d00a      	beq.n	800b48c <USBH_CtlReq+0x44>
      if (status == USBH_FAIL)
 800b476:	2802      	cmp	r0, #2
 800b478:	d106      	bne.n	800b488 <USBH_CtlReq+0x40>
        phost->RequestState = CMD_SEND;
 800b47a:	2201      	movs	r2, #1
 800b47c:	70a2      	strb	r2, [r4, #2]
 800b47e:	e003      	b.n	800b488 <USBH_CtlReq+0x40>
      phost->RequestState = CMD_SEND;
 800b480:	2201      	movs	r2, #1
 800b482:	70a2      	strb	r2, [r4, #2]
      phost->Control.state =CTRL_IDLE;
 800b484:	2200      	movs	r2, #0
 800b486:	7622      	strb	r2, [r4, #24]
}
 800b488:	4618      	mov	r0, r3
 800b48a:	bd10      	pop	{r4, pc}
      phost->RequestState = CMD_SEND;
 800b48c:	2201      	movs	r2, #1
 800b48e:	70a2      	strb	r2, [r4, #2]
      phost->Control.state = CTRL_IDLE;
 800b490:	2200      	movs	r2, #0
 800b492:	7622      	strb	r2, [r4, #24]
 800b494:	e7f8      	b.n	800b488 <USBH_CtlReq+0x40>

0800b496 <USBH_GetDescriptor>:
{
 800b496:	b538      	push	{r3, r4, r5, lr}
 800b498:	f8bd 5010 	ldrh.w	r5, [sp, #16]
  if(phost->RequestState == CMD_SEND)
 800b49c:	7884      	ldrb	r4, [r0, #2]
 800b49e:	2c01      	cmp	r4, #1
 800b4a0:	d004      	beq.n	800b4ac <USBH_GetDescriptor+0x16>
  return USBH_CtlReq(phost, buff, length);
 800b4a2:	462a      	mov	r2, r5
 800b4a4:	4619      	mov	r1, r3
 800b4a6:	f7ff ffcf 	bl	800b448 <USBH_CtlReq>
}
 800b4aa:	bd38      	pop	{r3, r4, r5, pc}
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800b4ac:	f061 047f 	orn	r4, r1, #127	; 0x7f
 800b4b0:	7404      	strb	r4, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800b4b2:	2106      	movs	r1, #6
 800b4b4:	7441      	strb	r1, [r0, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800b4b6:	8242      	strh	r2, [r0, #18]
    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800b4b8:	f402 447f 	and.w	r4, r2, #65280	; 0xff00
 800b4bc:	f5b4 7f40 	cmp.w	r4, #768	; 0x300
 800b4c0:	d003      	beq.n	800b4ca <USBH_GetDescriptor+0x34>
      phost->Control.setup.b.wIndex.w = 0U;
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	8282      	strh	r2, [r0, #20]
    phost->Control.setup.b.wLength.w = length;
 800b4c6:	82c5      	strh	r5, [r0, #22]
 800b4c8:	e7eb      	b.n	800b4a2 <USBH_GetDescriptor+0xc>
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800b4ca:	f240 4209 	movw	r2, #1033	; 0x409
 800b4ce:	8282      	strh	r2, [r0, #20]
 800b4d0:	e7f9      	b.n	800b4c6 <USBH_GetDescriptor+0x30>

0800b4d2 <USBH_Get_DevDesc>:
{
 800b4d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4d4:	b083      	sub	sp, #12
 800b4d6:	4604      	mov	r4, r0
                                  phost->device.Data,
 800b4d8:	f500 758e 	add.w	r5, r0, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800b4dc:	460e      	mov	r6, r1
 800b4de:	9100      	str	r1, [sp, #0]
 800b4e0:	462b      	mov	r3, r5
 800b4e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b4e6:	2100      	movs	r1, #0
 800b4e8:	f7ff ffd5 	bl	800b496 <USBH_GetDescriptor>
 800b4ec:	4607      	mov	r7, r0
 800b4ee:	b110      	cbz	r0, 800b4f6 <USBH_Get_DevDesc+0x24>
}
 800b4f0:	4638      	mov	r0, r7
 800b4f2:	b003      	add	sp, #12
 800b4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800b4f6:	4632      	mov	r2, r6
 800b4f8:	4629      	mov	r1, r5
 800b4fa:	f204 3022 	addw	r0, r4, #802	; 0x322
 800b4fe:	f7ff fdea 	bl	800b0d6 <USBH_ParseDevDesc>
 800b502:	e7f5      	b.n	800b4f0 <USBH_Get_DevDesc+0x1e>

0800b504 <USBH_Get_CfgDesc>:
{
 800b504:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b506:	b083      	sub	sp, #12
 800b508:	4604      	mov	r4, r0
 800b50a:	460e      	mov	r6, r1
  pData = phost->device.CfgDesc_Raw;
 800b50c:	f100 051c 	add.w	r5, r0, #28
  if((status = USBH_GetDescriptor(phost,
 800b510:	9100      	str	r1, [sp, #0]
 800b512:	462b      	mov	r3, r5
 800b514:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b518:	2100      	movs	r1, #0
 800b51a:	f7ff ffbc 	bl	800b496 <USBH_GetDescriptor>
 800b51e:	4607      	mov	r7, r0
 800b520:	b110      	cbz	r0, 800b528 <USBH_Get_CfgDesc+0x24>
}
 800b522:	4638      	mov	r0, r7
 800b524:	b003      	add	sp, #12
 800b526:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 800b528:	4632      	mov	r2, r6
 800b52a:	4629      	mov	r1, r5
 800b52c:	f504 704d 	add.w	r0, r4, #820	; 0x334
 800b530:	f7ff ff29 	bl	800b386 <USBH_ParseCfgDesc>
 800b534:	e7f5      	b.n	800b522 <USBH_Get_CfgDesc+0x1e>

0800b536 <USBH_Get_StringDesc>:
{
 800b536:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b538:	b083      	sub	sp, #12
 800b53a:	4617      	mov	r7, r2
 800b53c:	461d      	mov	r5, r3
                                  phost->device.Data,
 800b53e:	f500 748e 	add.w	r4, r0, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800b542:	9300      	str	r3, [sp, #0]
 800b544:	4623      	mov	r3, r4
 800b546:	f441 7240 	orr.w	r2, r1, #768	; 0x300
 800b54a:	2100      	movs	r1, #0
 800b54c:	f7ff ffa3 	bl	800b496 <USBH_GetDescriptor>
 800b550:	4606      	mov	r6, r0
 800b552:	b110      	cbz	r0, 800b55a <USBH_Get_StringDesc+0x24>
}
 800b554:	4630      	mov	r0, r6
 800b556:	b003      	add	sp, #12
 800b558:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800b55a:	462a      	mov	r2, r5
 800b55c:	4639      	mov	r1, r7
 800b55e:	4620      	mov	r0, r4
 800b560:	f7ff fe09 	bl	800b176 <USBH_ParseStringDesc>
 800b564:	e7f6      	b.n	800b554 <USBH_Get_StringDesc+0x1e>

0800b566 <USBH_SetAddress>:
{
 800b566:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800b568:	7883      	ldrb	r3, [r0, #2]
 800b56a:	2b01      	cmp	r3, #1
 800b56c:	d004      	beq.n	800b578 <USBH_SetAddress+0x12>
  return USBH_CtlReq(phost, 0U, 0U);
 800b56e:	2200      	movs	r2, #0
 800b570:	4611      	mov	r1, r2
 800b572:	f7ff ff69 	bl	800b448 <USBH_CtlReq>
}
 800b576:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800b578:	2300      	movs	r3, #0
 800b57a:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800b57c:	2205      	movs	r2, #5
 800b57e:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800b580:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b582:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b584:	82c3      	strh	r3, [r0, #22]
 800b586:	e7f2      	b.n	800b56e <USBH_SetAddress+0x8>

0800b588 <USBH_SetCfg>:
{
 800b588:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800b58a:	7883      	ldrb	r3, [r0, #2]
 800b58c:	2b01      	cmp	r3, #1
 800b58e:	d004      	beq.n	800b59a <USBH_SetCfg+0x12>
  return USBH_CtlReq(phost, 0U , 0U);
 800b590:	2200      	movs	r2, #0
 800b592:	4611      	mov	r1, r2
 800b594:	f7ff ff58 	bl	800b448 <USBH_CtlReq>
}
 800b598:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b59a:	2300      	movs	r3, #0
 800b59c:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800b59e:	2209      	movs	r2, #9
 800b5a0:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800b5a2:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b5a4:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b5a6:	82c3      	strh	r3, [r0, #22]
 800b5a8:	e7f2      	b.n	800b590 <USBH_SetCfg+0x8>

0800b5aa <USBH_SetInterface>:
{
 800b5aa:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800b5ac:	7883      	ldrb	r3, [r0, #2]
 800b5ae:	2b01      	cmp	r3, #1
 800b5b0:	d004      	beq.n	800b5bc <USBH_SetInterface+0x12>
  return USBH_CtlReq(phost, 0U , 0U);
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	4611      	mov	r1, r2
 800b5b6:	f7ff ff47 	bl	800b448 <USBH_CtlReq>
}
 800b5ba:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE
 800b5bc:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_INTERFACE;
 800b5be:	230b      	movs	r3, #11
 800b5c0:	7443      	strb	r3, [r0, #17]
    phost->Control.setup.b.wValue.w = altSetting;
 800b5c2:	8242      	strh	r2, [r0, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b5c4:	8281      	strh	r1, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	82c3      	strh	r3, [r0, #22]
 800b5ca:	e7f2      	b.n	800b5b2 <USBH_SetInterface+0x8>

0800b5cc <USBH_SetFeature>:
{
 800b5cc:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800b5ce:	7883      	ldrb	r3, [r0, #2]
 800b5d0:	2b01      	cmp	r3, #1
 800b5d2:	d004      	beq.n	800b5de <USBH_SetFeature+0x12>
  return USBH_CtlReq(phost, 0U, 0U);
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	4611      	mov	r1, r2
 800b5d8:	f7ff ff36 	bl	800b448 <USBH_CtlReq>
}
 800b5dc:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b5de:	2300      	movs	r3, #0
 800b5e0:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800b5e2:	2203      	movs	r2, #3
 800b5e4:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800b5e6:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b5e8:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b5ea:	82c3      	strh	r3, [r0, #22]
 800b5ec:	e7f2      	b.n	800b5d4 <USBH_SetFeature+0x8>

0800b5ee <USBH_ClrFeature>:
{
 800b5ee:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800b5f0:	7883      	ldrb	r3, [r0, #2]
 800b5f2:	2b01      	cmp	r3, #1
 800b5f4:	d004      	beq.n	800b600 <USBH_ClrFeature+0x12>
  return USBH_CtlReq(phost, 0U , 0U);
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	4611      	mov	r1, r2
 800b5fa:	f7ff ff25 	bl	800b448 <USBH_CtlReq>
}
 800b5fe:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b600:	2302      	movs	r3, #2
 800b602:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800b604:	2301      	movs	r3, #1
 800b606:	7443      	strb	r3, [r0, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800b608:	2300      	movs	r3, #0
 800b60a:	8243      	strh	r3, [r0, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b60c:	8281      	strh	r1, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b60e:	82c3      	strh	r3, [r0, #22]
 800b610:	e7f1      	b.n	800b5f6 <USBH_ClrFeature+0x8>

0800b612 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800b612:	b530      	push	{r4, r5, lr}
 800b614:	b085      	sub	sp, #20
 800b616:	4615      	mov	r5, r2

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800b618:	2400      	movs	r4, #0
 800b61a:	9403      	str	r4, [sp, #12]
 800b61c:	2308      	movs	r3, #8
 800b61e:	9302      	str	r3, [sp, #8]
 800b620:	9101      	str	r1, [sp, #4]
 800b622:	9400      	str	r4, [sp, #0]
 800b624:	4623      	mov	r3, r4
 800b626:	4622      	mov	r2, r4
 800b628:	4629      	mov	r1, r5
 800b62a:	f000 ffd2 	bl	800c5d2 <USBH_LL_SubmitURB>
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
}
 800b62e:	4620      	mov	r0, r4
 800b630:	b005      	add	sp, #20
 800b632:	bd30      	pop	{r4, r5, pc}

0800b634 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800b634:	b530      	push	{r4, r5, lr}
 800b636:	b085      	sub	sp, #20
 800b638:	460c      	mov	r4, r1
 800b63a:	4619      	mov	r1, r3
 800b63c:	f89d 3020 	ldrb.w	r3, [sp, #32]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800b640:	f890 531d 	ldrb.w	r5, [r0, #797]	; 0x31d
 800b644:	b105      	cbz	r5, 800b648 <USBH_CtlSendData+0x14>
  {
    do_ping = 0U;
 800b646:	2300      	movs	r3, #0
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800b648:	9303      	str	r3, [sp, #12]
 800b64a:	9202      	str	r2, [sp, #8]
 800b64c:	9401      	str	r4, [sp, #4]
 800b64e:	2301      	movs	r3, #1
 800b650:	9300      	str	r3, [sp, #0]
 800b652:	2300      	movs	r3, #0
 800b654:	461a      	mov	r2, r3
 800b656:	f000 ffbc 	bl	800c5d2 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
}
 800b65a:	2000      	movs	r0, #0
 800b65c:	b005      	add	sp, #20
 800b65e:	bd30      	pop	{r4, r5, pc}

0800b660 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800b660:	b530      	push	{r4, r5, lr}
 800b662:	b085      	sub	sp, #20
 800b664:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800b666:	2400      	movs	r4, #0
 800b668:	9403      	str	r4, [sp, #12]
 800b66a:	9202      	str	r2, [sp, #8]
 800b66c:	9101      	str	r1, [sp, #4]
 800b66e:	2201      	movs	r2, #1
 800b670:	9200      	str	r2, [sp, #0]
 800b672:	4623      	mov	r3, r4
 800b674:	4629      	mov	r1, r5
 800b676:	f000 ffac 	bl	800c5d2 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;

}
 800b67a:	4620      	mov	r0, r4
 800b67c:	b005      	add	sp, #20
 800b67e:	bd30      	pop	{r4, r5, pc}

0800b680 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800b680:	b530      	push	{r4, r5, lr}
 800b682:	b085      	sub	sp, #20
 800b684:	460c      	mov	r4, r1
 800b686:	4619      	mov	r1, r3
 800b688:	f89d 3020 	ldrb.w	r3, [sp, #32]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800b68c:	f890 531d 	ldrb.w	r5, [r0, #797]	; 0x31d
 800b690:	b105      	cbz	r5, 800b694 <USBH_BulkSendData+0x14>
  {
    do_ping = 0U;
 800b692:	2300      	movs	r3, #0
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800b694:	9303      	str	r3, [sp, #12]
 800b696:	9202      	str	r2, [sp, #8]
 800b698:	9401      	str	r4, [sp, #4]
 800b69a:	2301      	movs	r3, #1
 800b69c:	9300      	str	r3, [sp, #0]
 800b69e:	2302      	movs	r3, #2
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	f000 ff96 	bl	800c5d2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
}
 800b6a6:	2000      	movs	r0, #0
 800b6a8:	b005      	add	sp, #20
 800b6aa:	bd30      	pop	{r4, r5, pc}

0800b6ac <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800b6ac:	b530      	push	{r4, r5, lr}
 800b6ae:	b085      	sub	sp, #20
 800b6b0:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800b6b2:	2400      	movs	r4, #0
 800b6b4:	9403      	str	r4, [sp, #12]
 800b6b6:	9202      	str	r2, [sp, #8]
 800b6b8:	9101      	str	r1, [sp, #4]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	9200      	str	r2, [sp, #0]
 800b6be:	2302      	movs	r3, #2
 800b6c0:	4629      	mov	r1, r5
 800b6c2:	f000 ff86 	bl	800c5d2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
}
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	b005      	add	sp, #20
 800b6ca:	bd30      	pop	{r4, r5, pc}

0800b6cc <USBH_InterruptReceiveData>:
  */
USBH_StatusTypeDef USBH_InterruptReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t length,
                                uint8_t pipe_num)
{
 800b6cc:	b530      	push	{r4, r5, lr}
 800b6ce:	b085      	sub	sp, #20
 800b6d0:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800b6d2:	2400      	movs	r4, #0
 800b6d4:	9403      	str	r4, [sp, #12]
 800b6d6:	9202      	str	r2, [sp, #8]
 800b6d8:	9101      	str	r1, [sp, #4]
 800b6da:	2201      	movs	r2, #1
 800b6dc:	9200      	str	r2, [sp, #0]
 800b6de:	2303      	movs	r3, #3
 800b6e0:	4629      	mov	r1, r5
 800b6e2:	f000 ff76 	bl	800c5d2 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
}
 800b6e6:	4620      	mov	r0, r4
 800b6e8:	b005      	add	sp, #20
 800b6ea:	bd30      	pop	{r4, r5, pc}

0800b6ec <USBH_InterruptSendData>:
  */
USBH_StatusTypeDef USBH_InterruptSendData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t length,
                                uint8_t pipe_num)
{
 800b6ec:	b530      	push	{r4, r5, lr}
 800b6ee:	b085      	sub	sp, #20
 800b6f0:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800b6f2:	2400      	movs	r4, #0
 800b6f4:	9403      	str	r4, [sp, #12]
 800b6f6:	9202      	str	r2, [sp, #8]
 800b6f8:	9101      	str	r1, [sp, #4]
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	9300      	str	r3, [sp, #0]
 800b6fe:	2303      	movs	r3, #3
 800b700:	4622      	mov	r2, r4
 800b702:	4629      	mov	r1, r5
 800b704:	f000 ff65 	bl	800c5d2 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
}
 800b708:	4620      	mov	r0, r4
 800b70a:	b005      	add	sp, #20
 800b70c:	bd30      	pop	{r4, r5, pc}

0800b70e <USBH_IsocReceiveData>:
  */
USBH_StatusTypeDef USBH_IsocReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint32_t length,
                                uint8_t pipe_num)
{
 800b70e:	b530      	push	{r4, r5, lr}
 800b710:	b085      	sub	sp, #20
 800b712:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800b714:	2400      	movs	r4, #0
 800b716:	9403      	str	r4, [sp, #12]
 800b718:	b292      	uxth	r2, r2
 800b71a:	9202      	str	r2, [sp, #8]
 800b71c:	9101      	str	r1, [sp, #4]
 800b71e:	2201      	movs	r2, #1
 800b720:	9200      	str	r2, [sp, #0]
 800b722:	4613      	mov	r3, r2
 800b724:	4629      	mov	r1, r5
 800b726:	f000 ff54 	bl	800c5d2 <USBH_LL_SubmitURB>
                          (uint16_t)length,     /* data length      */
                          0U);


  return USBH_OK;
}
 800b72a:	4620      	mov	r0, r4
 800b72c:	b005      	add	sp, #20
 800b72e:	bd30      	pop	{r4, r5, pc}

0800b730 <USBH_IsocSendData>:
  */
USBH_StatusTypeDef USBH_IsocSendData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint32_t length,
                                uint8_t pipe_num)
{
 800b730:	b530      	push	{r4, r5, lr}
 800b732:	b085      	sub	sp, #20
 800b734:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800b736:	2400      	movs	r4, #0
 800b738:	9403      	str	r4, [sp, #12]
 800b73a:	b292      	uxth	r2, r2
 800b73c:	9202      	str	r2, [sp, #8]
 800b73e:	9101      	str	r1, [sp, #4]
 800b740:	2301      	movs	r3, #1
 800b742:	9300      	str	r3, [sp, #0]
 800b744:	4622      	mov	r2, r4
 800b746:	4629      	mov	r1, r5
 800b748:	f000 ff43 	bl	800c5d2 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
}
 800b74c:	4620      	mov	r0, r4
 800b74e:	b005      	add	sp, #20
 800b750:	bd30      	pop	{r4, r5, pc}

0800b752 <USBH_GetFreePipe>:
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
  uint8_t idx = 0U;

  for (idx = 0U ; idx < 11U ; idx++)
 800b752:	2300      	movs	r3, #0
 800b754:	2b0a      	cmp	r3, #10
 800b756:	d80b      	bhi.n	800b770 <USBH_GetFreePipe+0x1e>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b758:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 800b75c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800b760:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800b764:	d002      	beq.n	800b76c <USBH_GetFreePipe+0x1a>
  for (idx = 0U ; idx < 11U ; idx++)
 800b766:	3301      	adds	r3, #1
 800b768:	b2db      	uxtb	r3, r3
 800b76a:	e7f3      	b.n	800b754 <USBH_GetFreePipe+0x2>
	{
	   return (uint16_t)idx;
 800b76c:	b298      	uxth	r0, r3
 800b76e:	4770      	bx	lr
	}
  }
  return 0xFFFFU;
 800b770:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 800b774:	4770      	bx	lr

0800b776 <USBH_OpenPipe>:
{
 800b776:	b510      	push	{r4, lr}
 800b778:	b084      	sub	sp, #16
  USBH_LL_OpenPipe(phost,
 800b77a:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800b77e:	9402      	str	r4, [sp, #8]
 800b780:	f89d 401c 	ldrb.w	r4, [sp, #28]
 800b784:	9401      	str	r4, [sp, #4]
 800b786:	f89d 4018 	ldrb.w	r4, [sp, #24]
 800b78a:	9400      	str	r4, [sp, #0]
 800b78c:	f000 ff06 	bl	800c59c <USBH_LL_OpenPipe>
}
 800b790:	2000      	movs	r0, #0
 800b792:	b004      	add	sp, #16
 800b794:	bd10      	pop	{r4, pc}

0800b796 <USBH_ClosePipe>:
{
 800b796:	b508      	push	{r3, lr}
  USBH_LL_ClosePipe(phost, pipe_num);
 800b798:	f000 ff13 	bl	800c5c2 <USBH_LL_ClosePipe>
}
 800b79c:	2000      	movs	r0, #0
 800b79e:	bd08      	pop	{r3, pc}

0800b7a0 <USBH_AllocPipe>:
{
 800b7a0:	b538      	push	{r3, r4, r5, lr}
 800b7a2:	4605      	mov	r5, r0
 800b7a4:	460c      	mov	r4, r1
  pipe =  USBH_GetFreePipe(phost);
 800b7a6:	f7ff ffd4 	bl	800b752 <USBH_GetFreePipe>
  if (pipe != 0xFFFFU)
 800b7aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b7ae:	4298      	cmp	r0, r3
 800b7b0:	d005      	beq.n	800b7be <USBH_AllocPipe+0x1e>
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800b7b2:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 800b7b6:	f100 03e0 	add.w	r3, r0, #224	; 0xe0
 800b7ba:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
}
 800b7be:	b2c0      	uxtb	r0, r0
 800b7c0:	bd38      	pop	{r3, r4, r5, pc}

0800b7c2 <USBH_FreePipe>:
   if(idx < 11U)
 800b7c2:	290a      	cmp	r1, #10
 800b7c4:	d806      	bhi.n	800b7d4 <USBH_FreePipe+0x12>
	 phost->Pipes[idx] &= 0x7FFFU;
 800b7c6:	31e0      	adds	r1, #224	; 0xe0
 800b7c8:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800b7cc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b7d0:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
 800b7d4:	2000      	movs	r0, #0
 800b7d6:	4770      	bx	lr

0800b7d8 <PDMDecoder_Init>:
  * @param  AudioFreq: Audio sampling frequency
  * @param  ChnlNbr: Number of audio channels (1: mono; 2: stereo)
  * @retval None
  */
static void PDMDecoder_Init(uint32_t AudioFreq)
{
 800b7d8:	b530      	push	{r4, r5, lr}
 800b7da:	b083      	sub	sp, #12
 800b7dc:	4605      	mov	r5, r0

  /* Enable CRC peripheral to unlock the PDM library */
  __CRC_CLK_ENABLE();
 800b7de:	2300      	movs	r3, #0
 800b7e0:	9301      	str	r3, [sp, #4]
 800b7e2:	4b0d      	ldr	r3, [pc, #52]	; (800b818 <PDMDecoder_Init+0x40>)
 800b7e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b7e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b7ea:	631a      	str	r2, [r3, #48]	; 0x30
 800b7ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b7f2:	9301      	str	r3, [sp, #4]
 800b7f4:	9b01      	ldr	r3, [sp, #4]

  //for(i = 0; i < ChnlNbr; i++)
  {
    /* Filter LP and HP Init */
    PDMFilter.LP_HZ = AudioFreq / 2;
 800b7f6:	4c09      	ldr	r4, [pc, #36]	; (800b81c <PDMDecoder_Init+0x44>)
 800b7f8:	0840      	lsrs	r0, r0, #1
 800b7fa:	f001 fcc1 	bl	800d180 <__aeabi_ui2f>
 800b7fe:	6060      	str	r0, [r4, #4]
    PDMFilter.HP_HZ = 10;
 800b800:	4b07      	ldr	r3, [pc, #28]	; (800b820 <PDMDecoder_Init+0x48>)
 800b802:	60a3      	str	r3, [r4, #8]
    PDMFilter.Fs = AudioFreq;
 800b804:	8025      	strh	r5, [r4, #0]
    /* On STM32F4-Discovery a single microphone is mounted, samples are duplicated
       to make stereo audio streams */
    PDMFilter.Out_MicChannels = 2;
 800b806:	2302      	movs	r3, #2
 800b808:	81e3      	strh	r3, [r4, #14]
    PDMFilter.In_MicChannels = 1;
 800b80a:	2301      	movs	r3, #1
 800b80c:	81a3      	strh	r3, [r4, #12]
    PDM_Filter_Init((PDMFilter_InitStruct *)&PDMFilter);
 800b80e:	4620      	mov	r0, r4
 800b810:	f002 f886 	bl	800d920 <PDM_Filter_Init>
  }
}
 800b814:	b003      	add	sp, #12
 800b816:	bd30      	pop	{r4, r5, pc}
 800b818:	40023800 	.word	0x40023800
 800b81c:	2000049c 	.word	0x2000049c
 800b820:	41200000 	.word	0x41200000

0800b824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800b824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b828:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b82a:	2400      	movs	r4, #0
 800b82c:	9407      	str	r4, [sp, #28]
 800b82e:	9408      	str	r4, [sp, #32]
 800b830:	9409      	str	r4, [sp, #36]	; 0x24
 800b832:	940a      	str	r4, [sp, #40]	; 0x28
 800b834:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800b836:	9401      	str	r4, [sp, #4]
 800b838:	4b48      	ldr	r3, [pc, #288]	; (800b95c <MX_GPIO_Init+0x138>)
 800b83a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b83c:	f042 0210 	orr.w	r2, r2, #16
 800b840:	631a      	str	r2, [r3, #48]	; 0x30
 800b842:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b844:	f002 0210 	and.w	r2, r2, #16
 800b848:	9201      	str	r2, [sp, #4]
 800b84a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b84c:	9402      	str	r4, [sp, #8]
 800b84e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b850:	f042 0204 	orr.w	r2, r2, #4
 800b854:	631a      	str	r2, [r3, #48]	; 0x30
 800b856:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b858:	f002 0204 	and.w	r2, r2, #4
 800b85c:	9202      	str	r2, [sp, #8]
 800b85e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800b860:	9403      	str	r4, [sp, #12]
 800b862:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b864:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b868:	631a      	str	r2, [r3, #48]	; 0x30
 800b86a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b86c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800b870:	9203      	str	r2, [sp, #12]
 800b872:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800b874:	9404      	str	r4, [sp, #16]
 800b876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b878:	f042 0201 	orr.w	r2, r2, #1
 800b87c:	631a      	str	r2, [r3, #48]	; 0x30
 800b87e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b880:	f002 0201 	and.w	r2, r2, #1
 800b884:	9204      	str	r2, [sp, #16]
 800b886:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800b888:	9405      	str	r4, [sp, #20]
 800b88a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b88c:	f042 0202 	orr.w	r2, r2, #2
 800b890:	631a      	str	r2, [r3, #48]	; 0x30
 800b892:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b894:	f002 0202 	and.w	r2, r2, #2
 800b898:	9205      	str	r2, [sp, #20]
 800b89a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800b89c:	9406      	str	r4, [sp, #24]
 800b89e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b8a0:	f042 0208 	orr.w	r2, r2, #8
 800b8a4:	631a      	str	r2, [r3, #48]	; 0x30
 800b8a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8a8:	f003 0308 	and.w	r3, r3, #8
 800b8ac:	9306      	str	r3, [sp, #24]
 800b8ae:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800b8b0:	4e2b      	ldr	r6, [pc, #172]	; (800b960 <MX_GPIO_Init+0x13c>)
 800b8b2:	4622      	mov	r2, r4
 800b8b4:	2108      	movs	r1, #8
 800b8b6:	4630      	mov	r0, r6
 800b8b8:	f7f5 fc37 	bl	800112a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800b8bc:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800b970 <MX_GPIO_Init+0x14c>
 800b8c0:	2201      	movs	r2, #1
 800b8c2:	4611      	mov	r1, r2
 800b8c4:	4640      	mov	r0, r8
 800b8c6:	f7f5 fc30 	bl	800112a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800b8ca:	4f26      	ldr	r7, [pc, #152]	; (800b964 <MX_GPIO_Init+0x140>)
 800b8cc:	4622      	mov	r2, r4
 800b8ce:	f24f 0110 	movw	r1, #61456	; 0xf010
 800b8d2:	4638      	mov	r0, r7
 800b8d4:	f7f5 fc29 	bl	800112a <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800b8d8:	2308      	movs	r3, #8
 800b8da:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b8dc:	2501      	movs	r5, #1
 800b8de:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8e0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b8e2:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800b8e4:	a907      	add	r1, sp, #28
 800b8e6:	4630      	mov	r0, r6
 800b8e8:	f7f5 faa0 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800b8ec:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b8ee:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8f0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b8f2:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800b8f4:	a907      	add	r1, sp, #28
 800b8f6:	4640      	mov	r0, r8
 800b8f8:	f7f5 fa98 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800b8fc:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800b8fe:	f8df 8074 	ldr.w	r8, [pc, #116]	; 800b974 <MX_GPIO_Init+0x150>
 800b902:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b906:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800b908:	a907      	add	r1, sp, #28
 800b90a:	4817      	ldr	r0, [pc, #92]	; (800b968 <MX_GPIO_Init+0x144>)
 800b90c:	f7f5 fa8e 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800b910:	2304      	movs	r3, #4
 800b912:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b914:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b916:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800b918:	a907      	add	r1, sp, #28
 800b91a:	4814      	ldr	r0, [pc, #80]	; (800b96c <MX_GPIO_Init+0x148>)
 800b91c:	f7f5 fa86 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800b920:	f24f 0310 	movw	r3, #61456	; 0xf010
 800b924:	9307      	str	r3, [sp, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b926:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b928:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b92a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b92c:	a907      	add	r1, sp, #28
 800b92e:	4638      	mov	r0, r7
 800b930:	f7f5 fa7c 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800b934:	2320      	movs	r3, #32
 800b936:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b938:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b93a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800b93c:	a907      	add	r1, sp, #28
 800b93e:	4638      	mov	r0, r7
 800b940:	f7f5 fa74 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800b944:	2302      	movs	r3, #2
 800b946:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800b948:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b94c:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800b94e:	a907      	add	r1, sp, #28
 800b950:	4630      	mov	r0, r6
 800b952:	f7f5 fa6b 	bl	8000e2c <HAL_GPIO_Init>

}
 800b956:	b00c      	add	sp, #48	; 0x30
 800b958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b95c:	40023800 	.word	0x40023800
 800b960:	40021000 	.word	0x40021000
 800b964:	40020c00 	.word	0x40020c00
 800b968:	40020000 	.word	0x40020000
 800b96c:	40020400 	.word	0x40020400
 800b970:	40020800 	.word	0x40020800
 800b974:	10120000 	.word	0x10120000

0800b978 <MX_DMA_Init>:
{
 800b978:	b510      	push	{r4, lr}
 800b97a:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 800b97c:	2400      	movs	r4, #0
 800b97e:	9401      	str	r4, [sp, #4]
 800b980:	4b0d      	ldr	r3, [pc, #52]	; (800b9b8 <MX_DMA_Init+0x40>)
 800b982:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b984:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800b988:	631a      	str	r2, [r3, #48]	; 0x30
 800b98a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b98c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b990:	9301      	str	r3, [sp, #4]
 800b992:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800b994:	4622      	mov	r2, r4
 800b996:	4621      	mov	r1, r4
 800b998:	200e      	movs	r0, #14
 800b99a:	f7f4 fd2f 	bl	80003fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800b99e:	200e      	movs	r0, #14
 800b9a0:	f7f4 fd5e 	bl	8000460 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800b9a4:	4622      	mov	r2, r4
 800b9a6:	4621      	mov	r1, r4
 800b9a8:	2010      	movs	r0, #16
 800b9aa:	f7f4 fd27 	bl	80003fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800b9ae:	2010      	movs	r0, #16
 800b9b0:	f7f4 fd56 	bl	8000460 <HAL_NVIC_EnableIRQ>
}
 800b9b4:	b002      	add	sp, #8
 800b9b6:	bd10      	pop	{r4, pc}
 800b9b8:	40023800 	.word	0x40023800

0800b9bc <MX_I2C1_Init>:
{
 800b9bc:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 800b9be:	4809      	ldr	r0, [pc, #36]	; (800b9e4 <MX_I2C1_Init+0x28>)
 800b9c0:	4b09      	ldr	r3, [pc, #36]	; (800b9e8 <MX_I2C1_Init+0x2c>)
 800b9c2:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800b9c4:	4b09      	ldr	r3, [pc, #36]	; (800b9ec <MX_I2C1_Init+0x30>)
 800b9c6:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800b9cc:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b9ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b9d2:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b9d4:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800b9d6:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b9d8:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b9da:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800b9dc:	f7f6 fe8b 	bl	80026f6 <HAL_I2C_Init>
 800b9e0:	bd08      	pop	{r3, pc}
 800b9e2:	bf00      	nop
 800b9e4:	20000130 	.word	0x20000130
 800b9e8:	40005400 	.word	0x40005400
 800b9ec:	000186a0 	.word	0x000186a0

0800b9f0 <MX_I2S3_Init>:
{
 800b9f0:	b508      	push	{r3, lr}
  hi2s3.Instance = SPI3;
 800b9f2:	4809      	ldr	r0, [pc, #36]	; (800ba18 <MX_I2S3_Init+0x28>)
 800b9f4:	4b09      	ldr	r3, [pc, #36]	; (800ba1c <MX_I2S3_Init+0x2c>)
 800b9f6:	6003      	str	r3, [r0, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800b9f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b9fc:	6042      	str	r2, [r0, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	6083      	str	r3, [r0, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800ba02:	60c3      	str	r3, [r0, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800ba04:	6102      	str	r2, [r0, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800ba06:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800ba0a:	6142      	str	r2, [r0, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800ba0c:	6183      	str	r3, [r0, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800ba0e:	61c3      	str	r3, [r0, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800ba10:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800ba12:	f7fa f865 	bl	8005ae0 <HAL_I2S_Init>
 800ba16:	bd08      	pop	{r3, pc}
 800ba18:	20000518 	.word	0x20000518
 800ba1c:	40003c00 	.word	0x40003c00

0800ba20 <MX_SPI1_Init>:
{
 800ba20:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 800ba22:	480b      	ldr	r0, [pc, #44]	; (800ba50 <MX_SPI1_Init+0x30>)
 800ba24:	4b0b      	ldr	r3, [pc, #44]	; (800ba54 <MX_SPI1_Init+0x34>)
 800ba26:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800ba28:	f44f 7382 	mov.w	r3, #260	; 0x104
 800ba2c:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800ba2e:	2300      	movs	r3, #0
 800ba30:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800ba32:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800ba34:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800ba36:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800ba38:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ba3c:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ba3e:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ba40:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800ba42:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ba44:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800ba46:	230a      	movs	r3, #10
 800ba48:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800ba4a:	f7fc fa75 	bl	8007f38 <HAL_SPI_Init>
 800ba4e:	bd08      	pop	{r3, pc}
 800ba50:	20000444 	.word	0x20000444
 800ba54:	40013000 	.word	0x40013000

0800ba58 <MX_I2S2_Init>:
{
 800ba58:	b508      	push	{r3, lr}
  hi2s2.Instance          = SPI2;
 800ba5a:	480f      	ldr	r0, [pc, #60]	; (800ba98 <MX_I2S2_Init+0x40>)
 800ba5c:	4b0f      	ldr	r3, [pc, #60]	; (800ba9c <MX_I2S2_Init+0x44>)
 800ba5e:	6003      	str	r3, [r0, #0]
  __HAL_I2S_DISABLE(&hi2s2);
 800ba60:	69da      	ldr	r2, [r3, #28]
 800ba62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ba66:	61da      	str	r2, [r3, #28]
  hi2s2.Init.Mode         = I2S_MODE_MASTER_RX;
 800ba68:	f44f 7340 	mov.w	r3, #768	; 0x300
 800ba6c:	6043      	str	r3, [r0, #4]
  hi2s2.Init.Standard     = I2S_STANDARD_LSB;
 800ba6e:	2320      	movs	r3, #32
 800ba70:	6083      	str	r3, [r0, #8]
  hi2s2.Init.DataFormat   = I2S_DATAFORMAT_16B;
 800ba72:	2300      	movs	r3, #0
 800ba74:	60c3      	str	r3, [r0, #12]
  hi2s2.Init.MCLKOutput   = I2S_MCLKOUTPUT_DISABLE;
 800ba76:	6103      	str	r3, [r0, #16]
  hi2s2.Init.AudioFreq    = 2 * I2S_AUDIOFREQ_48K;
 800ba78:	4a09      	ldr	r2, [pc, #36]	; (800baa0 <MX_I2S2_Init+0x48>)
 800ba7a:	6142      	str	r2, [r0, #20]
  hi2s2.Init.CPOL         = I2S_CPOL_HIGH;
 800ba7c:	2208      	movs	r2, #8
 800ba7e:	6182      	str	r2, [r0, #24]
  hi2s2.Init.ClockSource  = I2S_CLOCK_PLL;
 800ba80:	61c3      	str	r3, [r0, #28]
  if(HAL_I2S_GetState(&hi2s2) == HAL_I2S_STATE_RESET)
 800ba82:	f7fa fda2 	bl	80065ca <HAL_I2S_GetState>
 800ba86:	b118      	cbz	r0, 800ba90 <MX_I2S2_Init+0x38>
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800ba88:	4803      	ldr	r0, [pc, #12]	; (800ba98 <MX_I2S2_Init+0x40>)
 800ba8a:	f7fa f829 	bl	8005ae0 <HAL_I2S_Init>
 800ba8e:	bd08      	pop	{r3, pc}
    I2S2_MspInit();
 800ba90:	f000 f888 	bl	800bba4 <I2S2_MspInit>
 800ba94:	e7f8      	b.n	800ba88 <MX_I2S2_Init+0x30>
 800ba96:	bf00      	nop
 800ba98:	200004d0 	.word	0x200004d0
 800ba9c:	40003800 	.word	0x40003800
 800baa0:	00017700 	.word	0x00017700

0800baa4 <SystemClock_Config>:
{
 800baa4:	b570      	push	{r4, r5, r6, lr}
 800baa6:	b098      	sub	sp, #96	; 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800baa8:	2230      	movs	r2, #48	; 0x30
 800baaa:	2100      	movs	r1, #0
 800baac:	eb0d 0002 	add.w	r0, sp, r2
 800bab0:	f002 f85c 	bl	800db6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800bab4:	2400      	movs	r4, #0
 800bab6:	9407      	str	r4, [sp, #28]
 800bab8:	9408      	str	r4, [sp, #32]
 800baba:	9409      	str	r4, [sp, #36]	; 0x24
 800babc:	940a      	str	r4, [sp, #40]	; 0x28
 800babe:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800bac0:	9403      	str	r4, [sp, #12]
 800bac2:	9404      	str	r4, [sp, #16]
 800bac4:	9405      	str	r4, [sp, #20]
 800bac6:	9406      	str	r4, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 800bac8:	9401      	str	r4, [sp, #4]
 800baca:	4b20      	ldr	r3, [pc, #128]	; (800bb4c <SystemClock_Config+0xa8>)
 800bacc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bace:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800bad2:	641a      	str	r2, [r3, #64]	; 0x40
 800bad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bada:	9301      	str	r3, [sp, #4]
 800badc:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800bade:	9402      	str	r4, [sp, #8]
 800bae0:	4b1b      	ldr	r3, [pc, #108]	; (800bb50 <SystemClock_Config+0xac>)
 800bae2:	681a      	ldr	r2, [r3, #0]
 800bae4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bae8:	601a      	str	r2, [r3, #0]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800baf0:	9302      	str	r3, [sp, #8]
 800baf2:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800baf4:	2601      	movs	r6, #1
 800baf6:	960c      	str	r6, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800baf8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800bafc:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800bafe:	2502      	movs	r5, #2
 800bb00:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800bb02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800bb06:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800bb08:	2308      	movs	r3, #8
 800bb0a:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800bb0c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800bb10:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800bb12:	9516      	str	r5, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800bb14:	2307      	movs	r3, #7
 800bb16:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800bb18:	a80c      	add	r0, sp, #48	; 0x30
 800bb1a:	f7fb fb25 	bl	8007168 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800bb1e:	230f      	movs	r3, #15
 800bb20:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800bb22:	9508      	str	r5, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800bb24:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800bb26:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800bb2a:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800bb2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb30:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800bb32:	2105      	movs	r1, #5
 800bb34:	a807      	add	r0, sp, #28
 800bb36:	f7fb fda7 	bl	8007688 <HAL_RCC_ClockConfig>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800bb3a:	9603      	str	r6, [sp, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800bb3c:	23c0      	movs	r3, #192	; 0xc0
 800bb3e:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800bb40:	9505      	str	r5, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800bb42:	a803      	add	r0, sp, #12
 800bb44:	f7fb ff08 	bl	8007958 <HAL_RCCEx_PeriphCLKConfig>
}
 800bb48:	b018      	add	sp, #96	; 0x60
 800bb4a:	bd70      	pop	{r4, r5, r6, pc}
 800bb4c:	40023800 	.word	0x40023800
 800bb50:	40007000 	.word	0x40007000

0800bb54 <main>:
{
 800bb54:	b508      	push	{r3, lr}
  HAL_Init();
 800bb56:	f7f4 fb73 	bl	8000240 <HAL_Init>
  SystemClock_Config();
 800bb5a:	f7ff ffa3 	bl	800baa4 <SystemClock_Config>
  PDMDecoder_Init(I2S_AUDIOFREQ_48K);
 800bb5e:	f64b 3080 	movw	r0, #48000	; 0xbb80
 800bb62:	f7ff fe39 	bl	800b7d8 <PDMDecoder_Init>
  MX_GPIO_Init();
 800bb66:	f7ff fe5d 	bl	800b824 <MX_GPIO_Init>
  MX_DMA_Init();
 800bb6a:	f7ff ff05 	bl	800b978 <MX_DMA_Init>
  MX_I2C1_Init();
 800bb6e:	f7ff ff25 	bl	800b9bc <MX_I2C1_Init>
  MX_I2S3_Init();
 800bb72:	f7ff ff3d 	bl	800b9f0 <MX_I2S3_Init>
  MX_SPI1_Init();
 800bb76:	f7ff ff53 	bl	800ba20 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800bb7a:	f000 fbb7 	bl	800c2ec <MX_USB_HOST_Init>
  MX_I2S2_Init();
 800bb7e:	f7ff ff6b 	bl	800ba58 <MX_I2S2_Init>
  HAL_I2S_Receive_DMA(&hi2s2, &PDM_Buffer[0], 10 );
 800bb82:	220a      	movs	r2, #10
 800bb84:	4903      	ldr	r1, [pc, #12]	; (800bb94 <main+0x40>)
 800bb86:	4804      	ldr	r0, [pc, #16]	; (800bb98 <main+0x44>)
 800bb88:	f7fa fabe 	bl	8006108 <HAL_I2S_Receive_DMA>
    MX_USB_HOST_Process();
 800bb8c:	f000 fbce 	bl	800c32c <MX_USB_HOST_Process>
 800bb90:	e7fc      	b.n	800bb8c <main+0x38>
 800bb92:	bf00      	nop
 800bb94:	20000244 	.word	0x20000244
 800bb98:	200004d0 	.word	0x200004d0

0800bb9c <HAL_I2S_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  * @retval None
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800bb9c:	4770      	bx	lr

0800bb9e <HAL_I2S_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  * @retval None
  */
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800bb9e:	4770      	bx	lr

0800bba0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800bba0:	4770      	bx	lr
 800bba2:	bf00      	nop

0800bba4 <I2S2_MspInit>:

/* USER CODE END ExternalFunctions */

/* USER CODE BEGIN 0 */
void I2S2_MspInit(void)
{
 800bba4:	b570      	push	{r4, r5, r6, lr}
 800bba6:	b08a      	sub	sp, #40	; 0x28
  static DMA_HandleTypeDef hdma_i2sRx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  I2S_HandleTypeDef *hi2s = &hi2s2;

  /* Enable the I2S2 peripheral clock */
  __SPI2_CLK_ENABLE(); //I2S2_CLK_ENABLE();
 800bba8:	2500      	movs	r5, #0
 800bbaa:	9501      	str	r5, [sp, #4]
 800bbac:	4c37      	ldr	r4, [pc, #220]	; (800bc8c <I2S2_MspInit+0xe8>)
 800bbae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bbb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bbb4:	6423      	str	r3, [r4, #64]	; 0x40
 800bbb6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bbb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bbbc:	9301      	str	r3, [sp, #4]
 800bbbe:	9b01      	ldr	r3, [sp, #4]

  /* Enable I2S GPIO clocks */
  __GPIOB_CLK_ENABLE(); //I2S2_SCK_GPIO_CLK_ENABLE();
 800bbc0:	9502      	str	r5, [sp, #8]
 800bbc2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bbc4:	f043 0302 	orr.w	r3, r3, #2
 800bbc8:	6323      	str	r3, [r4, #48]	; 0x30
 800bbca:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bbcc:	f003 0302 	and.w	r3, r3, #2
 800bbd0:	9302      	str	r3, [sp, #8]
 800bbd2:	9b02      	ldr	r3, [sp, #8]
  __GPIOC_CLK_ENABLE(); //I2S2_MOSI_GPIO_CLK_ENABLE();
 800bbd4:	9503      	str	r5, [sp, #12]
 800bbd6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bbd8:	f043 0304 	orr.w	r3, r3, #4
 800bbdc:	6323      	str	r3, [r4, #48]	; 0x30
 800bbde:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bbe0:	f003 0304 	and.w	r3, r3, #4
 800bbe4:	9303      	str	r3, [sp, #12]
 800bbe6:	9b03      	ldr	r3, [sp, #12]

  /* I2S2 pins configuration: SCK and MOSI pins ------------------------------*/
  GPIO_InitStruct.Pin       = GPIO_PIN_10; //I2S2_SCK_PIN;
 800bbe8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbec:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800bbee:	2302      	movs	r3, #2
 800bbf0:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800bbf2:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 800bbf4:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2; //I2S2_SCK_AF;
 800bbf6:	2605      	movs	r6, #5
 800bbf8:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(/*I2S2_SCK_GPIO_PORT*/GPIOB, &GPIO_InitStruct);
 800bbfa:	a905      	add	r1, sp, #20
 800bbfc:	4824      	ldr	r0, [pc, #144]	; (800bc90 <I2S2_MspInit+0xec>)
 800bbfe:	f7f5 f915 	bl	8000e2c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin       = GPIO_PIN_3; //I2S2_MOSI_PIN ;
 800bc02:	2308      	movs	r3, #8
 800bc04:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2; //I2S2_MOSI_AF;
 800bc06:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(/*I2S2_MOSI_GPIO_PORT*/GPIOC, &GPIO_InitStruct);
 800bc08:	a905      	add	r1, sp, #20
 800bc0a:	4822      	ldr	r0, [pc, #136]	; (800bc94 <I2S2_MspInit+0xf0>)
 800bc0c:	f7f5 f90e 	bl	8000e2c <HAL_GPIO_Init>

  /* Enable the DMA clock */
  __DMA1_CLK_ENABLE(); //I2S2_DMAx_CLK_ENABLE();
 800bc10:	9504      	str	r5, [sp, #16]
 800bc12:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bc14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bc18:	6323      	str	r3, [r4, #48]	; 0x30
 800bc1a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bc1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bc20:	9304      	str	r3, [sp, #16]
 800bc22:	9b04      	ldr	r3, [sp, #16]

  if(hi2s->Instance == SPI2)
 800bc24:	4b1c      	ldr	r3, [pc, #112]	; (800bc98 <I2S2_MspInit+0xf4>)
 800bc26:	681a      	ldr	r2, [r3, #0]
 800bc28:	4b1c      	ldr	r3, [pc, #112]	; (800bc9c <I2S2_MspInit+0xf8>)
 800bc2a:	429a      	cmp	r2, r3
 800bc2c:	d009      	beq.n	800bc42 <I2S2_MspInit+0x9e>
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sRx);
  }

  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(/*I2S2_DMAx_IRQ*/DMA1_Stream3_IRQn, /*AUDIO_IN_IRQ_PREPRIO*/6, 0);
 800bc2e:	2200      	movs	r2, #0
 800bc30:	2106      	movs	r1, #6
 800bc32:	200e      	movs	r0, #14
 800bc34:	f7f4 fbe2 	bl	80003fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(/*I2S2_DMAx_IRQ*/DMA1_Stream3_IRQn);
 800bc38:	200e      	movs	r0, #14
 800bc3a:	f7f4 fc11 	bl	8000460 <HAL_NVIC_EnableIRQ>
}
 800bc3e:	b00a      	add	sp, #40	; 0x28
 800bc40:	bd70      	pop	{r4, r5, r6, pc}
    hdma_i2sRx.Init.Channel             = DMA_CHANNEL_0; //I2S2_DMAx_CHANNEL;
 800bc42:	4c17      	ldr	r4, [pc, #92]	; (800bca0 <I2S2_MspInit+0xfc>)
 800bc44:	6065      	str	r5, [r4, #4]
    hdma_i2sRx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 800bc46:	60a5      	str	r5, [r4, #8]
    hdma_i2sRx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800bc48:	60e5      	str	r5, [r4, #12]
    hdma_i2sRx.Init.MemInc              = DMA_MINC_ENABLE;
 800bc4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bc4e:	6122      	str	r2, [r4, #16]
    hdma_i2sRx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD; //I2S2_DMAx_PERIPH_DATA_SIZE;
 800bc50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bc54:	6162      	str	r2, [r4, #20]
    hdma_i2sRx.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD; //I2S2_DMAx_MEM_DATA_SIZE;
 800bc56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800bc5a:	61a2      	str	r2, [r4, #24]
    hdma_i2sRx.Init.Mode                = DMA_CIRCULAR;
 800bc5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bc60:	61e2      	str	r2, [r4, #28]
    hdma_i2sRx.Init.Priority            = DMA_PRIORITY_HIGH;
 800bc62:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800bc66:	6222      	str	r2, [r4, #32]
    hdma_i2sRx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800bc68:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_i2sRx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800bc6a:	2203      	movs	r2, #3
 800bc6c:	62a2      	str	r2, [r4, #40]	; 0x28
    hdma_i2sRx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800bc6e:	62e5      	str	r5, [r4, #44]	; 0x2c
    hdma_i2sRx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 800bc70:	6325      	str	r5, [r4, #48]	; 0x30
    hdma_i2sRx.Instance = DMA1_Stream3; //I2S2_DMAx_STREAM;
 800bc72:	4b0c      	ldr	r3, [pc, #48]	; (800bca4 <I2S2_MspInit+0x100>)
 800bc74:	6023      	str	r3, [r4, #0]
    __HAL_LINKDMA(hi2s, hdmarx, hdma_i2sRx);
 800bc76:	4b08      	ldr	r3, [pc, #32]	; (800bc98 <I2S2_MspInit+0xf4>)
 800bc78:	63dc      	str	r4, [r3, #60]	; 0x3c
 800bc7a:	63a3      	str	r3, [r4, #56]	; 0x38
    HAL_DMA_DeInit(&hdma_i2sRx);
 800bc7c:	4620      	mov	r0, r4
 800bc7e:	f7f4 fdf9 	bl	8000874 <HAL_DMA_DeInit>
    HAL_DMA_Init(&hdma_i2sRx);
 800bc82:	4620      	mov	r0, r4
 800bc84:	f7f4 fd8d 	bl	80007a2 <HAL_DMA_Init>
 800bc88:	e7d1      	b.n	800bc2e <I2S2_MspInit+0x8a>
 800bc8a:	bf00      	nop
 800bc8c:	40023800 	.word	0x40023800
 800bc90:	40020400 	.word	0x40020400
 800bc94:	40020800 	.word	0x40020800
 800bc98:	200004d0 	.word	0x200004d0
 800bc9c:	40003800 	.word	0x40003800
 800bca0:	200000b4 	.word	0x200000b4
 800bca4:	40026058 	.word	0x40026058

0800bca8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800bca8:	b500      	push	{lr}
 800bcaa:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bcac:	2100      	movs	r1, #0
 800bcae:	9100      	str	r1, [sp, #0]
 800bcb0:	4b0c      	ldr	r3, [pc, #48]	; (800bce4 <HAL_MspInit+0x3c>)
 800bcb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bcb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bcb8:	645a      	str	r2, [r3, #68]	; 0x44
 800bcba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bcbc:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800bcc0:	9200      	str	r2, [sp, #0]
 800bcc2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800bcc4:	9101      	str	r1, [sp, #4]
 800bcc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bcc8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800bccc:	641a      	str	r2, [r3, #64]	; 0x40
 800bcce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bcd4:	9301      	str	r3, [sp, #4]
 800bcd6:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800bcd8:	2007      	movs	r0, #7
 800bcda:	f7f4 fb7d 	bl	80003d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800bcde:	b003      	add	sp, #12
 800bce0:	f85d fb04 	ldr.w	pc, [sp], #4
 800bce4:	40023800 	.word	0x40023800

0800bce8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800bce8:	b530      	push	{r4, r5, lr}
 800bcea:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bcec:	2300      	movs	r3, #0
 800bcee:	9303      	str	r3, [sp, #12]
 800bcf0:	9304      	str	r3, [sp, #16]
 800bcf2:	9305      	str	r3, [sp, #20]
 800bcf4:	9306      	str	r3, [sp, #24]
 800bcf6:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C1)
 800bcf8:	6802      	ldr	r2, [r0, #0]
 800bcfa:	4b14      	ldr	r3, [pc, #80]	; (800bd4c <HAL_I2C_MspInit+0x64>)
 800bcfc:	429a      	cmp	r2, r3
 800bcfe:	d001      	beq.n	800bd04 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800bd00:	b009      	add	sp, #36	; 0x24
 800bd02:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bd04:	2500      	movs	r5, #0
 800bd06:	9501      	str	r5, [sp, #4]
 800bd08:	4c11      	ldr	r4, [pc, #68]	; (800bd50 <HAL_I2C_MspInit+0x68>)
 800bd0a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bd0c:	f043 0302 	orr.w	r3, r3, #2
 800bd10:	6323      	str	r3, [r4, #48]	; 0x30
 800bd12:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bd14:	f003 0302 	and.w	r3, r3, #2
 800bd18:	9301      	str	r3, [sp, #4]
 800bd1a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800bd1c:	f44f 7310 	mov.w	r3, #576	; 0x240
 800bd20:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800bd22:	2312      	movs	r3, #18
 800bd24:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bd26:	2301      	movs	r3, #1
 800bd28:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800bd2a:	2304      	movs	r3, #4
 800bd2c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bd2e:	a903      	add	r1, sp, #12
 800bd30:	4808      	ldr	r0, [pc, #32]	; (800bd54 <HAL_I2C_MspInit+0x6c>)
 800bd32:	f7f5 f87b 	bl	8000e2c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800bd36:	9502      	str	r5, [sp, #8]
 800bd38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bd3a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bd3e:	6423      	str	r3, [r4, #64]	; 0x40
 800bd40:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bd42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bd46:	9302      	str	r3, [sp, #8]
 800bd48:	9b02      	ldr	r3, [sp, #8]
}
 800bd4a:	e7d9      	b.n	800bd00 <HAL_I2C_MspInit+0x18>
 800bd4c:	40005400 	.word	0x40005400
 800bd50:	40023800 	.word	0x40023800
 800bd54:	40020400 	.word	0x40020400

0800bd58 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800bd58:	b508      	push	{r3, lr}
  if(hi2c->Instance==I2C1)
 800bd5a:	6802      	ldr	r2, [r0, #0]
 800bd5c:	4b07      	ldr	r3, [pc, #28]	; (800bd7c <HAL_I2C_MspDeInit+0x24>)
 800bd5e:	429a      	cmp	r2, r3
 800bd60:	d000      	beq.n	800bd64 <HAL_I2C_MspDeInit+0xc>
 800bd62:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800bd64:	4a06      	ldr	r2, [pc, #24]	; (800bd80 <HAL_I2C_MspDeInit+0x28>)
 800bd66:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800bd68:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bd6c:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, Audio_SCL_Pin|Audio_SDA_Pin);
 800bd6e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bd72:	4804      	ldr	r0, [pc, #16]	; (800bd84 <HAL_I2C_MspDeInit+0x2c>)
 800bd74:	f7f5 f940 	bl	8000ff8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800bd78:	e7f3      	b.n	800bd62 <HAL_I2C_MspDeInit+0xa>
 800bd7a:	bf00      	nop
 800bd7c:	40005400 	.word	0x40005400
 800bd80:	40023800 	.word	0x40023800
 800bd84:	40020400 	.word	0x40020400

0800bd88 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800bd88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd8c:	b08d      	sub	sp, #52	; 0x34
 800bd8e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bd90:	2300      	movs	r3, #0
 800bd92:	9307      	str	r3, [sp, #28]
 800bd94:	9308      	str	r3, [sp, #32]
 800bd96:	9309      	str	r3, [sp, #36]	; 0x24
 800bd98:	930a      	str	r3, [sp, #40]	; 0x28
 800bd9a:	930b      	str	r3, [sp, #44]	; 0x2c
  if(hi2s->Instance==SPI2)
 800bd9c:	6803      	ldr	r3, [r0, #0]
 800bd9e:	4a6a      	ldr	r2, [pc, #424]	; (800bf48 <HAL_I2S_MspInit+0x1c0>)
 800bda0:	4293      	cmp	r3, r2
 800bda2:	d005      	beq.n	800bdb0 <HAL_I2S_MspInit+0x28>

  /* USER CODE BEGIN SPI2_MspInit 2 */

  /* USER CODE END SPI2_MspInit 2 */
  }
  else if(hi2s->Instance==SPI3)
 800bda4:	4a69      	ldr	r2, [pc, #420]	; (800bf4c <HAL_I2S_MspInit+0x1c4>)
 800bda6:	4293      	cmp	r3, r2
 800bda8:	d07a      	beq.n	800bea0 <HAL_I2S_MspInit+0x118>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800bdaa:	b00d      	add	sp, #52	; 0x34
 800bdac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 800bdb0:	2500      	movs	r5, #0
 800bdb2:	9500      	str	r5, [sp, #0]
 800bdb4:	4e66      	ldr	r6, [pc, #408]	; (800bf50 <HAL_I2S_MspInit+0x1c8>)
 800bdb6:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800bdb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bdbc:	6433      	str	r3, [r6, #64]	; 0x40
 800bdbe:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800bdc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bdc4:	9300      	str	r3, [sp, #0]
 800bdc6:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bdc8:	9501      	str	r5, [sp, #4]
 800bdca:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800bdcc:	f043 0304 	orr.w	r3, r3, #4
 800bdd0:	6333      	str	r3, [r6, #48]	; 0x30
 800bdd2:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800bdd4:	f003 0304 	and.w	r3, r3, #4
 800bdd8:	9301      	str	r3, [sp, #4]
 800bdda:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bddc:	9502      	str	r5, [sp, #8]
 800bdde:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800bde0:	f043 0302 	orr.w	r3, r3, #2
 800bde4:	6333      	str	r3, [r6, #48]	; 0x30
 800bde6:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800bde8:	f003 0302 	and.w	r3, r3, #2
 800bdec:	9302      	str	r3, [sp, #8]
 800bdee:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800bdf0:	f04f 0a08 	mov.w	sl, #8
 800bdf4:	f8cd a01c 	str.w	sl, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bdf8:	f04f 0802 	mov.w	r8, #2
 800bdfc:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800be00:	2705      	movs	r7, #5
 800be02:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800be04:	a907      	add	r1, sp, #28
 800be06:	4853      	ldr	r0, [pc, #332]	; (800bf54 <HAL_I2S_MspInit+0x1cc>)
 800be08:	f7f5 f810 	bl	8000e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 800be0c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800be10:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800be12:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be16:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800be18:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800be1a:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800be1c:	f8df b14c 	ldr.w	fp, [pc, #332]	; 800bf6c <HAL_I2S_MspInit+0x1e4>
 800be20:	a907      	add	r1, sp, #28
 800be22:	4658      	mov	r0, fp
 800be24:	f7f5 f802 	bl	8000e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin       = GPIO_PIN_10; //I2S2_SCK_PIN;
 800be28:	f44f 6980 	mov.w	r9, #1024	; 0x400
 800be2c:	f8cd 901c 	str.w	r9, [sp, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800be30:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800be34:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 800be36:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2; //I2S2_SCK_AF;
 800be3a:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(/*I2S2_SCK_GPIO_PORT*/GPIOB, &GPIO_InitStruct);
 800be3c:	a907      	add	r1, sp, #28
 800be3e:	4658      	mov	r0, fp
 800be40:	f7f4 fff4 	bl	8000e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin       = GPIO_PIN_3; //I2S2_MOSI_PIN ;
 800be44:	f8cd a01c 	str.w	sl, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2; //I2S2_MOSI_AF;
 800be48:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(/*I2S2_MOSI_GPIO_PORT*/GPIOC, &GPIO_InitStruct);
 800be4a:	a907      	add	r1, sp, #28
 800be4c:	4841      	ldr	r0, [pc, #260]	; (800bf54 <HAL_I2S_MspInit+0x1cc>)
 800be4e:	f7f4 ffed 	bl	8000e2c <HAL_GPIO_Init>
    __DMA1_CLK_ENABLE();  //I2S2_DMAx_CLK_ENABLE();
 800be52:	9503      	str	r5, [sp, #12]
 800be54:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800be56:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800be5a:	6333      	str	r3, [r6, #48]	; 0x30
 800be5c:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800be5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800be62:	9303      	str	r3, [sp, #12]
 800be64:	9b03      	ldr	r3, [sp, #12]
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800be66:	483c      	ldr	r0, [pc, #240]	; (800bf58 <HAL_I2S_MspInit+0x1d0>)
 800be68:	4b3c      	ldr	r3, [pc, #240]	; (800bf5c <HAL_I2S_MspInit+0x1d4>)
 800be6a:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800be6c:	6045      	str	r5, [r0, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800be6e:	6085      	str	r5, [r0, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800be70:	60c5      	str	r5, [r0, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800be72:	f8c0 9010 	str.w	r9, [r0, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800be76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800be7a:	6143      	str	r3, [r0, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800be7c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800be80:	6183      	str	r3, [r0, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800be82:	f44f 7380 	mov.w	r3, #256	; 0x100
 800be86:	61c3      	str	r3, [r0, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800be88:	6205      	str	r5, [r0, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800be8a:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800be8c:	f7f4 fc89 	bl	80007a2 <HAL_DMA_Init>
 800be90:	b918      	cbnz	r0, 800be9a <HAL_I2S_MspInit+0x112>
    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 800be92:	4b31      	ldr	r3, [pc, #196]	; (800bf58 <HAL_I2S_MspInit+0x1d0>)
 800be94:	63e3      	str	r3, [r4, #60]	; 0x3c
 800be96:	639c      	str	r4, [r3, #56]	; 0x38
 800be98:	e787      	b.n	800bdaa <HAL_I2S_MspInit+0x22>
      Error_Handler();
 800be9a:	f7ff fe81 	bl	800bba0 <Error_Handler>
 800be9e:	e7f8      	b.n	800be92 <HAL_I2S_MspInit+0x10a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800bea0:	2500      	movs	r5, #0
 800bea2:	9504      	str	r5, [sp, #16]
 800bea4:	4b2a      	ldr	r3, [pc, #168]	; (800bf50 <HAL_I2S_MspInit+0x1c8>)
 800bea6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bea8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800beac:	641a      	str	r2, [r3, #64]	; 0x40
 800beae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800beb0:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800beb4:	9204      	str	r2, [sp, #16]
 800beb6:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800beb8:	9505      	str	r5, [sp, #20]
 800beba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bebc:	f042 0201 	orr.w	r2, r2, #1
 800bec0:	631a      	str	r2, [r3, #48]	; 0x30
 800bec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bec4:	f002 0201 	and.w	r2, r2, #1
 800bec8:	9205      	str	r2, [sp, #20]
 800beca:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800becc:	9506      	str	r5, [sp, #24]
 800bece:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bed0:	f042 0204 	orr.w	r2, r2, #4
 800bed4:	631a      	str	r2, [r3, #48]	; 0x30
 800bed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bed8:	f003 0304 	and.w	r3, r3, #4
 800bedc:	9306      	str	r3, [sp, #24]
 800bede:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800bee0:	2310      	movs	r3, #16
 800bee2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bee4:	2702      	movs	r7, #2
 800bee6:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800bee8:	2606      	movs	r6, #6
 800beea:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800beec:	a907      	add	r1, sp, #28
 800beee:	481c      	ldr	r0, [pc, #112]	; (800bf60 <HAL_I2S_MspInit+0x1d8>)
 800bef0:	f7f4 ff9c 	bl	8000e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800bef4:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800bef8:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800befa:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800befc:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800befe:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800bf00:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bf02:	a907      	add	r1, sp, #28
 800bf04:	4813      	ldr	r0, [pc, #76]	; (800bf54 <HAL_I2S_MspInit+0x1cc>)
 800bf06:	f7f4 ff91 	bl	8000e2c <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800bf0a:	4816      	ldr	r0, [pc, #88]	; (800bf64 <HAL_I2S_MspInit+0x1dc>)
 800bf0c:	4b16      	ldr	r3, [pc, #88]	; (800bf68 <HAL_I2S_MspInit+0x1e0>)
 800bf0e:	6003      	str	r3, [r0, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800bf10:	6045      	str	r5, [r0, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800bf12:	2340      	movs	r3, #64	; 0x40
 800bf14:	6083      	str	r3, [r0, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800bf16:	60c5      	str	r5, [r0, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800bf18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf1c:	6103      	str	r3, [r0, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800bf1e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bf22:	6143      	str	r3, [r0, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800bf24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bf28:	6183      	str	r3, [r0, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 800bf2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bf2e:	61c3      	str	r3, [r0, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800bf30:	6205      	str	r5, [r0, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800bf32:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800bf34:	f7f4 fc35 	bl	80007a2 <HAL_DMA_Init>
 800bf38:	b918      	cbnz	r0, 800bf42 <HAL_I2S_MspInit+0x1ba>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 800bf3a:	4b0a      	ldr	r3, [pc, #40]	; (800bf64 <HAL_I2S_MspInit+0x1dc>)
 800bf3c:	63a3      	str	r3, [r4, #56]	; 0x38
 800bf3e:	639c      	str	r4, [r3, #56]	; 0x38
}
 800bf40:	e733      	b.n	800bdaa <HAL_I2S_MspInit+0x22>
      Error_Handler();
 800bf42:	f7ff fe2d 	bl	800bba0 <Error_Handler>
 800bf46:	e7f8      	b.n	800bf3a <HAL_I2S_MspInit+0x1b2>
 800bf48:	40003800 	.word	0x40003800
 800bf4c:	40003c00 	.word	0x40003c00
 800bf50:	40023800 	.word	0x40023800
 800bf54:	40020800 	.word	0x40020800
 800bf58:	20000184 	.word	0x20000184
 800bf5c:	40026058 	.word	0x40026058
 800bf60:	40020000 	.word	0x40020000
 800bf64:	200001e4 	.word	0x200001e4
 800bf68:	40026088 	.word	0x40026088
 800bf6c:	40020400 	.word	0x40020400

0800bf70 <HAL_I2S_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
{
 800bf70:	b510      	push	{r4, lr}
 800bf72:	4604      	mov	r4, r0
  if(hi2s->Instance==SPI2)
 800bf74:	6803      	ldr	r3, [r0, #0]
 800bf76:	4a16      	ldr	r2, [pc, #88]	; (800bfd0 <HAL_I2S_MspDeInit+0x60>)
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	d003      	beq.n	800bf84 <HAL_I2S_MspDeInit+0x14>
    HAL_DMA_DeInit(hi2s->hdmarx);
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }
  else if(hi2s->Instance==SPI3)
 800bf7c:	4a15      	ldr	r2, [pc, #84]	; (800bfd4 <HAL_I2S_MspDeInit+0x64>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d013      	beq.n	800bfaa <HAL_I2S_MspDeInit+0x3a>
 800bf82:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_DISABLE();
 800bf84:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 800bf88:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800bf8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bf8e:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(PDM_OUT_GPIO_Port, PDM_OUT_Pin);
 800bf90:	2108      	movs	r1, #8
 800bf92:	4811      	ldr	r0, [pc, #68]	; (800bfd8 <HAL_I2S_MspDeInit+0x68>)
 800bf94:	f7f5 f830 	bl	8000ff8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, CLK_IN_Pin|GPIO_PIN_12);
 800bf98:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 800bf9c:	480f      	ldr	r0, [pc, #60]	; (800bfdc <HAL_I2S_MspDeInit+0x6c>)
 800bf9e:	f7f5 f82b 	bl	8000ff8 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2s->hdmarx);
 800bfa2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800bfa4:	f7f4 fc66 	bl	8000874 <HAL_DMA_DeInit>
 800bfa8:	bd10      	pop	{r4, pc}
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 800bfaa:	f502 32fe 	add.w	r2, r2, #130048	; 0x1fc00
 800bfae:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800bfb0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bfb4:	6413      	str	r3, [r2, #64]	; 0x40
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    HAL_GPIO_DeInit(I2S3_WS_GPIO_Port, I2S3_WS_Pin);
 800bfb6:	2110      	movs	r1, #16
 800bfb8:	4809      	ldr	r0, [pc, #36]	; (800bfe0 <HAL_I2S_MspDeInit+0x70>)
 800bfba:	f7f5 f81d 	bl	8000ff8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin);
 800bfbe:	f44f 51a4 	mov.w	r1, #5248	; 0x1480
 800bfc2:	4805      	ldr	r0, [pc, #20]	; (800bfd8 <HAL_I2S_MspDeInit+0x68>)
 800bfc4:	f7f5 f818 	bl	8000ff8 <HAL_GPIO_DeInit>

    /* I2S3 DMA DeInit */
    HAL_DMA_DeInit(hi2s->hdmatx);
 800bfc8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800bfca:	f7f4 fc53 	bl	8000874 <HAL_DMA_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 800bfce:	e7d8      	b.n	800bf82 <HAL_I2S_MspDeInit+0x12>
 800bfd0:	40003800 	.word	0x40003800
 800bfd4:	40003c00 	.word	0x40003c00
 800bfd8:	40020800 	.word	0x40020800
 800bfdc:	40020400 	.word	0x40020400
 800bfe0:	40020000 	.word	0x40020000

0800bfe4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800bfe4:	b500      	push	{lr}
 800bfe6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bfe8:	2300      	movs	r3, #0
 800bfea:	9303      	str	r3, [sp, #12]
 800bfec:	9304      	str	r3, [sp, #16]
 800bfee:	9305      	str	r3, [sp, #20]
 800bff0:	9306      	str	r3, [sp, #24]
 800bff2:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 800bff4:	6802      	ldr	r2, [r0, #0]
 800bff6:	4b14      	ldr	r3, [pc, #80]	; (800c048 <HAL_SPI_MspInit+0x64>)
 800bff8:	429a      	cmp	r2, r3
 800bffa:	d002      	beq.n	800c002 <HAL_SPI_MspInit+0x1e>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800bffc:	b009      	add	sp, #36	; 0x24
 800bffe:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 800c002:	2100      	movs	r1, #0
 800c004:	9101      	str	r1, [sp, #4]
 800c006:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 800c00a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c00c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c010:	645a      	str	r2, [r3, #68]	; 0x44
 800c012:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c014:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800c018:	9201      	str	r2, [sp, #4]
 800c01a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c01c:	9102      	str	r1, [sp, #8]
 800c01e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c020:	f042 0201 	orr.w	r2, r2, #1
 800c024:	631a      	str	r2, [r3, #48]	; 0x30
 800c026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c028:	f003 0301 	and.w	r3, r3, #1
 800c02c:	9302      	str	r3, [sp, #8]
 800c02e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800c030:	23e0      	movs	r3, #224	; 0xe0
 800c032:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c034:	2302      	movs	r3, #2
 800c036:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800c038:	2305      	movs	r3, #5
 800c03a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c03c:	a903      	add	r1, sp, #12
 800c03e:	4803      	ldr	r0, [pc, #12]	; (800c04c <HAL_SPI_MspInit+0x68>)
 800c040:	f7f4 fef4 	bl	8000e2c <HAL_GPIO_Init>
}
 800c044:	e7da      	b.n	800bffc <HAL_SPI_MspInit+0x18>
 800c046:	bf00      	nop
 800c048:	40013000 	.word	0x40013000
 800c04c:	40020000 	.word	0x40020000

0800c050 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800c050:	b508      	push	{r3, lr}
  if(hspi->Instance==SPI1)
 800c052:	6802      	ldr	r2, [r0, #0]
 800c054:	4b06      	ldr	r3, [pc, #24]	; (800c070 <HAL_SPI_MspDeInit+0x20>)
 800c056:	429a      	cmp	r2, r3
 800c058:	d000      	beq.n	800c05c <HAL_SPI_MspDeInit+0xc>
 800c05a:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800c05c:	4a05      	ldr	r2, [pc, #20]	; (800c074 <HAL_SPI_MspDeInit+0x24>)
 800c05e:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800c060:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c064:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 800c066:	21e0      	movs	r1, #224	; 0xe0
 800c068:	4803      	ldr	r0, [pc, #12]	; (800c078 <HAL_SPI_MspDeInit+0x28>)
 800c06a:	f7f4 ffc5 	bl	8000ff8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 800c06e:	e7f4      	b.n	800c05a <HAL_SPI_MspDeInit+0xa>
 800c070:	40013000 	.word	0x40013000
 800c074:	40023800 	.word	0x40023800
 800c078:	40020000 	.word	0x40020000

0800c07c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800c07c:	4770      	bx	lr

0800c07e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800c07e:	e7fe      	b.n	800c07e <HardFault_Handler>

0800c080 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800c080:	e7fe      	b.n	800c080 <MemManage_Handler>

0800c082 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800c082:	e7fe      	b.n	800c082 <BusFault_Handler>

0800c084 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800c084:	e7fe      	b.n	800c084 <UsageFault_Handler>

0800c086 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800c086:	4770      	bx	lr

0800c088 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800c088:	4770      	bx	lr

0800c08a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800c08a:	4770      	bx	lr

0800c08c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800c08c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800c08e:	f7f4 f8f1 	bl	8000274 <HAL_IncTick>
 800c092:	bd08      	pop	{r3, pc}

0800c094 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800c094:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800c096:	4802      	ldr	r0, [pc, #8]	; (800c0a0 <DMA1_Stream3_IRQHandler+0xc>)
 800c098:	f7f4 fd6d 	bl	8000b76 <HAL_DMA_IRQHandler>
 800c09c:	bd08      	pop	{r3, pc}
 800c09e:	bf00      	nop
 800c0a0:	20000184 	.word	0x20000184

0800c0a4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800c0a4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800c0a6:	4802      	ldr	r0, [pc, #8]	; (800c0b0 <DMA1_Stream5_IRQHandler+0xc>)
 800c0a8:	f7f4 fd65 	bl	8000b76 <HAL_DMA_IRQHandler>
 800c0ac:	bd08      	pop	{r3, pc}
 800c0ae:	bf00      	nop
 800c0b0:	200001e4 	.word	0x200001e4

0800c0b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800c0b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800c0b6:	4802      	ldr	r0, [pc, #8]	; (800c0c0 <OTG_FS_IRQHandler+0xc>)
 800c0b8:	f7f5 fd5e 	bl	8001b78 <HAL_HCD_IRQHandler>
 800c0bc:	bd08      	pop	{r3, pc}
 800c0be:	bf00      	nop
 800c0c0:	2000092c 	.word	0x2000092c

0800c0c4 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 800c0c4:	4770      	bx	lr

0800c0c6 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 800c0c6:	2001      	movs	r0, #1
 800c0c8:	4770      	bx	lr

0800c0ca <_kill>:

int _kill(int pid, int sig)
{
 800c0ca:	b508      	push	{r3, lr}
	errno = EINVAL;
 800c0cc:	f001 fd14 	bl	800daf8 <__errno>
 800c0d0:	2316      	movs	r3, #22
 800c0d2:	6003      	str	r3, [r0, #0]
	return -1;
}
 800c0d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0d8:	bd08      	pop	{r3, pc}

0800c0da <_exit>:

void _exit (int status)
{
 800c0da:	b508      	push	{r3, lr}
	_kill(status, -1);
 800c0dc:	f04f 31ff 	mov.w	r1, #4294967295
 800c0e0:	f7ff fff3 	bl	800c0ca <_kill>
 800c0e4:	e7fe      	b.n	800c0e4 <_exit+0xa>

0800c0e6 <_read>:
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800c0e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0e8:	460d      	mov	r5, r1
 800c0ea:	4617      	mov	r7, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c0ec:	2400      	movs	r4, #0
 800c0ee:	e005      	b.n	800c0fc <_read+0x16>
	{
		*ptr++ = __io_getchar();
 800c0f0:	1c6e      	adds	r6, r5, #1
 800c0f2:	f3af 8000 	nop.w
 800c0f6:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c0f8:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 800c0fa:	4635      	mov	r5, r6
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c0fc:	42bc      	cmp	r4, r7
 800c0fe:	dbf7      	blt.n	800c0f0 <_read+0xa>
	}

return len;
}
 800c100:	4638      	mov	r0, r7
 800c102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c104 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800c104:	b570      	push	{r4, r5, r6, lr}
 800c106:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c108:	2400      	movs	r4, #0
 800c10a:	e005      	b.n	800c118 <_write+0x14>
	{
		__io_putchar(*ptr++);
 800c10c:	1c4d      	adds	r5, r1, #1
 800c10e:	7808      	ldrb	r0, [r1, #0]
 800c110:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c114:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 800c116:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c118:	42b4      	cmp	r4, r6
 800c11a:	dbf7      	blt.n	800c10c <_write+0x8>
	}
	return len;
}
 800c11c:	4630      	mov	r0, r6
 800c11e:	bd70      	pop	{r4, r5, r6, pc}

0800c120 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800c120:	b508      	push	{r3, lr}
 800c122:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800c124:	4a0b      	ldr	r2, [pc, #44]	; (800c154 <_sbrk+0x34>)
 800c126:	6812      	ldr	r2, [r2, #0]
 800c128:	b142      	cbz	r2, 800c13c <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 800c12a:	4a0a      	ldr	r2, [pc, #40]	; (800c154 <_sbrk+0x34>)
 800c12c:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 800c12e:	4403      	add	r3, r0
 800c130:	466a      	mov	r2, sp
 800c132:	4293      	cmp	r3, r2
 800c134:	d806      	bhi.n	800c144 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 800c136:	4a07      	ldr	r2, [pc, #28]	; (800c154 <_sbrk+0x34>)
 800c138:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 800c13a:	bd08      	pop	{r3, pc}
		heap_end = &end;
 800c13c:	4906      	ldr	r1, [pc, #24]	; (800c158 <_sbrk+0x38>)
 800c13e:	4a05      	ldr	r2, [pc, #20]	; (800c154 <_sbrk+0x34>)
 800c140:	6011      	str	r1, [r2, #0]
 800c142:	e7f2      	b.n	800c12a <_sbrk+0xa>
		errno = ENOMEM;
 800c144:	f001 fcd8 	bl	800daf8 <__errno>
 800c148:	230c      	movs	r3, #12
 800c14a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800c14c:	f04f 30ff 	mov.w	r0, #4294967295
 800c150:	bd08      	pop	{r3, pc}
 800c152:	bf00      	nop
 800c154:	20000114 	.word	0x20000114
 800c158:	20000bf4 	.word	0x20000bf4

0800c15c <_close>:

int _close(int file)
{
	return -1;
}
 800c15c:	f04f 30ff 	mov.w	r0, #4294967295
 800c160:	4770      	bx	lr

0800c162 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800c162:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c166:	604b      	str	r3, [r1, #4]
	return 0;
}
 800c168:	2000      	movs	r0, #0
 800c16a:	4770      	bx	lr

0800c16c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800c16c:	2001      	movs	r0, #1
 800c16e:	4770      	bx	lr

0800c170 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800c170:	2000      	movs	r0, #0
 800c172:	4770      	bx	lr

0800c174 <_open>:

int _open(char *path, int flags, ...)
{
 800c174:	b40e      	push	{r1, r2, r3}
	/* Pretend like we always fail */
	return -1;
}
 800c176:	f04f 30ff 	mov.w	r0, #4294967295
 800c17a:	b003      	add	sp, #12
 800c17c:	4770      	bx	lr

0800c17e <_wait>:

int _wait(int *status)
{
 800c17e:	b508      	push	{r3, lr}
	errno = ECHILD;
 800c180:	f001 fcba 	bl	800daf8 <__errno>
 800c184:	230a      	movs	r3, #10
 800c186:	6003      	str	r3, [r0, #0]
	return -1;
}
 800c188:	f04f 30ff 	mov.w	r0, #4294967295
 800c18c:	bd08      	pop	{r3, pc}

0800c18e <_unlink>:

int _unlink(char *name)
{
 800c18e:	b508      	push	{r3, lr}
	errno = ENOENT;
 800c190:	f001 fcb2 	bl	800daf8 <__errno>
 800c194:	2302      	movs	r3, #2
 800c196:	6003      	str	r3, [r0, #0]
	return -1;
}
 800c198:	f04f 30ff 	mov.w	r0, #4294967295
 800c19c:	bd08      	pop	{r3, pc}

0800c19e <_times>:

int _times(struct tms *buf)
{
	return -1;
}
 800c19e:	f04f 30ff 	mov.w	r0, #4294967295
 800c1a2:	4770      	bx	lr

0800c1a4 <_stat>:

int _stat(char *file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800c1a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c1a8:	604b      	str	r3, [r1, #4]
	return 0;
}
 800c1aa:	2000      	movs	r0, #0
 800c1ac:	4770      	bx	lr

0800c1ae <_link>:

int _link(char *old, char *new)
{
 800c1ae:	b508      	push	{r3, lr}
	errno = EMLINK;
 800c1b0:	f001 fca2 	bl	800daf8 <__errno>
 800c1b4:	231f      	movs	r3, #31
 800c1b6:	6003      	str	r3, [r0, #0]
	return -1;
}
 800c1b8:	f04f 30ff 	mov.w	r0, #4294967295
 800c1bc:	bd08      	pop	{r3, pc}

0800c1be <_fork>:

int _fork(void)
{
 800c1be:	b508      	push	{r3, lr}
	errno = EAGAIN;
 800c1c0:	f001 fc9a 	bl	800daf8 <__errno>
 800c1c4:	230b      	movs	r3, #11
 800c1c6:	6003      	str	r3, [r0, #0]
	return -1;
}
 800c1c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c1cc:	bd08      	pop	{r3, pc}

0800c1ce <_execve>:

int _execve(char *name, char **argv, char **env)
{
 800c1ce:	b508      	push	{r3, lr}
	errno = ENOMEM;
 800c1d0:	f001 fc92 	bl	800daf8 <__errno>
 800c1d4:	230c      	movs	r3, #12
 800c1d6:	6003      	str	r3, [r0, #0]
	return -1;
}
 800c1d8:	f04f 30ff 	mov.w	r0, #4294967295
 800c1dc:	bd08      	pop	{r3, pc}
 800c1de:	bf00      	nop

0800c1e0 <SystemInit>:
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800c1e0:	4b0c      	ldr	r3, [pc, #48]	; (800c214 <SystemInit+0x34>)
 800c1e2:	681a      	ldr	r2, [r3, #0]
 800c1e4:	f042 0201 	orr.w	r2, r2, #1
 800c1e8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800c1ea:	2100      	movs	r1, #0
 800c1ec:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800c1ee:	681a      	ldr	r2, [r3, #0]
 800c1f0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800c1f4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800c1f8:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800c1fa:	4a07      	ldr	r2, [pc, #28]	; (800c218 <SystemInit+0x38>)
 800c1fc:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800c1fe:	681a      	ldr	r2, [r3, #0]
 800c200:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c204:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800c206:	60d9      	str	r1, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800c208:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c20c:	4b03      	ldr	r3, [pc, #12]	; (800c21c <SystemInit+0x3c>)
 800c20e:	609a      	str	r2, [r3, #8]
 800c210:	4770      	bx	lr
 800c212:	bf00      	nop
 800c214:	40023800 	.word	0x40023800
 800c218:	24003010 	.word	0x24003010
 800c21c:	e000ed00 	.word	0xe000ed00

0800c220 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800c220:	4b22      	ldr	r3, [pc, #136]	; (800c2ac <SystemCoreClockUpdate+0x8c>)
 800c222:	689b      	ldr	r3, [r3, #8]
 800c224:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 800c228:	2b04      	cmp	r3, #4
 800c22a:	d014      	beq.n	800c256 <SystemCoreClockUpdate+0x36>
 800c22c:	2b08      	cmp	r3, #8
 800c22e:	d016      	beq.n	800c25e <SystemCoreClockUpdate+0x3e>
 800c230:	b11b      	cbz	r3, 800c23a <SystemCoreClockUpdate+0x1a>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
      break;
    default:
      SystemCoreClock = HSI_VALUE;
 800c232:	4a1f      	ldr	r2, [pc, #124]	; (800c2b0 <SystemCoreClockUpdate+0x90>)
 800c234:	4b1f      	ldr	r3, [pc, #124]	; (800c2b4 <SystemCoreClockUpdate+0x94>)
 800c236:	601a      	str	r2, [r3, #0]
      break;
 800c238:	e002      	b.n	800c240 <SystemCoreClockUpdate+0x20>
      SystemCoreClock = HSI_VALUE;
 800c23a:	4a1d      	ldr	r2, [pc, #116]	; (800c2b0 <SystemCoreClockUpdate+0x90>)
 800c23c:	4b1d      	ldr	r3, [pc, #116]	; (800c2b4 <SystemCoreClockUpdate+0x94>)
 800c23e:	601a      	str	r2, [r3, #0]
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800c240:	4b1a      	ldr	r3, [pc, #104]	; (800c2ac <SystemCoreClockUpdate+0x8c>)
 800c242:	689b      	ldr	r3, [r3, #8]
 800c244:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800c248:	4a1b      	ldr	r2, [pc, #108]	; (800c2b8 <SystemCoreClockUpdate+0x98>)
 800c24a:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800c24c:	4a19      	ldr	r2, [pc, #100]	; (800c2b4 <SystemCoreClockUpdate+0x94>)
 800c24e:	6813      	ldr	r3, [r2, #0]
 800c250:	40cb      	lsrs	r3, r1
 800c252:	6013      	str	r3, [r2, #0]
 800c254:	4770      	bx	lr
      SystemCoreClock = HSE_VALUE;
 800c256:	4a19      	ldr	r2, [pc, #100]	; (800c2bc <SystemCoreClockUpdate+0x9c>)
 800c258:	4b16      	ldr	r3, [pc, #88]	; (800c2b4 <SystemCoreClockUpdate+0x94>)
 800c25a:	601a      	str	r2, [r3, #0]
      break;
 800c25c:	e7f0      	b.n	800c240 <SystemCoreClockUpdate+0x20>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800c25e:	4b13      	ldr	r3, [pc, #76]	; (800c2ac <SystemCoreClockUpdate+0x8c>)
 800c260:	685a      	ldr	r2, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c262:	685b      	ldr	r3, [r3, #4]
 800c264:	f003 033f 	and.w	r3, r3, #63	; 0x3f
      if (pllsource != 0)
 800c268:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 800c26c:	d013      	beq.n	800c296 <SystemCoreClockUpdate+0x76>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800c26e:	4a13      	ldr	r2, [pc, #76]	; (800c2bc <SystemCoreClockUpdate+0x9c>)
 800c270:	fbb2 f2f3 	udiv	r2, r2, r3
 800c274:	4b0d      	ldr	r3, [pc, #52]	; (800c2ac <SystemCoreClockUpdate+0x8c>)
 800c276:	685b      	ldr	r3, [r3, #4]
 800c278:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800c27c:	fb03 f302 	mul.w	r3, r3, r2
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800c280:	4a0a      	ldr	r2, [pc, #40]	; (800c2ac <SystemCoreClockUpdate+0x8c>)
 800c282:	6852      	ldr	r2, [r2, #4]
 800c284:	f3c2 4201 	ubfx	r2, r2, #16, #2
 800c288:	3201      	adds	r2, #1
 800c28a:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllp;
 800c28c:	fbb3 f3f2 	udiv	r3, r3, r2
 800c290:	4a08      	ldr	r2, [pc, #32]	; (800c2b4 <SystemCoreClockUpdate+0x94>)
 800c292:	6013      	str	r3, [r2, #0]
      break;
 800c294:	e7d4      	b.n	800c240 <SystemCoreClockUpdate+0x20>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800c296:	4a06      	ldr	r2, [pc, #24]	; (800c2b0 <SystemCoreClockUpdate+0x90>)
 800c298:	fbb2 f2f3 	udiv	r2, r2, r3
 800c29c:	4b03      	ldr	r3, [pc, #12]	; (800c2ac <SystemCoreClockUpdate+0x8c>)
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800c2a4:	fb03 f302 	mul.w	r3, r3, r2
 800c2a8:	e7ea      	b.n	800c280 <SystemCoreClockUpdate+0x60>
 800c2aa:	bf00      	nop
 800c2ac:	40023800 	.word	0x40023800
 800c2b0:	00f42400 	.word	0x00f42400
 800c2b4:	20000028 	.word	0x20000028
 800c2b8:	0800ef50 	.word	0x0800ef50
 800c2bc:	007a1200 	.word	0x007a1200

0800c2c0 <USBH_UserProcess>:
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c2c0:	2904      	cmp	r1, #4
 800c2c2:	d00c      	beq.n	800c2de <USBH_UserProcess+0x1e>
 800c2c4:	2905      	cmp	r1, #5
 800c2c6:	d002      	beq.n	800c2ce <USBH_UserProcess+0xe>
 800c2c8:	2902      	cmp	r1, #2
 800c2ca:	d004      	beq.n	800c2d6 <USBH_UserProcess+0x16>
 800c2cc:	4770      	bx	lr
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c2ce:	2203      	movs	r2, #3
 800c2d0:	4b05      	ldr	r3, [pc, #20]	; (800c2e8 <USBH_UserProcess+0x28>)
 800c2d2:	701a      	strb	r2, [r3, #0]
  break;
 800c2d4:	4770      	bx	lr

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c2d6:	2202      	movs	r2, #2
 800c2d8:	4b03      	ldr	r3, [pc, #12]	; (800c2e8 <USBH_UserProcess+0x28>)
 800c2da:	701a      	strb	r2, [r3, #0]
  break;
 800c2dc:	4770      	bx	lr

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c2de:	2201      	movs	r2, #1
 800c2e0:	4b01      	ldr	r3, [pc, #4]	; (800c2e8 <USBH_UserProcess+0x28>)
 800c2e2:	701a      	strb	r2, [r3, #0]

  default:
  break;
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c2e4:	e7f2      	b.n	800c2cc <USBH_UserProcess+0xc>
 800c2e6:	bf00      	nop
 800c2e8:	2000011c 	.word	0x2000011c

0800c2ec <MX_USB_HOST_Init>:
{
 800c2ec:	b508      	push	{r3, lr}
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c2ee:	2201      	movs	r2, #1
 800c2f0:	490b      	ldr	r1, [pc, #44]	; (800c320 <MX_USB_HOST_Init+0x34>)
 800c2f2:	480c      	ldr	r0, [pc, #48]	; (800c324 <MX_USB_HOST_Init+0x38>)
 800c2f4:	f7fe fcfe 	bl	800acf4 <USBH_Init>
 800c2f8:	b948      	cbnz	r0, 800c30e <MX_USB_HOST_Init+0x22>
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c2fa:	490b      	ldr	r1, [pc, #44]	; (800c328 <MX_USB_HOST_Init+0x3c>)
 800c2fc:	4809      	ldr	r0, [pc, #36]	; (800c324 <MX_USB_HOST_Init+0x38>)
 800c2fe:	f7fe fd1c 	bl	800ad3a <USBH_RegisterClass>
 800c302:	b938      	cbnz	r0, 800c314 <MX_USB_HOST_Init+0x28>
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c304:	4807      	ldr	r0, [pc, #28]	; (800c324 <MX_USB_HOST_Init+0x38>)
 800c306:	f7fe fd7e 	bl	800ae06 <USBH_Start>
 800c30a:	b930      	cbnz	r0, 800c31a <MX_USB_HOST_Init+0x2e>
 800c30c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800c30e:	f7ff fc47 	bl	800bba0 <Error_Handler>
 800c312:	e7f2      	b.n	800c2fa <MX_USB_HOST_Init+0xe>
    Error_Handler();
 800c314:	f7ff fc44 	bl	800bba0 <Error_Handler>
 800c318:	e7f4      	b.n	800c304 <MX_USB_HOST_Init+0x18>
    Error_Handler();
 800c31a:	f7ff fc41 	bl	800bba0 <Error_Handler>
}
 800c31e:	e7f5      	b.n	800c30c <MX_USB_HOST_Init+0x20>
 800c320:	0800c2c1 	.word	0x0800c2c1
 800c324:	20000560 	.word	0x20000560
 800c328:	20000008 	.word	0x20000008

0800c32c <MX_USB_HOST_Process>:
{
 800c32c:	b508      	push	{r3, lr}
  USBH_Process(&hUsbHostFS);
 800c32e:	4802      	ldr	r0, [pc, #8]	; (800c338 <MX_USB_HOST_Process+0xc>)
 800c330:	f7fe fdab 	bl	800ae8a <USBH_Process>
 800c334:	bd08      	pop	{r3, pc}
 800c336:	bf00      	nop
 800c338:	20000560 	.word	0x20000560

0800c33c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c33c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c33e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c340:	2300      	movs	r3, #0
 800c342:	9303      	str	r3, [sp, #12]
 800c344:	9304      	str	r3, [sp, #16]
 800c346:	9305      	str	r3, [sp, #20]
 800c348:	9306      	str	r3, [sp, #24]
 800c34a:	9307      	str	r3, [sp, #28]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c34c:	6803      	ldr	r3, [r0, #0]
 800c34e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c352:	d001      	beq.n	800c358 <HAL_HCD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c354:	b009      	add	sp, #36	; 0x24
 800c356:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c358:	2500      	movs	r5, #0
 800c35a:	9501      	str	r5, [sp, #4]
 800c35c:	4c1b      	ldr	r4, [pc, #108]	; (800c3cc <HAL_HCD_MspInit+0x90>)
 800c35e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c360:	f043 0301 	orr.w	r3, r3, #1
 800c364:	6323      	str	r3, [r4, #48]	; 0x30
 800c366:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c368:	f003 0301 	and.w	r3, r3, #1
 800c36c:	9301      	str	r3, [sp, #4]
 800c36e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800c370:	ae08      	add	r6, sp, #32
 800c372:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c376:	f846 3d14 	str.w	r3, [r6, #-20]!
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800c37a:	4f15      	ldr	r7, [pc, #84]	; (800c3d0 <HAL_HCD_MspInit+0x94>)
 800c37c:	4631      	mov	r1, r6
 800c37e:	4638      	mov	r0, r7
 800c380:	f7f4 fd54 	bl	8000e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c384:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800c388:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c38a:	2302      	movs	r3, #2
 800c38c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c38e:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c390:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c392:	230a      	movs	r3, #10
 800c394:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c396:	4631      	mov	r1, r6
 800c398:	4638      	mov	r0, r7
 800c39a:	f7f4 fd47 	bl	8000e2c <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c39e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c3a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c3a4:	6363      	str	r3, [r4, #52]	; 0x34
 800c3a6:	9502      	str	r5, [sp, #8]
 800c3a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800c3aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c3ae:	6463      	str	r3, [r4, #68]	; 0x44
 800c3b0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800c3b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c3b6:	9302      	str	r3, [sp, #8]
 800c3b8:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c3ba:	462a      	mov	r2, r5
 800c3bc:	4629      	mov	r1, r5
 800c3be:	2043      	movs	r0, #67	; 0x43
 800c3c0:	f7f4 f81c 	bl	80003fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c3c4:	2043      	movs	r0, #67	; 0x43
 800c3c6:	f7f4 f84b 	bl	8000460 <HAL_NVIC_EnableIRQ>
}
 800c3ca:	e7c3      	b.n	800c354 <HAL_HCD_MspInit+0x18>
 800c3cc:	40023800 	.word	0x40023800
 800c3d0:	40020000 	.word	0x40020000

0800c3d4 <HAL_HCD_MspDeInit>:

void HAL_HCD_MspDeInit(HCD_HandleTypeDef* hcdHandle)
{
 800c3d4:	b508      	push	{r3, lr}
  if(hcdHandle->Instance==USB_OTG_FS)
 800c3d6:	6803      	ldr	r3, [r0, #0]
 800c3d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c3dc:	d000      	beq.n	800c3e0 <HAL_HCD_MspDeInit+0xc>
 800c3de:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */

  /* USER CODE END USB_OTG_FS_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 800c3e0:	4a06      	ldr	r2, [pc, #24]	; (800c3fc <HAL_HCD_MspDeInit+0x28>)
 800c3e2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800c3e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3e8:	6353      	str	r3, [r2, #52]	; 0x34
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    HAL_GPIO_DeInit(GPIOA, VBUS_FS_Pin|OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin);
 800c3ea:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 800c3ee:	4804      	ldr	r0, [pc, #16]	; (800c400 <HAL_HCD_MspDeInit+0x2c>)
 800c3f0:	f7f4 fe02 	bl	8000ff8 <HAL_GPIO_DeInit>

    /* Peripheral interrupt Deinit*/
    HAL_NVIC_DisableIRQ(OTG_FS_IRQn);
 800c3f4:	2043      	movs	r0, #67	; 0x43
 800c3f6:	f7f4 f841 	bl	800047c <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */

  /* USER CODE END USB_OTG_FS_MspDeInit 1 */
  }
}
 800c3fa:	e7f0      	b.n	800c3de <HAL_HCD_MspDeInit+0xa>
 800c3fc:	40023800 	.word	0x40023800
 800c400:	40020000 	.word	0x40020000

0800c404 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c404:	b508      	push	{r3, lr}
  USBH_LL_IncTimer(hhcd->pData);
 800c406:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800c40a:	f7fe fd2a 	bl	800ae62 <USBH_LL_IncTimer>
 800c40e:	bd08      	pop	{r3, pc}

0800c410 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c410:	b508      	push	{r3, lr}
  USBH_LL_Connect(hhcd->pData);
 800c412:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800c416:	f7fe fe2e 	bl	800b076 <USBH_LL_Connect>
 800c41a:	bd08      	pop	{r3, pc}

0800c41c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c41c:	b508      	push	{r3, lr}
  USBH_LL_Disconnect(hhcd->pData);
 800c41e:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800c422:	f7fe fe3c 	bl	800b09e <USBH_LL_Disconnect>
 800c426:	bd08      	pop	{r3, pc}

0800c428 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c428:	4770      	bx	lr

0800c42a <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c42a:	b508      	push	{r3, lr}
  USBH_LL_PortEnabled(hhcd->pData);
 800c42c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800c430:	f7fe fd20 	bl	800ae74 <USBH_LL_PortEnabled>
 800c434:	bd08      	pop	{r3, pc}

0800c436 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c436:	b508      	push	{r3, lr}
  USBH_LL_PortDisabled(hhcd->pData);
 800c438:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800c43c:	f7fe fd1e 	bl	800ae7c <USBH_LL_PortDisabled>
 800c440:	bd08      	pop	{r3, pc}

0800c442 <USBH_LL_Init>:
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c442:	f890 33c0 	ldrb.w	r3, [r0, #960]	; 0x3c0
 800c446:	2b01      	cmp	r3, #1
 800c448:	d001      	beq.n	800c44e <USBH_LL_Init+0xc>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
  }
  return USBH_OK;
}
 800c44a:	2000      	movs	r0, #0
 800c44c:	4770      	bx	lr
{
 800c44e:	b510      	push	{r4, lr}
 800c450:	4604      	mov	r4, r0
  hhcd_USB_OTG_FS.pData = phost;
 800c452:	4810      	ldr	r0, [pc, #64]	; (800c494 <USBH_LL_Init+0x52>)
 800c454:	f8c0 42c0 	str.w	r4, [r0, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800c458:	f8c4 03c4 	str.w	r0, [r4, #964]	; 0x3c4
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c45c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800c460:	6003      	str	r3, [r0, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c462:	2308      	movs	r3, #8
 800c464:	6083      	str	r3, [r0, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c466:	2301      	movs	r3, #1
 800c468:	60c3      	str	r3, [r0, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c46a:	2300      	movs	r3, #0
 800c46c:	6103      	str	r3, [r0, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c46e:	2202      	movs	r2, #2
 800c470:	6182      	str	r2, [r0, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c472:	61c3      	str	r3, [r0, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c474:	f7f4 ff2f 	bl	80012d6 <HAL_HCD_Init>
 800c478:	b940      	cbnz	r0, 800c48c <USBH_LL_Init+0x4a>
  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c47a:	4806      	ldr	r0, [pc, #24]	; (800c494 <USBH_LL_Init+0x52>)
 800c47c:	f7f5 fc69 	bl	8001d52 <HAL_HCD_GetCurrentFrame>
 800c480:	4601      	mov	r1, r0
 800c482:	4620      	mov	r0, r4
 800c484:	f7fe fcea 	bl	800ae5c <USBH_LL_SetTimer>
}
 800c488:	2000      	movs	r0, #0
 800c48a:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800c48c:	f7ff fb88 	bl	800bba0 <Error_Handler>
 800c490:	e7f3      	b.n	800c47a <USBH_LL_Init+0x38>
 800c492:	bf00      	nop
 800c494:	2000092c 	.word	0x2000092c

0800c498 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c498:	b508      	push	{r3, lr}
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c49a:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800c49e:	f7f5 fc5d 	bl	8001d5c <HAL_HCD_GetCurrentSpeed>
 800c4a2:	b118      	cbz	r0, 800c4ac <USBH_LL_GetSpeed+0x14>
 800c4a4:	2802      	cmp	r0, #2
 800c4a6:	d003      	beq.n	800c4b0 <USBH_LL_GetSpeed+0x18>
  case 0 :
    speed = USBH_SPEED_HIGH;
    break;

  case 1 :
    speed = USBH_SPEED_FULL;
 800c4a8:	2001      	movs	r0, #1
  default:
   speed = USBH_SPEED_FULL;
    break;
  }
  return  speed;
}
 800c4aa:	bd08      	pop	{r3, pc}
    speed = USBH_SPEED_HIGH;
 800c4ac:	2000      	movs	r0, #0
 800c4ae:	bd08      	pop	{r3, pc}
    speed = USBH_SPEED_LOW;
 800c4b0:	2002      	movs	r0, #2
    break;
 800c4b2:	bd08      	pop	{r3, pc}

0800c4b4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c4b4:	b508      	push	{r3, lr}
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c4b6:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800c4ba:	f7f5 fc3d 	bl	8001d38 <HAL_HCD_HC_GetXferCount>
}
 800c4be:	bd08      	pop	{r3, pc}

0800c4c0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c4c0:	b508      	push	{r3, lr}
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c4c2:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800c4c6:	f7f5 fc30 	bl	8001d2a <HAL_HCD_HC_GetURBState>
}
 800c4ca:	bd08      	pop	{r3, pc}

0800c4cc <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c4cc:	b508      	push	{r3, lr}
  if (phost->id == HOST_FS) {
 800c4ce:	f890 33c0 	ldrb.w	r3, [r0, #960]	; 0x3c0
 800c4d2:	2b01      	cmp	r3, #1
 800c4d4:	d004      	beq.n	800c4e0 <USBH_LL_DriverVBUS+0x14>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c4d6:	20c8      	movs	r0, #200	; 0xc8
 800c4d8:	f7f3 fefa 	bl	80002d0 <HAL_Delay>
  return USBH_OK;
}
 800c4dc:	2000      	movs	r0, #0
 800c4de:	bd08      	pop	{r3, pc}
    MX_DriverVbusFS(state);
 800c4e0:	4608      	mov	r0, r1
 800c4e2:	f000 f88b 	bl	800c5fc <MX_DriverVbusFS>
 800c4e6:	e7f6      	b.n	800c4d6 <USBH_LL_DriverVBUS+0xa>

0800c4e8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c4e8:	b410      	push	{r4}
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c4ea:	f8d0 33c4 	ldr.w	r3, [r0, #964]	; 0x3c4

  if(pHandle->hc[pipe].ep_is_in)
 800c4ee:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 800c4f2:	00e0      	lsls	r0, r4, #3
 800c4f4:	4604      	mov	r4, r0
 800c4f6:	4418      	add	r0, r3
 800c4f8:	f890 003b 	ldrb.w	r0, [r0, #59]	; 0x3b
 800c4fc:	b940      	cbnz	r0, 800c510 <USBH_LL_SetToggle+0x28>
  {
    pHandle->hc[pipe].toggle_in = toggle;
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c4fe:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c502:	00c8      	lsls	r0, r1, #3
 800c504:	4403      	add	r3, r0
 800c506:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  return USBH_OK;
}
 800c50a:	2000      	movs	r0, #0
 800c50c:	bc10      	pop	{r4}
 800c50e:	4770      	bx	lr
    pHandle->hc[pipe].toggle_in = toggle;
 800c510:	4423      	add	r3, r4
 800c512:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800c516:	e7f8      	b.n	800c50a <USBH_LL_SetToggle+0x22>

0800c518 <USBH_LL_GetToggle>:
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
  uint8_t toggle = 0;
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c518:	f8d0 33c4 	ldr.w	r3, [r0, #964]	; 0x3c4

  if(pHandle->hc[pipe].ep_is_in)
 800c51c:	eb01 0081 	add.w	r0, r1, r1, lsl #2
 800c520:	00c2      	lsls	r2, r0, #3
 800c522:	4610      	mov	r0, r2
 800c524:	441a      	add	r2, r3
 800c526:	f892 203b 	ldrb.w	r2, [r2, #59]	; 0x3b
 800c52a:	b932      	cbnz	r2, 800c53a <USBH_LL_GetToggle+0x22>
  {
    toggle = pHandle->hc[pipe].toggle_in;
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800c52c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c530:	00ca      	lsls	r2, r1, #3
 800c532:	4413      	add	r3, r2
 800c534:	f893 0051 	ldrb.w	r0, [r3, #81]	; 0x51
  }
  return toggle;
}
 800c538:	4770      	bx	lr
    toggle = pHandle->hc[pipe].toggle_in;
 800c53a:	4403      	add	r3, r0
 800c53c:	f893 0050 	ldrb.w	r0, [r3, #80]	; 0x50
 800c540:	4770      	bx	lr

0800c542 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c542:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 800c544:	f7f3 fec4 	bl	80002d0 <HAL_Delay>
 800c548:	bd08      	pop	{r3, pc}

0800c54a <USBH_Get_USB_Status>:
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBH_StatusTypeDef usb_status = USBH_OK;

  switch (hal_status)
 800c54a:	b118      	cbz	r0, 800c554 <USBH_Get_USB_Status+0xa>
 800c54c:	2802      	cmp	r0, #2
 800c54e:	d003      	beq.n	800c558 <USBH_Get_USB_Status+0xe>
  {
    case HAL_OK :
      usb_status = USBH_OK;
    break;
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c550:	2002      	movs	r0, #2
    default :
      usb_status = USBH_FAIL;
    break;
  }
  return usb_status;
}
 800c552:	4770      	bx	lr
      usb_status = USBH_OK;
 800c554:	2000      	movs	r0, #0
 800c556:	4770      	bx	lr
      usb_status = USBH_BUSY;
 800c558:	2001      	movs	r0, #1
    break;
 800c55a:	4770      	bx	lr

0800c55c <USBH_LL_DeInit>:
{
 800c55c:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_DeInit(phost->pData);
 800c55e:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800c562:	f7f4 ff03 	bl	800136c <HAL_HCD_DeInit>
  usb_status = USBH_Get_USB_Status(hal_status);
 800c566:	f7ff fff0 	bl	800c54a <USBH_Get_USB_Status>
}
 800c56a:	bd08      	pop	{r3, pc}

0800c56c <USBH_LL_Start>:
{
 800c56c:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_Start(phost->pData);
 800c56e:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800c572:	f7f5 fbaa 	bl	8001cca <HAL_HCD_Start>
  usb_status = USBH_Get_USB_Status(hal_status);
 800c576:	f7ff ffe8 	bl	800c54a <USBH_Get_USB_Status>
}
 800c57a:	bd08      	pop	{r3, pc}

0800c57c <USBH_LL_Stop>:
{
 800c57c:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_Stop(phost->pData);
 800c57e:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800c582:	f7f5 fbb8 	bl	8001cf6 <HAL_HCD_Stop>
  usb_status = USBH_Get_USB_Status(hal_status);
 800c586:	f7ff ffe0 	bl	800c54a <USBH_Get_USB_Status>
}
 800c58a:	bd08      	pop	{r3, pc}

0800c58c <USBH_LL_ResetPort>:
{
 800c58c:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c58e:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800c592:	f7f5 fbc2 	bl	8001d1a <HAL_HCD_ResetPort>
  usb_status = USBH_Get_USB_Status(hal_status);
 800c596:	f7ff ffd8 	bl	800c54a <USBH_Get_USB_Status>
}
 800c59a:	bd08      	pop	{r3, pc}

0800c59c <USBH_LL_OpenPipe>:
{
 800c59c:	b510      	push	{r4, lr}
 800c59e:	b084      	sub	sp, #16
  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c5a0:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800c5a4:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800c5a8:	9402      	str	r4, [sp, #8]
 800c5aa:	f89d 401c 	ldrb.w	r4, [sp, #28]
 800c5ae:	9401      	str	r4, [sp, #4]
 800c5b0:	f89d 4018 	ldrb.w	r4, [sp, #24]
 800c5b4:	9400      	str	r4, [sp, #0]
 800c5b6:	f7f4 fe2b 	bl	8001210 <HAL_HCD_HC_Init>
  usb_status = USBH_Get_USB_Status(hal_status);
 800c5ba:	f7ff ffc6 	bl	800c54a <USBH_Get_USB_Status>
}
 800c5be:	b004      	add	sp, #16
 800c5c0:	bd10      	pop	{r4, pc}

0800c5c2 <USBH_LL_ClosePipe>:
{
 800c5c2:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c5c4:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800c5c8:	f7f4 fe72 	bl	80012b0 <HAL_HCD_HC_Halt>
  usb_status = USBH_Get_USB_Status(hal_status);
 800c5cc:	f7ff ffbd 	bl	800c54a <USBH_Get_USB_Status>
}
 800c5d0:	bd08      	pop	{r3, pc}

0800c5d2 <USBH_LL_SubmitURB>:
{
 800c5d2:	b510      	push	{r4, lr}
 800c5d4:	b084      	sub	sp, #16
  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c5d6:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 800c5da:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
 800c5de:	9403      	str	r4, [sp, #12]
 800c5e0:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800c5e4:	9402      	str	r4, [sp, #8]
 800c5e6:	9c07      	ldr	r4, [sp, #28]
 800c5e8:	9401      	str	r4, [sp, #4]
 800c5ea:	f89d 4018 	ldrb.w	r4, [sp, #24]
 800c5ee:	9400      	str	r4, [sp, #0]
 800c5f0:	f7f4 fecd 	bl	800138e <HAL_HCD_HC_SubmitRequest>
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c5f4:	f7ff ffa9 	bl	800c54a <USBH_Get_USB_Status>
}
 800c5f8:	b004      	add	sp, #16
 800c5fa:	bd10      	pop	{r4, pc}

0800c5fc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800c5fc:	b508      	push	{r3, lr}
  uint8_t data = state; 
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c5fe:	b128      	cbz	r0, 800c60c <MX_DriverVbusFS+0x10>
    data = GPIO_PIN_SET;
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800c600:	2200      	movs	r2, #0
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800c602:	2101      	movs	r1, #1
 800c604:	4802      	ldr	r0, [pc, #8]	; (800c610 <MX_DriverVbusFS+0x14>)
 800c606:	f7f4 fd90 	bl	800112a <HAL_GPIO_WritePin>
 800c60a:	bd08      	pop	{r3, pc}
    data = GPIO_PIN_SET;
 800c60c:	2201      	movs	r2, #1
 800c60e:	e7f8      	b.n	800c602 <MX_DriverVbusFS+0x6>
 800c610:	40020800 	.word	0x40020800

0800c614 <__aeabi_drsub>:
 800c614:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800c618:	e002      	b.n	800c620 <__adddf3>
 800c61a:	bf00      	nop

0800c61c <__aeabi_dsub>:
 800c61c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800c620 <__adddf3>:
 800c620:	b530      	push	{r4, r5, lr}
 800c622:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800c626:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800c62a:	ea94 0f05 	teq	r4, r5
 800c62e:	bf08      	it	eq
 800c630:	ea90 0f02 	teqeq	r0, r2
 800c634:	bf1f      	itttt	ne
 800c636:	ea54 0c00 	orrsne.w	ip, r4, r0
 800c63a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800c63e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800c642:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c646:	f000 80e2 	beq.w	800c80e <__adddf3+0x1ee>
 800c64a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800c64e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800c652:	bfb8      	it	lt
 800c654:	426d      	neglt	r5, r5
 800c656:	dd0c      	ble.n	800c672 <__adddf3+0x52>
 800c658:	442c      	add	r4, r5
 800c65a:	ea80 0202 	eor.w	r2, r0, r2
 800c65e:	ea81 0303 	eor.w	r3, r1, r3
 800c662:	ea82 0000 	eor.w	r0, r2, r0
 800c666:	ea83 0101 	eor.w	r1, r3, r1
 800c66a:	ea80 0202 	eor.w	r2, r0, r2
 800c66e:	ea81 0303 	eor.w	r3, r1, r3
 800c672:	2d36      	cmp	r5, #54	; 0x36
 800c674:	bf88      	it	hi
 800c676:	bd30      	pophi	{r4, r5, pc}
 800c678:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800c67c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c680:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800c684:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800c688:	d002      	beq.n	800c690 <__adddf3+0x70>
 800c68a:	4240      	negs	r0, r0
 800c68c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c690:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800c694:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c698:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800c69c:	d002      	beq.n	800c6a4 <__adddf3+0x84>
 800c69e:	4252      	negs	r2, r2
 800c6a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c6a4:	ea94 0f05 	teq	r4, r5
 800c6a8:	f000 80a7 	beq.w	800c7fa <__adddf3+0x1da>
 800c6ac:	f1a4 0401 	sub.w	r4, r4, #1
 800c6b0:	f1d5 0e20 	rsbs	lr, r5, #32
 800c6b4:	db0d      	blt.n	800c6d2 <__adddf3+0xb2>
 800c6b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 800c6ba:	fa22 f205 	lsr.w	r2, r2, r5
 800c6be:	1880      	adds	r0, r0, r2
 800c6c0:	f141 0100 	adc.w	r1, r1, #0
 800c6c4:	fa03 f20e 	lsl.w	r2, r3, lr
 800c6c8:	1880      	adds	r0, r0, r2
 800c6ca:	fa43 f305 	asr.w	r3, r3, r5
 800c6ce:	4159      	adcs	r1, r3
 800c6d0:	e00e      	b.n	800c6f0 <__adddf3+0xd0>
 800c6d2:	f1a5 0520 	sub.w	r5, r5, #32
 800c6d6:	f10e 0e20 	add.w	lr, lr, #32
 800c6da:	2a01      	cmp	r2, #1
 800c6dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 800c6e0:	bf28      	it	cs
 800c6e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 800c6e6:	fa43 f305 	asr.w	r3, r3, r5
 800c6ea:	18c0      	adds	r0, r0, r3
 800c6ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800c6f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c6f4:	d507      	bpl.n	800c706 <__adddf3+0xe6>
 800c6f6:	f04f 0e00 	mov.w	lr, #0
 800c6fa:	f1dc 0c00 	rsbs	ip, ip, #0
 800c6fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 800c702:	eb6e 0101 	sbc.w	r1, lr, r1
 800c706:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c70a:	d31b      	bcc.n	800c744 <__adddf3+0x124>
 800c70c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800c710:	d30c      	bcc.n	800c72c <__adddf3+0x10c>
 800c712:	0849      	lsrs	r1, r1, #1
 800c714:	ea5f 0030 	movs.w	r0, r0, rrx
 800c718:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800c71c:	f104 0401 	add.w	r4, r4, #1
 800c720:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800c724:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800c728:	f080 809a 	bcs.w	800c860 <__adddf3+0x240>
 800c72c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800c730:	bf08      	it	eq
 800c732:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c736:	f150 0000 	adcs.w	r0, r0, #0
 800c73a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c73e:	ea41 0105 	orr.w	r1, r1, r5
 800c742:	bd30      	pop	{r4, r5, pc}
 800c744:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800c748:	4140      	adcs	r0, r0
 800c74a:	eb41 0101 	adc.w	r1, r1, r1
 800c74e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c752:	f1a4 0401 	sub.w	r4, r4, #1
 800c756:	d1e9      	bne.n	800c72c <__adddf3+0x10c>
 800c758:	f091 0f00 	teq	r1, #0
 800c75c:	bf04      	itt	eq
 800c75e:	4601      	moveq	r1, r0
 800c760:	2000      	moveq	r0, #0
 800c762:	fab1 f381 	clz	r3, r1
 800c766:	bf08      	it	eq
 800c768:	3320      	addeq	r3, #32
 800c76a:	f1a3 030b 	sub.w	r3, r3, #11
 800c76e:	f1b3 0220 	subs.w	r2, r3, #32
 800c772:	da0c      	bge.n	800c78e <__adddf3+0x16e>
 800c774:	320c      	adds	r2, #12
 800c776:	dd08      	ble.n	800c78a <__adddf3+0x16a>
 800c778:	f102 0c14 	add.w	ip, r2, #20
 800c77c:	f1c2 020c 	rsb	r2, r2, #12
 800c780:	fa01 f00c 	lsl.w	r0, r1, ip
 800c784:	fa21 f102 	lsr.w	r1, r1, r2
 800c788:	e00c      	b.n	800c7a4 <__adddf3+0x184>
 800c78a:	f102 0214 	add.w	r2, r2, #20
 800c78e:	bfd8      	it	le
 800c790:	f1c2 0c20 	rsble	ip, r2, #32
 800c794:	fa01 f102 	lsl.w	r1, r1, r2
 800c798:	fa20 fc0c 	lsr.w	ip, r0, ip
 800c79c:	bfdc      	itt	le
 800c79e:	ea41 010c 	orrle.w	r1, r1, ip
 800c7a2:	4090      	lslle	r0, r2
 800c7a4:	1ae4      	subs	r4, r4, r3
 800c7a6:	bfa2      	ittt	ge
 800c7a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800c7ac:	4329      	orrge	r1, r5
 800c7ae:	bd30      	popge	{r4, r5, pc}
 800c7b0:	ea6f 0404 	mvn.w	r4, r4
 800c7b4:	3c1f      	subs	r4, #31
 800c7b6:	da1c      	bge.n	800c7f2 <__adddf3+0x1d2>
 800c7b8:	340c      	adds	r4, #12
 800c7ba:	dc0e      	bgt.n	800c7da <__adddf3+0x1ba>
 800c7bc:	f104 0414 	add.w	r4, r4, #20
 800c7c0:	f1c4 0220 	rsb	r2, r4, #32
 800c7c4:	fa20 f004 	lsr.w	r0, r0, r4
 800c7c8:	fa01 f302 	lsl.w	r3, r1, r2
 800c7cc:	ea40 0003 	orr.w	r0, r0, r3
 800c7d0:	fa21 f304 	lsr.w	r3, r1, r4
 800c7d4:	ea45 0103 	orr.w	r1, r5, r3
 800c7d8:	bd30      	pop	{r4, r5, pc}
 800c7da:	f1c4 040c 	rsb	r4, r4, #12
 800c7de:	f1c4 0220 	rsb	r2, r4, #32
 800c7e2:	fa20 f002 	lsr.w	r0, r0, r2
 800c7e6:	fa01 f304 	lsl.w	r3, r1, r4
 800c7ea:	ea40 0003 	orr.w	r0, r0, r3
 800c7ee:	4629      	mov	r1, r5
 800c7f0:	bd30      	pop	{r4, r5, pc}
 800c7f2:	fa21 f004 	lsr.w	r0, r1, r4
 800c7f6:	4629      	mov	r1, r5
 800c7f8:	bd30      	pop	{r4, r5, pc}
 800c7fa:	f094 0f00 	teq	r4, #0
 800c7fe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800c802:	bf06      	itte	eq
 800c804:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800c808:	3401      	addeq	r4, #1
 800c80a:	3d01      	subne	r5, #1
 800c80c:	e74e      	b.n	800c6ac <__adddf3+0x8c>
 800c80e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c812:	bf18      	it	ne
 800c814:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c818:	d029      	beq.n	800c86e <__adddf3+0x24e>
 800c81a:	ea94 0f05 	teq	r4, r5
 800c81e:	bf08      	it	eq
 800c820:	ea90 0f02 	teqeq	r0, r2
 800c824:	d005      	beq.n	800c832 <__adddf3+0x212>
 800c826:	ea54 0c00 	orrs.w	ip, r4, r0
 800c82a:	bf04      	itt	eq
 800c82c:	4619      	moveq	r1, r3
 800c82e:	4610      	moveq	r0, r2
 800c830:	bd30      	pop	{r4, r5, pc}
 800c832:	ea91 0f03 	teq	r1, r3
 800c836:	bf1e      	ittt	ne
 800c838:	2100      	movne	r1, #0
 800c83a:	2000      	movne	r0, #0
 800c83c:	bd30      	popne	{r4, r5, pc}
 800c83e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800c842:	d105      	bne.n	800c850 <__adddf3+0x230>
 800c844:	0040      	lsls	r0, r0, #1
 800c846:	4149      	adcs	r1, r1
 800c848:	bf28      	it	cs
 800c84a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800c84e:	bd30      	pop	{r4, r5, pc}
 800c850:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800c854:	bf3c      	itt	cc
 800c856:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800c85a:	bd30      	popcc	{r4, r5, pc}
 800c85c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c860:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800c864:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c868:	f04f 0000 	mov.w	r0, #0
 800c86c:	bd30      	pop	{r4, r5, pc}
 800c86e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c872:	bf1a      	itte	ne
 800c874:	4619      	movne	r1, r3
 800c876:	4610      	movne	r0, r2
 800c878:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800c87c:	bf1c      	itt	ne
 800c87e:	460b      	movne	r3, r1
 800c880:	4602      	movne	r2, r0
 800c882:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c886:	bf06      	itte	eq
 800c888:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800c88c:	ea91 0f03 	teqeq	r1, r3
 800c890:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800c894:	bd30      	pop	{r4, r5, pc}
 800c896:	bf00      	nop

0800c898 <__aeabi_ui2d>:
 800c898:	f090 0f00 	teq	r0, #0
 800c89c:	bf04      	itt	eq
 800c89e:	2100      	moveq	r1, #0
 800c8a0:	4770      	bxeq	lr
 800c8a2:	b530      	push	{r4, r5, lr}
 800c8a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c8a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c8ac:	f04f 0500 	mov.w	r5, #0
 800c8b0:	f04f 0100 	mov.w	r1, #0
 800c8b4:	e750      	b.n	800c758 <__adddf3+0x138>
 800c8b6:	bf00      	nop

0800c8b8 <__aeabi_i2d>:
 800c8b8:	f090 0f00 	teq	r0, #0
 800c8bc:	bf04      	itt	eq
 800c8be:	2100      	moveq	r1, #0
 800c8c0:	4770      	bxeq	lr
 800c8c2:	b530      	push	{r4, r5, lr}
 800c8c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c8c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c8cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800c8d0:	bf48      	it	mi
 800c8d2:	4240      	negmi	r0, r0
 800c8d4:	f04f 0100 	mov.w	r1, #0
 800c8d8:	e73e      	b.n	800c758 <__adddf3+0x138>
 800c8da:	bf00      	nop

0800c8dc <__aeabi_f2d>:
 800c8dc:	0042      	lsls	r2, r0, #1
 800c8de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800c8e2:	ea4f 0131 	mov.w	r1, r1, rrx
 800c8e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800c8ea:	bf1f      	itttt	ne
 800c8ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800c8f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800c8f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800c8f8:	4770      	bxne	lr
 800c8fa:	f092 0f00 	teq	r2, #0
 800c8fe:	bf14      	ite	ne
 800c900:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800c904:	4770      	bxeq	lr
 800c906:	b530      	push	{r4, r5, lr}
 800c908:	f44f 7460 	mov.w	r4, #896	; 0x380
 800c90c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c910:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c914:	e720      	b.n	800c758 <__adddf3+0x138>
 800c916:	bf00      	nop

0800c918 <__aeabi_ul2d>:
 800c918:	ea50 0201 	orrs.w	r2, r0, r1
 800c91c:	bf08      	it	eq
 800c91e:	4770      	bxeq	lr
 800c920:	b530      	push	{r4, r5, lr}
 800c922:	f04f 0500 	mov.w	r5, #0
 800c926:	e00a      	b.n	800c93e <__aeabi_l2d+0x16>

0800c928 <__aeabi_l2d>:
 800c928:	ea50 0201 	orrs.w	r2, r0, r1
 800c92c:	bf08      	it	eq
 800c92e:	4770      	bxeq	lr
 800c930:	b530      	push	{r4, r5, lr}
 800c932:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800c936:	d502      	bpl.n	800c93e <__aeabi_l2d+0x16>
 800c938:	4240      	negs	r0, r0
 800c93a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c93e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c942:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c946:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800c94a:	f43f aedc 	beq.w	800c706 <__adddf3+0xe6>
 800c94e:	f04f 0203 	mov.w	r2, #3
 800c952:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c956:	bf18      	it	ne
 800c958:	3203      	addne	r2, #3
 800c95a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c95e:	bf18      	it	ne
 800c960:	3203      	addne	r2, #3
 800c962:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800c966:	f1c2 0320 	rsb	r3, r2, #32
 800c96a:	fa00 fc03 	lsl.w	ip, r0, r3
 800c96e:	fa20 f002 	lsr.w	r0, r0, r2
 800c972:	fa01 fe03 	lsl.w	lr, r1, r3
 800c976:	ea40 000e 	orr.w	r0, r0, lr
 800c97a:	fa21 f102 	lsr.w	r1, r1, r2
 800c97e:	4414      	add	r4, r2
 800c980:	e6c1      	b.n	800c706 <__adddf3+0xe6>
 800c982:	bf00      	nop

0800c984 <__aeabi_dmul>:
 800c984:	b570      	push	{r4, r5, r6, lr}
 800c986:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c98a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c98e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c992:	bf1d      	ittte	ne
 800c994:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c998:	ea94 0f0c 	teqne	r4, ip
 800c99c:	ea95 0f0c 	teqne	r5, ip
 800c9a0:	f000 f8de 	bleq	800cb60 <__aeabi_dmul+0x1dc>
 800c9a4:	442c      	add	r4, r5
 800c9a6:	ea81 0603 	eor.w	r6, r1, r3
 800c9aa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800c9ae:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800c9b2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800c9b6:	bf18      	it	ne
 800c9b8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800c9bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c9c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c9c4:	d038      	beq.n	800ca38 <__aeabi_dmul+0xb4>
 800c9c6:	fba0 ce02 	umull	ip, lr, r0, r2
 800c9ca:	f04f 0500 	mov.w	r5, #0
 800c9ce:	fbe1 e502 	umlal	lr, r5, r1, r2
 800c9d2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800c9d6:	fbe0 e503 	umlal	lr, r5, r0, r3
 800c9da:	f04f 0600 	mov.w	r6, #0
 800c9de:	fbe1 5603 	umlal	r5, r6, r1, r3
 800c9e2:	f09c 0f00 	teq	ip, #0
 800c9e6:	bf18      	it	ne
 800c9e8:	f04e 0e01 	orrne.w	lr, lr, #1
 800c9ec:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800c9f0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800c9f4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800c9f8:	d204      	bcs.n	800ca04 <__aeabi_dmul+0x80>
 800c9fa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800c9fe:	416d      	adcs	r5, r5
 800ca00:	eb46 0606 	adc.w	r6, r6, r6
 800ca04:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800ca08:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800ca0c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800ca10:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800ca14:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800ca18:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800ca1c:	bf88      	it	hi
 800ca1e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800ca22:	d81e      	bhi.n	800ca62 <__aeabi_dmul+0xde>
 800ca24:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800ca28:	bf08      	it	eq
 800ca2a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800ca2e:	f150 0000 	adcs.w	r0, r0, #0
 800ca32:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800ca36:	bd70      	pop	{r4, r5, r6, pc}
 800ca38:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800ca3c:	ea46 0101 	orr.w	r1, r6, r1
 800ca40:	ea40 0002 	orr.w	r0, r0, r2
 800ca44:	ea81 0103 	eor.w	r1, r1, r3
 800ca48:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800ca4c:	bfc2      	ittt	gt
 800ca4e:	ebd4 050c 	rsbsgt	r5, r4, ip
 800ca52:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800ca56:	bd70      	popgt	{r4, r5, r6, pc}
 800ca58:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ca5c:	f04f 0e00 	mov.w	lr, #0
 800ca60:	3c01      	subs	r4, #1
 800ca62:	f300 80ab 	bgt.w	800cbbc <__aeabi_dmul+0x238>
 800ca66:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800ca6a:	bfde      	ittt	le
 800ca6c:	2000      	movle	r0, #0
 800ca6e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800ca72:	bd70      	pople	{r4, r5, r6, pc}
 800ca74:	f1c4 0400 	rsb	r4, r4, #0
 800ca78:	3c20      	subs	r4, #32
 800ca7a:	da35      	bge.n	800cae8 <__aeabi_dmul+0x164>
 800ca7c:	340c      	adds	r4, #12
 800ca7e:	dc1b      	bgt.n	800cab8 <__aeabi_dmul+0x134>
 800ca80:	f104 0414 	add.w	r4, r4, #20
 800ca84:	f1c4 0520 	rsb	r5, r4, #32
 800ca88:	fa00 f305 	lsl.w	r3, r0, r5
 800ca8c:	fa20 f004 	lsr.w	r0, r0, r4
 800ca90:	fa01 f205 	lsl.w	r2, r1, r5
 800ca94:	ea40 0002 	orr.w	r0, r0, r2
 800ca98:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800ca9c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800caa0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800caa4:	fa21 f604 	lsr.w	r6, r1, r4
 800caa8:	eb42 0106 	adc.w	r1, r2, r6
 800caac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800cab0:	bf08      	it	eq
 800cab2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800cab6:	bd70      	pop	{r4, r5, r6, pc}
 800cab8:	f1c4 040c 	rsb	r4, r4, #12
 800cabc:	f1c4 0520 	rsb	r5, r4, #32
 800cac0:	fa00 f304 	lsl.w	r3, r0, r4
 800cac4:	fa20 f005 	lsr.w	r0, r0, r5
 800cac8:	fa01 f204 	lsl.w	r2, r1, r4
 800cacc:	ea40 0002 	orr.w	r0, r0, r2
 800cad0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800cad4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800cad8:	f141 0100 	adc.w	r1, r1, #0
 800cadc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800cae0:	bf08      	it	eq
 800cae2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800cae6:	bd70      	pop	{r4, r5, r6, pc}
 800cae8:	f1c4 0520 	rsb	r5, r4, #32
 800caec:	fa00 f205 	lsl.w	r2, r0, r5
 800caf0:	ea4e 0e02 	orr.w	lr, lr, r2
 800caf4:	fa20 f304 	lsr.w	r3, r0, r4
 800caf8:	fa01 f205 	lsl.w	r2, r1, r5
 800cafc:	ea43 0302 	orr.w	r3, r3, r2
 800cb00:	fa21 f004 	lsr.w	r0, r1, r4
 800cb04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800cb08:	fa21 f204 	lsr.w	r2, r1, r4
 800cb0c:	ea20 0002 	bic.w	r0, r0, r2
 800cb10:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800cb14:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800cb18:	bf08      	it	eq
 800cb1a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800cb1e:	bd70      	pop	{r4, r5, r6, pc}
 800cb20:	f094 0f00 	teq	r4, #0
 800cb24:	d10f      	bne.n	800cb46 <__aeabi_dmul+0x1c2>
 800cb26:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800cb2a:	0040      	lsls	r0, r0, #1
 800cb2c:	eb41 0101 	adc.w	r1, r1, r1
 800cb30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800cb34:	bf08      	it	eq
 800cb36:	3c01      	subeq	r4, #1
 800cb38:	d0f7      	beq.n	800cb2a <__aeabi_dmul+0x1a6>
 800cb3a:	ea41 0106 	orr.w	r1, r1, r6
 800cb3e:	f095 0f00 	teq	r5, #0
 800cb42:	bf18      	it	ne
 800cb44:	4770      	bxne	lr
 800cb46:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800cb4a:	0052      	lsls	r2, r2, #1
 800cb4c:	eb43 0303 	adc.w	r3, r3, r3
 800cb50:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800cb54:	bf08      	it	eq
 800cb56:	3d01      	subeq	r5, #1
 800cb58:	d0f7      	beq.n	800cb4a <__aeabi_dmul+0x1c6>
 800cb5a:	ea43 0306 	orr.w	r3, r3, r6
 800cb5e:	4770      	bx	lr
 800cb60:	ea94 0f0c 	teq	r4, ip
 800cb64:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800cb68:	bf18      	it	ne
 800cb6a:	ea95 0f0c 	teqne	r5, ip
 800cb6e:	d00c      	beq.n	800cb8a <__aeabi_dmul+0x206>
 800cb70:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800cb74:	bf18      	it	ne
 800cb76:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800cb7a:	d1d1      	bne.n	800cb20 <__aeabi_dmul+0x19c>
 800cb7c:	ea81 0103 	eor.w	r1, r1, r3
 800cb80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800cb84:	f04f 0000 	mov.w	r0, #0
 800cb88:	bd70      	pop	{r4, r5, r6, pc}
 800cb8a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800cb8e:	bf06      	itte	eq
 800cb90:	4610      	moveq	r0, r2
 800cb92:	4619      	moveq	r1, r3
 800cb94:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800cb98:	d019      	beq.n	800cbce <__aeabi_dmul+0x24a>
 800cb9a:	ea94 0f0c 	teq	r4, ip
 800cb9e:	d102      	bne.n	800cba6 <__aeabi_dmul+0x222>
 800cba0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800cba4:	d113      	bne.n	800cbce <__aeabi_dmul+0x24a>
 800cba6:	ea95 0f0c 	teq	r5, ip
 800cbaa:	d105      	bne.n	800cbb8 <__aeabi_dmul+0x234>
 800cbac:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800cbb0:	bf1c      	itt	ne
 800cbb2:	4610      	movne	r0, r2
 800cbb4:	4619      	movne	r1, r3
 800cbb6:	d10a      	bne.n	800cbce <__aeabi_dmul+0x24a>
 800cbb8:	ea81 0103 	eor.w	r1, r1, r3
 800cbbc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800cbc0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800cbc4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cbc8:	f04f 0000 	mov.w	r0, #0
 800cbcc:	bd70      	pop	{r4, r5, r6, pc}
 800cbce:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800cbd2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800cbd6:	bd70      	pop	{r4, r5, r6, pc}

0800cbd8 <__aeabi_ddiv>:
 800cbd8:	b570      	push	{r4, r5, r6, lr}
 800cbda:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800cbde:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800cbe2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800cbe6:	bf1d      	ittte	ne
 800cbe8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800cbec:	ea94 0f0c 	teqne	r4, ip
 800cbf0:	ea95 0f0c 	teqne	r5, ip
 800cbf4:	f000 f8a7 	bleq	800cd46 <__aeabi_ddiv+0x16e>
 800cbf8:	eba4 0405 	sub.w	r4, r4, r5
 800cbfc:	ea81 0e03 	eor.w	lr, r1, r3
 800cc00:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800cc04:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800cc08:	f000 8088 	beq.w	800cd1c <__aeabi_ddiv+0x144>
 800cc0c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800cc10:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800cc14:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800cc18:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800cc1c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800cc20:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800cc24:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800cc28:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800cc2c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800cc30:	429d      	cmp	r5, r3
 800cc32:	bf08      	it	eq
 800cc34:	4296      	cmpeq	r6, r2
 800cc36:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800cc3a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800cc3e:	d202      	bcs.n	800cc46 <__aeabi_ddiv+0x6e>
 800cc40:	085b      	lsrs	r3, r3, #1
 800cc42:	ea4f 0232 	mov.w	r2, r2, rrx
 800cc46:	1ab6      	subs	r6, r6, r2
 800cc48:	eb65 0503 	sbc.w	r5, r5, r3
 800cc4c:	085b      	lsrs	r3, r3, #1
 800cc4e:	ea4f 0232 	mov.w	r2, r2, rrx
 800cc52:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800cc56:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800cc5a:	ebb6 0e02 	subs.w	lr, r6, r2
 800cc5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 800cc62:	bf22      	ittt	cs
 800cc64:	1ab6      	subcs	r6, r6, r2
 800cc66:	4675      	movcs	r5, lr
 800cc68:	ea40 000c 	orrcs.w	r0, r0, ip
 800cc6c:	085b      	lsrs	r3, r3, #1
 800cc6e:	ea4f 0232 	mov.w	r2, r2, rrx
 800cc72:	ebb6 0e02 	subs.w	lr, r6, r2
 800cc76:	eb75 0e03 	sbcs.w	lr, r5, r3
 800cc7a:	bf22      	ittt	cs
 800cc7c:	1ab6      	subcs	r6, r6, r2
 800cc7e:	4675      	movcs	r5, lr
 800cc80:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800cc84:	085b      	lsrs	r3, r3, #1
 800cc86:	ea4f 0232 	mov.w	r2, r2, rrx
 800cc8a:	ebb6 0e02 	subs.w	lr, r6, r2
 800cc8e:	eb75 0e03 	sbcs.w	lr, r5, r3
 800cc92:	bf22      	ittt	cs
 800cc94:	1ab6      	subcs	r6, r6, r2
 800cc96:	4675      	movcs	r5, lr
 800cc98:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800cc9c:	085b      	lsrs	r3, r3, #1
 800cc9e:	ea4f 0232 	mov.w	r2, r2, rrx
 800cca2:	ebb6 0e02 	subs.w	lr, r6, r2
 800cca6:	eb75 0e03 	sbcs.w	lr, r5, r3
 800ccaa:	bf22      	ittt	cs
 800ccac:	1ab6      	subcs	r6, r6, r2
 800ccae:	4675      	movcs	r5, lr
 800ccb0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800ccb4:	ea55 0e06 	orrs.w	lr, r5, r6
 800ccb8:	d018      	beq.n	800ccec <__aeabi_ddiv+0x114>
 800ccba:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800ccbe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800ccc2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800ccc6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800ccca:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800ccce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800ccd2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800ccd6:	d1c0      	bne.n	800cc5a <__aeabi_ddiv+0x82>
 800ccd8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800ccdc:	d10b      	bne.n	800ccf6 <__aeabi_ddiv+0x11e>
 800ccde:	ea41 0100 	orr.w	r1, r1, r0
 800cce2:	f04f 0000 	mov.w	r0, #0
 800cce6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800ccea:	e7b6      	b.n	800cc5a <__aeabi_ddiv+0x82>
 800ccec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800ccf0:	bf04      	itt	eq
 800ccf2:	4301      	orreq	r1, r0
 800ccf4:	2000      	moveq	r0, #0
 800ccf6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800ccfa:	bf88      	it	hi
 800ccfc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800cd00:	f63f aeaf 	bhi.w	800ca62 <__aeabi_dmul+0xde>
 800cd04:	ebb5 0c03 	subs.w	ip, r5, r3
 800cd08:	bf04      	itt	eq
 800cd0a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800cd0e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800cd12:	f150 0000 	adcs.w	r0, r0, #0
 800cd16:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800cd1a:	bd70      	pop	{r4, r5, r6, pc}
 800cd1c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800cd20:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800cd24:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800cd28:	bfc2      	ittt	gt
 800cd2a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800cd2e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800cd32:	bd70      	popgt	{r4, r5, r6, pc}
 800cd34:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800cd38:	f04f 0e00 	mov.w	lr, #0
 800cd3c:	3c01      	subs	r4, #1
 800cd3e:	e690      	b.n	800ca62 <__aeabi_dmul+0xde>
 800cd40:	ea45 0e06 	orr.w	lr, r5, r6
 800cd44:	e68d      	b.n	800ca62 <__aeabi_dmul+0xde>
 800cd46:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800cd4a:	ea94 0f0c 	teq	r4, ip
 800cd4e:	bf08      	it	eq
 800cd50:	ea95 0f0c 	teqeq	r5, ip
 800cd54:	f43f af3b 	beq.w	800cbce <__aeabi_dmul+0x24a>
 800cd58:	ea94 0f0c 	teq	r4, ip
 800cd5c:	d10a      	bne.n	800cd74 <__aeabi_ddiv+0x19c>
 800cd5e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800cd62:	f47f af34 	bne.w	800cbce <__aeabi_dmul+0x24a>
 800cd66:	ea95 0f0c 	teq	r5, ip
 800cd6a:	f47f af25 	bne.w	800cbb8 <__aeabi_dmul+0x234>
 800cd6e:	4610      	mov	r0, r2
 800cd70:	4619      	mov	r1, r3
 800cd72:	e72c      	b.n	800cbce <__aeabi_dmul+0x24a>
 800cd74:	ea95 0f0c 	teq	r5, ip
 800cd78:	d106      	bne.n	800cd88 <__aeabi_ddiv+0x1b0>
 800cd7a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800cd7e:	f43f aefd 	beq.w	800cb7c <__aeabi_dmul+0x1f8>
 800cd82:	4610      	mov	r0, r2
 800cd84:	4619      	mov	r1, r3
 800cd86:	e722      	b.n	800cbce <__aeabi_dmul+0x24a>
 800cd88:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800cd8c:	bf18      	it	ne
 800cd8e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800cd92:	f47f aec5 	bne.w	800cb20 <__aeabi_dmul+0x19c>
 800cd96:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800cd9a:	f47f af0d 	bne.w	800cbb8 <__aeabi_dmul+0x234>
 800cd9e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800cda2:	f47f aeeb 	bne.w	800cb7c <__aeabi_dmul+0x1f8>
 800cda6:	e712      	b.n	800cbce <__aeabi_dmul+0x24a>

0800cda8 <__gedf2>:
 800cda8:	f04f 3cff 	mov.w	ip, #4294967295
 800cdac:	e006      	b.n	800cdbc <__cmpdf2+0x4>
 800cdae:	bf00      	nop

0800cdb0 <__ledf2>:
 800cdb0:	f04f 0c01 	mov.w	ip, #1
 800cdb4:	e002      	b.n	800cdbc <__cmpdf2+0x4>
 800cdb6:	bf00      	nop

0800cdb8 <__cmpdf2>:
 800cdb8:	f04f 0c01 	mov.w	ip, #1
 800cdbc:	f84d cd04 	str.w	ip, [sp, #-4]!
 800cdc0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800cdc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800cdc8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800cdcc:	bf18      	it	ne
 800cdce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800cdd2:	d01b      	beq.n	800ce0c <__cmpdf2+0x54>
 800cdd4:	b001      	add	sp, #4
 800cdd6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800cdda:	bf0c      	ite	eq
 800cddc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800cde0:	ea91 0f03 	teqne	r1, r3
 800cde4:	bf02      	ittt	eq
 800cde6:	ea90 0f02 	teqeq	r0, r2
 800cdea:	2000      	moveq	r0, #0
 800cdec:	4770      	bxeq	lr
 800cdee:	f110 0f00 	cmn.w	r0, #0
 800cdf2:	ea91 0f03 	teq	r1, r3
 800cdf6:	bf58      	it	pl
 800cdf8:	4299      	cmppl	r1, r3
 800cdfa:	bf08      	it	eq
 800cdfc:	4290      	cmpeq	r0, r2
 800cdfe:	bf2c      	ite	cs
 800ce00:	17d8      	asrcs	r0, r3, #31
 800ce02:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800ce06:	f040 0001 	orr.w	r0, r0, #1
 800ce0a:	4770      	bx	lr
 800ce0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800ce10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800ce14:	d102      	bne.n	800ce1c <__cmpdf2+0x64>
 800ce16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800ce1a:	d107      	bne.n	800ce2c <__cmpdf2+0x74>
 800ce1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800ce20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800ce24:	d1d6      	bne.n	800cdd4 <__cmpdf2+0x1c>
 800ce26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800ce2a:	d0d3      	beq.n	800cdd4 <__cmpdf2+0x1c>
 800ce2c:	f85d 0b04 	ldr.w	r0, [sp], #4
 800ce30:	4770      	bx	lr
 800ce32:	bf00      	nop

0800ce34 <__aeabi_cdrcmple>:
 800ce34:	4684      	mov	ip, r0
 800ce36:	4610      	mov	r0, r2
 800ce38:	4662      	mov	r2, ip
 800ce3a:	468c      	mov	ip, r1
 800ce3c:	4619      	mov	r1, r3
 800ce3e:	4663      	mov	r3, ip
 800ce40:	e000      	b.n	800ce44 <__aeabi_cdcmpeq>
 800ce42:	bf00      	nop

0800ce44 <__aeabi_cdcmpeq>:
 800ce44:	b501      	push	{r0, lr}
 800ce46:	f7ff ffb7 	bl	800cdb8 <__cmpdf2>
 800ce4a:	2800      	cmp	r0, #0
 800ce4c:	bf48      	it	mi
 800ce4e:	f110 0f00 	cmnmi.w	r0, #0
 800ce52:	bd01      	pop	{r0, pc}

0800ce54 <__aeabi_dcmpeq>:
 800ce54:	f84d ed08 	str.w	lr, [sp, #-8]!
 800ce58:	f7ff fff4 	bl	800ce44 <__aeabi_cdcmpeq>
 800ce5c:	bf0c      	ite	eq
 800ce5e:	2001      	moveq	r0, #1
 800ce60:	2000      	movne	r0, #0
 800ce62:	f85d fb08 	ldr.w	pc, [sp], #8
 800ce66:	bf00      	nop

0800ce68 <__aeabi_dcmplt>:
 800ce68:	f84d ed08 	str.w	lr, [sp, #-8]!
 800ce6c:	f7ff ffea 	bl	800ce44 <__aeabi_cdcmpeq>
 800ce70:	bf34      	ite	cc
 800ce72:	2001      	movcc	r0, #1
 800ce74:	2000      	movcs	r0, #0
 800ce76:	f85d fb08 	ldr.w	pc, [sp], #8
 800ce7a:	bf00      	nop

0800ce7c <__aeabi_dcmple>:
 800ce7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800ce80:	f7ff ffe0 	bl	800ce44 <__aeabi_cdcmpeq>
 800ce84:	bf94      	ite	ls
 800ce86:	2001      	movls	r0, #1
 800ce88:	2000      	movhi	r0, #0
 800ce8a:	f85d fb08 	ldr.w	pc, [sp], #8
 800ce8e:	bf00      	nop

0800ce90 <__aeabi_dcmpge>:
 800ce90:	f84d ed08 	str.w	lr, [sp, #-8]!
 800ce94:	f7ff ffce 	bl	800ce34 <__aeabi_cdrcmple>
 800ce98:	bf94      	ite	ls
 800ce9a:	2001      	movls	r0, #1
 800ce9c:	2000      	movhi	r0, #0
 800ce9e:	f85d fb08 	ldr.w	pc, [sp], #8
 800cea2:	bf00      	nop

0800cea4 <__aeabi_dcmpgt>:
 800cea4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800cea8:	f7ff ffc4 	bl	800ce34 <__aeabi_cdrcmple>
 800ceac:	bf34      	ite	cc
 800ceae:	2001      	movcc	r0, #1
 800ceb0:	2000      	movcs	r0, #0
 800ceb2:	f85d fb08 	ldr.w	pc, [sp], #8
 800ceb6:	bf00      	nop

0800ceb8 <__aeabi_dcmpun>:
 800ceb8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800cebc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800cec0:	d102      	bne.n	800cec8 <__aeabi_dcmpun+0x10>
 800cec2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800cec6:	d10a      	bne.n	800cede <__aeabi_dcmpun+0x26>
 800cec8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800cecc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800ced0:	d102      	bne.n	800ced8 <__aeabi_dcmpun+0x20>
 800ced2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800ced6:	d102      	bne.n	800cede <__aeabi_dcmpun+0x26>
 800ced8:	f04f 0000 	mov.w	r0, #0
 800cedc:	4770      	bx	lr
 800cede:	f04f 0001 	mov.w	r0, #1
 800cee2:	4770      	bx	lr

0800cee4 <__aeabi_d2iz>:
 800cee4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800cee8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800ceec:	d215      	bcs.n	800cf1a <__aeabi_d2iz+0x36>
 800ceee:	d511      	bpl.n	800cf14 <__aeabi_d2iz+0x30>
 800cef0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800cef4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800cef8:	d912      	bls.n	800cf20 <__aeabi_d2iz+0x3c>
 800cefa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800cefe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cf02:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800cf06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800cf0a:	fa23 f002 	lsr.w	r0, r3, r2
 800cf0e:	bf18      	it	ne
 800cf10:	4240      	negne	r0, r0
 800cf12:	4770      	bx	lr
 800cf14:	f04f 0000 	mov.w	r0, #0
 800cf18:	4770      	bx	lr
 800cf1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800cf1e:	d105      	bne.n	800cf2c <__aeabi_d2iz+0x48>
 800cf20:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800cf24:	bf08      	it	eq
 800cf26:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800cf2a:	4770      	bx	lr
 800cf2c:	f04f 0000 	mov.w	r0, #0
 800cf30:	4770      	bx	lr
 800cf32:	bf00      	nop

0800cf34 <__aeabi_d2uiz>:
 800cf34:	004a      	lsls	r2, r1, #1
 800cf36:	d211      	bcs.n	800cf5c <__aeabi_d2uiz+0x28>
 800cf38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800cf3c:	d211      	bcs.n	800cf62 <__aeabi_d2uiz+0x2e>
 800cf3e:	d50d      	bpl.n	800cf5c <__aeabi_d2uiz+0x28>
 800cf40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800cf44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800cf48:	d40e      	bmi.n	800cf68 <__aeabi_d2uiz+0x34>
 800cf4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800cf4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cf52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800cf56:	fa23 f002 	lsr.w	r0, r3, r2
 800cf5a:	4770      	bx	lr
 800cf5c:	f04f 0000 	mov.w	r0, #0
 800cf60:	4770      	bx	lr
 800cf62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800cf66:	d102      	bne.n	800cf6e <__aeabi_d2uiz+0x3a>
 800cf68:	f04f 30ff 	mov.w	r0, #4294967295
 800cf6c:	4770      	bx	lr
 800cf6e:	f04f 0000 	mov.w	r0, #0
 800cf72:	4770      	bx	lr

0800cf74 <__aeabi_d2f>:
 800cf74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800cf78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800cf7c:	bf24      	itt	cs
 800cf7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800cf82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800cf86:	d90d      	bls.n	800cfa4 <__aeabi_d2f+0x30>
 800cf88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800cf8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800cf90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800cf94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800cf98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800cf9c:	bf08      	it	eq
 800cf9e:	f020 0001 	biceq.w	r0, r0, #1
 800cfa2:	4770      	bx	lr
 800cfa4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800cfa8:	d121      	bne.n	800cfee <__aeabi_d2f+0x7a>
 800cfaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800cfae:	bfbc      	itt	lt
 800cfb0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800cfb4:	4770      	bxlt	lr
 800cfb6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800cfba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800cfbe:	f1c2 0218 	rsb	r2, r2, #24
 800cfc2:	f1c2 0c20 	rsb	ip, r2, #32
 800cfc6:	fa10 f30c 	lsls.w	r3, r0, ip
 800cfca:	fa20 f002 	lsr.w	r0, r0, r2
 800cfce:	bf18      	it	ne
 800cfd0:	f040 0001 	orrne.w	r0, r0, #1
 800cfd4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800cfd8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800cfdc:	fa03 fc0c 	lsl.w	ip, r3, ip
 800cfe0:	ea40 000c 	orr.w	r0, r0, ip
 800cfe4:	fa23 f302 	lsr.w	r3, r3, r2
 800cfe8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cfec:	e7cc      	b.n	800cf88 <__aeabi_d2f+0x14>
 800cfee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800cff2:	d107      	bne.n	800d004 <__aeabi_d2f+0x90>
 800cff4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800cff8:	bf1e      	ittt	ne
 800cffa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800cffe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800d002:	4770      	bxne	lr
 800d004:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800d008:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800d00c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800d010:	4770      	bx	lr
 800d012:	bf00      	nop

0800d014 <__aeabi_frsub>:
 800d014:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800d018:	e002      	b.n	800d020 <__addsf3>
 800d01a:	bf00      	nop

0800d01c <__aeabi_fsub>:
 800d01c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800d020 <__addsf3>:
 800d020:	0042      	lsls	r2, r0, #1
 800d022:	bf1f      	itttt	ne
 800d024:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800d028:	ea92 0f03 	teqne	r2, r3
 800d02c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800d030:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800d034:	d06a      	beq.n	800d10c <__addsf3+0xec>
 800d036:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800d03a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800d03e:	bfc1      	itttt	gt
 800d040:	18d2      	addgt	r2, r2, r3
 800d042:	4041      	eorgt	r1, r0
 800d044:	4048      	eorgt	r0, r1
 800d046:	4041      	eorgt	r1, r0
 800d048:	bfb8      	it	lt
 800d04a:	425b      	neglt	r3, r3
 800d04c:	2b19      	cmp	r3, #25
 800d04e:	bf88      	it	hi
 800d050:	4770      	bxhi	lr
 800d052:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800d056:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800d05a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800d05e:	bf18      	it	ne
 800d060:	4240      	negne	r0, r0
 800d062:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800d066:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800d06a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800d06e:	bf18      	it	ne
 800d070:	4249      	negne	r1, r1
 800d072:	ea92 0f03 	teq	r2, r3
 800d076:	d03f      	beq.n	800d0f8 <__addsf3+0xd8>
 800d078:	f1a2 0201 	sub.w	r2, r2, #1
 800d07c:	fa41 fc03 	asr.w	ip, r1, r3
 800d080:	eb10 000c 	adds.w	r0, r0, ip
 800d084:	f1c3 0320 	rsb	r3, r3, #32
 800d088:	fa01 f103 	lsl.w	r1, r1, r3
 800d08c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800d090:	d502      	bpl.n	800d098 <__addsf3+0x78>
 800d092:	4249      	negs	r1, r1
 800d094:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800d098:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800d09c:	d313      	bcc.n	800d0c6 <__addsf3+0xa6>
 800d09e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800d0a2:	d306      	bcc.n	800d0b2 <__addsf3+0x92>
 800d0a4:	0840      	lsrs	r0, r0, #1
 800d0a6:	ea4f 0131 	mov.w	r1, r1, rrx
 800d0aa:	f102 0201 	add.w	r2, r2, #1
 800d0ae:	2afe      	cmp	r2, #254	; 0xfe
 800d0b0:	d251      	bcs.n	800d156 <__addsf3+0x136>
 800d0b2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800d0b6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800d0ba:	bf08      	it	eq
 800d0bc:	f020 0001 	biceq.w	r0, r0, #1
 800d0c0:	ea40 0003 	orr.w	r0, r0, r3
 800d0c4:	4770      	bx	lr
 800d0c6:	0049      	lsls	r1, r1, #1
 800d0c8:	eb40 0000 	adc.w	r0, r0, r0
 800d0cc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800d0d0:	f1a2 0201 	sub.w	r2, r2, #1
 800d0d4:	d1ed      	bne.n	800d0b2 <__addsf3+0x92>
 800d0d6:	fab0 fc80 	clz	ip, r0
 800d0da:	f1ac 0c08 	sub.w	ip, ip, #8
 800d0de:	ebb2 020c 	subs.w	r2, r2, ip
 800d0e2:	fa00 f00c 	lsl.w	r0, r0, ip
 800d0e6:	bfaa      	itet	ge
 800d0e8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800d0ec:	4252      	neglt	r2, r2
 800d0ee:	4318      	orrge	r0, r3
 800d0f0:	bfbc      	itt	lt
 800d0f2:	40d0      	lsrlt	r0, r2
 800d0f4:	4318      	orrlt	r0, r3
 800d0f6:	4770      	bx	lr
 800d0f8:	f092 0f00 	teq	r2, #0
 800d0fc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800d100:	bf06      	itte	eq
 800d102:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800d106:	3201      	addeq	r2, #1
 800d108:	3b01      	subne	r3, #1
 800d10a:	e7b5      	b.n	800d078 <__addsf3+0x58>
 800d10c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800d110:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800d114:	bf18      	it	ne
 800d116:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800d11a:	d021      	beq.n	800d160 <__addsf3+0x140>
 800d11c:	ea92 0f03 	teq	r2, r3
 800d120:	d004      	beq.n	800d12c <__addsf3+0x10c>
 800d122:	f092 0f00 	teq	r2, #0
 800d126:	bf08      	it	eq
 800d128:	4608      	moveq	r0, r1
 800d12a:	4770      	bx	lr
 800d12c:	ea90 0f01 	teq	r0, r1
 800d130:	bf1c      	itt	ne
 800d132:	2000      	movne	r0, #0
 800d134:	4770      	bxne	lr
 800d136:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800d13a:	d104      	bne.n	800d146 <__addsf3+0x126>
 800d13c:	0040      	lsls	r0, r0, #1
 800d13e:	bf28      	it	cs
 800d140:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800d144:	4770      	bx	lr
 800d146:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800d14a:	bf3c      	itt	cc
 800d14c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800d150:	4770      	bxcc	lr
 800d152:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800d156:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800d15a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800d15e:	4770      	bx	lr
 800d160:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800d164:	bf16      	itet	ne
 800d166:	4608      	movne	r0, r1
 800d168:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800d16c:	4601      	movne	r1, r0
 800d16e:	0242      	lsls	r2, r0, #9
 800d170:	bf06      	itte	eq
 800d172:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800d176:	ea90 0f01 	teqeq	r0, r1
 800d17a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800d17e:	4770      	bx	lr

0800d180 <__aeabi_ui2f>:
 800d180:	f04f 0300 	mov.w	r3, #0
 800d184:	e004      	b.n	800d190 <__aeabi_i2f+0x8>
 800d186:	bf00      	nop

0800d188 <__aeabi_i2f>:
 800d188:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800d18c:	bf48      	it	mi
 800d18e:	4240      	negmi	r0, r0
 800d190:	ea5f 0c00 	movs.w	ip, r0
 800d194:	bf08      	it	eq
 800d196:	4770      	bxeq	lr
 800d198:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800d19c:	4601      	mov	r1, r0
 800d19e:	f04f 0000 	mov.w	r0, #0
 800d1a2:	e01c      	b.n	800d1de <__aeabi_l2f+0x2a>

0800d1a4 <__aeabi_ul2f>:
 800d1a4:	ea50 0201 	orrs.w	r2, r0, r1
 800d1a8:	bf08      	it	eq
 800d1aa:	4770      	bxeq	lr
 800d1ac:	f04f 0300 	mov.w	r3, #0
 800d1b0:	e00a      	b.n	800d1c8 <__aeabi_l2f+0x14>
 800d1b2:	bf00      	nop

0800d1b4 <__aeabi_l2f>:
 800d1b4:	ea50 0201 	orrs.w	r2, r0, r1
 800d1b8:	bf08      	it	eq
 800d1ba:	4770      	bxeq	lr
 800d1bc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800d1c0:	d502      	bpl.n	800d1c8 <__aeabi_l2f+0x14>
 800d1c2:	4240      	negs	r0, r0
 800d1c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800d1c8:	ea5f 0c01 	movs.w	ip, r1
 800d1cc:	bf02      	ittt	eq
 800d1ce:	4684      	moveq	ip, r0
 800d1d0:	4601      	moveq	r1, r0
 800d1d2:	2000      	moveq	r0, #0
 800d1d4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800d1d8:	bf08      	it	eq
 800d1da:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800d1de:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800d1e2:	fabc f28c 	clz	r2, ip
 800d1e6:	3a08      	subs	r2, #8
 800d1e8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800d1ec:	db10      	blt.n	800d210 <__aeabi_l2f+0x5c>
 800d1ee:	fa01 fc02 	lsl.w	ip, r1, r2
 800d1f2:	4463      	add	r3, ip
 800d1f4:	fa00 fc02 	lsl.w	ip, r0, r2
 800d1f8:	f1c2 0220 	rsb	r2, r2, #32
 800d1fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800d200:	fa20 f202 	lsr.w	r2, r0, r2
 800d204:	eb43 0002 	adc.w	r0, r3, r2
 800d208:	bf08      	it	eq
 800d20a:	f020 0001 	biceq.w	r0, r0, #1
 800d20e:	4770      	bx	lr
 800d210:	f102 0220 	add.w	r2, r2, #32
 800d214:	fa01 fc02 	lsl.w	ip, r1, r2
 800d218:	f1c2 0220 	rsb	r2, r2, #32
 800d21c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800d220:	fa21 f202 	lsr.w	r2, r1, r2
 800d224:	eb43 0002 	adc.w	r0, r3, r2
 800d228:	bf08      	it	eq
 800d22a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800d22e:	4770      	bx	lr

0800d230 <__aeabi_fmul>:
 800d230:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800d234:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800d238:	bf1e      	ittt	ne
 800d23a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800d23e:	ea92 0f0c 	teqne	r2, ip
 800d242:	ea93 0f0c 	teqne	r3, ip
 800d246:	d06f      	beq.n	800d328 <__aeabi_fmul+0xf8>
 800d248:	441a      	add	r2, r3
 800d24a:	ea80 0c01 	eor.w	ip, r0, r1
 800d24e:	0240      	lsls	r0, r0, #9
 800d250:	bf18      	it	ne
 800d252:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800d256:	d01e      	beq.n	800d296 <__aeabi_fmul+0x66>
 800d258:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d25c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800d260:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800d264:	fba0 3101 	umull	r3, r1, r0, r1
 800d268:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800d26c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800d270:	bf3e      	ittt	cc
 800d272:	0049      	lslcc	r1, r1, #1
 800d274:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800d278:	005b      	lslcc	r3, r3, #1
 800d27a:	ea40 0001 	orr.w	r0, r0, r1
 800d27e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800d282:	2afd      	cmp	r2, #253	; 0xfd
 800d284:	d81d      	bhi.n	800d2c2 <__aeabi_fmul+0x92>
 800d286:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d28a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800d28e:	bf08      	it	eq
 800d290:	f020 0001 	biceq.w	r0, r0, #1
 800d294:	4770      	bx	lr
 800d296:	f090 0f00 	teq	r0, #0
 800d29a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800d29e:	bf08      	it	eq
 800d2a0:	0249      	lsleq	r1, r1, #9
 800d2a2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800d2a6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800d2aa:	3a7f      	subs	r2, #127	; 0x7f
 800d2ac:	bfc2      	ittt	gt
 800d2ae:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800d2b2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800d2b6:	4770      	bxgt	lr
 800d2b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800d2bc:	f04f 0300 	mov.w	r3, #0
 800d2c0:	3a01      	subs	r2, #1
 800d2c2:	dc5d      	bgt.n	800d380 <__aeabi_fmul+0x150>
 800d2c4:	f112 0f19 	cmn.w	r2, #25
 800d2c8:	bfdc      	itt	le
 800d2ca:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800d2ce:	4770      	bxle	lr
 800d2d0:	f1c2 0200 	rsb	r2, r2, #0
 800d2d4:	0041      	lsls	r1, r0, #1
 800d2d6:	fa21 f102 	lsr.w	r1, r1, r2
 800d2da:	f1c2 0220 	rsb	r2, r2, #32
 800d2de:	fa00 fc02 	lsl.w	ip, r0, r2
 800d2e2:	ea5f 0031 	movs.w	r0, r1, rrx
 800d2e6:	f140 0000 	adc.w	r0, r0, #0
 800d2ea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800d2ee:	bf08      	it	eq
 800d2f0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800d2f4:	4770      	bx	lr
 800d2f6:	f092 0f00 	teq	r2, #0
 800d2fa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800d2fe:	bf02      	ittt	eq
 800d300:	0040      	lsleq	r0, r0, #1
 800d302:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800d306:	3a01      	subeq	r2, #1
 800d308:	d0f9      	beq.n	800d2fe <__aeabi_fmul+0xce>
 800d30a:	ea40 000c 	orr.w	r0, r0, ip
 800d30e:	f093 0f00 	teq	r3, #0
 800d312:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800d316:	bf02      	ittt	eq
 800d318:	0049      	lsleq	r1, r1, #1
 800d31a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800d31e:	3b01      	subeq	r3, #1
 800d320:	d0f9      	beq.n	800d316 <__aeabi_fmul+0xe6>
 800d322:	ea41 010c 	orr.w	r1, r1, ip
 800d326:	e78f      	b.n	800d248 <__aeabi_fmul+0x18>
 800d328:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800d32c:	ea92 0f0c 	teq	r2, ip
 800d330:	bf18      	it	ne
 800d332:	ea93 0f0c 	teqne	r3, ip
 800d336:	d00a      	beq.n	800d34e <__aeabi_fmul+0x11e>
 800d338:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800d33c:	bf18      	it	ne
 800d33e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800d342:	d1d8      	bne.n	800d2f6 <__aeabi_fmul+0xc6>
 800d344:	ea80 0001 	eor.w	r0, r0, r1
 800d348:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800d34c:	4770      	bx	lr
 800d34e:	f090 0f00 	teq	r0, #0
 800d352:	bf17      	itett	ne
 800d354:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800d358:	4608      	moveq	r0, r1
 800d35a:	f091 0f00 	teqne	r1, #0
 800d35e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800d362:	d014      	beq.n	800d38e <__aeabi_fmul+0x15e>
 800d364:	ea92 0f0c 	teq	r2, ip
 800d368:	d101      	bne.n	800d36e <__aeabi_fmul+0x13e>
 800d36a:	0242      	lsls	r2, r0, #9
 800d36c:	d10f      	bne.n	800d38e <__aeabi_fmul+0x15e>
 800d36e:	ea93 0f0c 	teq	r3, ip
 800d372:	d103      	bne.n	800d37c <__aeabi_fmul+0x14c>
 800d374:	024b      	lsls	r3, r1, #9
 800d376:	bf18      	it	ne
 800d378:	4608      	movne	r0, r1
 800d37a:	d108      	bne.n	800d38e <__aeabi_fmul+0x15e>
 800d37c:	ea80 0001 	eor.w	r0, r0, r1
 800d380:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800d384:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800d388:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800d38c:	4770      	bx	lr
 800d38e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800d392:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800d396:	4770      	bx	lr

0800d398 <__aeabi_fdiv>:
 800d398:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800d39c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800d3a0:	bf1e      	ittt	ne
 800d3a2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800d3a6:	ea92 0f0c 	teqne	r2, ip
 800d3aa:	ea93 0f0c 	teqne	r3, ip
 800d3ae:	d069      	beq.n	800d484 <__aeabi_fdiv+0xec>
 800d3b0:	eba2 0203 	sub.w	r2, r2, r3
 800d3b4:	ea80 0c01 	eor.w	ip, r0, r1
 800d3b8:	0249      	lsls	r1, r1, #9
 800d3ba:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800d3be:	d037      	beq.n	800d430 <__aeabi_fdiv+0x98>
 800d3c0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d3c4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800d3c8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800d3cc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800d3d0:	428b      	cmp	r3, r1
 800d3d2:	bf38      	it	cc
 800d3d4:	005b      	lslcc	r3, r3, #1
 800d3d6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800d3da:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800d3de:	428b      	cmp	r3, r1
 800d3e0:	bf24      	itt	cs
 800d3e2:	1a5b      	subcs	r3, r3, r1
 800d3e4:	ea40 000c 	orrcs.w	r0, r0, ip
 800d3e8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800d3ec:	bf24      	itt	cs
 800d3ee:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800d3f2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800d3f6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800d3fa:	bf24      	itt	cs
 800d3fc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800d400:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800d404:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800d408:	bf24      	itt	cs
 800d40a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800d40e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800d412:	011b      	lsls	r3, r3, #4
 800d414:	bf18      	it	ne
 800d416:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800d41a:	d1e0      	bne.n	800d3de <__aeabi_fdiv+0x46>
 800d41c:	2afd      	cmp	r2, #253	; 0xfd
 800d41e:	f63f af50 	bhi.w	800d2c2 <__aeabi_fmul+0x92>
 800d422:	428b      	cmp	r3, r1
 800d424:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800d428:	bf08      	it	eq
 800d42a:	f020 0001 	biceq.w	r0, r0, #1
 800d42e:	4770      	bx	lr
 800d430:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800d434:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800d438:	327f      	adds	r2, #127	; 0x7f
 800d43a:	bfc2      	ittt	gt
 800d43c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800d440:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800d444:	4770      	bxgt	lr
 800d446:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800d44a:	f04f 0300 	mov.w	r3, #0
 800d44e:	3a01      	subs	r2, #1
 800d450:	e737      	b.n	800d2c2 <__aeabi_fmul+0x92>
 800d452:	f092 0f00 	teq	r2, #0
 800d456:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800d45a:	bf02      	ittt	eq
 800d45c:	0040      	lsleq	r0, r0, #1
 800d45e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800d462:	3a01      	subeq	r2, #1
 800d464:	d0f9      	beq.n	800d45a <__aeabi_fdiv+0xc2>
 800d466:	ea40 000c 	orr.w	r0, r0, ip
 800d46a:	f093 0f00 	teq	r3, #0
 800d46e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800d472:	bf02      	ittt	eq
 800d474:	0049      	lsleq	r1, r1, #1
 800d476:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800d47a:	3b01      	subeq	r3, #1
 800d47c:	d0f9      	beq.n	800d472 <__aeabi_fdiv+0xda>
 800d47e:	ea41 010c 	orr.w	r1, r1, ip
 800d482:	e795      	b.n	800d3b0 <__aeabi_fdiv+0x18>
 800d484:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800d488:	ea92 0f0c 	teq	r2, ip
 800d48c:	d108      	bne.n	800d4a0 <__aeabi_fdiv+0x108>
 800d48e:	0242      	lsls	r2, r0, #9
 800d490:	f47f af7d 	bne.w	800d38e <__aeabi_fmul+0x15e>
 800d494:	ea93 0f0c 	teq	r3, ip
 800d498:	f47f af70 	bne.w	800d37c <__aeabi_fmul+0x14c>
 800d49c:	4608      	mov	r0, r1
 800d49e:	e776      	b.n	800d38e <__aeabi_fmul+0x15e>
 800d4a0:	ea93 0f0c 	teq	r3, ip
 800d4a4:	d104      	bne.n	800d4b0 <__aeabi_fdiv+0x118>
 800d4a6:	024b      	lsls	r3, r1, #9
 800d4a8:	f43f af4c 	beq.w	800d344 <__aeabi_fmul+0x114>
 800d4ac:	4608      	mov	r0, r1
 800d4ae:	e76e      	b.n	800d38e <__aeabi_fmul+0x15e>
 800d4b0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800d4b4:	bf18      	it	ne
 800d4b6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800d4ba:	d1ca      	bne.n	800d452 <__aeabi_fdiv+0xba>
 800d4bc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800d4c0:	f47f af5c 	bne.w	800d37c <__aeabi_fmul+0x14c>
 800d4c4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800d4c8:	f47f af3c 	bne.w	800d344 <__aeabi_fmul+0x114>
 800d4cc:	e75f      	b.n	800d38e <__aeabi_fmul+0x15e>
 800d4ce:	bf00      	nop

0800d4d0 <__gesf2>:
 800d4d0:	f04f 3cff 	mov.w	ip, #4294967295
 800d4d4:	e006      	b.n	800d4e4 <__cmpsf2+0x4>
 800d4d6:	bf00      	nop

0800d4d8 <__lesf2>:
 800d4d8:	f04f 0c01 	mov.w	ip, #1
 800d4dc:	e002      	b.n	800d4e4 <__cmpsf2+0x4>
 800d4de:	bf00      	nop

0800d4e0 <__cmpsf2>:
 800d4e0:	f04f 0c01 	mov.w	ip, #1
 800d4e4:	f84d cd04 	str.w	ip, [sp, #-4]!
 800d4e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800d4ec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800d4f0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800d4f4:	bf18      	it	ne
 800d4f6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800d4fa:	d011      	beq.n	800d520 <__cmpsf2+0x40>
 800d4fc:	b001      	add	sp, #4
 800d4fe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800d502:	bf18      	it	ne
 800d504:	ea90 0f01 	teqne	r0, r1
 800d508:	bf58      	it	pl
 800d50a:	ebb2 0003 	subspl.w	r0, r2, r3
 800d50e:	bf88      	it	hi
 800d510:	17c8      	asrhi	r0, r1, #31
 800d512:	bf38      	it	cc
 800d514:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800d518:	bf18      	it	ne
 800d51a:	f040 0001 	orrne.w	r0, r0, #1
 800d51e:	4770      	bx	lr
 800d520:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800d524:	d102      	bne.n	800d52c <__cmpsf2+0x4c>
 800d526:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800d52a:	d105      	bne.n	800d538 <__cmpsf2+0x58>
 800d52c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800d530:	d1e4      	bne.n	800d4fc <__cmpsf2+0x1c>
 800d532:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800d536:	d0e1      	beq.n	800d4fc <__cmpsf2+0x1c>
 800d538:	f85d 0b04 	ldr.w	r0, [sp], #4
 800d53c:	4770      	bx	lr
 800d53e:	bf00      	nop

0800d540 <__aeabi_cfrcmple>:
 800d540:	4684      	mov	ip, r0
 800d542:	4608      	mov	r0, r1
 800d544:	4661      	mov	r1, ip
 800d546:	e7ff      	b.n	800d548 <__aeabi_cfcmpeq>

0800d548 <__aeabi_cfcmpeq>:
 800d548:	b50f      	push	{r0, r1, r2, r3, lr}
 800d54a:	f7ff ffc9 	bl	800d4e0 <__cmpsf2>
 800d54e:	2800      	cmp	r0, #0
 800d550:	bf48      	it	mi
 800d552:	f110 0f00 	cmnmi.w	r0, #0
 800d556:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800d558 <__aeabi_fcmpeq>:
 800d558:	f84d ed08 	str.w	lr, [sp, #-8]!
 800d55c:	f7ff fff4 	bl	800d548 <__aeabi_cfcmpeq>
 800d560:	bf0c      	ite	eq
 800d562:	2001      	moveq	r0, #1
 800d564:	2000      	movne	r0, #0
 800d566:	f85d fb08 	ldr.w	pc, [sp], #8
 800d56a:	bf00      	nop

0800d56c <__aeabi_fcmplt>:
 800d56c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800d570:	f7ff ffea 	bl	800d548 <__aeabi_cfcmpeq>
 800d574:	bf34      	ite	cc
 800d576:	2001      	movcc	r0, #1
 800d578:	2000      	movcs	r0, #0
 800d57a:	f85d fb08 	ldr.w	pc, [sp], #8
 800d57e:	bf00      	nop

0800d580 <__aeabi_fcmple>:
 800d580:	f84d ed08 	str.w	lr, [sp, #-8]!
 800d584:	f7ff ffe0 	bl	800d548 <__aeabi_cfcmpeq>
 800d588:	bf94      	ite	ls
 800d58a:	2001      	movls	r0, #1
 800d58c:	2000      	movhi	r0, #0
 800d58e:	f85d fb08 	ldr.w	pc, [sp], #8
 800d592:	bf00      	nop

0800d594 <__aeabi_fcmpge>:
 800d594:	f84d ed08 	str.w	lr, [sp, #-8]!
 800d598:	f7ff ffd2 	bl	800d540 <__aeabi_cfrcmple>
 800d59c:	bf94      	ite	ls
 800d59e:	2001      	movls	r0, #1
 800d5a0:	2000      	movhi	r0, #0
 800d5a2:	f85d fb08 	ldr.w	pc, [sp], #8
 800d5a6:	bf00      	nop

0800d5a8 <__aeabi_fcmpgt>:
 800d5a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 800d5ac:	f7ff ffc8 	bl	800d540 <__aeabi_cfrcmple>
 800d5b0:	bf34      	ite	cc
 800d5b2:	2001      	movcc	r0, #1
 800d5b4:	2000      	movcs	r0, #0
 800d5b6:	f85d fb08 	ldr.w	pc, [sp], #8
 800d5ba:	bf00      	nop

0800d5bc <__aeabi_uldivmod>:
 800d5bc:	b953      	cbnz	r3, 800d5d4 <__aeabi_uldivmod+0x18>
 800d5be:	b94a      	cbnz	r2, 800d5d4 <__aeabi_uldivmod+0x18>
 800d5c0:	2900      	cmp	r1, #0
 800d5c2:	bf08      	it	eq
 800d5c4:	2800      	cmpeq	r0, #0
 800d5c6:	bf1c      	itt	ne
 800d5c8:	f04f 31ff 	movne.w	r1, #4294967295
 800d5cc:	f04f 30ff 	movne.w	r0, #4294967295
 800d5d0:	f000 b97a 	b.w	800d8c8 <__aeabi_idiv0>
 800d5d4:	f1ad 0c08 	sub.w	ip, sp, #8
 800d5d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800d5dc:	f000 f806 	bl	800d5ec <__udivmoddi4>
 800d5e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d5e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d5e8:	b004      	add	sp, #16
 800d5ea:	4770      	bx	lr

0800d5ec <__udivmoddi4>:
 800d5ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5f0:	468c      	mov	ip, r1
 800d5f2:	460d      	mov	r5, r1
 800d5f4:	4604      	mov	r4, r0
 800d5f6:	9e08      	ldr	r6, [sp, #32]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d151      	bne.n	800d6a0 <__udivmoddi4+0xb4>
 800d5fc:	428a      	cmp	r2, r1
 800d5fe:	4617      	mov	r7, r2
 800d600:	d96d      	bls.n	800d6de <__udivmoddi4+0xf2>
 800d602:	fab2 fe82 	clz	lr, r2
 800d606:	f1be 0f00 	cmp.w	lr, #0
 800d60a:	d00b      	beq.n	800d624 <__udivmoddi4+0x38>
 800d60c:	f1ce 0c20 	rsb	ip, lr, #32
 800d610:	fa01 f50e 	lsl.w	r5, r1, lr
 800d614:	fa20 fc0c 	lsr.w	ip, r0, ip
 800d618:	fa02 f70e 	lsl.w	r7, r2, lr
 800d61c:	ea4c 0c05 	orr.w	ip, ip, r5
 800d620:	fa00 f40e 	lsl.w	r4, r0, lr
 800d624:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800d628:	0c25      	lsrs	r5, r4, #16
 800d62a:	fbbc f8fa 	udiv	r8, ip, sl
 800d62e:	fa1f f987 	uxth.w	r9, r7
 800d632:	fb0a cc18 	mls	ip, sl, r8, ip
 800d636:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800d63a:	fb08 f309 	mul.w	r3, r8, r9
 800d63e:	42ab      	cmp	r3, r5
 800d640:	d90a      	bls.n	800d658 <__udivmoddi4+0x6c>
 800d642:	19ed      	adds	r5, r5, r7
 800d644:	f108 32ff 	add.w	r2, r8, #4294967295
 800d648:	f080 8123 	bcs.w	800d892 <__udivmoddi4+0x2a6>
 800d64c:	42ab      	cmp	r3, r5
 800d64e:	f240 8120 	bls.w	800d892 <__udivmoddi4+0x2a6>
 800d652:	f1a8 0802 	sub.w	r8, r8, #2
 800d656:	443d      	add	r5, r7
 800d658:	1aed      	subs	r5, r5, r3
 800d65a:	b2a4      	uxth	r4, r4
 800d65c:	fbb5 f0fa 	udiv	r0, r5, sl
 800d660:	fb0a 5510 	mls	r5, sl, r0, r5
 800d664:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800d668:	fb00 f909 	mul.w	r9, r0, r9
 800d66c:	45a1      	cmp	r9, r4
 800d66e:	d909      	bls.n	800d684 <__udivmoddi4+0x98>
 800d670:	19e4      	adds	r4, r4, r7
 800d672:	f100 33ff 	add.w	r3, r0, #4294967295
 800d676:	f080 810a 	bcs.w	800d88e <__udivmoddi4+0x2a2>
 800d67a:	45a1      	cmp	r9, r4
 800d67c:	f240 8107 	bls.w	800d88e <__udivmoddi4+0x2a2>
 800d680:	3802      	subs	r0, #2
 800d682:	443c      	add	r4, r7
 800d684:	eba4 0409 	sub.w	r4, r4, r9
 800d688:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800d68c:	2100      	movs	r1, #0
 800d68e:	2e00      	cmp	r6, #0
 800d690:	d061      	beq.n	800d756 <__udivmoddi4+0x16a>
 800d692:	fa24 f40e 	lsr.w	r4, r4, lr
 800d696:	2300      	movs	r3, #0
 800d698:	6034      	str	r4, [r6, #0]
 800d69a:	6073      	str	r3, [r6, #4]
 800d69c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6a0:	428b      	cmp	r3, r1
 800d6a2:	d907      	bls.n	800d6b4 <__udivmoddi4+0xc8>
 800d6a4:	2e00      	cmp	r6, #0
 800d6a6:	d054      	beq.n	800d752 <__udivmoddi4+0x166>
 800d6a8:	2100      	movs	r1, #0
 800d6aa:	e886 0021 	stmia.w	r6, {r0, r5}
 800d6ae:	4608      	mov	r0, r1
 800d6b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6b4:	fab3 f183 	clz	r1, r3
 800d6b8:	2900      	cmp	r1, #0
 800d6ba:	f040 808e 	bne.w	800d7da <__udivmoddi4+0x1ee>
 800d6be:	42ab      	cmp	r3, r5
 800d6c0:	d302      	bcc.n	800d6c8 <__udivmoddi4+0xdc>
 800d6c2:	4282      	cmp	r2, r0
 800d6c4:	f200 80fa 	bhi.w	800d8bc <__udivmoddi4+0x2d0>
 800d6c8:	1a84      	subs	r4, r0, r2
 800d6ca:	eb65 0503 	sbc.w	r5, r5, r3
 800d6ce:	2001      	movs	r0, #1
 800d6d0:	46ac      	mov	ip, r5
 800d6d2:	2e00      	cmp	r6, #0
 800d6d4:	d03f      	beq.n	800d756 <__udivmoddi4+0x16a>
 800d6d6:	e886 1010 	stmia.w	r6, {r4, ip}
 800d6da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6de:	b912      	cbnz	r2, 800d6e6 <__udivmoddi4+0xfa>
 800d6e0:	2701      	movs	r7, #1
 800d6e2:	fbb7 f7f2 	udiv	r7, r7, r2
 800d6e6:	fab7 fe87 	clz	lr, r7
 800d6ea:	f1be 0f00 	cmp.w	lr, #0
 800d6ee:	d134      	bne.n	800d75a <__udivmoddi4+0x16e>
 800d6f0:	1beb      	subs	r3, r5, r7
 800d6f2:	0c3a      	lsrs	r2, r7, #16
 800d6f4:	fa1f fc87 	uxth.w	ip, r7
 800d6f8:	2101      	movs	r1, #1
 800d6fa:	fbb3 f8f2 	udiv	r8, r3, r2
 800d6fe:	0c25      	lsrs	r5, r4, #16
 800d700:	fb02 3318 	mls	r3, r2, r8, r3
 800d704:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800d708:	fb0c f308 	mul.w	r3, ip, r8
 800d70c:	42ab      	cmp	r3, r5
 800d70e:	d907      	bls.n	800d720 <__udivmoddi4+0x134>
 800d710:	19ed      	adds	r5, r5, r7
 800d712:	f108 30ff 	add.w	r0, r8, #4294967295
 800d716:	d202      	bcs.n	800d71e <__udivmoddi4+0x132>
 800d718:	42ab      	cmp	r3, r5
 800d71a:	f200 80d1 	bhi.w	800d8c0 <__udivmoddi4+0x2d4>
 800d71e:	4680      	mov	r8, r0
 800d720:	1aed      	subs	r5, r5, r3
 800d722:	b2a3      	uxth	r3, r4
 800d724:	fbb5 f0f2 	udiv	r0, r5, r2
 800d728:	fb02 5510 	mls	r5, r2, r0, r5
 800d72c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800d730:	fb0c fc00 	mul.w	ip, ip, r0
 800d734:	45a4      	cmp	ip, r4
 800d736:	d907      	bls.n	800d748 <__udivmoddi4+0x15c>
 800d738:	19e4      	adds	r4, r4, r7
 800d73a:	f100 33ff 	add.w	r3, r0, #4294967295
 800d73e:	d202      	bcs.n	800d746 <__udivmoddi4+0x15a>
 800d740:	45a4      	cmp	ip, r4
 800d742:	f200 80b8 	bhi.w	800d8b6 <__udivmoddi4+0x2ca>
 800d746:	4618      	mov	r0, r3
 800d748:	eba4 040c 	sub.w	r4, r4, ip
 800d74c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800d750:	e79d      	b.n	800d68e <__udivmoddi4+0xa2>
 800d752:	4631      	mov	r1, r6
 800d754:	4630      	mov	r0, r6
 800d756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d75a:	f1ce 0420 	rsb	r4, lr, #32
 800d75e:	fa05 f30e 	lsl.w	r3, r5, lr
 800d762:	fa07 f70e 	lsl.w	r7, r7, lr
 800d766:	fa20 f804 	lsr.w	r8, r0, r4
 800d76a:	0c3a      	lsrs	r2, r7, #16
 800d76c:	fa25 f404 	lsr.w	r4, r5, r4
 800d770:	ea48 0803 	orr.w	r8, r8, r3
 800d774:	fbb4 f1f2 	udiv	r1, r4, r2
 800d778:	ea4f 4518 	mov.w	r5, r8, lsr #16
 800d77c:	fb02 4411 	mls	r4, r2, r1, r4
 800d780:	fa1f fc87 	uxth.w	ip, r7
 800d784:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800d788:	fb01 f30c 	mul.w	r3, r1, ip
 800d78c:	42ab      	cmp	r3, r5
 800d78e:	fa00 f40e 	lsl.w	r4, r0, lr
 800d792:	d909      	bls.n	800d7a8 <__udivmoddi4+0x1bc>
 800d794:	19ed      	adds	r5, r5, r7
 800d796:	f101 30ff 	add.w	r0, r1, #4294967295
 800d79a:	f080 808a 	bcs.w	800d8b2 <__udivmoddi4+0x2c6>
 800d79e:	42ab      	cmp	r3, r5
 800d7a0:	f240 8087 	bls.w	800d8b2 <__udivmoddi4+0x2c6>
 800d7a4:	3902      	subs	r1, #2
 800d7a6:	443d      	add	r5, r7
 800d7a8:	1aeb      	subs	r3, r5, r3
 800d7aa:	fa1f f588 	uxth.w	r5, r8
 800d7ae:	fbb3 f0f2 	udiv	r0, r3, r2
 800d7b2:	fb02 3310 	mls	r3, r2, r0, r3
 800d7b6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800d7ba:	fb00 f30c 	mul.w	r3, r0, ip
 800d7be:	42ab      	cmp	r3, r5
 800d7c0:	d907      	bls.n	800d7d2 <__udivmoddi4+0x1e6>
 800d7c2:	19ed      	adds	r5, r5, r7
 800d7c4:	f100 38ff 	add.w	r8, r0, #4294967295
 800d7c8:	d26f      	bcs.n	800d8aa <__udivmoddi4+0x2be>
 800d7ca:	42ab      	cmp	r3, r5
 800d7cc:	d96d      	bls.n	800d8aa <__udivmoddi4+0x2be>
 800d7ce:	3802      	subs	r0, #2
 800d7d0:	443d      	add	r5, r7
 800d7d2:	1aeb      	subs	r3, r5, r3
 800d7d4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800d7d8:	e78f      	b.n	800d6fa <__udivmoddi4+0x10e>
 800d7da:	f1c1 0720 	rsb	r7, r1, #32
 800d7de:	fa22 f807 	lsr.w	r8, r2, r7
 800d7e2:	408b      	lsls	r3, r1
 800d7e4:	fa05 f401 	lsl.w	r4, r5, r1
 800d7e8:	ea48 0303 	orr.w	r3, r8, r3
 800d7ec:	fa20 fe07 	lsr.w	lr, r0, r7
 800d7f0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800d7f4:	40fd      	lsrs	r5, r7
 800d7f6:	ea4e 0e04 	orr.w	lr, lr, r4
 800d7fa:	fbb5 f9fc 	udiv	r9, r5, ip
 800d7fe:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800d802:	fb0c 5519 	mls	r5, ip, r9, r5
 800d806:	fa1f f883 	uxth.w	r8, r3
 800d80a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800d80e:	fb09 f408 	mul.w	r4, r9, r8
 800d812:	42ac      	cmp	r4, r5
 800d814:	fa02 f201 	lsl.w	r2, r2, r1
 800d818:	fa00 fa01 	lsl.w	sl, r0, r1
 800d81c:	d908      	bls.n	800d830 <__udivmoddi4+0x244>
 800d81e:	18ed      	adds	r5, r5, r3
 800d820:	f109 30ff 	add.w	r0, r9, #4294967295
 800d824:	d243      	bcs.n	800d8ae <__udivmoddi4+0x2c2>
 800d826:	42ac      	cmp	r4, r5
 800d828:	d941      	bls.n	800d8ae <__udivmoddi4+0x2c2>
 800d82a:	f1a9 0902 	sub.w	r9, r9, #2
 800d82e:	441d      	add	r5, r3
 800d830:	1b2d      	subs	r5, r5, r4
 800d832:	fa1f fe8e 	uxth.w	lr, lr
 800d836:	fbb5 f0fc 	udiv	r0, r5, ip
 800d83a:	fb0c 5510 	mls	r5, ip, r0, r5
 800d83e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800d842:	fb00 f808 	mul.w	r8, r0, r8
 800d846:	45a0      	cmp	r8, r4
 800d848:	d907      	bls.n	800d85a <__udivmoddi4+0x26e>
 800d84a:	18e4      	adds	r4, r4, r3
 800d84c:	f100 35ff 	add.w	r5, r0, #4294967295
 800d850:	d229      	bcs.n	800d8a6 <__udivmoddi4+0x2ba>
 800d852:	45a0      	cmp	r8, r4
 800d854:	d927      	bls.n	800d8a6 <__udivmoddi4+0x2ba>
 800d856:	3802      	subs	r0, #2
 800d858:	441c      	add	r4, r3
 800d85a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800d85e:	eba4 0408 	sub.w	r4, r4, r8
 800d862:	fba0 8902 	umull	r8, r9, r0, r2
 800d866:	454c      	cmp	r4, r9
 800d868:	46c6      	mov	lr, r8
 800d86a:	464d      	mov	r5, r9
 800d86c:	d315      	bcc.n	800d89a <__udivmoddi4+0x2ae>
 800d86e:	d012      	beq.n	800d896 <__udivmoddi4+0x2aa>
 800d870:	b156      	cbz	r6, 800d888 <__udivmoddi4+0x29c>
 800d872:	ebba 030e 	subs.w	r3, sl, lr
 800d876:	eb64 0405 	sbc.w	r4, r4, r5
 800d87a:	fa04 f707 	lsl.w	r7, r4, r7
 800d87e:	40cb      	lsrs	r3, r1
 800d880:	431f      	orrs	r7, r3
 800d882:	40cc      	lsrs	r4, r1
 800d884:	6037      	str	r7, [r6, #0]
 800d886:	6074      	str	r4, [r6, #4]
 800d888:	2100      	movs	r1, #0
 800d88a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d88e:	4618      	mov	r0, r3
 800d890:	e6f8      	b.n	800d684 <__udivmoddi4+0x98>
 800d892:	4690      	mov	r8, r2
 800d894:	e6e0      	b.n	800d658 <__udivmoddi4+0x6c>
 800d896:	45c2      	cmp	sl, r8
 800d898:	d2ea      	bcs.n	800d870 <__udivmoddi4+0x284>
 800d89a:	ebb8 0e02 	subs.w	lr, r8, r2
 800d89e:	eb69 0503 	sbc.w	r5, r9, r3
 800d8a2:	3801      	subs	r0, #1
 800d8a4:	e7e4      	b.n	800d870 <__udivmoddi4+0x284>
 800d8a6:	4628      	mov	r0, r5
 800d8a8:	e7d7      	b.n	800d85a <__udivmoddi4+0x26e>
 800d8aa:	4640      	mov	r0, r8
 800d8ac:	e791      	b.n	800d7d2 <__udivmoddi4+0x1e6>
 800d8ae:	4681      	mov	r9, r0
 800d8b0:	e7be      	b.n	800d830 <__udivmoddi4+0x244>
 800d8b2:	4601      	mov	r1, r0
 800d8b4:	e778      	b.n	800d7a8 <__udivmoddi4+0x1bc>
 800d8b6:	3802      	subs	r0, #2
 800d8b8:	443c      	add	r4, r7
 800d8ba:	e745      	b.n	800d748 <__udivmoddi4+0x15c>
 800d8bc:	4608      	mov	r0, r1
 800d8be:	e708      	b.n	800d6d2 <__udivmoddi4+0xe6>
 800d8c0:	f1a8 0802 	sub.w	r8, r8, #2
 800d8c4:	443d      	add	r5, r7
 800d8c6:	e72b      	b.n	800d720 <__udivmoddi4+0x134>

0800d8c8 <__aeabi_idiv0>:
 800d8c8:	4770      	bx	lr
 800d8ca:	bf00      	nop

0800d8cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800d8cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 800d904 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800d8d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800d8d2:	e003      	b.n	800d8dc <LoopCopyDataInit>

0800d8d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800d8d4:	4b0c      	ldr	r3, [pc, #48]	; (800d908 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800d8d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800d8d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800d8da:	3104      	adds	r1, #4

0800d8dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800d8dc:	480b      	ldr	r0, [pc, #44]	; (800d90c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800d8de:	4b0c      	ldr	r3, [pc, #48]	; (800d910 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800d8e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800d8e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800d8e4:	d3f6      	bcc.n	800d8d4 <CopyDataInit>
  ldr  r2, =_sbss
 800d8e6:	4a0b      	ldr	r2, [pc, #44]	; (800d914 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800d8e8:	e002      	b.n	800d8f0 <LoopFillZerobss>

0800d8ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800d8ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800d8ec:	f842 3b04 	str.w	r3, [r2], #4

0800d8f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800d8f0:	4b09      	ldr	r3, [pc, #36]	; (800d918 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800d8f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800d8f4:	d3f9      	bcc.n	800d8ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800d8f6:	f7fe fc73 	bl	800c1e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d8fa:	f000 f903 	bl	800db04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d8fe:	f7fe f929 	bl	800bb54 <main>
  bx  lr    
 800d902:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800d904:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800d908:	0800f160 	.word	0x0800f160
  ldr  r0, =_sdata
 800d90c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800d910:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 800d914:	20000094 	.word	0x20000094
  ldr  r3, = _ebss
 800d918:	20000bf4 	.word	0x20000bf4

0800d91c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d91c:	e7fe      	b.n	800d91c <ADC_IRQHandler>
	...

0800d920 <PDM_Filter_Init>:
 800d920:	4b6b      	ldr	r3, [pc, #428]	; (800dad0 <PDM_Filter_Init+0x1b0>)
 800d922:	2201      	movs	r2, #1
 800d924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d928:	601a      	str	r2, [r3, #0]
 800d92a:	4680      	mov	r8, r0
 800d92c:	461a      	mov	r2, r3
 800d92e:	6813      	ldr	r3, [r2, #0]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d1fc      	bne.n	800d92e <PDM_Filter_Init+0xe>
 800d934:	4a67      	ldr	r2, [pc, #412]	; (800dad4 <PDM_Filter_Init+0x1b4>)
 800d936:	4968      	ldr	r1, [pc, #416]	; (800dad8 <PDM_Filter_Init+0x1b8>)
 800d938:	6011      	str	r1, [r2, #0]
 800d93a:	6812      	ldr	r2, [r2, #0]
 800d93c:	4967      	ldr	r1, [pc, #412]	; (800dadc <PDM_Filter_Init+0x1bc>)
 800d93e:	428a      	cmp	r2, r1
 800d940:	d000      	beq.n	800d944 <PDM_Filter_Init+0x24>
 800d942:	e7fe      	b.n	800d942 <PDM_Filter_Init+0x22>
 800d944:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800d948:	4d65      	ldr	r5, [pc, #404]	; (800dae0 <PDM_Filter_Init+0x1c0>)
 800d94a:	f8c8 301c 	str.w	r3, [r8, #28]
 800d94e:	f8c8 3018 	str.w	r3, [r8, #24]
 800d952:	f8c8 3014 	str.w	r3, [r8, #20]
 800d956:	f8c8 3010 	str.w	r3, [r8, #16]
 800d95a:	f8c8 3028 	str.w	r3, [r8, #40]	; 0x28
 800d95e:	f8c8 3024 	str.w	r3, [r8, #36]	; 0x24
 800d962:	f8c8 3020 	str.w	r3, [r8, #32]
 800d966:	4620      	mov	r0, r4
 800d968:	2100      	movs	r1, #0
 800d96a:	602a      	str	r2, [r5, #0]
 800d96c:	f7ff fdf4 	bl	800d558 <__aeabi_fcmpeq>
 800d970:	2800      	cmp	r0, #0
 800d972:	d17c      	bne.n	800da6e <PDM_Filter_Init+0x14e>
 800d974:	f8b8 9000 	ldrh.w	r9, [r8]
 800d978:	ea4f 0059 	mov.w	r0, r9, lsr #1
 800d97c:	f7ff fc04 	bl	800d188 <__aeabi_i2f>
 800d980:	4601      	mov	r1, r0
 800d982:	4620      	mov	r0, r4
 800d984:	f7ff fdf2 	bl	800d56c <__aeabi_fcmplt>
 800d988:	2800      	cmp	r0, #0
 800d98a:	d072      	beq.n	800da72 <PDM_Filter_Init+0x152>
 800d98c:	4620      	mov	r0, r4
 800d98e:	f7fe ffa5 	bl	800c8dc <__aeabi_f2d>
 800d992:	a34b      	add	r3, pc, #300	; (adr r3, 800dac0 <PDM_Filter_Init+0x1a0>)
 800d994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d998:	f7fe fff4 	bl	800c984 <__aeabi_dmul>
 800d99c:	4604      	mov	r4, r0
 800d99e:	4648      	mov	r0, r9
 800d9a0:	460d      	mov	r5, r1
 800d9a2:	f7fe ff89 	bl	800c8b8 <__aeabi_i2d>
 800d9a6:	4602      	mov	r2, r0
 800d9a8:	460b      	mov	r3, r1
 800d9aa:	4620      	mov	r0, r4
 800d9ac:	4629      	mov	r1, r5
 800d9ae:	f7ff f913 	bl	800cbd8 <__aeabi_ddiv>
 800d9b2:	f7ff fadf 	bl	800cf74 <__aeabi_d2f>
 800d9b6:	f7fe ff91 	bl	800c8dc <__aeabi_f2d>
 800d9ba:	f000 f99d 	bl	800dcf8 <cos>
 800d9be:	4602      	mov	r2, r0
 800d9c0:	460b      	mov	r3, r1
 800d9c2:	4606      	mov	r6, r0
 800d9c4:	460f      	mov	r7, r1
 800d9c6:	2000      	movs	r0, #0
 800d9c8:	4946      	ldr	r1, [pc, #280]	; (800dae4 <PDM_Filter_Init+0x1c4>)
 800d9ca:	f7fe fe27 	bl	800c61c <__aeabi_dsub>
 800d9ce:	4602      	mov	r2, r0
 800d9d0:	460b      	mov	r3, r1
 800d9d2:	f7fe fe25 	bl	800c620 <__adddf3>
 800d9d6:	f7ff facd 	bl	800cf74 <__aeabi_d2f>
 800d9da:	4601      	mov	r1, r0
 800d9dc:	4682      	mov	sl, r0
 800d9de:	f7ff fc27 	bl	800d230 <__aeabi_fmul>
 800d9e2:	f7fe ff7b 	bl	800c8dc <__aeabi_f2d>
 800d9e6:	2200      	movs	r2, #0
 800d9e8:	4604      	mov	r4, r0
 800d9ea:	460d      	mov	r5, r1
 800d9ec:	4b3e      	ldr	r3, [pc, #248]	; (800dae8 <PDM_Filter_Init+0x1c8>)
 800d9ee:	4630      	mov	r0, r6
 800d9f0:	4639      	mov	r1, r7
 800d9f2:	f7fe fe15 	bl	800c620 <__adddf3>
 800d9f6:	4602      	mov	r2, r0
 800d9f8:	460b      	mov	r3, r1
 800d9fa:	f7fe fe11 	bl	800c620 <__adddf3>
 800d9fe:	f7ff fab9 	bl	800cf74 <__aeabi_d2f>
 800da02:	f7fe ff6b 	bl	800c8dc <__aeabi_f2d>
 800da06:	2200      	movs	r2, #0
 800da08:	4b38      	ldr	r3, [pc, #224]	; (800daec <PDM_Filter_Init+0x1cc>)
 800da0a:	f7fe ffbb 	bl	800c984 <__aeabi_dmul>
 800da0e:	4602      	mov	r2, r0
 800da10:	460b      	mov	r3, r1
 800da12:	4620      	mov	r0, r4
 800da14:	4629      	mov	r1, r5
 800da16:	f7fe fe01 	bl	800c61c <__aeabi_dsub>
 800da1a:	f7ff faab 	bl	800cf74 <__aeabi_d2f>
 800da1e:	f7fe ff5d 	bl	800c8dc <__aeabi_f2d>
 800da22:	f000 f99f 	bl	800dd64 <sqrt>
 800da26:	4604      	mov	r4, r0
 800da28:	460d      	mov	r5, r1
 800da2a:	f10a 4000 	add.w	r0, sl, #2147483648	; 0x80000000
 800da2e:	f7fe ff55 	bl	800c8dc <__aeabi_f2d>
 800da32:	4622      	mov	r2, r4
 800da34:	462b      	mov	r3, r5
 800da36:	f7fe fdf3 	bl	800c620 <__adddf3>
 800da3a:	2200      	movs	r2, #0
 800da3c:	4b2c      	ldr	r3, [pc, #176]	; (800daf0 <PDM_Filter_Init+0x1d0>)
 800da3e:	f7fe ffa1 	bl	800c984 <__aeabi_dmul>
 800da42:	f7ff fa77 	bl	800cf34 <__aeabi_d2uiz>
 800da46:	f8a8 002c 	strh.w	r0, [r8, #44]	; 0x2c
 800da4a:	f8d8 a008 	ldr.w	sl, [r8, #8]
 800da4e:	2100      	movs	r1, #0
 800da50:	4650      	mov	r0, sl
 800da52:	f7ff fd81 	bl	800d558 <__aeabi_fcmpeq>
 800da56:	b180      	cbz	r0, 800da7a <PDM_Filter_Init+0x15a>
 800da58:	2000      	movs	r0, #0
 800da5a:	4b26      	ldr	r3, [pc, #152]	; (800daf4 <PDM_Filter_Init+0x1d4>)
 800da5c:	f8a8 002e 	strh.w	r0, [r8, #46]	; 0x2e
 800da60:	fba3 2309 	umull	r2, r3, r3, r9
 800da64:	099b      	lsrs	r3, r3, #6
 800da66:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
 800da6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da6e:	f8b8 9000 	ldrh.w	r9, [r8]
 800da72:	2300      	movs	r3, #0
 800da74:	f8a8 302c 	strh.w	r3, [r8, #44]	; 0x2c
 800da78:	e7e7      	b.n	800da4a <PDM_Filter_Init+0x12a>
 800da7a:	ea4f 2009 	mov.w	r0, r9, lsl #8
 800da7e:	f7fe ff1b 	bl	800c8b8 <__aeabi_i2d>
 800da82:	4604      	mov	r4, r0
 800da84:	4648      	mov	r0, r9
 800da86:	460d      	mov	r5, r1
 800da88:	f7fe ff16 	bl	800c8b8 <__aeabi_i2d>
 800da8c:	4606      	mov	r6, r0
 800da8e:	4650      	mov	r0, sl
 800da90:	460f      	mov	r7, r1
 800da92:	f7fe ff23 	bl	800c8dc <__aeabi_f2d>
 800da96:	a30c      	add	r3, pc, #48	; (adr r3, 800dac8 <PDM_Filter_Init+0x1a8>)
 800da98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da9c:	f7fe ff72 	bl	800c984 <__aeabi_dmul>
 800daa0:	4602      	mov	r2, r0
 800daa2:	460b      	mov	r3, r1
 800daa4:	4630      	mov	r0, r6
 800daa6:	4639      	mov	r1, r7
 800daa8:	f7fe fdba 	bl	800c620 <__adddf3>
 800daac:	4602      	mov	r2, r0
 800daae:	460b      	mov	r3, r1
 800dab0:	4620      	mov	r0, r4
 800dab2:	4629      	mov	r1, r5
 800dab4:	f7ff f890 	bl	800cbd8 <__aeabi_ddiv>
 800dab8:	f7ff fa3c 	bl	800cf34 <__aeabi_d2uiz>
 800dabc:	b280      	uxth	r0, r0
 800dabe:	e7cc      	b.n	800da5a <PDM_Filter_Init+0x13a>
 800dac0:	54442d18 	.word	0x54442d18
 800dac4:	401921fb 	.word	0x401921fb
 800dac8:	51eb851f 	.word	0x51eb851f
 800dacc:	40191eb8 	.word	0x40191eb8
 800dad0:	40023008 	.word	0x40023008
 800dad4:	40023000 	.word	0x40023000
 800dad8:	f407a5c2 	.word	0xf407a5c2
 800dadc:	b5e8b5cd 	.word	0xb5e8b5cd
 800dae0:	20000120 	.word	0x20000120
 800dae4:	3ff00000 	.word	0x3ff00000
 800dae8:	bff00000 	.word	0xbff00000
 800daec:	40100000 	.word	0x40100000
 800daf0:	40600000 	.word	0x40600000
 800daf4:	10624dd3 	.word	0x10624dd3

0800daf8 <__errno>:
 800daf8:	4b01      	ldr	r3, [pc, #4]	; (800db00 <__errno+0x8>)
 800dafa:	6818      	ldr	r0, [r3, #0]
 800dafc:	4770      	bx	lr
 800dafe:	bf00      	nop
 800db00:	2000002c 	.word	0x2000002c

0800db04 <__libc_init_array>:
 800db04:	b570      	push	{r4, r5, r6, lr}
 800db06:	4e0d      	ldr	r6, [pc, #52]	; (800db3c <__libc_init_array+0x38>)
 800db08:	4c0d      	ldr	r4, [pc, #52]	; (800db40 <__libc_init_array+0x3c>)
 800db0a:	1ba4      	subs	r4, r4, r6
 800db0c:	10a4      	asrs	r4, r4, #2
 800db0e:	2500      	movs	r5, #0
 800db10:	42a5      	cmp	r5, r4
 800db12:	d109      	bne.n	800db28 <__libc_init_array+0x24>
 800db14:	4e0b      	ldr	r6, [pc, #44]	; (800db44 <__libc_init_array+0x40>)
 800db16:	4c0c      	ldr	r4, [pc, #48]	; (800db48 <__libc_init_array+0x44>)
 800db18:	f001 fa08 	bl	800ef2c <_init>
 800db1c:	1ba4      	subs	r4, r4, r6
 800db1e:	10a4      	asrs	r4, r4, #2
 800db20:	2500      	movs	r5, #0
 800db22:	42a5      	cmp	r5, r4
 800db24:	d105      	bne.n	800db32 <__libc_init_array+0x2e>
 800db26:	bd70      	pop	{r4, r5, r6, pc}
 800db28:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800db2c:	4798      	blx	r3
 800db2e:	3501      	adds	r5, #1
 800db30:	e7ee      	b.n	800db10 <__libc_init_array+0xc>
 800db32:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800db36:	4798      	blx	r3
 800db38:	3501      	adds	r5, #1
 800db3a:	e7f2      	b.n	800db22 <__libc_init_array+0x1e>
 800db3c:	0800f158 	.word	0x0800f158
 800db40:	0800f158 	.word	0x0800f158
 800db44:	0800f158 	.word	0x0800f158
 800db48:	0800f15c 	.word	0x0800f15c

0800db4c <malloc>:
 800db4c:	4b02      	ldr	r3, [pc, #8]	; (800db58 <malloc+0xc>)
 800db4e:	4601      	mov	r1, r0
 800db50:	6818      	ldr	r0, [r3, #0]
 800db52:	f000 b861 	b.w	800dc18 <_malloc_r>
 800db56:	bf00      	nop
 800db58:	2000002c 	.word	0x2000002c

0800db5c <free>:
 800db5c:	4b02      	ldr	r3, [pc, #8]	; (800db68 <free+0xc>)
 800db5e:	4601      	mov	r1, r0
 800db60:	6818      	ldr	r0, [r3, #0]
 800db62:	f000 b80b 	b.w	800db7c <_free_r>
 800db66:	bf00      	nop
 800db68:	2000002c 	.word	0x2000002c

0800db6c <memset>:
 800db6c:	4402      	add	r2, r0
 800db6e:	4603      	mov	r3, r0
 800db70:	4293      	cmp	r3, r2
 800db72:	d100      	bne.n	800db76 <memset+0xa>
 800db74:	4770      	bx	lr
 800db76:	f803 1b01 	strb.w	r1, [r3], #1
 800db7a:	e7f9      	b.n	800db70 <memset+0x4>

0800db7c <_free_r>:
 800db7c:	b538      	push	{r3, r4, r5, lr}
 800db7e:	4605      	mov	r5, r0
 800db80:	2900      	cmp	r1, #0
 800db82:	d045      	beq.n	800dc10 <_free_r+0x94>
 800db84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db88:	1f0c      	subs	r4, r1, #4
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	bfb8      	it	lt
 800db8e:	18e4      	addlt	r4, r4, r3
 800db90:	f000 f8b0 	bl	800dcf4 <__malloc_lock>
 800db94:	4a1f      	ldr	r2, [pc, #124]	; (800dc14 <_free_r+0x98>)
 800db96:	6813      	ldr	r3, [r2, #0]
 800db98:	4610      	mov	r0, r2
 800db9a:	b933      	cbnz	r3, 800dbaa <_free_r+0x2e>
 800db9c:	6063      	str	r3, [r4, #4]
 800db9e:	6014      	str	r4, [r2, #0]
 800dba0:	4628      	mov	r0, r5
 800dba2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dba6:	f000 b8a6 	b.w	800dcf6 <__malloc_unlock>
 800dbaa:	42a3      	cmp	r3, r4
 800dbac:	d90c      	bls.n	800dbc8 <_free_r+0x4c>
 800dbae:	6821      	ldr	r1, [r4, #0]
 800dbb0:	1862      	adds	r2, r4, r1
 800dbb2:	4293      	cmp	r3, r2
 800dbb4:	bf04      	itt	eq
 800dbb6:	681a      	ldreq	r2, [r3, #0]
 800dbb8:	685b      	ldreq	r3, [r3, #4]
 800dbba:	6063      	str	r3, [r4, #4]
 800dbbc:	bf04      	itt	eq
 800dbbe:	1852      	addeq	r2, r2, r1
 800dbc0:	6022      	streq	r2, [r4, #0]
 800dbc2:	6004      	str	r4, [r0, #0]
 800dbc4:	e7ec      	b.n	800dba0 <_free_r+0x24>
 800dbc6:	4613      	mov	r3, r2
 800dbc8:	685a      	ldr	r2, [r3, #4]
 800dbca:	b10a      	cbz	r2, 800dbd0 <_free_r+0x54>
 800dbcc:	42a2      	cmp	r2, r4
 800dbce:	d9fa      	bls.n	800dbc6 <_free_r+0x4a>
 800dbd0:	6819      	ldr	r1, [r3, #0]
 800dbd2:	1858      	adds	r0, r3, r1
 800dbd4:	42a0      	cmp	r0, r4
 800dbd6:	d10b      	bne.n	800dbf0 <_free_r+0x74>
 800dbd8:	6820      	ldr	r0, [r4, #0]
 800dbda:	4401      	add	r1, r0
 800dbdc:	1858      	adds	r0, r3, r1
 800dbde:	4282      	cmp	r2, r0
 800dbe0:	6019      	str	r1, [r3, #0]
 800dbe2:	d1dd      	bne.n	800dba0 <_free_r+0x24>
 800dbe4:	6810      	ldr	r0, [r2, #0]
 800dbe6:	6852      	ldr	r2, [r2, #4]
 800dbe8:	605a      	str	r2, [r3, #4]
 800dbea:	4401      	add	r1, r0
 800dbec:	6019      	str	r1, [r3, #0]
 800dbee:	e7d7      	b.n	800dba0 <_free_r+0x24>
 800dbf0:	d902      	bls.n	800dbf8 <_free_r+0x7c>
 800dbf2:	230c      	movs	r3, #12
 800dbf4:	602b      	str	r3, [r5, #0]
 800dbf6:	e7d3      	b.n	800dba0 <_free_r+0x24>
 800dbf8:	6820      	ldr	r0, [r4, #0]
 800dbfa:	1821      	adds	r1, r4, r0
 800dbfc:	428a      	cmp	r2, r1
 800dbfe:	bf04      	itt	eq
 800dc00:	6811      	ldreq	r1, [r2, #0]
 800dc02:	6852      	ldreq	r2, [r2, #4]
 800dc04:	6062      	str	r2, [r4, #4]
 800dc06:	bf04      	itt	eq
 800dc08:	1809      	addeq	r1, r1, r0
 800dc0a:	6021      	streq	r1, [r4, #0]
 800dc0c:	605c      	str	r4, [r3, #4]
 800dc0e:	e7c7      	b.n	800dba0 <_free_r+0x24>
 800dc10:	bd38      	pop	{r3, r4, r5, pc}
 800dc12:	bf00      	nop
 800dc14:	20000124 	.word	0x20000124

0800dc18 <_malloc_r>:
 800dc18:	b570      	push	{r4, r5, r6, lr}
 800dc1a:	1ccd      	adds	r5, r1, #3
 800dc1c:	f025 0503 	bic.w	r5, r5, #3
 800dc20:	3508      	adds	r5, #8
 800dc22:	2d0c      	cmp	r5, #12
 800dc24:	bf38      	it	cc
 800dc26:	250c      	movcc	r5, #12
 800dc28:	2d00      	cmp	r5, #0
 800dc2a:	4606      	mov	r6, r0
 800dc2c:	db01      	blt.n	800dc32 <_malloc_r+0x1a>
 800dc2e:	42a9      	cmp	r1, r5
 800dc30:	d903      	bls.n	800dc3a <_malloc_r+0x22>
 800dc32:	230c      	movs	r3, #12
 800dc34:	6033      	str	r3, [r6, #0]
 800dc36:	2000      	movs	r0, #0
 800dc38:	bd70      	pop	{r4, r5, r6, pc}
 800dc3a:	f000 f85b 	bl	800dcf4 <__malloc_lock>
 800dc3e:	4a23      	ldr	r2, [pc, #140]	; (800dccc <_malloc_r+0xb4>)
 800dc40:	6814      	ldr	r4, [r2, #0]
 800dc42:	4621      	mov	r1, r4
 800dc44:	b991      	cbnz	r1, 800dc6c <_malloc_r+0x54>
 800dc46:	4c22      	ldr	r4, [pc, #136]	; (800dcd0 <_malloc_r+0xb8>)
 800dc48:	6823      	ldr	r3, [r4, #0]
 800dc4a:	b91b      	cbnz	r3, 800dc54 <_malloc_r+0x3c>
 800dc4c:	4630      	mov	r0, r6
 800dc4e:	f000 f841 	bl	800dcd4 <_sbrk_r>
 800dc52:	6020      	str	r0, [r4, #0]
 800dc54:	4629      	mov	r1, r5
 800dc56:	4630      	mov	r0, r6
 800dc58:	f000 f83c 	bl	800dcd4 <_sbrk_r>
 800dc5c:	1c43      	adds	r3, r0, #1
 800dc5e:	d126      	bne.n	800dcae <_malloc_r+0x96>
 800dc60:	230c      	movs	r3, #12
 800dc62:	6033      	str	r3, [r6, #0]
 800dc64:	4630      	mov	r0, r6
 800dc66:	f000 f846 	bl	800dcf6 <__malloc_unlock>
 800dc6a:	e7e4      	b.n	800dc36 <_malloc_r+0x1e>
 800dc6c:	680b      	ldr	r3, [r1, #0]
 800dc6e:	1b5b      	subs	r3, r3, r5
 800dc70:	d41a      	bmi.n	800dca8 <_malloc_r+0x90>
 800dc72:	2b0b      	cmp	r3, #11
 800dc74:	d90f      	bls.n	800dc96 <_malloc_r+0x7e>
 800dc76:	600b      	str	r3, [r1, #0]
 800dc78:	50cd      	str	r5, [r1, r3]
 800dc7a:	18cc      	adds	r4, r1, r3
 800dc7c:	4630      	mov	r0, r6
 800dc7e:	f000 f83a 	bl	800dcf6 <__malloc_unlock>
 800dc82:	f104 000b 	add.w	r0, r4, #11
 800dc86:	1d23      	adds	r3, r4, #4
 800dc88:	f020 0007 	bic.w	r0, r0, #7
 800dc8c:	1ac3      	subs	r3, r0, r3
 800dc8e:	d01b      	beq.n	800dcc8 <_malloc_r+0xb0>
 800dc90:	425a      	negs	r2, r3
 800dc92:	50e2      	str	r2, [r4, r3]
 800dc94:	bd70      	pop	{r4, r5, r6, pc}
 800dc96:	428c      	cmp	r4, r1
 800dc98:	bf0d      	iteet	eq
 800dc9a:	6863      	ldreq	r3, [r4, #4]
 800dc9c:	684b      	ldrne	r3, [r1, #4]
 800dc9e:	6063      	strne	r3, [r4, #4]
 800dca0:	6013      	streq	r3, [r2, #0]
 800dca2:	bf18      	it	ne
 800dca4:	460c      	movne	r4, r1
 800dca6:	e7e9      	b.n	800dc7c <_malloc_r+0x64>
 800dca8:	460c      	mov	r4, r1
 800dcaa:	6849      	ldr	r1, [r1, #4]
 800dcac:	e7ca      	b.n	800dc44 <_malloc_r+0x2c>
 800dcae:	1cc4      	adds	r4, r0, #3
 800dcb0:	f024 0403 	bic.w	r4, r4, #3
 800dcb4:	42a0      	cmp	r0, r4
 800dcb6:	d005      	beq.n	800dcc4 <_malloc_r+0xac>
 800dcb8:	1a21      	subs	r1, r4, r0
 800dcba:	4630      	mov	r0, r6
 800dcbc:	f000 f80a 	bl	800dcd4 <_sbrk_r>
 800dcc0:	3001      	adds	r0, #1
 800dcc2:	d0cd      	beq.n	800dc60 <_malloc_r+0x48>
 800dcc4:	6025      	str	r5, [r4, #0]
 800dcc6:	e7d9      	b.n	800dc7c <_malloc_r+0x64>
 800dcc8:	bd70      	pop	{r4, r5, r6, pc}
 800dcca:	bf00      	nop
 800dccc:	20000124 	.word	0x20000124
 800dcd0:	20000128 	.word	0x20000128

0800dcd4 <_sbrk_r>:
 800dcd4:	b538      	push	{r3, r4, r5, lr}
 800dcd6:	4c06      	ldr	r4, [pc, #24]	; (800dcf0 <_sbrk_r+0x1c>)
 800dcd8:	2300      	movs	r3, #0
 800dcda:	4605      	mov	r5, r0
 800dcdc:	4608      	mov	r0, r1
 800dcde:	6023      	str	r3, [r4, #0]
 800dce0:	f7fe fa1e 	bl	800c120 <_sbrk>
 800dce4:	1c43      	adds	r3, r0, #1
 800dce6:	d102      	bne.n	800dcee <_sbrk_r+0x1a>
 800dce8:	6823      	ldr	r3, [r4, #0]
 800dcea:	b103      	cbz	r3, 800dcee <_sbrk_r+0x1a>
 800dcec:	602b      	str	r3, [r5, #0]
 800dcee:	bd38      	pop	{r3, r4, r5, pc}
 800dcf0:	20000bf0 	.word	0x20000bf0

0800dcf4 <__malloc_lock>:
 800dcf4:	4770      	bx	lr

0800dcf6 <__malloc_unlock>:
 800dcf6:	4770      	bx	lr

0800dcf8 <cos>:
 800dcf8:	b530      	push	{r4, r5, lr}
 800dcfa:	4a18      	ldr	r2, [pc, #96]	; (800dd5c <cos+0x64>)
 800dcfc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dd00:	4293      	cmp	r3, r2
 800dd02:	b087      	sub	sp, #28
 800dd04:	dc04      	bgt.n	800dd10 <cos+0x18>
 800dd06:	2200      	movs	r2, #0
 800dd08:	2300      	movs	r3, #0
 800dd0a:	f000 fb21 	bl	800e350 <__kernel_cos>
 800dd0e:	e006      	b.n	800dd1e <cos+0x26>
 800dd10:	4a13      	ldr	r2, [pc, #76]	; (800dd60 <cos+0x68>)
 800dd12:	4293      	cmp	r3, r2
 800dd14:	dd05      	ble.n	800dd22 <cos+0x2a>
 800dd16:	4602      	mov	r2, r0
 800dd18:	460b      	mov	r3, r1
 800dd1a:	f7fe fc7f 	bl	800c61c <__aeabi_dsub>
 800dd1e:	b007      	add	sp, #28
 800dd20:	bd30      	pop	{r4, r5, pc}
 800dd22:	aa02      	add	r2, sp, #8
 800dd24:	f000 f874 	bl	800de10 <__ieee754_rem_pio2>
 800dd28:	f000 0403 	and.w	r4, r0, #3
 800dd2c:	2c01      	cmp	r4, #1
 800dd2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dd36:	d008      	beq.n	800dd4a <cos+0x52>
 800dd38:	2c02      	cmp	r4, #2
 800dd3a:	d00c      	beq.n	800dd56 <cos+0x5e>
 800dd3c:	2c00      	cmp	r4, #0
 800dd3e:	d0e4      	beq.n	800dd0a <cos+0x12>
 800dd40:	2401      	movs	r4, #1
 800dd42:	9400      	str	r4, [sp, #0]
 800dd44:	f000 ff38 	bl	800ebb8 <__kernel_sin>
 800dd48:	e7e9      	b.n	800dd1e <cos+0x26>
 800dd4a:	9400      	str	r4, [sp, #0]
 800dd4c:	f000 ff34 	bl	800ebb8 <__kernel_sin>
 800dd50:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800dd54:	e7e3      	b.n	800dd1e <cos+0x26>
 800dd56:	f000 fafb 	bl	800e350 <__kernel_cos>
 800dd5a:	e7f9      	b.n	800dd50 <cos+0x58>
 800dd5c:	3fe921fb 	.word	0x3fe921fb
 800dd60:	7fefffff 	.word	0x7fefffff

0800dd64 <sqrt>:
 800dd64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd68:	b08b      	sub	sp, #44	; 0x2c
 800dd6a:	4604      	mov	r4, r0
 800dd6c:	460d      	mov	r5, r1
 800dd6e:	f000 fa43 	bl	800e1f8 <__ieee754_sqrt>
 800dd72:	4b24      	ldr	r3, [pc, #144]	; (800de04 <sqrt+0xa0>)
 800dd74:	f993 a000 	ldrsb.w	sl, [r3]
 800dd78:	f1ba 3fff 	cmp.w	sl, #4294967295
 800dd7c:	4680      	mov	r8, r0
 800dd7e:	4689      	mov	r9, r1
 800dd80:	d02b      	beq.n	800ddda <sqrt+0x76>
 800dd82:	4622      	mov	r2, r4
 800dd84:	462b      	mov	r3, r5
 800dd86:	4620      	mov	r0, r4
 800dd88:	4629      	mov	r1, r5
 800dd8a:	f7ff f895 	bl	800ceb8 <__aeabi_dcmpun>
 800dd8e:	4683      	mov	fp, r0
 800dd90:	bb18      	cbnz	r0, 800ddda <sqrt+0x76>
 800dd92:	2600      	movs	r6, #0
 800dd94:	2700      	movs	r7, #0
 800dd96:	4632      	mov	r2, r6
 800dd98:	463b      	mov	r3, r7
 800dd9a:	4620      	mov	r0, r4
 800dd9c:	4629      	mov	r1, r5
 800dd9e:	f7ff f863 	bl	800ce68 <__aeabi_dcmplt>
 800dda2:	b1d0      	cbz	r0, 800ddda <sqrt+0x76>
 800dda4:	2301      	movs	r3, #1
 800dda6:	9300      	str	r3, [sp, #0]
 800dda8:	4b17      	ldr	r3, [pc, #92]	; (800de08 <sqrt+0xa4>)
 800ddaa:	9301      	str	r3, [sp, #4]
 800ddac:	f8cd b020 	str.w	fp, [sp, #32]
 800ddb0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ddb4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ddb8:	f1ba 0f00 	cmp.w	sl, #0
 800ddbc:	d112      	bne.n	800dde4 <sqrt+0x80>
 800ddbe:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ddc2:	4668      	mov	r0, sp
 800ddc4:	f001 f838 	bl	800ee38 <matherr>
 800ddc8:	b1b8      	cbz	r0, 800ddfa <sqrt+0x96>
 800ddca:	9b08      	ldr	r3, [sp, #32]
 800ddcc:	b11b      	cbz	r3, 800ddd6 <sqrt+0x72>
 800ddce:	f7ff fe93 	bl	800daf8 <__errno>
 800ddd2:	9b08      	ldr	r3, [sp, #32]
 800ddd4:	6003      	str	r3, [r0, #0]
 800ddd6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800ddda:	4640      	mov	r0, r8
 800dddc:	4649      	mov	r1, r9
 800ddde:	b00b      	add	sp, #44	; 0x2c
 800dde0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dde4:	4632      	mov	r2, r6
 800dde6:	463b      	mov	r3, r7
 800dde8:	4630      	mov	r0, r6
 800ddea:	4639      	mov	r1, r7
 800ddec:	f7fe fef4 	bl	800cbd8 <__aeabi_ddiv>
 800ddf0:	f1ba 0f02 	cmp.w	sl, #2
 800ddf4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ddf8:	d1e3      	bne.n	800ddc2 <sqrt+0x5e>
 800ddfa:	f7ff fe7d 	bl	800daf8 <__errno>
 800ddfe:	2321      	movs	r3, #33	; 0x21
 800de00:	6003      	str	r3, [r0, #0]
 800de02:	e7e2      	b.n	800ddca <sqrt+0x66>
 800de04:	20000090 	.word	0x20000090
 800de08:	0800ef6c 	.word	0x0800ef6c
 800de0c:	00000000 	.word	0x00000000

0800de10 <__ieee754_rem_pio2>:
 800de10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de14:	4614      	mov	r4, r2
 800de16:	4ac4      	ldr	r2, [pc, #784]	; (800e128 <__ieee754_rem_pio2+0x318>)
 800de18:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800de1c:	4592      	cmp	sl, r2
 800de1e:	b08d      	sub	sp, #52	; 0x34
 800de20:	468b      	mov	fp, r1
 800de22:	dc07      	bgt.n	800de34 <__ieee754_rem_pio2+0x24>
 800de24:	2200      	movs	r2, #0
 800de26:	2300      	movs	r3, #0
 800de28:	e9c4 0100 	strd	r0, r1, [r4]
 800de2c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800de30:	2500      	movs	r5, #0
 800de32:	e023      	b.n	800de7c <__ieee754_rem_pio2+0x6c>
 800de34:	4abd      	ldr	r2, [pc, #756]	; (800e12c <__ieee754_rem_pio2+0x31c>)
 800de36:	4592      	cmp	sl, r2
 800de38:	dc71      	bgt.n	800df1e <__ieee754_rem_pio2+0x10e>
 800de3a:	2900      	cmp	r1, #0
 800de3c:	a3ac      	add	r3, pc, #688	; (adr r3, 800e0f0 <__ieee754_rem_pio2+0x2e0>)
 800de3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de42:	4dbb      	ldr	r5, [pc, #748]	; (800e130 <__ieee754_rem_pio2+0x320>)
 800de44:	dd36      	ble.n	800deb4 <__ieee754_rem_pio2+0xa4>
 800de46:	f7fe fbe9 	bl	800c61c <__aeabi_dsub>
 800de4a:	45aa      	cmp	sl, r5
 800de4c:	4606      	mov	r6, r0
 800de4e:	460f      	mov	r7, r1
 800de50:	d018      	beq.n	800de84 <__ieee754_rem_pio2+0x74>
 800de52:	a3a9      	add	r3, pc, #676	; (adr r3, 800e0f8 <__ieee754_rem_pio2+0x2e8>)
 800de54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de58:	f7fe fbe0 	bl	800c61c <__aeabi_dsub>
 800de5c:	4602      	mov	r2, r0
 800de5e:	460b      	mov	r3, r1
 800de60:	e9c4 2300 	strd	r2, r3, [r4]
 800de64:	4630      	mov	r0, r6
 800de66:	4639      	mov	r1, r7
 800de68:	f7fe fbd8 	bl	800c61c <__aeabi_dsub>
 800de6c:	a3a2      	add	r3, pc, #648	; (adr r3, 800e0f8 <__ieee754_rem_pio2+0x2e8>)
 800de6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de72:	f7fe fbd3 	bl	800c61c <__aeabi_dsub>
 800de76:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800de7a:	2501      	movs	r5, #1
 800de7c:	4628      	mov	r0, r5
 800de7e:	b00d      	add	sp, #52	; 0x34
 800de80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de84:	a39e      	add	r3, pc, #632	; (adr r3, 800e100 <__ieee754_rem_pio2+0x2f0>)
 800de86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de8a:	f7fe fbc7 	bl	800c61c <__aeabi_dsub>
 800de8e:	a39e      	add	r3, pc, #632	; (adr r3, 800e108 <__ieee754_rem_pio2+0x2f8>)
 800de90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de94:	4606      	mov	r6, r0
 800de96:	460f      	mov	r7, r1
 800de98:	f7fe fbc0 	bl	800c61c <__aeabi_dsub>
 800de9c:	4602      	mov	r2, r0
 800de9e:	460b      	mov	r3, r1
 800dea0:	e9c4 2300 	strd	r2, r3, [r4]
 800dea4:	4630      	mov	r0, r6
 800dea6:	4639      	mov	r1, r7
 800dea8:	f7fe fbb8 	bl	800c61c <__aeabi_dsub>
 800deac:	a396      	add	r3, pc, #600	; (adr r3, 800e108 <__ieee754_rem_pio2+0x2f8>)
 800deae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb2:	e7de      	b.n	800de72 <__ieee754_rem_pio2+0x62>
 800deb4:	f7fe fbb4 	bl	800c620 <__adddf3>
 800deb8:	45aa      	cmp	sl, r5
 800deba:	4606      	mov	r6, r0
 800debc:	460f      	mov	r7, r1
 800debe:	d016      	beq.n	800deee <__ieee754_rem_pio2+0xde>
 800dec0:	a38d      	add	r3, pc, #564	; (adr r3, 800e0f8 <__ieee754_rem_pio2+0x2e8>)
 800dec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dec6:	f7fe fbab 	bl	800c620 <__adddf3>
 800deca:	4602      	mov	r2, r0
 800decc:	460b      	mov	r3, r1
 800dece:	e9c4 2300 	strd	r2, r3, [r4]
 800ded2:	4630      	mov	r0, r6
 800ded4:	4639      	mov	r1, r7
 800ded6:	f7fe fba1 	bl	800c61c <__aeabi_dsub>
 800deda:	a387      	add	r3, pc, #540	; (adr r3, 800e0f8 <__ieee754_rem_pio2+0x2e8>)
 800dedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee0:	f7fe fb9e 	bl	800c620 <__adddf3>
 800dee4:	f04f 35ff 	mov.w	r5, #4294967295
 800dee8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800deec:	e7c6      	b.n	800de7c <__ieee754_rem_pio2+0x6c>
 800deee:	a384      	add	r3, pc, #528	; (adr r3, 800e100 <__ieee754_rem_pio2+0x2f0>)
 800def0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800def4:	f7fe fb94 	bl	800c620 <__adddf3>
 800def8:	a383      	add	r3, pc, #524	; (adr r3, 800e108 <__ieee754_rem_pio2+0x2f8>)
 800defa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800defe:	4606      	mov	r6, r0
 800df00:	460f      	mov	r7, r1
 800df02:	f7fe fb8d 	bl	800c620 <__adddf3>
 800df06:	4602      	mov	r2, r0
 800df08:	460b      	mov	r3, r1
 800df0a:	e9c4 2300 	strd	r2, r3, [r4]
 800df0e:	4630      	mov	r0, r6
 800df10:	4639      	mov	r1, r7
 800df12:	f7fe fb83 	bl	800c61c <__aeabi_dsub>
 800df16:	a37c      	add	r3, pc, #496	; (adr r3, 800e108 <__ieee754_rem_pio2+0x2f8>)
 800df18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df1c:	e7e0      	b.n	800dee0 <__ieee754_rem_pio2+0xd0>
 800df1e:	4a85      	ldr	r2, [pc, #532]	; (800e134 <__ieee754_rem_pio2+0x324>)
 800df20:	4592      	cmp	sl, r2
 800df22:	f300 80d6 	bgt.w	800e0d2 <__ieee754_rem_pio2+0x2c2>
 800df26:	f000 fefd 	bl	800ed24 <fabs>
 800df2a:	a379      	add	r3, pc, #484	; (adr r3, 800e110 <__ieee754_rem_pio2+0x300>)
 800df2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df30:	4606      	mov	r6, r0
 800df32:	460f      	mov	r7, r1
 800df34:	f7fe fd26 	bl	800c984 <__aeabi_dmul>
 800df38:	2200      	movs	r2, #0
 800df3a:	4b7f      	ldr	r3, [pc, #508]	; (800e138 <__ieee754_rem_pio2+0x328>)
 800df3c:	f7fe fb70 	bl	800c620 <__adddf3>
 800df40:	f7fe ffd0 	bl	800cee4 <__aeabi_d2iz>
 800df44:	4605      	mov	r5, r0
 800df46:	f7fe fcb7 	bl	800c8b8 <__aeabi_i2d>
 800df4a:	a369      	add	r3, pc, #420	; (adr r3, 800e0f0 <__ieee754_rem_pio2+0x2e0>)
 800df4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df54:	f7fe fd16 	bl	800c984 <__aeabi_dmul>
 800df58:	4602      	mov	r2, r0
 800df5a:	460b      	mov	r3, r1
 800df5c:	4630      	mov	r0, r6
 800df5e:	4639      	mov	r1, r7
 800df60:	f7fe fb5c 	bl	800c61c <__aeabi_dsub>
 800df64:	a364      	add	r3, pc, #400	; (adr r3, 800e0f8 <__ieee754_rem_pio2+0x2e8>)
 800df66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df6a:	4606      	mov	r6, r0
 800df6c:	460f      	mov	r7, r1
 800df6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df72:	f7fe fd07 	bl	800c984 <__aeabi_dmul>
 800df76:	2d1f      	cmp	r5, #31
 800df78:	4680      	mov	r8, r0
 800df7a:	4689      	mov	r9, r1
 800df7c:	dc2e      	bgt.n	800dfdc <__ieee754_rem_pio2+0x1cc>
 800df7e:	1e6a      	subs	r2, r5, #1
 800df80:	4b6e      	ldr	r3, [pc, #440]	; (800e13c <__ieee754_rem_pio2+0x32c>)
 800df82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df86:	459a      	cmp	sl, r3
 800df88:	d028      	beq.n	800dfdc <__ieee754_rem_pio2+0x1cc>
 800df8a:	4642      	mov	r2, r8
 800df8c:	464b      	mov	r3, r9
 800df8e:	4630      	mov	r0, r6
 800df90:	4639      	mov	r1, r7
 800df92:	f7fe fb43 	bl	800c61c <__aeabi_dsub>
 800df96:	e9c4 0100 	strd	r0, r1, [r4]
 800df9a:	6823      	ldr	r3, [r4, #0]
 800df9c:	f8d4 a004 	ldr.w	sl, [r4, #4]
 800dfa0:	9302      	str	r3, [sp, #8]
 800dfa2:	9a02      	ldr	r2, [sp, #8]
 800dfa4:	4653      	mov	r3, sl
 800dfa6:	4630      	mov	r0, r6
 800dfa8:	4639      	mov	r1, r7
 800dfaa:	f7fe fb37 	bl	800c61c <__aeabi_dsub>
 800dfae:	4642      	mov	r2, r8
 800dfb0:	464b      	mov	r3, r9
 800dfb2:	f7fe fb33 	bl	800c61c <__aeabi_dsub>
 800dfb6:	f1bb 0f00 	cmp.w	fp, #0
 800dfba:	4602      	mov	r2, r0
 800dfbc:	460b      	mov	r3, r1
 800dfbe:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800dfc2:	f6bf af5b 	bge.w	800de7c <__ieee754_rem_pio2+0x6c>
 800dfc6:	9b02      	ldr	r3, [sp, #8]
 800dfc8:	6023      	str	r3, [r4, #0]
 800dfca:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800dfce:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 800dfd2:	6063      	str	r3, [r4, #4]
 800dfd4:	60a0      	str	r0, [r4, #8]
 800dfd6:	60e1      	str	r1, [r4, #12]
 800dfd8:	426d      	negs	r5, r5
 800dfda:	e74f      	b.n	800de7c <__ieee754_rem_pio2+0x6c>
 800dfdc:	4642      	mov	r2, r8
 800dfde:	464b      	mov	r3, r9
 800dfe0:	4630      	mov	r0, r6
 800dfe2:	4639      	mov	r1, r7
 800dfe4:	f7fe fb1a 	bl	800c61c <__aeabi_dsub>
 800dfe8:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800dfec:	460b      	mov	r3, r1
 800dfee:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800dff2:	ebaa 0101 	sub.w	r1, sl, r1
 800dff6:	4602      	mov	r2, r0
 800dff8:	2910      	cmp	r1, #16
 800dffa:	e9c4 2300 	strd	r2, r3, [r4]
 800dffe:	ddcc      	ble.n	800df9a <__ieee754_rem_pio2+0x18a>
 800e000:	a33f      	add	r3, pc, #252	; (adr r3, 800e100 <__ieee754_rem_pio2+0x2f0>)
 800e002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e006:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e00a:	f7fe fcbb 	bl	800c984 <__aeabi_dmul>
 800e00e:	4680      	mov	r8, r0
 800e010:	4689      	mov	r9, r1
 800e012:	4602      	mov	r2, r0
 800e014:	460b      	mov	r3, r1
 800e016:	4630      	mov	r0, r6
 800e018:	4639      	mov	r1, r7
 800e01a:	f7fe faff 	bl	800c61c <__aeabi_dsub>
 800e01e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e022:	4602      	mov	r2, r0
 800e024:	460b      	mov	r3, r1
 800e026:	4630      	mov	r0, r6
 800e028:	4639      	mov	r1, r7
 800e02a:	f7fe faf7 	bl	800c61c <__aeabi_dsub>
 800e02e:	4642      	mov	r2, r8
 800e030:	464b      	mov	r3, r9
 800e032:	f7fe faf3 	bl	800c61c <__aeabi_dsub>
 800e036:	a334      	add	r3, pc, #208	; (adr r3, 800e108 <__ieee754_rem_pio2+0x2f8>)
 800e038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e03c:	4606      	mov	r6, r0
 800e03e:	460f      	mov	r7, r1
 800e040:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e044:	f7fe fc9e 	bl	800c984 <__aeabi_dmul>
 800e048:	4632      	mov	r2, r6
 800e04a:	463b      	mov	r3, r7
 800e04c:	f7fe fae6 	bl	800c61c <__aeabi_dsub>
 800e050:	4602      	mov	r2, r0
 800e052:	460b      	mov	r3, r1
 800e054:	4680      	mov	r8, r0
 800e056:	4689      	mov	r9, r1
 800e058:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e05c:	f7fe fade 	bl	800c61c <__aeabi_dsub>
 800e060:	460b      	mov	r3, r1
 800e062:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800e066:	ebaa 0a01 	sub.w	sl, sl, r1
 800e06a:	4602      	mov	r2, r0
 800e06c:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 800e070:	e9c4 2300 	strd	r2, r3, [r4]
 800e074:	dd2a      	ble.n	800e0cc <__ieee754_rem_pio2+0x2bc>
 800e076:	a328      	add	r3, pc, #160	; (adr r3, 800e118 <__ieee754_rem_pio2+0x308>)
 800e078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e07c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e080:	f7fe fc80 	bl	800c984 <__aeabi_dmul>
 800e084:	4680      	mov	r8, r0
 800e086:	4689      	mov	r9, r1
 800e088:	4602      	mov	r2, r0
 800e08a:	460b      	mov	r3, r1
 800e08c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e090:	f7fe fac4 	bl	800c61c <__aeabi_dsub>
 800e094:	4602      	mov	r2, r0
 800e096:	460b      	mov	r3, r1
 800e098:	4606      	mov	r6, r0
 800e09a:	460f      	mov	r7, r1
 800e09c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0a0:	f7fe fabc 	bl	800c61c <__aeabi_dsub>
 800e0a4:	4642      	mov	r2, r8
 800e0a6:	464b      	mov	r3, r9
 800e0a8:	f7fe fab8 	bl	800c61c <__aeabi_dsub>
 800e0ac:	a31c      	add	r3, pc, #112	; (adr r3, 800e120 <__ieee754_rem_pio2+0x310>)
 800e0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b2:	4680      	mov	r8, r0
 800e0b4:	4689      	mov	r9, r1
 800e0b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0ba:	f7fe fc63 	bl	800c984 <__aeabi_dmul>
 800e0be:	4642      	mov	r2, r8
 800e0c0:	464b      	mov	r3, r9
 800e0c2:	f7fe faab 	bl	800c61c <__aeabi_dsub>
 800e0c6:	4680      	mov	r8, r0
 800e0c8:	4689      	mov	r9, r1
 800e0ca:	e75e      	b.n	800df8a <__ieee754_rem_pio2+0x17a>
 800e0cc:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 800e0d0:	e763      	b.n	800df9a <__ieee754_rem_pio2+0x18a>
 800e0d2:	4a1b      	ldr	r2, [pc, #108]	; (800e140 <__ieee754_rem_pio2+0x330>)
 800e0d4:	4592      	cmp	sl, r2
 800e0d6:	dd35      	ble.n	800e144 <__ieee754_rem_pio2+0x334>
 800e0d8:	4602      	mov	r2, r0
 800e0da:	460b      	mov	r3, r1
 800e0dc:	f7fe fa9e 	bl	800c61c <__aeabi_dsub>
 800e0e0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e0e4:	e9c4 0100 	strd	r0, r1, [r4]
 800e0e8:	e6a2      	b.n	800de30 <__ieee754_rem_pio2+0x20>
 800e0ea:	bf00      	nop
 800e0ec:	f3af 8000 	nop.w
 800e0f0:	54400000 	.word	0x54400000
 800e0f4:	3ff921fb 	.word	0x3ff921fb
 800e0f8:	1a626331 	.word	0x1a626331
 800e0fc:	3dd0b461 	.word	0x3dd0b461
 800e100:	1a600000 	.word	0x1a600000
 800e104:	3dd0b461 	.word	0x3dd0b461
 800e108:	2e037073 	.word	0x2e037073
 800e10c:	3ba3198a 	.word	0x3ba3198a
 800e110:	6dc9c883 	.word	0x6dc9c883
 800e114:	3fe45f30 	.word	0x3fe45f30
 800e118:	2e000000 	.word	0x2e000000
 800e11c:	3ba3198a 	.word	0x3ba3198a
 800e120:	252049c1 	.word	0x252049c1
 800e124:	397b839a 	.word	0x397b839a
 800e128:	3fe921fb 	.word	0x3fe921fb
 800e12c:	4002d97b 	.word	0x4002d97b
 800e130:	3ff921fb 	.word	0x3ff921fb
 800e134:	413921fb 	.word	0x413921fb
 800e138:	3fe00000 	.word	0x3fe00000
 800e13c:	0800ef74 	.word	0x0800ef74
 800e140:	7fefffff 	.word	0x7fefffff
 800e144:	ea4f 552a 	mov.w	r5, sl, asr #20
 800e148:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800e14c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800e150:	460f      	mov	r7, r1
 800e152:	4606      	mov	r6, r0
 800e154:	f7fe fec6 	bl	800cee4 <__aeabi_d2iz>
 800e158:	f7fe fbae 	bl	800c8b8 <__aeabi_i2d>
 800e15c:	4602      	mov	r2, r0
 800e15e:	460b      	mov	r3, r1
 800e160:	4630      	mov	r0, r6
 800e162:	4639      	mov	r1, r7
 800e164:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e168:	f7fe fa58 	bl	800c61c <__aeabi_dsub>
 800e16c:	2200      	movs	r2, #0
 800e16e:	4b20      	ldr	r3, [pc, #128]	; (800e1f0 <__ieee754_rem_pio2+0x3e0>)
 800e170:	f7fe fc08 	bl	800c984 <__aeabi_dmul>
 800e174:	460f      	mov	r7, r1
 800e176:	4606      	mov	r6, r0
 800e178:	f7fe feb4 	bl	800cee4 <__aeabi_d2iz>
 800e17c:	f7fe fb9c 	bl	800c8b8 <__aeabi_i2d>
 800e180:	4602      	mov	r2, r0
 800e182:	460b      	mov	r3, r1
 800e184:	4630      	mov	r0, r6
 800e186:	4639      	mov	r1, r7
 800e188:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e18c:	f7fe fa46 	bl	800c61c <__aeabi_dsub>
 800e190:	2200      	movs	r2, #0
 800e192:	4b17      	ldr	r3, [pc, #92]	; (800e1f0 <__ieee754_rem_pio2+0x3e0>)
 800e194:	f7fe fbf6 	bl	800c984 <__aeabi_dmul>
 800e198:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e19c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800e1a0:	f04f 0803 	mov.w	r8, #3
 800e1a4:	2600      	movs	r6, #0
 800e1a6:	2700      	movs	r7, #0
 800e1a8:	4632      	mov	r2, r6
 800e1aa:	463b      	mov	r3, r7
 800e1ac:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800e1b0:	f108 3aff 	add.w	sl, r8, #4294967295
 800e1b4:	f7fe fe4e 	bl	800ce54 <__aeabi_dcmpeq>
 800e1b8:	b9b8      	cbnz	r0, 800e1ea <__ieee754_rem_pio2+0x3da>
 800e1ba:	4b0e      	ldr	r3, [pc, #56]	; (800e1f4 <__ieee754_rem_pio2+0x3e4>)
 800e1bc:	9301      	str	r3, [sp, #4]
 800e1be:	2302      	movs	r3, #2
 800e1c0:	9300      	str	r3, [sp, #0]
 800e1c2:	462a      	mov	r2, r5
 800e1c4:	4643      	mov	r3, r8
 800e1c6:	4621      	mov	r1, r4
 800e1c8:	a806      	add	r0, sp, #24
 800e1ca:	f000 f99f 	bl	800e50c <__kernel_rem_pio2>
 800e1ce:	f1bb 0f00 	cmp.w	fp, #0
 800e1d2:	4605      	mov	r5, r0
 800e1d4:	f6bf ae52 	bge.w	800de7c <__ieee754_rem_pio2+0x6c>
 800e1d8:	6863      	ldr	r3, [r4, #4]
 800e1da:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e1de:	6063      	str	r3, [r4, #4]
 800e1e0:	68e3      	ldr	r3, [r4, #12]
 800e1e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e1e6:	60e3      	str	r3, [r4, #12]
 800e1e8:	e6f6      	b.n	800dfd8 <__ieee754_rem_pio2+0x1c8>
 800e1ea:	46d0      	mov	r8, sl
 800e1ec:	e7dc      	b.n	800e1a8 <__ieee754_rem_pio2+0x398>
 800e1ee:	bf00      	nop
 800e1f0:	41700000 	.word	0x41700000
 800e1f4:	0800eff4 	.word	0x0800eff4

0800e1f8 <__ieee754_sqrt>:
 800e1f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1fc:	f8df e14c 	ldr.w	lr, [pc, #332]	; 800e34c <__ieee754_sqrt+0x154>
 800e200:	ea3e 0e01 	bics.w	lr, lr, r1
 800e204:	4606      	mov	r6, r0
 800e206:	460d      	mov	r5, r1
 800e208:	4607      	mov	r7, r0
 800e20a:	460a      	mov	r2, r1
 800e20c:	460c      	mov	r4, r1
 800e20e:	4603      	mov	r3, r0
 800e210:	d10f      	bne.n	800e232 <__ieee754_sqrt+0x3a>
 800e212:	4602      	mov	r2, r0
 800e214:	460b      	mov	r3, r1
 800e216:	f7fe fbb5 	bl	800c984 <__aeabi_dmul>
 800e21a:	4602      	mov	r2, r0
 800e21c:	460b      	mov	r3, r1
 800e21e:	4630      	mov	r0, r6
 800e220:	4629      	mov	r1, r5
 800e222:	f7fe f9fd 	bl	800c620 <__adddf3>
 800e226:	4606      	mov	r6, r0
 800e228:	460d      	mov	r5, r1
 800e22a:	4630      	mov	r0, r6
 800e22c:	4629      	mov	r1, r5
 800e22e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e232:	2900      	cmp	r1, #0
 800e234:	dc0e      	bgt.n	800e254 <__ieee754_sqrt+0x5c>
 800e236:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 800e23a:	ea5e 0707 	orrs.w	r7, lr, r7
 800e23e:	d0f4      	beq.n	800e22a <__ieee754_sqrt+0x32>
 800e240:	b141      	cbz	r1, 800e254 <__ieee754_sqrt+0x5c>
 800e242:	4602      	mov	r2, r0
 800e244:	460b      	mov	r3, r1
 800e246:	f7fe f9e9 	bl	800c61c <__aeabi_dsub>
 800e24a:	4602      	mov	r2, r0
 800e24c:	460b      	mov	r3, r1
 800e24e:	f7fe fcc3 	bl	800cbd8 <__aeabi_ddiv>
 800e252:	e7e8      	b.n	800e226 <__ieee754_sqrt+0x2e>
 800e254:	1512      	asrs	r2, r2, #20
 800e256:	d10c      	bne.n	800e272 <__ieee754_sqrt+0x7a>
 800e258:	2c00      	cmp	r4, #0
 800e25a:	d06d      	beq.n	800e338 <__ieee754_sqrt+0x140>
 800e25c:	2100      	movs	r1, #0
 800e25e:	02e6      	lsls	r6, r4, #11
 800e260:	d56e      	bpl.n	800e340 <__ieee754_sqrt+0x148>
 800e262:	1e48      	subs	r0, r1, #1
 800e264:	1a12      	subs	r2, r2, r0
 800e266:	f1c1 0020 	rsb	r0, r1, #32
 800e26a:	fa23 f000 	lsr.w	r0, r3, r0
 800e26e:	4304      	orrs	r4, r0
 800e270:	408b      	lsls	r3, r1
 800e272:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e276:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e27a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800e27e:	07d5      	lsls	r5, r2, #31
 800e280:	bf42      	ittt	mi
 800e282:	0064      	lslmi	r4, r4, #1
 800e284:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 800e288:	005b      	lslmi	r3, r3, #1
 800e28a:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 800e28e:	2500      	movs	r5, #0
 800e290:	1050      	asrs	r0, r2, #1
 800e292:	4421      	add	r1, r4
 800e294:	005b      	lsls	r3, r3, #1
 800e296:	2216      	movs	r2, #22
 800e298:	462c      	mov	r4, r5
 800e29a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800e29e:	19a7      	adds	r7, r4, r6
 800e2a0:	428f      	cmp	r7, r1
 800e2a2:	bfde      	ittt	le
 800e2a4:	1bc9      	suble	r1, r1, r7
 800e2a6:	19bc      	addle	r4, r7, r6
 800e2a8:	19ad      	addle	r5, r5, r6
 800e2aa:	0049      	lsls	r1, r1, #1
 800e2ac:	3a01      	subs	r2, #1
 800e2ae:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800e2b2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e2b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e2ba:	d1f0      	bne.n	800e29e <__ieee754_sqrt+0xa6>
 800e2bc:	f04f 0e20 	mov.w	lr, #32
 800e2c0:	4694      	mov	ip, r2
 800e2c2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e2c6:	42a1      	cmp	r1, r4
 800e2c8:	eb06 070c 	add.w	r7, r6, ip
 800e2cc:	dc02      	bgt.n	800e2d4 <__ieee754_sqrt+0xdc>
 800e2ce:	d112      	bne.n	800e2f6 <__ieee754_sqrt+0xfe>
 800e2d0:	429f      	cmp	r7, r3
 800e2d2:	d810      	bhi.n	800e2f6 <__ieee754_sqrt+0xfe>
 800e2d4:	2f00      	cmp	r7, #0
 800e2d6:	eb07 0c06 	add.w	ip, r7, r6
 800e2da:	da34      	bge.n	800e346 <__ieee754_sqrt+0x14e>
 800e2dc:	f1bc 0f00 	cmp.w	ip, #0
 800e2e0:	db31      	blt.n	800e346 <__ieee754_sqrt+0x14e>
 800e2e2:	f104 0801 	add.w	r8, r4, #1
 800e2e6:	1b09      	subs	r1, r1, r4
 800e2e8:	429f      	cmp	r7, r3
 800e2ea:	bf88      	it	hi
 800e2ec:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800e2f0:	1bdb      	subs	r3, r3, r7
 800e2f2:	4432      	add	r2, r6
 800e2f4:	4644      	mov	r4, r8
 800e2f6:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 800e2fa:	f1be 0e01 	subs.w	lr, lr, #1
 800e2fe:	4439      	add	r1, r7
 800e300:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e304:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e308:	d1dd      	bne.n	800e2c6 <__ieee754_sqrt+0xce>
 800e30a:	430b      	orrs	r3, r1
 800e30c:	d006      	beq.n	800e31c <__ieee754_sqrt+0x124>
 800e30e:	1c54      	adds	r4, r2, #1
 800e310:	bf13      	iteet	ne
 800e312:	3201      	addne	r2, #1
 800e314:	3501      	addeq	r5, #1
 800e316:	4672      	moveq	r2, lr
 800e318:	f022 0201 	bicne.w	r2, r2, #1
 800e31c:	106b      	asrs	r3, r5, #1
 800e31e:	0852      	lsrs	r2, r2, #1
 800e320:	07e9      	lsls	r1, r5, #31
 800e322:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800e326:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800e32a:	bf48      	it	mi
 800e32c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800e330:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 800e334:	4616      	mov	r6, r2
 800e336:	e778      	b.n	800e22a <__ieee754_sqrt+0x32>
 800e338:	0adc      	lsrs	r4, r3, #11
 800e33a:	3a15      	subs	r2, #21
 800e33c:	055b      	lsls	r3, r3, #21
 800e33e:	e78b      	b.n	800e258 <__ieee754_sqrt+0x60>
 800e340:	0064      	lsls	r4, r4, #1
 800e342:	3101      	adds	r1, #1
 800e344:	e78b      	b.n	800e25e <__ieee754_sqrt+0x66>
 800e346:	46a0      	mov	r8, r4
 800e348:	e7cd      	b.n	800e2e6 <__ieee754_sqrt+0xee>
 800e34a:	bf00      	nop
 800e34c:	7ff00000 	.word	0x7ff00000

0800e350 <__kernel_cos>:
 800e350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e354:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800e358:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800e35c:	b085      	sub	sp, #20
 800e35e:	4605      	mov	r5, r0
 800e360:	460c      	mov	r4, r1
 800e362:	4692      	mov	sl, r2
 800e364:	469b      	mov	fp, r3
 800e366:	da04      	bge.n	800e372 <__kernel_cos+0x22>
 800e368:	f7fe fdbc 	bl	800cee4 <__aeabi_d2iz>
 800e36c:	2800      	cmp	r0, #0
 800e36e:	f000 80a8 	beq.w	800e4c2 <__kernel_cos+0x172>
 800e372:	462a      	mov	r2, r5
 800e374:	4623      	mov	r3, r4
 800e376:	4628      	mov	r0, r5
 800e378:	4621      	mov	r1, r4
 800e37a:	f7fe fb03 	bl	800c984 <__aeabi_dmul>
 800e37e:	a352      	add	r3, pc, #328	; (adr r3, 800e4c8 <__kernel_cos+0x178>)
 800e380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e384:	4680      	mov	r8, r0
 800e386:	4689      	mov	r9, r1
 800e388:	f7fe fafc 	bl	800c984 <__aeabi_dmul>
 800e38c:	a350      	add	r3, pc, #320	; (adr r3, 800e4d0 <__kernel_cos+0x180>)
 800e38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e392:	f7fe f945 	bl	800c620 <__adddf3>
 800e396:	4642      	mov	r2, r8
 800e398:	464b      	mov	r3, r9
 800e39a:	f7fe faf3 	bl	800c984 <__aeabi_dmul>
 800e39e:	a34e      	add	r3, pc, #312	; (adr r3, 800e4d8 <__kernel_cos+0x188>)
 800e3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3a4:	f7fe f93a 	bl	800c61c <__aeabi_dsub>
 800e3a8:	4642      	mov	r2, r8
 800e3aa:	464b      	mov	r3, r9
 800e3ac:	f7fe faea 	bl	800c984 <__aeabi_dmul>
 800e3b0:	a34b      	add	r3, pc, #300	; (adr r3, 800e4e0 <__kernel_cos+0x190>)
 800e3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3b6:	f7fe f933 	bl	800c620 <__adddf3>
 800e3ba:	4642      	mov	r2, r8
 800e3bc:	464b      	mov	r3, r9
 800e3be:	f7fe fae1 	bl	800c984 <__aeabi_dmul>
 800e3c2:	a349      	add	r3, pc, #292	; (adr r3, 800e4e8 <__kernel_cos+0x198>)
 800e3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3c8:	f7fe f928 	bl	800c61c <__aeabi_dsub>
 800e3cc:	4642      	mov	r2, r8
 800e3ce:	464b      	mov	r3, r9
 800e3d0:	f7fe fad8 	bl	800c984 <__aeabi_dmul>
 800e3d4:	a346      	add	r3, pc, #280	; (adr r3, 800e4f0 <__kernel_cos+0x1a0>)
 800e3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3da:	f7fe f921 	bl	800c620 <__adddf3>
 800e3de:	464b      	mov	r3, r9
 800e3e0:	4642      	mov	r2, r8
 800e3e2:	f7fe facf 	bl	800c984 <__aeabi_dmul>
 800e3e6:	4b44      	ldr	r3, [pc, #272]	; (800e4f8 <__kernel_cos+0x1a8>)
 800e3e8:	429f      	cmp	r7, r3
 800e3ea:	e9cd 0100 	strd	r0, r1, [sp]
 800e3ee:	dc2a      	bgt.n	800e446 <__kernel_cos+0xf6>
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	4b42      	ldr	r3, [pc, #264]	; (800e4fc <__kernel_cos+0x1ac>)
 800e3f4:	4640      	mov	r0, r8
 800e3f6:	4649      	mov	r1, r9
 800e3f8:	f7fe fac4 	bl	800c984 <__aeabi_dmul>
 800e3fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e400:	4606      	mov	r6, r0
 800e402:	460f      	mov	r7, r1
 800e404:	4640      	mov	r0, r8
 800e406:	4649      	mov	r1, r9
 800e408:	f7fe fabc 	bl	800c984 <__aeabi_dmul>
 800e40c:	4652      	mov	r2, sl
 800e40e:	4680      	mov	r8, r0
 800e410:	4689      	mov	r9, r1
 800e412:	465b      	mov	r3, fp
 800e414:	4628      	mov	r0, r5
 800e416:	4621      	mov	r1, r4
 800e418:	f7fe fab4 	bl	800c984 <__aeabi_dmul>
 800e41c:	4602      	mov	r2, r0
 800e41e:	460b      	mov	r3, r1
 800e420:	4640      	mov	r0, r8
 800e422:	4649      	mov	r1, r9
 800e424:	f7fe f8fa 	bl	800c61c <__aeabi_dsub>
 800e428:	4602      	mov	r2, r0
 800e42a:	460b      	mov	r3, r1
 800e42c:	4630      	mov	r0, r6
 800e42e:	4639      	mov	r1, r7
 800e430:	f7fe f8f4 	bl	800c61c <__aeabi_dsub>
 800e434:	460b      	mov	r3, r1
 800e436:	4932      	ldr	r1, [pc, #200]	; (800e500 <__kernel_cos+0x1b0>)
 800e438:	4602      	mov	r2, r0
 800e43a:	2000      	movs	r0, #0
 800e43c:	f7fe f8ee 	bl	800c61c <__aeabi_dsub>
 800e440:	b005      	add	sp, #20
 800e442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e446:	4b2f      	ldr	r3, [pc, #188]	; (800e504 <__kernel_cos+0x1b4>)
 800e448:	492d      	ldr	r1, [pc, #180]	; (800e500 <__kernel_cos+0x1b0>)
 800e44a:	429f      	cmp	r7, r3
 800e44c:	bfd7      	itett	le
 800e44e:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800e452:	4f2d      	ldrgt	r7, [pc, #180]	; (800e508 <__kernel_cos+0x1b8>)
 800e454:	2200      	movle	r2, #0
 800e456:	4616      	movle	r6, r2
 800e458:	bfd4      	ite	le
 800e45a:	461f      	movle	r7, r3
 800e45c:	2600      	movgt	r6, #0
 800e45e:	4632      	mov	r2, r6
 800e460:	463b      	mov	r3, r7
 800e462:	2000      	movs	r0, #0
 800e464:	f7fe f8da 	bl	800c61c <__aeabi_dsub>
 800e468:	2200      	movs	r2, #0
 800e46a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e46e:	4b23      	ldr	r3, [pc, #140]	; (800e4fc <__kernel_cos+0x1ac>)
 800e470:	4640      	mov	r0, r8
 800e472:	4649      	mov	r1, r9
 800e474:	f7fe fa86 	bl	800c984 <__aeabi_dmul>
 800e478:	4632      	mov	r2, r6
 800e47a:	463b      	mov	r3, r7
 800e47c:	f7fe f8ce 	bl	800c61c <__aeabi_dsub>
 800e480:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e484:	4606      	mov	r6, r0
 800e486:	460f      	mov	r7, r1
 800e488:	4640      	mov	r0, r8
 800e48a:	4649      	mov	r1, r9
 800e48c:	f7fe fa7a 	bl	800c984 <__aeabi_dmul>
 800e490:	4652      	mov	r2, sl
 800e492:	4680      	mov	r8, r0
 800e494:	4689      	mov	r9, r1
 800e496:	465b      	mov	r3, fp
 800e498:	4628      	mov	r0, r5
 800e49a:	4621      	mov	r1, r4
 800e49c:	f7fe fa72 	bl	800c984 <__aeabi_dmul>
 800e4a0:	4602      	mov	r2, r0
 800e4a2:	460b      	mov	r3, r1
 800e4a4:	4640      	mov	r0, r8
 800e4a6:	4649      	mov	r1, r9
 800e4a8:	f7fe f8b8 	bl	800c61c <__aeabi_dsub>
 800e4ac:	4602      	mov	r2, r0
 800e4ae:	460b      	mov	r3, r1
 800e4b0:	4630      	mov	r0, r6
 800e4b2:	4639      	mov	r1, r7
 800e4b4:	f7fe f8b2 	bl	800c61c <__aeabi_dsub>
 800e4b8:	4602      	mov	r2, r0
 800e4ba:	460b      	mov	r3, r1
 800e4bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e4c0:	e7bc      	b.n	800e43c <__kernel_cos+0xec>
 800e4c2:	2000      	movs	r0, #0
 800e4c4:	490e      	ldr	r1, [pc, #56]	; (800e500 <__kernel_cos+0x1b0>)
 800e4c6:	e7bb      	b.n	800e440 <__kernel_cos+0xf0>
 800e4c8:	be8838d4 	.word	0xbe8838d4
 800e4cc:	bda8fae9 	.word	0xbda8fae9
 800e4d0:	bdb4b1c4 	.word	0xbdb4b1c4
 800e4d4:	3e21ee9e 	.word	0x3e21ee9e
 800e4d8:	809c52ad 	.word	0x809c52ad
 800e4dc:	3e927e4f 	.word	0x3e927e4f
 800e4e0:	19cb1590 	.word	0x19cb1590
 800e4e4:	3efa01a0 	.word	0x3efa01a0
 800e4e8:	16c15177 	.word	0x16c15177
 800e4ec:	3f56c16c 	.word	0x3f56c16c
 800e4f0:	5555554c 	.word	0x5555554c
 800e4f4:	3fa55555 	.word	0x3fa55555
 800e4f8:	3fd33332 	.word	0x3fd33332
 800e4fc:	3fe00000 	.word	0x3fe00000
 800e500:	3ff00000 	.word	0x3ff00000
 800e504:	3fe90000 	.word	0x3fe90000
 800e508:	3fd20000 	.word	0x3fd20000

0800e50c <__kernel_rem_pio2>:
 800e50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e510:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800e514:	1ed4      	subs	r4, r2, #3
 800e516:	9306      	str	r3, [sp, #24]
 800e518:	9101      	str	r1, [sp, #4]
 800e51a:	4bc0      	ldr	r3, [pc, #768]	; (800e81c <__kernel_rem_pio2+0x310>)
 800e51c:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800e51e:	900a      	str	r0, [sp, #40]	; 0x28
 800e520:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e524:	9302      	str	r3, [sp, #8]
 800e526:	9b06      	ldr	r3, [sp, #24]
 800e528:	3b01      	subs	r3, #1
 800e52a:	9308      	str	r3, [sp, #32]
 800e52c:	2318      	movs	r3, #24
 800e52e:	fb94 f4f3 	sdiv	r4, r4, r3
 800e532:	f06f 0317 	mvn.w	r3, #23
 800e536:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800e53a:	fb04 3303 	mla	r3, r4, r3, r3
 800e53e:	eb03 0a02 	add.w	sl, r3, r2
 800e542:	9a08      	ldr	r2, [sp, #32]
 800e544:	9b02      	ldr	r3, [sp, #8]
 800e546:	eb03 0802 	add.w	r8, r3, r2
 800e54a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e54c:	1aa7      	subs	r7, r4, r2
 800e54e:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e552:	ae20      	add	r6, sp, #128	; 0x80
 800e554:	2500      	movs	r5, #0
 800e556:	2200      	movs	r2, #0
 800e558:	2300      	movs	r3, #0
 800e55a:	4545      	cmp	r5, r8
 800e55c:	dd14      	ble.n	800e588 <__kernel_rem_pio2+0x7c>
 800e55e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800e562:	2600      	movs	r6, #0
 800e564:	9b02      	ldr	r3, [sp, #8]
 800e566:	429e      	cmp	r6, r3
 800e568:	dc39      	bgt.n	800e5de <__kernel_rem_pio2+0xd2>
 800e56a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e56c:	3b08      	subs	r3, #8
 800e56e:	9304      	str	r3, [sp, #16]
 800e570:	9b06      	ldr	r3, [sp, #24]
 800e572:	199d      	adds	r5, r3, r6
 800e574:	ab22      	add	r3, sp, #136	; 0x88
 800e576:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800e57a:	9309      	str	r3, [sp, #36]	; 0x24
 800e57c:	f04f 0800 	mov.w	r8, #0
 800e580:	f04f 0900 	mov.w	r9, #0
 800e584:	2700      	movs	r7, #0
 800e586:	e023      	b.n	800e5d0 <__kernel_rem_pio2+0xc4>
 800e588:	42ef      	cmn	r7, r5
 800e58a:	d40b      	bmi.n	800e5a4 <__kernel_rem_pio2+0x98>
 800e58c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e590:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e594:	f7fe f990 	bl	800c8b8 <__aeabi_i2d>
 800e598:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e59c:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 800e5a0:	3501      	adds	r5, #1
 800e5a2:	e7da      	b.n	800e55a <__kernel_rem_pio2+0x4e>
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	4619      	mov	r1, r3
 800e5a8:	e7f8      	b.n	800e59c <__kernel_rem_pio2+0x90>
 800e5aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e5ac:	9d04      	ldr	r5, [sp, #16]
 800e5ae:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800e5b2:	9109      	str	r1, [sp, #36]	; 0x24
 800e5b4:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800e5b8:	9504      	str	r5, [sp, #16]
 800e5ba:	f7fe f9e3 	bl	800c984 <__aeabi_dmul>
 800e5be:	4602      	mov	r2, r0
 800e5c0:	460b      	mov	r3, r1
 800e5c2:	4640      	mov	r0, r8
 800e5c4:	4649      	mov	r1, r9
 800e5c6:	f7fe f82b 	bl	800c620 <__adddf3>
 800e5ca:	3701      	adds	r7, #1
 800e5cc:	4680      	mov	r8, r0
 800e5ce:	4689      	mov	r9, r1
 800e5d0:	9b08      	ldr	r3, [sp, #32]
 800e5d2:	429f      	cmp	r7, r3
 800e5d4:	dde9      	ble.n	800e5aa <__kernel_rem_pio2+0x9e>
 800e5d6:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800e5da:	3601      	adds	r6, #1
 800e5dc:	e7c2      	b.n	800e564 <__kernel_rem_pio2+0x58>
 800e5de:	9b02      	ldr	r3, [sp, #8]
 800e5e0:	9f02      	ldr	r7, [sp, #8]
 800e5e2:	aa0e      	add	r2, sp, #56	; 0x38
 800e5e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e5e8:	930d      	str	r3, [sp, #52]	; 0x34
 800e5ea:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e5ec:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e5f0:	930c      	str	r3, [sp, #48]	; 0x30
 800e5f2:	ab9a      	add	r3, sp, #616	; 0x268
 800e5f4:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800e5f8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e5fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e600:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800e604:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e608:	9309      	str	r3, [sp, #36]	; 0x24
 800e60a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e60c:	ab9a      	add	r3, sp, #616	; 0x268
 800e60e:	4413      	add	r3, r2
 800e610:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800e614:	2600      	movs	r6, #0
 800e616:	1bbb      	subs	r3, r7, r6
 800e618:	2b00      	cmp	r3, #0
 800e61a:	dc70      	bgt.n	800e6fe <__kernel_rem_pio2+0x1f2>
 800e61c:	4652      	mov	r2, sl
 800e61e:	4640      	mov	r0, r8
 800e620:	4649      	mov	r1, r9
 800e622:	f000 fc0d 	bl	800ee40 <scalbn>
 800e626:	2200      	movs	r2, #0
 800e628:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800e62c:	4604      	mov	r4, r0
 800e62e:	460d      	mov	r5, r1
 800e630:	f7fe f9a8 	bl	800c984 <__aeabi_dmul>
 800e634:	f000 fb7c 	bl	800ed30 <floor>
 800e638:	2200      	movs	r2, #0
 800e63a:	4b79      	ldr	r3, [pc, #484]	; (800e820 <__kernel_rem_pio2+0x314>)
 800e63c:	f7fe f9a2 	bl	800c984 <__aeabi_dmul>
 800e640:	4602      	mov	r2, r0
 800e642:	460b      	mov	r3, r1
 800e644:	4620      	mov	r0, r4
 800e646:	4629      	mov	r1, r5
 800e648:	f7fd ffe8 	bl	800c61c <__aeabi_dsub>
 800e64c:	460d      	mov	r5, r1
 800e64e:	4604      	mov	r4, r0
 800e650:	f7fe fc48 	bl	800cee4 <__aeabi_d2iz>
 800e654:	9004      	str	r0, [sp, #16]
 800e656:	f7fe f92f 	bl	800c8b8 <__aeabi_i2d>
 800e65a:	4602      	mov	r2, r0
 800e65c:	460b      	mov	r3, r1
 800e65e:	4620      	mov	r0, r4
 800e660:	4629      	mov	r1, r5
 800e662:	f7fd ffdb 	bl	800c61c <__aeabi_dsub>
 800e666:	f1ba 0f00 	cmp.w	sl, #0
 800e66a:	4680      	mov	r8, r0
 800e66c:	4689      	mov	r9, r1
 800e66e:	dd6b      	ble.n	800e748 <__kernel_rem_pio2+0x23c>
 800e670:	1e7a      	subs	r2, r7, #1
 800e672:	ab0e      	add	r3, sp, #56	; 0x38
 800e674:	f1ca 0118 	rsb	r1, sl, #24
 800e678:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e67c:	9c04      	ldr	r4, [sp, #16]
 800e67e:	fa40 f301 	asr.w	r3, r0, r1
 800e682:	441c      	add	r4, r3
 800e684:	408b      	lsls	r3, r1
 800e686:	1ac0      	subs	r0, r0, r3
 800e688:	ab0e      	add	r3, sp, #56	; 0x38
 800e68a:	9404      	str	r4, [sp, #16]
 800e68c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800e690:	f1ca 0317 	rsb	r3, sl, #23
 800e694:	fa40 fb03 	asr.w	fp, r0, r3
 800e698:	f1bb 0f00 	cmp.w	fp, #0
 800e69c:	dd62      	ble.n	800e764 <__kernel_rem_pio2+0x258>
 800e69e:	9b04      	ldr	r3, [sp, #16]
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	3301      	adds	r3, #1
 800e6a4:	9304      	str	r3, [sp, #16]
 800e6a6:	4614      	mov	r4, r2
 800e6a8:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800e6ac:	4297      	cmp	r7, r2
 800e6ae:	f300 8088 	bgt.w	800e7c2 <__kernel_rem_pio2+0x2b6>
 800e6b2:	f1ba 0f00 	cmp.w	sl, #0
 800e6b6:	dd07      	ble.n	800e6c8 <__kernel_rem_pio2+0x1bc>
 800e6b8:	f1ba 0f01 	cmp.w	sl, #1
 800e6bc:	f000 8095 	beq.w	800e7ea <__kernel_rem_pio2+0x2de>
 800e6c0:	f1ba 0f02 	cmp.w	sl, #2
 800e6c4:	f000 809b 	beq.w	800e7fe <__kernel_rem_pio2+0x2f2>
 800e6c8:	f1bb 0f02 	cmp.w	fp, #2
 800e6cc:	d14a      	bne.n	800e764 <__kernel_rem_pio2+0x258>
 800e6ce:	4642      	mov	r2, r8
 800e6d0:	464b      	mov	r3, r9
 800e6d2:	2000      	movs	r0, #0
 800e6d4:	4953      	ldr	r1, [pc, #332]	; (800e824 <__kernel_rem_pio2+0x318>)
 800e6d6:	f7fd ffa1 	bl	800c61c <__aeabi_dsub>
 800e6da:	4680      	mov	r8, r0
 800e6dc:	4689      	mov	r9, r1
 800e6de:	2c00      	cmp	r4, #0
 800e6e0:	d040      	beq.n	800e764 <__kernel_rem_pio2+0x258>
 800e6e2:	4652      	mov	r2, sl
 800e6e4:	2000      	movs	r0, #0
 800e6e6:	494f      	ldr	r1, [pc, #316]	; (800e824 <__kernel_rem_pio2+0x318>)
 800e6e8:	f000 fbaa 	bl	800ee40 <scalbn>
 800e6ec:	4602      	mov	r2, r0
 800e6ee:	460b      	mov	r3, r1
 800e6f0:	4640      	mov	r0, r8
 800e6f2:	4649      	mov	r1, r9
 800e6f4:	f7fd ff92 	bl	800c61c <__aeabi_dsub>
 800e6f8:	4680      	mov	r8, r0
 800e6fa:	4689      	mov	r9, r1
 800e6fc:	e032      	b.n	800e764 <__kernel_rem_pio2+0x258>
 800e6fe:	2200      	movs	r2, #0
 800e700:	4b49      	ldr	r3, [pc, #292]	; (800e828 <__kernel_rem_pio2+0x31c>)
 800e702:	4640      	mov	r0, r8
 800e704:	4649      	mov	r1, r9
 800e706:	f7fe f93d 	bl	800c984 <__aeabi_dmul>
 800e70a:	f7fe fbeb 	bl	800cee4 <__aeabi_d2iz>
 800e70e:	f7fe f8d3 	bl	800c8b8 <__aeabi_i2d>
 800e712:	2200      	movs	r2, #0
 800e714:	4b45      	ldr	r3, [pc, #276]	; (800e82c <__kernel_rem_pio2+0x320>)
 800e716:	4604      	mov	r4, r0
 800e718:	460d      	mov	r5, r1
 800e71a:	f7fe f933 	bl	800c984 <__aeabi_dmul>
 800e71e:	4602      	mov	r2, r0
 800e720:	460b      	mov	r3, r1
 800e722:	4640      	mov	r0, r8
 800e724:	4649      	mov	r1, r9
 800e726:	f7fd ff79 	bl	800c61c <__aeabi_dsub>
 800e72a:	f7fe fbdb 	bl	800cee4 <__aeabi_d2iz>
 800e72e:	ab0e      	add	r3, sp, #56	; 0x38
 800e730:	4629      	mov	r1, r5
 800e732:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800e736:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800e73a:	4620      	mov	r0, r4
 800e73c:	f7fd ff70 	bl	800c620 <__adddf3>
 800e740:	3601      	adds	r6, #1
 800e742:	4680      	mov	r8, r0
 800e744:	4689      	mov	r9, r1
 800e746:	e766      	b.n	800e616 <__kernel_rem_pio2+0x10a>
 800e748:	d106      	bne.n	800e758 <__kernel_rem_pio2+0x24c>
 800e74a:	1e7b      	subs	r3, r7, #1
 800e74c:	aa0e      	add	r2, sp, #56	; 0x38
 800e74e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e752:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800e756:	e79f      	b.n	800e698 <__kernel_rem_pio2+0x18c>
 800e758:	2200      	movs	r2, #0
 800e75a:	4b35      	ldr	r3, [pc, #212]	; (800e830 <__kernel_rem_pio2+0x324>)
 800e75c:	f7fe fb98 	bl	800ce90 <__aeabi_dcmpge>
 800e760:	bb60      	cbnz	r0, 800e7bc <__kernel_rem_pio2+0x2b0>
 800e762:	4683      	mov	fp, r0
 800e764:	2200      	movs	r2, #0
 800e766:	2300      	movs	r3, #0
 800e768:	4640      	mov	r0, r8
 800e76a:	4649      	mov	r1, r9
 800e76c:	f7fe fb72 	bl	800ce54 <__aeabi_dcmpeq>
 800e770:	2800      	cmp	r0, #0
 800e772:	f000 80c4 	beq.w	800e8fe <__kernel_rem_pio2+0x3f2>
 800e776:	1e7c      	subs	r4, r7, #1
 800e778:	4623      	mov	r3, r4
 800e77a:	2200      	movs	r2, #0
 800e77c:	9902      	ldr	r1, [sp, #8]
 800e77e:	428b      	cmp	r3, r1
 800e780:	da44      	bge.n	800e80c <__kernel_rem_pio2+0x300>
 800e782:	2a00      	cmp	r2, #0
 800e784:	f040 8088 	bne.w	800e898 <__kernel_rem_pio2+0x38c>
 800e788:	2401      	movs	r4, #1
 800e78a:	f06f 0203 	mvn.w	r2, #3
 800e78e:	fb02 f304 	mul.w	r3, r2, r4
 800e792:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e794:	58cb      	ldr	r3, [r1, r3]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d03e      	beq.n	800e818 <__kernel_rem_pio2+0x30c>
 800e79a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e79c:	aa9a      	add	r2, sp, #616	; 0x268
 800e79e:	4413      	add	r3, r2
 800e7a0:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800e7a4:	9b06      	ldr	r3, [sp, #24]
 800e7a6:	19dd      	adds	r5, r3, r7
 800e7a8:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800e7ac:	1c7e      	adds	r6, r7, #1
 800e7ae:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 800e7b2:	443c      	add	r4, r7
 800e7b4:	42a6      	cmp	r6, r4
 800e7b6:	dd3d      	ble.n	800e834 <__kernel_rem_pio2+0x328>
 800e7b8:	4627      	mov	r7, r4
 800e7ba:	e71a      	b.n	800e5f2 <__kernel_rem_pio2+0xe6>
 800e7bc:	f04f 0b02 	mov.w	fp, #2
 800e7c0:	e76d      	b.n	800e69e <__kernel_rem_pio2+0x192>
 800e7c2:	ab0e      	add	r3, sp, #56	; 0x38
 800e7c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7c8:	b94c      	cbnz	r4, 800e7de <__kernel_rem_pio2+0x2d2>
 800e7ca:	b12b      	cbz	r3, 800e7d8 <__kernel_rem_pio2+0x2cc>
 800e7cc:	a80e      	add	r0, sp, #56	; 0x38
 800e7ce:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800e7d2:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800e7d6:	2301      	movs	r3, #1
 800e7d8:	3201      	adds	r2, #1
 800e7da:	461c      	mov	r4, r3
 800e7dc:	e766      	b.n	800e6ac <__kernel_rem_pio2+0x1a0>
 800e7de:	a80e      	add	r0, sp, #56	; 0x38
 800e7e0:	1acb      	subs	r3, r1, r3
 800e7e2:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800e7e6:	4623      	mov	r3, r4
 800e7e8:	e7f6      	b.n	800e7d8 <__kernel_rem_pio2+0x2cc>
 800e7ea:	1e7a      	subs	r2, r7, #1
 800e7ec:	ab0e      	add	r3, sp, #56	; 0x38
 800e7ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7f2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e7f6:	a90e      	add	r1, sp, #56	; 0x38
 800e7f8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e7fc:	e764      	b.n	800e6c8 <__kernel_rem_pio2+0x1bc>
 800e7fe:	1e7a      	subs	r2, r7, #1
 800e800:	ab0e      	add	r3, sp, #56	; 0x38
 800e802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e806:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e80a:	e7f4      	b.n	800e7f6 <__kernel_rem_pio2+0x2ea>
 800e80c:	a90e      	add	r1, sp, #56	; 0x38
 800e80e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e812:	3b01      	subs	r3, #1
 800e814:	430a      	orrs	r2, r1
 800e816:	e7b1      	b.n	800e77c <__kernel_rem_pio2+0x270>
 800e818:	3401      	adds	r4, #1
 800e81a:	e7b8      	b.n	800e78e <__kernel_rem_pio2+0x282>
 800e81c:	0800f140 	.word	0x0800f140
 800e820:	40200000 	.word	0x40200000
 800e824:	3ff00000 	.word	0x3ff00000
 800e828:	3e700000 	.word	0x3e700000
 800e82c:	41700000 	.word	0x41700000
 800e830:	3fe00000 	.word	0x3fe00000
 800e834:	f105 0308 	add.w	r3, r5, #8
 800e838:	930b      	str	r3, [sp, #44]	; 0x2c
 800e83a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e83c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e840:	f7fe f83a 	bl	800c8b8 <__aeabi_i2d>
 800e844:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e846:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800e84a:	3b08      	subs	r3, #8
 800e84c:	9304      	str	r3, [sp, #16]
 800e84e:	f105 0310 	add.w	r3, r5, #16
 800e852:	9309      	str	r3, [sp, #36]	; 0x24
 800e854:	2700      	movs	r7, #0
 800e856:	f04f 0800 	mov.w	r8, #0
 800e85a:	f04f 0900 	mov.w	r9, #0
 800e85e:	9b08      	ldr	r3, [sp, #32]
 800e860:	429f      	cmp	r7, r3
 800e862:	dd04      	ble.n	800e86e <__kernel_rem_pio2+0x362>
 800e864:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800e868:	3601      	adds	r6, #1
 800e86a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800e86c:	e7a2      	b.n	800e7b4 <__kernel_rem_pio2+0x2a8>
 800e86e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e870:	9d04      	ldr	r5, [sp, #16]
 800e872:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800e876:	9109      	str	r1, [sp, #36]	; 0x24
 800e878:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800e87c:	9504      	str	r5, [sp, #16]
 800e87e:	f7fe f881 	bl	800c984 <__aeabi_dmul>
 800e882:	4602      	mov	r2, r0
 800e884:	460b      	mov	r3, r1
 800e886:	4640      	mov	r0, r8
 800e888:	4649      	mov	r1, r9
 800e88a:	f7fd fec9 	bl	800c620 <__adddf3>
 800e88e:	3701      	adds	r7, #1
 800e890:	4680      	mov	r8, r0
 800e892:	4689      	mov	r9, r1
 800e894:	e7e3      	b.n	800e85e <__kernel_rem_pio2+0x352>
 800e896:	3c01      	subs	r4, #1
 800e898:	ab0e      	add	r3, sp, #56	; 0x38
 800e89a:	f1aa 0a18 	sub.w	sl, sl, #24
 800e89e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d0f7      	beq.n	800e896 <__kernel_rem_pio2+0x38a>
 800e8a6:	4652      	mov	r2, sl
 800e8a8:	2000      	movs	r0, #0
 800e8aa:	49b5      	ldr	r1, [pc, #724]	; (800eb80 <__kernel_rem_pio2+0x674>)
 800e8ac:	f8df a2d8 	ldr.w	sl, [pc, #728]	; 800eb88 <__kernel_rem_pio2+0x67c>
 800e8b0:	f000 fac6 	bl	800ee40 <scalbn>
 800e8b4:	00e3      	lsls	r3, r4, #3
 800e8b6:	aa9a      	add	r2, sp, #616	; 0x268
 800e8b8:	eb02 0803 	add.w	r8, r2, r3
 800e8bc:	4606      	mov	r6, r0
 800e8be:	460f      	mov	r7, r1
 800e8c0:	9308      	str	r3, [sp, #32]
 800e8c2:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 800e8c6:	4625      	mov	r5, r4
 800e8c8:	f04f 0900 	mov.w	r9, #0
 800e8cc:	2d00      	cmp	r5, #0
 800e8ce:	da4c      	bge.n	800e96a <__kernel_rem_pio2+0x45e>
 800e8d0:	f104 5800 	add.w	r8, r4, #536870912	; 0x20000000
 800e8d4:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800e8d8:	2500      	movs	r5, #0
 800e8da:	f108 38ff 	add.w	r8, r8, #4294967295
 800e8de:	1b63      	subs	r3, r4, r5
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	db71      	blt.n	800e9c8 <__kernel_rem_pio2+0x4bc>
 800e8e4:	ab72      	add	r3, sp, #456	; 0x1c8
 800e8e6:	eba8 0705 	sub.w	r7, r8, r5
 800e8ea:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800e8ee:	2200      	movs	r2, #0
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800eb8c <__kernel_rem_pio2+0x680>
 800e8f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e8fa:	2600      	movs	r6, #0
 800e8fc:	e059      	b.n	800e9b2 <__kernel_rem_pio2+0x4a6>
 800e8fe:	f1ca 0200 	rsb	r2, sl, #0
 800e902:	4640      	mov	r0, r8
 800e904:	4649      	mov	r1, r9
 800e906:	f000 fa9b 	bl	800ee40 <scalbn>
 800e90a:	2200      	movs	r2, #0
 800e90c:	4b9d      	ldr	r3, [pc, #628]	; (800eb84 <__kernel_rem_pio2+0x678>)
 800e90e:	4604      	mov	r4, r0
 800e910:	460d      	mov	r5, r1
 800e912:	f7fe fabd 	bl	800ce90 <__aeabi_dcmpge>
 800e916:	b1f8      	cbz	r0, 800e958 <__kernel_rem_pio2+0x44c>
 800e918:	2200      	movs	r2, #0
 800e91a:	4b9b      	ldr	r3, [pc, #620]	; (800eb88 <__kernel_rem_pio2+0x67c>)
 800e91c:	4620      	mov	r0, r4
 800e91e:	4629      	mov	r1, r5
 800e920:	f7fe f830 	bl	800c984 <__aeabi_dmul>
 800e924:	f7fe fade 	bl	800cee4 <__aeabi_d2iz>
 800e928:	4606      	mov	r6, r0
 800e92a:	f7fd ffc5 	bl	800c8b8 <__aeabi_i2d>
 800e92e:	2200      	movs	r2, #0
 800e930:	4b94      	ldr	r3, [pc, #592]	; (800eb84 <__kernel_rem_pio2+0x678>)
 800e932:	f7fe f827 	bl	800c984 <__aeabi_dmul>
 800e936:	460b      	mov	r3, r1
 800e938:	4602      	mov	r2, r0
 800e93a:	4629      	mov	r1, r5
 800e93c:	4620      	mov	r0, r4
 800e93e:	f7fd fe6d 	bl	800c61c <__aeabi_dsub>
 800e942:	f7fe facf 	bl	800cee4 <__aeabi_d2iz>
 800e946:	1c7c      	adds	r4, r7, #1
 800e948:	ab0e      	add	r3, sp, #56	; 0x38
 800e94a:	f10a 0a18 	add.w	sl, sl, #24
 800e94e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800e952:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800e956:	e7a6      	b.n	800e8a6 <__kernel_rem_pio2+0x39a>
 800e958:	4620      	mov	r0, r4
 800e95a:	4629      	mov	r1, r5
 800e95c:	f7fe fac2 	bl	800cee4 <__aeabi_d2iz>
 800e960:	ab0e      	add	r3, sp, #56	; 0x38
 800e962:	463c      	mov	r4, r7
 800e964:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800e968:	e79d      	b.n	800e8a6 <__kernel_rem_pio2+0x39a>
 800e96a:	ab0e      	add	r3, sp, #56	; 0x38
 800e96c:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e970:	f7fd ffa2 	bl	800c8b8 <__aeabi_i2d>
 800e974:	4632      	mov	r2, r6
 800e976:	463b      	mov	r3, r7
 800e978:	f7fe f804 	bl	800c984 <__aeabi_dmul>
 800e97c:	464a      	mov	r2, r9
 800e97e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800e982:	4653      	mov	r3, sl
 800e984:	4630      	mov	r0, r6
 800e986:	4639      	mov	r1, r7
 800e988:	f7fd fffc 	bl	800c984 <__aeabi_dmul>
 800e98c:	3d01      	subs	r5, #1
 800e98e:	4606      	mov	r6, r0
 800e990:	460f      	mov	r7, r1
 800e992:	e79b      	b.n	800e8cc <__kernel_rem_pio2+0x3c0>
 800e994:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
 800e998:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800e99c:	f7fd fff2 	bl	800c984 <__aeabi_dmul>
 800e9a0:	4602      	mov	r2, r0
 800e9a2:	460b      	mov	r3, r1
 800e9a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e9a8:	f7fd fe3a 	bl	800c620 <__adddf3>
 800e9ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e9b0:	3601      	adds	r6, #1
 800e9b2:	9b02      	ldr	r3, [sp, #8]
 800e9b4:	429e      	cmp	r6, r3
 800e9b6:	dc01      	bgt.n	800e9bc <__kernel_rem_pio2+0x4b0>
 800e9b8:	42ae      	cmp	r6, r5
 800e9ba:	ddeb      	ble.n	800e994 <__kernel_rem_pio2+0x488>
 800e9bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e9c0:	3501      	adds	r5, #1
 800e9c2:	e9ea 2302 	strd	r2, r3, [sl, #8]!
 800e9c6:	e78a      	b.n	800e8de <__kernel_rem_pio2+0x3d2>
 800e9c8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e9ca:	2b03      	cmp	r3, #3
 800e9cc:	d86c      	bhi.n	800eaa8 <__kernel_rem_pio2+0x59c>
 800e9ce:	e8df f003 	tbb	[pc, r3]
 800e9d2:	2c58      	.short	0x2c58
 800e9d4:	022c      	.short	0x022c
 800e9d6:	9a08      	ldr	r2, [sp, #32]
 800e9d8:	ab4a      	add	r3, sp, #296	; 0x128
 800e9da:	189d      	adds	r5, r3, r2
 800e9dc:	46aa      	mov	sl, r5
 800e9de:	4626      	mov	r6, r4
 800e9e0:	2e00      	cmp	r6, #0
 800e9e2:	f300 8088 	bgt.w	800eaf6 <__kernel_rem_pio2+0x5ea>
 800e9e6:	46a2      	mov	sl, r4
 800e9e8:	f1ba 0f01 	cmp.w	sl, #1
 800e9ec:	f300 80a1 	bgt.w	800eb32 <__kernel_rem_pio2+0x626>
 800e9f0:	9d08      	ldr	r5, [sp, #32]
 800e9f2:	ab4a      	add	r3, sp, #296	; 0x128
 800e9f4:	3508      	adds	r5, #8
 800e9f6:	2700      	movs	r7, #0
 800e9f8:	441d      	add	r5, r3
 800e9fa:	463e      	mov	r6, r7
 800e9fc:	2c01      	cmp	r4, #1
 800e9fe:	f300 80b5 	bgt.w	800eb6c <__kernel_rem_pio2+0x660>
 800ea02:	f1bb 0f00 	cmp.w	fp, #0
 800ea06:	f040 80c3 	bne.w	800eb90 <__kernel_rem_pio2+0x684>
 800ea0a:	ab4a      	add	r3, sp, #296	; 0x128
 800ea0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea10:	9901      	ldr	r1, [sp, #4]
 800ea12:	e9c1 2300 	strd	r2, r3, [r1]
 800ea16:	ab4c      	add	r3, sp, #304	; 0x130
 800ea18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea1c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800ea20:	463a      	mov	r2, r7
 800ea22:	4633      	mov	r3, r6
 800ea24:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800ea28:	e03e      	b.n	800eaa8 <__kernel_rem_pio2+0x59c>
 800ea2a:	9d08      	ldr	r5, [sp, #32]
 800ea2c:	ab4a      	add	r3, sp, #296	; 0x128
 800ea2e:	3508      	adds	r5, #8
 800ea30:	f04f 0e00 	mov.w	lr, #0
 800ea34:	441d      	add	r5, r3
 800ea36:	4626      	mov	r6, r4
 800ea38:	4677      	mov	r7, lr
 800ea3a:	2e00      	cmp	r6, #0
 800ea3c:	da45      	bge.n	800eaca <__kernel_rem_pio2+0x5be>
 800ea3e:	f1bb 0f00 	cmp.w	fp, #0
 800ea42:	d04c      	beq.n	800eade <__kernel_rem_pio2+0x5d2>
 800ea44:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 800ea48:	460b      	mov	r3, r1
 800ea4a:	9901      	ldr	r1, [sp, #4]
 800ea4c:	4672      	mov	r2, lr
 800ea4e:	e9c1 2300 	strd	r2, r3, [r1]
 800ea52:	a94a      	add	r1, sp, #296	; 0x128
 800ea54:	4672      	mov	r2, lr
 800ea56:	463b      	mov	r3, r7
 800ea58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea5c:	f7fd fdde 	bl	800c61c <__aeabi_dsub>
 800ea60:	ad4a      	add	r5, sp, #296	; 0x128
 800ea62:	4686      	mov	lr, r0
 800ea64:	460f      	mov	r7, r1
 800ea66:	2601      	movs	r6, #1
 800ea68:	42b4      	cmp	r4, r6
 800ea6a:	da3a      	bge.n	800eae2 <__kernel_rem_pio2+0x5d6>
 800ea6c:	f1bb 0f00 	cmp.w	fp, #0
 800ea70:	d001      	beq.n	800ea76 <__kernel_rem_pio2+0x56a>
 800ea72:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800ea76:	9901      	ldr	r1, [sp, #4]
 800ea78:	4672      	mov	r2, lr
 800ea7a:	463b      	mov	r3, r7
 800ea7c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800ea80:	e012      	b.n	800eaa8 <__kernel_rem_pio2+0x59c>
 800ea82:	9b08      	ldr	r3, [sp, #32]
 800ea84:	aa9a      	add	r2, sp, #616	; 0x268
 800ea86:	4413      	add	r3, r2
 800ea88:	2700      	movs	r7, #0
 800ea8a:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 800ea8e:	463d      	mov	r5, r7
 800ea90:	2c00      	cmp	r4, #0
 800ea92:	da10      	bge.n	800eab6 <__kernel_rem_pio2+0x5aa>
 800ea94:	f1bb 0f00 	cmp.w	fp, #0
 800ea98:	d001      	beq.n	800ea9e <__kernel_rem_pio2+0x592>
 800ea9a:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800ea9e:	9901      	ldr	r1, [sp, #4]
 800eaa0:	463a      	mov	r2, r7
 800eaa2:	462b      	mov	r3, r5
 800eaa4:	e9c1 2300 	strd	r2, r3, [r1]
 800eaa8:	9b04      	ldr	r3, [sp, #16]
 800eaaa:	f003 0007 	and.w	r0, r3, #7
 800eaae:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800eab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eab6:	4638      	mov	r0, r7
 800eab8:	4629      	mov	r1, r5
 800eaba:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800eabe:	f7fd fdaf 	bl	800c620 <__adddf3>
 800eac2:	3c01      	subs	r4, #1
 800eac4:	4607      	mov	r7, r0
 800eac6:	460d      	mov	r5, r1
 800eac8:	e7e2      	b.n	800ea90 <__kernel_rem_pio2+0x584>
 800eaca:	4670      	mov	r0, lr
 800eacc:	4639      	mov	r1, r7
 800eace:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ead2:	f7fd fda5 	bl	800c620 <__adddf3>
 800ead6:	3e01      	subs	r6, #1
 800ead8:	4686      	mov	lr, r0
 800eada:	460f      	mov	r7, r1
 800eadc:	e7ad      	b.n	800ea3a <__kernel_rem_pio2+0x52e>
 800eade:	4639      	mov	r1, r7
 800eae0:	e7b2      	b.n	800ea48 <__kernel_rem_pio2+0x53c>
 800eae2:	4670      	mov	r0, lr
 800eae4:	4639      	mov	r1, r7
 800eae6:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 800eaea:	f7fd fd99 	bl	800c620 <__adddf3>
 800eaee:	3601      	adds	r6, #1
 800eaf0:	4686      	mov	lr, r0
 800eaf2:	460f      	mov	r7, r1
 800eaf4:	e7b8      	b.n	800ea68 <__kernel_rem_pio2+0x55c>
 800eaf6:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800eafa:	e9da 2300 	ldrd	r2, r3, [sl]
 800eafe:	4640      	mov	r0, r8
 800eb00:	4649      	mov	r1, r9
 800eb02:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800eb06:	f7fd fd8b 	bl	800c620 <__adddf3>
 800eb0a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800eb0e:	4602      	mov	r2, r0
 800eb10:	460b      	mov	r3, r1
 800eb12:	4640      	mov	r0, r8
 800eb14:	4649      	mov	r1, r9
 800eb16:	f7fd fd81 	bl	800c61c <__aeabi_dsub>
 800eb1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eb1e:	f7fd fd7f 	bl	800c620 <__adddf3>
 800eb22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800eb26:	e9ca 0100 	strd	r0, r1, [sl]
 800eb2a:	3e01      	subs	r6, #1
 800eb2c:	e96a 2302 	strd	r2, r3, [sl, #-8]!
 800eb30:	e756      	b.n	800e9e0 <__kernel_rem_pio2+0x4d4>
 800eb32:	e955 6702 	ldrd	r6, r7, [r5, #-8]
 800eb36:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eb3a:	4630      	mov	r0, r6
 800eb3c:	4639      	mov	r1, r7
 800eb3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800eb42:	f7fd fd6d 	bl	800c620 <__adddf3>
 800eb46:	4602      	mov	r2, r0
 800eb48:	460b      	mov	r3, r1
 800eb4a:	4680      	mov	r8, r0
 800eb4c:	4689      	mov	r9, r1
 800eb4e:	4630      	mov	r0, r6
 800eb50:	4639      	mov	r1, r7
 800eb52:	f7fd fd63 	bl	800c61c <__aeabi_dsub>
 800eb56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eb5a:	f7fd fd61 	bl	800c620 <__adddf3>
 800eb5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eb62:	e9c5 0100 	strd	r0, r1, [r5]
 800eb66:	e965 8902 	strd	r8, r9, [r5, #-8]!
 800eb6a:	e73d      	b.n	800e9e8 <__kernel_rem_pio2+0x4dc>
 800eb6c:	4638      	mov	r0, r7
 800eb6e:	4631      	mov	r1, r6
 800eb70:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800eb74:	f7fd fd54 	bl	800c620 <__adddf3>
 800eb78:	3c01      	subs	r4, #1
 800eb7a:	4607      	mov	r7, r0
 800eb7c:	460e      	mov	r6, r1
 800eb7e:	e73d      	b.n	800e9fc <__kernel_rem_pio2+0x4f0>
 800eb80:	3ff00000 	.word	0x3ff00000
 800eb84:	41700000 	.word	0x41700000
 800eb88:	3e700000 	.word	0x3e700000
 800eb8c:	0800f0f8 	.word	0x0800f0f8
 800eb90:	9a01      	ldr	r2, [sp, #4]
 800eb92:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 800eb94:	6013      	str	r3, [r2, #0]
 800eb96:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 800eb98:	6117      	str	r7, [r2, #16]
 800eb9a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800eb9e:	6053      	str	r3, [r2, #4]
 800eba0:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 800eba2:	6093      	str	r3, [r2, #8]
 800eba4:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 800eba6:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800ebaa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ebae:	60d3      	str	r3, [r2, #12]
 800ebb0:	6156      	str	r6, [r2, #20]
 800ebb2:	e779      	b.n	800eaa8 <__kernel_rem_pio2+0x59c>
 800ebb4:	0000      	movs	r0, r0
	...

0800ebb8 <__kernel_sin>:
 800ebb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebbc:	b086      	sub	sp, #24
 800ebbe:	e9cd 2300 	strd	r2, r3, [sp]
 800ebc2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ebc6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800ebca:	4682      	mov	sl, r0
 800ebcc:	460c      	mov	r4, r1
 800ebce:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800ebd0:	da03      	bge.n	800ebda <__kernel_sin+0x22>
 800ebd2:	f7fe f987 	bl	800cee4 <__aeabi_d2iz>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	d050      	beq.n	800ec7c <__kernel_sin+0xc4>
 800ebda:	4652      	mov	r2, sl
 800ebdc:	4623      	mov	r3, r4
 800ebde:	4650      	mov	r0, sl
 800ebe0:	4621      	mov	r1, r4
 800ebe2:	f7fd fecf 	bl	800c984 <__aeabi_dmul>
 800ebe6:	4606      	mov	r6, r0
 800ebe8:	460f      	mov	r7, r1
 800ebea:	4602      	mov	r2, r0
 800ebec:	460b      	mov	r3, r1
 800ebee:	4650      	mov	r0, sl
 800ebf0:	4621      	mov	r1, r4
 800ebf2:	f7fd fec7 	bl	800c984 <__aeabi_dmul>
 800ebf6:	a33e      	add	r3, pc, #248	; (adr r3, 800ecf0 <__kernel_sin+0x138>)
 800ebf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebfc:	4680      	mov	r8, r0
 800ebfe:	4689      	mov	r9, r1
 800ec00:	4630      	mov	r0, r6
 800ec02:	4639      	mov	r1, r7
 800ec04:	f7fd febe 	bl	800c984 <__aeabi_dmul>
 800ec08:	a33b      	add	r3, pc, #236	; (adr r3, 800ecf8 <__kernel_sin+0x140>)
 800ec0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec0e:	f7fd fd05 	bl	800c61c <__aeabi_dsub>
 800ec12:	4632      	mov	r2, r6
 800ec14:	463b      	mov	r3, r7
 800ec16:	f7fd feb5 	bl	800c984 <__aeabi_dmul>
 800ec1a:	a339      	add	r3, pc, #228	; (adr r3, 800ed00 <__kernel_sin+0x148>)
 800ec1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec20:	f7fd fcfe 	bl	800c620 <__adddf3>
 800ec24:	4632      	mov	r2, r6
 800ec26:	463b      	mov	r3, r7
 800ec28:	f7fd feac 	bl	800c984 <__aeabi_dmul>
 800ec2c:	a336      	add	r3, pc, #216	; (adr r3, 800ed08 <__kernel_sin+0x150>)
 800ec2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec32:	f7fd fcf3 	bl	800c61c <__aeabi_dsub>
 800ec36:	4632      	mov	r2, r6
 800ec38:	463b      	mov	r3, r7
 800ec3a:	f7fd fea3 	bl	800c984 <__aeabi_dmul>
 800ec3e:	a334      	add	r3, pc, #208	; (adr r3, 800ed10 <__kernel_sin+0x158>)
 800ec40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec44:	f7fd fcec 	bl	800c620 <__adddf3>
 800ec48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec4c:	b9dd      	cbnz	r5, 800ec86 <__kernel_sin+0xce>
 800ec4e:	4602      	mov	r2, r0
 800ec50:	460b      	mov	r3, r1
 800ec52:	4630      	mov	r0, r6
 800ec54:	4639      	mov	r1, r7
 800ec56:	f7fd fe95 	bl	800c984 <__aeabi_dmul>
 800ec5a:	a32f      	add	r3, pc, #188	; (adr r3, 800ed18 <__kernel_sin+0x160>)
 800ec5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec60:	f7fd fcdc 	bl	800c61c <__aeabi_dsub>
 800ec64:	4642      	mov	r2, r8
 800ec66:	464b      	mov	r3, r9
 800ec68:	f7fd fe8c 	bl	800c984 <__aeabi_dmul>
 800ec6c:	4602      	mov	r2, r0
 800ec6e:	460b      	mov	r3, r1
 800ec70:	4650      	mov	r0, sl
 800ec72:	4621      	mov	r1, r4
 800ec74:	f7fd fcd4 	bl	800c620 <__adddf3>
 800ec78:	4682      	mov	sl, r0
 800ec7a:	460c      	mov	r4, r1
 800ec7c:	4650      	mov	r0, sl
 800ec7e:	4621      	mov	r1, r4
 800ec80:	b006      	add	sp, #24
 800ec82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec86:	2200      	movs	r2, #0
 800ec88:	4b25      	ldr	r3, [pc, #148]	; (800ed20 <__kernel_sin+0x168>)
 800ec8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ec8e:	f7fd fe79 	bl	800c984 <__aeabi_dmul>
 800ec92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ec96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ec9a:	4640      	mov	r0, r8
 800ec9c:	4649      	mov	r1, r9
 800ec9e:	f7fd fe71 	bl	800c984 <__aeabi_dmul>
 800eca2:	4602      	mov	r2, r0
 800eca4:	460b      	mov	r3, r1
 800eca6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ecaa:	f7fd fcb7 	bl	800c61c <__aeabi_dsub>
 800ecae:	4632      	mov	r2, r6
 800ecb0:	463b      	mov	r3, r7
 800ecb2:	f7fd fe67 	bl	800c984 <__aeabi_dmul>
 800ecb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ecba:	f7fd fcaf 	bl	800c61c <__aeabi_dsub>
 800ecbe:	a316      	add	r3, pc, #88	; (adr r3, 800ed18 <__kernel_sin+0x160>)
 800ecc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecc4:	4606      	mov	r6, r0
 800ecc6:	460f      	mov	r7, r1
 800ecc8:	4640      	mov	r0, r8
 800ecca:	4649      	mov	r1, r9
 800eccc:	f7fd fe5a 	bl	800c984 <__aeabi_dmul>
 800ecd0:	4602      	mov	r2, r0
 800ecd2:	460b      	mov	r3, r1
 800ecd4:	4630      	mov	r0, r6
 800ecd6:	4639      	mov	r1, r7
 800ecd8:	f7fd fca2 	bl	800c620 <__adddf3>
 800ecdc:	4602      	mov	r2, r0
 800ecde:	460b      	mov	r3, r1
 800ece0:	4650      	mov	r0, sl
 800ece2:	4621      	mov	r1, r4
 800ece4:	f7fd fc9a 	bl	800c61c <__aeabi_dsub>
 800ece8:	e7c6      	b.n	800ec78 <__kernel_sin+0xc0>
 800ecea:	bf00      	nop
 800ecec:	f3af 8000 	nop.w
 800ecf0:	5acfd57c 	.word	0x5acfd57c
 800ecf4:	3de5d93a 	.word	0x3de5d93a
 800ecf8:	8a2b9ceb 	.word	0x8a2b9ceb
 800ecfc:	3e5ae5e6 	.word	0x3e5ae5e6
 800ed00:	57b1fe7d 	.word	0x57b1fe7d
 800ed04:	3ec71de3 	.word	0x3ec71de3
 800ed08:	19c161d5 	.word	0x19c161d5
 800ed0c:	3f2a01a0 	.word	0x3f2a01a0
 800ed10:	1110f8a6 	.word	0x1110f8a6
 800ed14:	3f811111 	.word	0x3f811111
 800ed18:	55555549 	.word	0x55555549
 800ed1c:	3fc55555 	.word	0x3fc55555
 800ed20:	3fe00000 	.word	0x3fe00000

0800ed24 <fabs>:
 800ed24:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ed28:	4770      	bx	lr
 800ed2a:	0000      	movs	r0, r0
 800ed2c:	0000      	movs	r0, r0
	...

0800ed30 <floor>:
 800ed30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed34:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800ed38:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800ed3c:	2e13      	cmp	r6, #19
 800ed3e:	4607      	mov	r7, r0
 800ed40:	460b      	mov	r3, r1
 800ed42:	460c      	mov	r4, r1
 800ed44:	4605      	mov	r5, r0
 800ed46:	dc35      	bgt.n	800edb4 <floor+0x84>
 800ed48:	2e00      	cmp	r6, #0
 800ed4a:	da16      	bge.n	800ed7a <floor+0x4a>
 800ed4c:	a336      	add	r3, pc, #216	; (adr r3, 800ee28 <floor+0xf8>)
 800ed4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed52:	f7fd fc65 	bl	800c620 <__adddf3>
 800ed56:	2200      	movs	r2, #0
 800ed58:	2300      	movs	r3, #0
 800ed5a:	f7fe f8a3 	bl	800cea4 <__aeabi_dcmpgt>
 800ed5e:	b148      	cbz	r0, 800ed74 <floor+0x44>
 800ed60:	2c00      	cmp	r4, #0
 800ed62:	da5c      	bge.n	800ee1e <floor+0xee>
 800ed64:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ed68:	433b      	orrs	r3, r7
 800ed6a:	4b31      	ldr	r3, [pc, #196]	; (800ee30 <floor+0x100>)
 800ed6c:	f04f 0500 	mov.w	r5, #0
 800ed70:	bf18      	it	ne
 800ed72:	461c      	movne	r4, r3
 800ed74:	4623      	mov	r3, r4
 800ed76:	462f      	mov	r7, r5
 800ed78:	e027      	b.n	800edca <floor+0x9a>
 800ed7a:	4a2e      	ldr	r2, [pc, #184]	; (800ee34 <floor+0x104>)
 800ed7c:	fa42 f806 	asr.w	r8, r2, r6
 800ed80:	ea01 0208 	and.w	r2, r1, r8
 800ed84:	4302      	orrs	r2, r0
 800ed86:	d020      	beq.n	800edca <floor+0x9a>
 800ed88:	a327      	add	r3, pc, #156	; (adr r3, 800ee28 <floor+0xf8>)
 800ed8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed8e:	f7fd fc47 	bl	800c620 <__adddf3>
 800ed92:	2200      	movs	r2, #0
 800ed94:	2300      	movs	r3, #0
 800ed96:	f7fe f885 	bl	800cea4 <__aeabi_dcmpgt>
 800ed9a:	2800      	cmp	r0, #0
 800ed9c:	d0ea      	beq.n	800ed74 <floor+0x44>
 800ed9e:	2c00      	cmp	r4, #0
 800eda0:	bfbe      	ittt	lt
 800eda2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800eda6:	fa43 f606 	asrlt.w	r6, r3, r6
 800edaa:	19a4      	addlt	r4, r4, r6
 800edac:	ea24 0408 	bic.w	r4, r4, r8
 800edb0:	2500      	movs	r5, #0
 800edb2:	e7df      	b.n	800ed74 <floor+0x44>
 800edb4:	2e33      	cmp	r6, #51	; 0x33
 800edb6:	dd0c      	ble.n	800edd2 <floor+0xa2>
 800edb8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800edbc:	d105      	bne.n	800edca <floor+0x9a>
 800edbe:	460b      	mov	r3, r1
 800edc0:	4602      	mov	r2, r0
 800edc2:	f7fd fc2d 	bl	800c620 <__adddf3>
 800edc6:	4607      	mov	r7, r0
 800edc8:	460b      	mov	r3, r1
 800edca:	4638      	mov	r0, r7
 800edcc:	4619      	mov	r1, r3
 800edce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edd2:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800edd6:	f04f 32ff 	mov.w	r2, #4294967295
 800edda:	fa22 f808 	lsr.w	r8, r2, r8
 800edde:	ea10 0f08 	tst.w	r0, r8
 800ede2:	d0f2      	beq.n	800edca <floor+0x9a>
 800ede4:	a310      	add	r3, pc, #64	; (adr r3, 800ee28 <floor+0xf8>)
 800ede6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edea:	f7fd fc19 	bl	800c620 <__adddf3>
 800edee:	2200      	movs	r2, #0
 800edf0:	2300      	movs	r3, #0
 800edf2:	f7fe f857 	bl	800cea4 <__aeabi_dcmpgt>
 800edf6:	2800      	cmp	r0, #0
 800edf8:	d0bc      	beq.n	800ed74 <floor+0x44>
 800edfa:	2c00      	cmp	r4, #0
 800edfc:	da02      	bge.n	800ee04 <floor+0xd4>
 800edfe:	2e14      	cmp	r6, #20
 800ee00:	d103      	bne.n	800ee0a <floor+0xda>
 800ee02:	3401      	adds	r4, #1
 800ee04:	ea25 0508 	bic.w	r5, r5, r8
 800ee08:	e7b4      	b.n	800ed74 <floor+0x44>
 800ee0a:	2301      	movs	r3, #1
 800ee0c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ee10:	fa03 f606 	lsl.w	r6, r3, r6
 800ee14:	4435      	add	r5, r6
 800ee16:	42af      	cmp	r7, r5
 800ee18:	bf88      	it	hi
 800ee1a:	18e4      	addhi	r4, r4, r3
 800ee1c:	e7f2      	b.n	800ee04 <floor+0xd4>
 800ee1e:	2500      	movs	r5, #0
 800ee20:	462c      	mov	r4, r5
 800ee22:	e7a7      	b.n	800ed74 <floor+0x44>
 800ee24:	f3af 8000 	nop.w
 800ee28:	8800759c 	.word	0x8800759c
 800ee2c:	7e37e43c 	.word	0x7e37e43c
 800ee30:	bff00000 	.word	0xbff00000
 800ee34:	000fffff 	.word	0x000fffff

0800ee38 <matherr>:
 800ee38:	2000      	movs	r0, #0
 800ee3a:	4770      	bx	lr
 800ee3c:	0000      	movs	r0, r0
	...

0800ee40 <scalbn>:
 800ee40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee42:	4616      	mov	r6, r2
 800ee44:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ee48:	4604      	mov	r4, r0
 800ee4a:	460d      	mov	r5, r1
 800ee4c:	460b      	mov	r3, r1
 800ee4e:	b98a      	cbnz	r2, 800ee74 <scalbn+0x34>
 800ee50:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ee54:	4303      	orrs	r3, r0
 800ee56:	d035      	beq.n	800eec4 <scalbn+0x84>
 800ee58:	2200      	movs	r2, #0
 800ee5a:	4b2d      	ldr	r3, [pc, #180]	; (800ef10 <scalbn+0xd0>)
 800ee5c:	f7fd fd92 	bl	800c984 <__aeabi_dmul>
 800ee60:	4a2c      	ldr	r2, [pc, #176]	; (800ef14 <scalbn+0xd4>)
 800ee62:	4296      	cmp	r6, r2
 800ee64:	4604      	mov	r4, r0
 800ee66:	460d      	mov	r5, r1
 800ee68:	460b      	mov	r3, r1
 800ee6a:	da0e      	bge.n	800ee8a <scalbn+0x4a>
 800ee6c:	a324      	add	r3, pc, #144	; (adr r3, 800ef00 <scalbn+0xc0>)
 800ee6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee72:	e01c      	b.n	800eeae <scalbn+0x6e>
 800ee74:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800ee78:	42ba      	cmp	r2, r7
 800ee7a:	d109      	bne.n	800ee90 <scalbn+0x50>
 800ee7c:	4602      	mov	r2, r0
 800ee7e:	460b      	mov	r3, r1
 800ee80:	f7fd fbce 	bl	800c620 <__adddf3>
 800ee84:	4604      	mov	r4, r0
 800ee86:	460d      	mov	r5, r1
 800ee88:	e01c      	b.n	800eec4 <scalbn+0x84>
 800ee8a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ee8e:	3a36      	subs	r2, #54	; 0x36
 800ee90:	4432      	add	r2, r6
 800ee92:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ee96:	428a      	cmp	r2, r1
 800ee98:	dd0c      	ble.n	800eeb4 <scalbn+0x74>
 800ee9a:	4622      	mov	r2, r4
 800ee9c:	462b      	mov	r3, r5
 800ee9e:	a11a      	add	r1, pc, #104	; (adr r1, 800ef08 <scalbn+0xc8>)
 800eea0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eea4:	f000 f83a 	bl	800ef1c <copysign>
 800eea8:	a317      	add	r3, pc, #92	; (adr r3, 800ef08 <scalbn+0xc8>)
 800eeaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeae:	f7fd fd69 	bl	800c984 <__aeabi_dmul>
 800eeb2:	e7e7      	b.n	800ee84 <scalbn+0x44>
 800eeb4:	2a00      	cmp	r2, #0
 800eeb6:	dd08      	ble.n	800eeca <scalbn+0x8a>
 800eeb8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eebc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eec0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800eec4:	4620      	mov	r0, r4
 800eec6:	4629      	mov	r1, r5
 800eec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eeca:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800eece:	da0b      	bge.n	800eee8 <scalbn+0xa8>
 800eed0:	f24c 3350 	movw	r3, #50000	; 0xc350
 800eed4:	429e      	cmp	r6, r3
 800eed6:	4622      	mov	r2, r4
 800eed8:	462b      	mov	r3, r5
 800eeda:	dce0      	bgt.n	800ee9e <scalbn+0x5e>
 800eedc:	a108      	add	r1, pc, #32	; (adr r1, 800ef00 <scalbn+0xc0>)
 800eede:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eee2:	f000 f81b 	bl	800ef1c <copysign>
 800eee6:	e7c1      	b.n	800ee6c <scalbn+0x2c>
 800eee8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eeec:	3236      	adds	r2, #54	; 0x36
 800eeee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eef2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800eef6:	4620      	mov	r0, r4
 800eef8:	4629      	mov	r1, r5
 800eefa:	2200      	movs	r2, #0
 800eefc:	4b06      	ldr	r3, [pc, #24]	; (800ef18 <scalbn+0xd8>)
 800eefe:	e7d6      	b.n	800eeae <scalbn+0x6e>
 800ef00:	c2f8f359 	.word	0xc2f8f359
 800ef04:	01a56e1f 	.word	0x01a56e1f
 800ef08:	8800759c 	.word	0x8800759c
 800ef0c:	7e37e43c 	.word	0x7e37e43c
 800ef10:	43500000 	.word	0x43500000
 800ef14:	ffff3cb0 	.word	0xffff3cb0
 800ef18:	3c900000 	.word	0x3c900000

0800ef1c <copysign>:
 800ef1c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800ef20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ef24:	ea42 0103 	orr.w	r1, r2, r3
 800ef28:	4770      	bx	lr
	...

0800ef2c <_init>:
 800ef2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef2e:	bf00      	nop
 800ef30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef32:	bc08      	pop	{r3}
 800ef34:	469e      	mov	lr, r3
 800ef36:	4770      	bx	lr

0800ef38 <_fini>:
 800ef38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef3a:	bf00      	nop
 800ef3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef3e:	bc08      	pop	{r3}
 800ef40:	469e      	mov	lr, r3
 800ef42:	4770      	bx	lr
