module register_file #(
localparam REGISTER_COUNT = 32
)(
input logic clk,
input logic rst_n,
input logic [4:0] rs1,
input logic [4:0] rs2,
input logic [4:0] rd,
input logic [31:0] wr_data,
input logic reg_write,
output logic [31:0] data1,
output logic [31:0] data2
);

// -- signal declaration --
logic [31:0] registers [REGISTER_COUNT-1:0];

// -- combinational logic --
always_comb begin
    data1 = registers[rs1];
    data2 = registers[rs2];
end

// -- sequential logic --
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        for(int i = 0; i < REGISTER_COUNT; i = i + 1) begin
            registers[i] <= 32'b0;
        end
    end else if (reg_write && rd) begin
        registers[rd] <= wr_data;
    end
end

endmodule
