
pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001714  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  080018b4  080018b4  000118b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080018f8  080018f8  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  080018f8  080018f8  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080018f8  080018f8  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080018f8  080018f8  000118f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080018fc  080018fc  000118fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08001900  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  2000005c  0800195c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001cc  0800195c  000201cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000013d6  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000067d  00000000  00000000  000214a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001f8  00000000  00000000  00021b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000163  00000000  00000000  00021d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000fbaf  00000000  00000000  00021e83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002591  00000000  00000000  00031a32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00054fa1  00000000  00000000  00033fc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000dfc  00000000  00000000  00088f64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00089d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800189c 	.word	0x0800189c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	0800189c 	.word	0x0800189c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <main>:
#include "pwm.h"

int cycle = 0;
uint16_t counter = 0;
int main(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
	uart2_rxtx_init();
 8000284:	f000 fafa 	bl	800087c <uart2_rxtx_init>
	Tim4_Ch1_Init();
 8000288:	f000 f8aa 	bl	80003e0 <Tim4_Ch1_Init>
	Tim2_Ch1_Init();
 800028c:	f000 f84c 	bl	8000328 <Tim2_Ch1_Init>

	Motor_B_Forward(55);
 8000290:	2037      	movs	r0, #55	; 0x37
 8000292:	f000 f9f7 	bl	8000684 <Motor_B_Forward>
	Motor_A_Forward(55);
 8000296:	2037      	movs	r0, #55	; 0x37
 8000298:	f000 f9a8 	bl	80005ec <Motor_A_Forward>
	Delay(5000);
 800029c:	f241 3088 	movw	r0, #5000	; 0x1388
 80002a0:	f000 f826 	bl	80002f0 <Delay>

	Motor_A_Brake();
 80002a4:	f000 f9da 	bl	800065c <Motor_A_Brake>
	Motor_B_Brake();
 80002a8:	f000 fa24 	bl	80006f4 <Motor_B_Brake>
	Delay(5000);
 80002ac:	f241 3088 	movw	r0, #5000	; 0x1388
 80002b0:	f000 f81e 	bl	80002f0 <Delay>

	Motor_A_Reverse(55);
 80002b4:	2037      	movs	r0, #55	; 0x37
 80002b6:	f000 f9b5 	bl	8000624 <Motor_A_Reverse>
	Motor_B_Reverse(55);
 80002ba:	2037      	movs	r0, #55	; 0x37
 80002bc:	f000 f9fe 	bl	80006bc <Motor_B_Reverse>
	Delay(5000);
 80002c0:	f241 3088 	movw	r0, #5000	; 0x1388
 80002c4:	f000 f814 	bl	80002f0 <Delay>

	Motor_A_Brake();
 80002c8:	f000 f9c8 	bl	800065c <Motor_A_Brake>
	Motor_B_Brake();
 80002cc:	f000 fa12 	bl	80006f4 <Motor_B_Brake>
	Delay(5000);
 80002d0:	f241 3088 	movw	r0, #5000	; 0x1388
 80002d4:	f000 f80c 	bl	80002f0 <Delay>
//
//		Motor_B_Brake();
//		Delay(5000);
//		Delay(5000);

		printf("Counter: %d\n\n\r", counter);
 80002d8:	4b03      	ldr	r3, [pc, #12]	; (80002e8 <main+0x68>)
 80002da:	881b      	ldrh	r3, [r3, #0]
 80002dc:	4619      	mov	r1, r3
 80002de:	4803      	ldr	r0, [pc, #12]	; (80002ec <main+0x6c>)
 80002e0:	f000 fc66 	bl	8000bb0 <iprintf>
 80002e4:	e7f8      	b.n	80002d8 <main+0x58>
 80002e6:	bf00      	nop
 80002e8:	20000078 	.word	0x20000078
 80002ec:	080018b4 	.word	0x080018b4

080002f0 <Delay>:
void Motor_A_Status(void);
void Motor_B_Status(void);

/* Delay function  in milliseconds*/
void Delay(uint32_t duration)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
	duration = duration * 1000;
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002fe:	fb02 f303 	mul.w	r3, r2, r3
 8000302:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < duration; i++){}
 8000304:	2300      	movs	r3, #0
 8000306:	60fb      	str	r3, [r7, #12]
 8000308:	e002      	b.n	8000310 <Delay+0x20>
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	3301      	adds	r3, #1
 800030e:	60fb      	str	r3, [r7, #12]
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	687a      	ldr	r2, [r7, #4]
 8000314:	429a      	cmp	r2, r3
 8000316:	d8f8      	bhi.n	800030a <Delay+0x1a>
}
 8000318:	bf00      	nop
 800031a:	bf00      	nop
 800031c:	3714      	adds	r7, #20
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr
	...

08000328 <Tim2_Ch1_Init>:
	/*Enable counter*/
	TIM2->CR1 |= CR1_CEN;
}

void Tim2_Ch1_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 800032c:	4b2a      	ldr	r3, [pc, #168]	; (80003d8 <Tim2_Ch1_Init+0xb0>)
 800032e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000330:	4a29      	ldr	r2, [pc, #164]	; (80003d8 <Tim2_Ch1_Init+0xb0>)
 8000332:	f043 0301 	orr.w	r3, r3, #1
 8000336:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PA0 to alternate function mode*/
	GPIOA->MODER &= ~(1U<<0);
 8000338:	4b28      	ldr	r3, [pc, #160]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	4a27      	ldr	r2, [pc, #156]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 800033e:	f023 0301 	bic.w	r3, r3, #1
 8000342:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<1);
 8000344:	4b25      	ldr	r3, [pc, #148]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	4a24      	ldr	r2, [pc, #144]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 800034a:	f043 0302 	orr.w	r3, r3, #2
 800034e:	6013      	str	r3, [r2, #0]

	/*Configure the alternate function type to TIM2_CH1*/
	GPIOA->AFR[0] |=  (1U<<0);
 8000350:	4b22      	ldr	r3, [pc, #136]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 8000352:	6a1b      	ldr	r3, [r3, #32]
 8000354:	4a21      	ldr	r2, [pc, #132]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 8000356:	f043 0301 	orr.w	r3, r3, #1
 800035a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<1);
 800035c:	4b1f      	ldr	r3, [pc, #124]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 800035e:	6a1b      	ldr	r3, [r3, #32]
 8000360:	4a1e      	ldr	r2, [pc, #120]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 8000362:	f023 0302 	bic.w	r3, r3, #2
 8000366:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<2);
 8000368:	4b1c      	ldr	r3, [pc, #112]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 800036a:	6a1b      	ldr	r3, [r3, #32]
 800036c:	4a1b      	ldr	r2, [pc, #108]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 800036e:	f023 0304 	bic.w	r3, r3, #4
 8000372:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<3);
 8000374:	4b19      	ldr	r3, [pc, #100]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 8000376:	6a1b      	ldr	r3, [r3, #32]
 8000378:	4a18      	ldr	r2, [pc, #96]	; (80003dc <Tim2_Ch1_Init+0xb4>)
 800037a:	f023 0308 	bic.w	r3, r3, #8
 800037e:	6213      	str	r3, [r2, #32]

	/*Enable clock access to TIM2*/
	RCC->APB1ENR |= TIM2EN;
 8000380:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <Tim2_Ch1_Init+0xb0>)
 8000382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000384:	4a14      	ldr	r2, [pc, #80]	; (80003d8 <Tim2_Ch1_Init+0xb0>)
 8000386:	f043 0301 	orr.w	r3, r3, #1
 800038a:	6413      	str	r3, [r2, #64]	; 0x40

	/*Set prescaler value*/
	TIM2->PSC = TIM_PRESCALER - 1; // 16 000 000 / 8 = 2 000 000Hz
 800038c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000390:	2207      	movs	r2, #7
 8000392:	629a      	str	r2, [r3, #40]	; 0x28

	/*Set auto-reload value
	 * By default, this sets the motor frequency to 20kHz, which is a frequency at the edge of the
	 * human hearing spectrum*/
	pwm_set_frequency(ARR_PRESACLER, TIMER2);
 8000394:	2102      	movs	r1, #2
 8000396:	2064      	movs	r0, #100	; 0x64
 8000398:	f000 f87a 	bl	8000490 <pwm_set_frequency>

	/*Set output compare toggle mode*/
	TIM2->CCMR1 = OC1_PWM_MODE1; // Register unique to each channel
 800039c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003a0:	2260      	movs	r2, #96	; 0x60
 80003a2:	619a      	str	r2, [r3, #24]

	/*Set duty cycle of PWM	% of ARR value
	 * By default, the duty cycle is set to 40% of the ARR_PRESCALER*/
	pwm_set_dutycycle(DUTY_CYCLE, TIMER2); // Register unique to each channel
 80003a4:	2102      	movs	r1, #2
 80003a6:	2028      	movs	r0, #40	; 0x28
 80003a8:	f000 f890 	bl	80004cc <pwm_set_dutycycle>

	/*Enable Timer 2 Channel 1 in compare mode*/
	TIM2->CCER |= CCER_CC1E; // Register unique to each channel
 80003ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003b0:	6a1b      	ldr	r3, [r3, #32]
 80003b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003b6:	f043 0301 	orr.w	r3, r3, #1
 80003ba:	6213      	str	r3, [r2, #32]

	/*Clear counter*/
	TIM2->CNT = 0;
 80003bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003c0:	2200      	movs	r2, #0
 80003c2:	625a      	str	r2, [r3, #36]	; 0x24
	/*Enable counter*/
	TIM2->CR1 |= CR1_CEN;
 80003c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003ce:	f043 0301 	orr.w	r3, r3, #1
 80003d2:	6013      	str	r3, [r2, #0]
}
 80003d4:	bf00      	nop
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	40023800 	.word	0x40023800
 80003dc:	40020000 	.word	0x40020000

080003e0 <Tim4_Ch1_Init>:

void Tim4_Ch1_Init(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOB*/
	RCC->AHB1ENR |= GPIOBEN;
 80003e4:	4b27      	ldr	r3, [pc, #156]	; (8000484 <Tim4_Ch1_Init+0xa4>)
 80003e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e8:	4a26      	ldr	r2, [pc, #152]	; (8000484 <Tim4_Ch1_Init+0xa4>)
 80003ea:	f043 0302 	orr.w	r3, r3, #2
 80003ee:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PB6 to alternate function mode*/
	GPIOB->MODER &= ~(1U<<12);
 80003f0:	4b25      	ldr	r3, [pc, #148]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a24      	ldr	r2, [pc, #144]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 80003f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80003fa:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U<<13);
 80003fc:	4b22      	ldr	r3, [pc, #136]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	4a21      	ldr	r2, [pc, #132]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 8000402:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000406:	6013      	str	r3, [r2, #0]

	/*Configure the alternate function type to TIM4_CH1*/
	GPIOB->AFR[0] &= ~(1U<<24);
 8000408:	4b1f      	ldr	r3, [pc, #124]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 800040a:	6a1b      	ldr	r3, [r3, #32]
 800040c:	4a1e      	ldr	r2, [pc, #120]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 800040e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000412:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] |= (1U<<25);
 8000414:	4b1c      	ldr	r3, [pc, #112]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 8000416:	6a1b      	ldr	r3, [r3, #32]
 8000418:	4a1b      	ldr	r2, [pc, #108]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 800041a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800041e:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] &= ~(1U<<26);
 8000420:	4b19      	ldr	r3, [pc, #100]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 8000422:	6a1b      	ldr	r3, [r3, #32]
 8000424:	4a18      	ldr	r2, [pc, #96]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 8000426:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800042a:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] &= ~(1U<<27);
 800042c:	4b16      	ldr	r3, [pc, #88]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 800042e:	6a1b      	ldr	r3, [r3, #32]
 8000430:	4a15      	ldr	r2, [pc, #84]	; (8000488 <Tim4_Ch1_Init+0xa8>)
 8000432:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000436:	6213      	str	r3, [r2, #32]

	/*Enable clock access to TIM4*/
	RCC->APB1ENR |= TIM4EN;
 8000438:	4b12      	ldr	r3, [pc, #72]	; (8000484 <Tim4_Ch1_Init+0xa4>)
 800043a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800043c:	4a11      	ldr	r2, [pc, #68]	; (8000484 <Tim4_Ch1_Init+0xa4>)
 800043e:	f043 0304 	orr.w	r3, r3, #4
 8000442:	6413      	str	r3, [r2, #64]	; 0x40

	/*Set prescaler value*/
	TIM4->PSC = TIM_PRESCALER - 1; // 16 000 000 / 8 = 2 000 000Hz
 8000444:	4b11      	ldr	r3, [pc, #68]	; (800048c <Tim4_Ch1_Init+0xac>)
 8000446:	2207      	movs	r2, #7
 8000448:	629a      	str	r2, [r3, #40]	; 0x28

	/*Set auto-reload value
	 * By default, this sets the motor frequency to 20kHz, which is a frequency at the edge of the
	 * human hearing spectrum*/
	pwm_set_frequency(ARR_PRESACLER, TIMER4);
 800044a:	2104      	movs	r1, #4
 800044c:	2064      	movs	r0, #100	; 0x64
 800044e:	f000 f81f 	bl	8000490 <pwm_set_frequency>

	/*Set output compare toggle mode*/
	TIM4->CCMR1 = OC1_PWM_MODE1; // Register unique to each channel
 8000452:	4b0e      	ldr	r3, [pc, #56]	; (800048c <Tim4_Ch1_Init+0xac>)
 8000454:	2260      	movs	r2, #96	; 0x60
 8000456:	619a      	str	r2, [r3, #24]

	/*Set duty cycle of PWM	% of ARR value
	 * By default, the duty cycle is set to 40% of the ARR_PRESCALER*/
	pwm_set_dutycycle(DUTY_CYCLE, TIMER4); // Register unique to each channel
 8000458:	2104      	movs	r1, #4
 800045a:	2028      	movs	r0, #40	; 0x28
 800045c:	f000 f836 	bl	80004cc <pwm_set_dutycycle>

	/*Enable Timer 4 Channel 1 in compare mode*/
	TIM4->CCER |= CCER_CC1E; // Register unique to each channel
 8000460:	4b0a      	ldr	r3, [pc, #40]	; (800048c <Tim4_Ch1_Init+0xac>)
 8000462:	6a1b      	ldr	r3, [r3, #32]
 8000464:	4a09      	ldr	r2, [pc, #36]	; (800048c <Tim4_Ch1_Init+0xac>)
 8000466:	f043 0301 	orr.w	r3, r3, #1
 800046a:	6213      	str	r3, [r2, #32]

	/*Clear counter*/
	TIM4->CNT = 0;
 800046c:	4b07      	ldr	r3, [pc, #28]	; (800048c <Tim4_Ch1_Init+0xac>)
 800046e:	2200      	movs	r2, #0
 8000470:	625a      	str	r2, [r3, #36]	; 0x24
	/*Enable counter*/
	TIM4->CR1 |= CR1_CEN;
 8000472:	4b06      	ldr	r3, [pc, #24]	; (800048c <Tim4_Ch1_Init+0xac>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a05      	ldr	r2, [pc, #20]	; (800048c <Tim4_Ch1_Init+0xac>)
 8000478:	f043 0301 	orr.w	r3, r3, #1
 800047c:	6013      	str	r3, [r2, #0]
}
 800047e:	bf00      	nop
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	40023800 	.word	0x40023800
 8000488:	40020400 	.word	0x40020400
 800048c:	40000800 	.word	0x40000800

08000490 <pwm_set_frequency>:
/*Frequency prescaler dividing down 2Mhz to a usable frequency range
 * 2 000 000 / Freq = Desired Frequency
 */

void pwm_set_frequency(uint32_t Freq, uint32_t timer)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
 8000498:	6039      	str	r1, [r7, #0]
	if (timer == 2)
 800049a:	683b      	ldr	r3, [r7, #0]
 800049c:	2b02      	cmp	r3, #2
 800049e:	d105      	bne.n	80004ac <pwm_set_frequency+0x1c>
	{
		TIM2->ARR = Freq - 1;
 80004a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	3b01      	subs	r3, #1
 80004a8:	62d3      	str	r3, [r2, #44]	; 0x2c
	else if (timer == 4)
	{
		TIM4->ARR = Freq - 1;
	}

}
 80004aa:	e006      	b.n	80004ba <pwm_set_frequency+0x2a>
	else if (timer == 4)
 80004ac:	683b      	ldr	r3, [r7, #0]
 80004ae:	2b04      	cmp	r3, #4
 80004b0:	d103      	bne.n	80004ba <pwm_set_frequency+0x2a>
		TIM4->ARR = Freq - 1;
 80004b2:	4a05      	ldr	r2, [pc, #20]	; (80004c8 <pwm_set_frequency+0x38>)
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	3b01      	subs	r3, #1
 80004b8:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80004ba:	bf00      	nop
 80004bc:	370c      	adds	r7, #12
 80004be:	46bd      	mov	sp, r7
 80004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	40000800 	.word	0x40000800

080004cc <pwm_set_dutycycle>:

/*Set the duty cycle of the PWM signal*/
void pwm_set_dutycycle(uint32_t DutyCycle, uint32_t timer)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b083      	sub	sp, #12
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
 80004d4:	6039      	str	r1, [r7, #0]
	if (timer == 2)
 80004d6:	683b      	ldr	r3, [r7, #0]
 80004d8:	2b02      	cmp	r3, #2
 80004da:	d105      	bne.n	80004e8 <pwm_set_dutycycle+0x1c>
	{
		/*Set duty cycle of Timer 2 channel 1 PWM to % of ARR value*/
		TIM2->CCR1 = DutyCycle - 1;
 80004dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	3b01      	subs	r3, #1
 80004e4:	6353      	str	r3, [r2, #52]	; 0x34
	else if (timer == 4)
	{
		/*Set duty cycle of Timer 4 channel 1 PWM to % of ARR value*/
		TIM4->CCR1 = DutyCycle - 1;
	}
}
 80004e6:	e006      	b.n	80004f6 <pwm_set_dutycycle+0x2a>
	else if (timer == 4)
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	2b04      	cmp	r3, #4
 80004ec:	d103      	bne.n	80004f6 <pwm_set_dutycycle+0x2a>
		TIM4->CCR1 = DutyCycle - 1;
 80004ee:	4a05      	ldr	r2, [pc, #20]	; (8000504 <pwm_set_dutycycle+0x38>)
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	3b01      	subs	r3, #1
 80004f4:	6353      	str	r3, [r2, #52]	; 0x34
}
 80004f6:	bf00      	nop
 80004f8:	370c      	adds	r7, #12
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop
 8000504:	40000800 	.word	0x40000800

08000508 <MotorPin_Init>:

static void MotorPin_Init(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 800050c:	4b35      	ldr	r3, [pc, #212]	; (80005e4 <MotorPin_Init+0xdc>)
 800050e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000510:	4a34      	ldr	r2, [pc, #208]	; (80005e4 <MotorPin_Init+0xdc>)
 8000512:	f043 0301 	orr.w	r3, r3, #1
 8000516:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PA5 to output mode*/
	GPIOA->MODER |= (1U<<10);
 8000518:	4b33      	ldr	r3, [pc, #204]	; (80005e8 <MotorPin_Init+0xe0>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a32      	ldr	r2, [pc, #200]	; (80005e8 <MotorPin_Init+0xe0>)
 800051e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000522:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<11);
 8000524:	4b30      	ldr	r3, [pc, #192]	; (80005e8 <MotorPin_Init+0xe0>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a2f      	ldr	r2, [pc, #188]	; (80005e8 <MotorPin_Init+0xe0>)
 800052a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800052e:	6013      	str	r3, [r2, #0]
	/*Set PA5 to pull down mode*/
	GPIOA->PUPDR &= ~(1U<<10);
 8000530:	4b2d      	ldr	r3, [pc, #180]	; (80005e8 <MotorPin_Init+0xe0>)
 8000532:	68db      	ldr	r3, [r3, #12]
 8000534:	4a2c      	ldr	r2, [pc, #176]	; (80005e8 <MotorPin_Init+0xe0>)
 8000536:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800053a:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (1U<<11);
 800053c:	4b2a      	ldr	r3, [pc, #168]	; (80005e8 <MotorPin_Init+0xe0>)
 800053e:	68db      	ldr	r3, [r3, #12]
 8000540:	4a29      	ldr	r2, [pc, #164]	; (80005e8 <MotorPin_Init+0xe0>)
 8000542:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000546:	60d3      	str	r3, [r2, #12]

	/*Set PA4 to output mode*/
	GPIOA->MODER |= (1U<<8);
 8000548:	4b27      	ldr	r3, [pc, #156]	; (80005e8 <MotorPin_Init+0xe0>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a26      	ldr	r2, [pc, #152]	; (80005e8 <MotorPin_Init+0xe0>)
 800054e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000552:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<9);
 8000554:	4b24      	ldr	r3, [pc, #144]	; (80005e8 <MotorPin_Init+0xe0>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a23      	ldr	r2, [pc, #140]	; (80005e8 <MotorPin_Init+0xe0>)
 800055a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800055e:	6013      	str	r3, [r2, #0]
	/*Set PA4 to pull down mode*/
	GPIOA->PUPDR &= ~(1U<<8);
 8000560:	4b21      	ldr	r3, [pc, #132]	; (80005e8 <MotorPin_Init+0xe0>)
 8000562:	68db      	ldr	r3, [r3, #12]
 8000564:	4a20      	ldr	r2, [pc, #128]	; (80005e8 <MotorPin_Init+0xe0>)
 8000566:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800056a:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (1U<<9);
 800056c:	4b1e      	ldr	r3, [pc, #120]	; (80005e8 <MotorPin_Init+0xe0>)
 800056e:	68db      	ldr	r3, [r3, #12]
 8000570:	4a1d      	ldr	r2, [pc, #116]	; (80005e8 <MotorPin_Init+0xe0>)
 8000572:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000576:	60d3      	str	r3, [r2, #12]

	/*Set PA6 to output mode*/
	GPIOA->MODER |= (1U<<12);
 8000578:	4b1b      	ldr	r3, [pc, #108]	; (80005e8 <MotorPin_Init+0xe0>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a1a      	ldr	r2, [pc, #104]	; (80005e8 <MotorPin_Init+0xe0>)
 800057e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000582:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<13);
 8000584:	4b18      	ldr	r3, [pc, #96]	; (80005e8 <MotorPin_Init+0xe0>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a17      	ldr	r2, [pc, #92]	; (80005e8 <MotorPin_Init+0xe0>)
 800058a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800058e:	6013      	str	r3, [r2, #0]
	/*Set PA6 to pull down mode*/
	GPIOA->PUPDR &= ~(1U<<12);
 8000590:	4b15      	ldr	r3, [pc, #84]	; (80005e8 <MotorPin_Init+0xe0>)
 8000592:	68db      	ldr	r3, [r3, #12]
 8000594:	4a14      	ldr	r2, [pc, #80]	; (80005e8 <MotorPin_Init+0xe0>)
 8000596:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800059a:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (1U<<13);
 800059c:	4b12      	ldr	r3, [pc, #72]	; (80005e8 <MotorPin_Init+0xe0>)
 800059e:	68db      	ldr	r3, [r3, #12]
 80005a0:	4a11      	ldr	r2, [pc, #68]	; (80005e8 <MotorPin_Init+0xe0>)
 80005a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005a6:	60d3      	str	r3, [r2, #12]

	/*Set PA7 to output mode*/
	GPIOA->MODER |= (1U<<14);
 80005a8:	4b0f      	ldr	r3, [pc, #60]	; (80005e8 <MotorPin_Init+0xe0>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a0e      	ldr	r2, [pc, #56]	; (80005e8 <MotorPin_Init+0xe0>)
 80005ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005b2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<15);
 80005b4:	4b0c      	ldr	r3, [pc, #48]	; (80005e8 <MotorPin_Init+0xe0>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a0b      	ldr	r2, [pc, #44]	; (80005e8 <MotorPin_Init+0xe0>)
 80005ba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80005be:	6013      	str	r3, [r2, #0]
	/*Set PA7 to pull down mode*/
	GPIOA->PUPDR &= ~(1U<<14);
 80005c0:	4b09      	ldr	r3, [pc, #36]	; (80005e8 <MotorPin_Init+0xe0>)
 80005c2:	68db      	ldr	r3, [r3, #12]
 80005c4:	4a08      	ldr	r2, [pc, #32]	; (80005e8 <MotorPin_Init+0xe0>)
 80005c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80005ca:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (1U<<15);
 80005cc:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <MotorPin_Init+0xe0>)
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	4a05      	ldr	r2, [pc, #20]	; (80005e8 <MotorPin_Init+0xe0>)
 80005d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005d6:	60d3      	str	r3, [r2, #12]
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	40023800 	.word	0x40023800
 80005e8:	40020000 	.word	0x40020000

080005ec <Motor_A_Forward>:
	TIM4->CR1 |= CR1_CEN;
}

/* NOTE: Have to add deadtime delay to prevent shoothrough*/
void Motor_A_Forward(uint32_t speed)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	MotorPin_Init();
 80005f4:	f7ff ff88 	bl	8000508 <MotorPin_Init>
	GPIOA->ODR |= IN1;
 80005f8:	4b09      	ldr	r3, [pc, #36]	; (8000620 <Motor_A_Forward+0x34>)
 80005fa:	695b      	ldr	r3, [r3, #20]
 80005fc:	4a08      	ldr	r2, [pc, #32]	; (8000620 <Motor_A_Forward+0x34>)
 80005fe:	f043 0320 	orr.w	r3, r3, #32
 8000602:	6153      	str	r3, [r2, #20]
	GPIOA->ODR &= ~IN2;
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <Motor_A_Forward+0x34>)
 8000606:	695b      	ldr	r3, [r3, #20]
 8000608:	4a05      	ldr	r2, [pc, #20]	; (8000620 <Motor_A_Forward+0x34>)
 800060a:	f023 0310 	bic.w	r3, r3, #16
 800060e:	6153      	str	r3, [r2, #20]
	pwm_set_dutycycle(speed, TIMER2);
 8000610:	2102      	movs	r1, #2
 8000612:	6878      	ldr	r0, [r7, #4]
 8000614:	f7ff ff5a 	bl	80004cc <pwm_set_dutycycle>
//	Motor_A_Status();
}
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40020000 	.word	0x40020000

08000624 <Motor_A_Reverse>:
void Motor_A_Reverse(uint32_t speed)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	MotorPin_Init();
 800062c:	f7ff ff6c 	bl	8000508 <MotorPin_Init>
	GPIOA->ODR &= ~IN1;
 8000630:	4b09      	ldr	r3, [pc, #36]	; (8000658 <Motor_A_Reverse+0x34>)
 8000632:	695b      	ldr	r3, [r3, #20]
 8000634:	4a08      	ldr	r2, [pc, #32]	; (8000658 <Motor_A_Reverse+0x34>)
 8000636:	f023 0320 	bic.w	r3, r3, #32
 800063a:	6153      	str	r3, [r2, #20]
	GPIOA->ODR |= IN2;
 800063c:	4b06      	ldr	r3, [pc, #24]	; (8000658 <Motor_A_Reverse+0x34>)
 800063e:	695b      	ldr	r3, [r3, #20]
 8000640:	4a05      	ldr	r2, [pc, #20]	; (8000658 <Motor_A_Reverse+0x34>)
 8000642:	f043 0310 	orr.w	r3, r3, #16
 8000646:	6153      	str	r3, [r2, #20]
	pwm_set_dutycycle(speed, TIMER2);
 8000648:	2102      	movs	r1, #2
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f7ff ff3e 	bl	80004cc <pwm_set_dutycycle>
//	Motor_A_Status();
}
 8000650:	bf00      	nop
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	40020000 	.word	0x40020000

0800065c <Motor_A_Brake>:

void Motor_A_Brake(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
	MotorPin_Init();
 8000660:	f7ff ff52 	bl	8000508 <MotorPin_Init>
	GPIOA->ODR &= ~IN1;
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <Motor_A_Brake+0x24>)
 8000666:	695b      	ldr	r3, [r3, #20]
 8000668:	4a05      	ldr	r2, [pc, #20]	; (8000680 <Motor_A_Brake+0x24>)
 800066a:	f023 0320 	bic.w	r3, r3, #32
 800066e:	6153      	str	r3, [r2, #20]
	GPIOA->ODR &= ~IN2;
 8000670:	4b03      	ldr	r3, [pc, #12]	; (8000680 <Motor_A_Brake+0x24>)
 8000672:	695b      	ldr	r3, [r3, #20]
 8000674:	4a02      	ldr	r2, [pc, #8]	; (8000680 <Motor_A_Brake+0x24>)
 8000676:	f023 0310 	bic.w	r3, r3, #16
 800067a:	6153      	str	r3, [r2, #20]
//	Motor_A_Status();
}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40020000 	.word	0x40020000

08000684 <Motor_B_Forward>:
	}
}

//////////////////////////////////////////////
void Motor_B_Forward(uint32_t speed)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	MotorPin_Init();
 800068c:	f7ff ff3c 	bl	8000508 <MotorPin_Init>
	GPIOA->ODR |= IN3;
 8000690:	4b09      	ldr	r3, [pc, #36]	; (80006b8 <Motor_B_Forward+0x34>)
 8000692:	695b      	ldr	r3, [r3, #20]
 8000694:	4a08      	ldr	r2, [pc, #32]	; (80006b8 <Motor_B_Forward+0x34>)
 8000696:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800069a:	6153      	str	r3, [r2, #20]
	GPIOA->ODR &= ~IN4;
 800069c:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <Motor_B_Forward+0x34>)
 800069e:	695b      	ldr	r3, [r3, #20]
 80006a0:	4a05      	ldr	r2, [pc, #20]	; (80006b8 <Motor_B_Forward+0x34>)
 80006a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80006a6:	6153      	str	r3, [r2, #20]
	pwm_set_dutycycle(speed, TIMER4);
 80006a8:	2104      	movs	r1, #4
 80006aa:	6878      	ldr	r0, [r7, #4]
 80006ac:	f7ff ff0e 	bl	80004cc <pwm_set_dutycycle>
//	Motor_B_Status();
}
 80006b0:	bf00      	nop
 80006b2:	3708      	adds	r7, #8
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40020000 	.word	0x40020000

080006bc <Motor_B_Reverse>:

void Motor_B_Reverse(uint32_t speed)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
	MotorPin_Init();
 80006c4:	f7ff ff20 	bl	8000508 <MotorPin_Init>
	GPIOA->ODR &= ~IN3;
 80006c8:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <Motor_B_Reverse+0x34>)
 80006ca:	695b      	ldr	r3, [r3, #20]
 80006cc:	4a08      	ldr	r2, [pc, #32]	; (80006f0 <Motor_B_Reverse+0x34>)
 80006ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80006d2:	6153      	str	r3, [r2, #20]
	GPIOA->ODR |= IN4;
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <Motor_B_Reverse+0x34>)
 80006d6:	695b      	ldr	r3, [r3, #20]
 80006d8:	4a05      	ldr	r2, [pc, #20]	; (80006f0 <Motor_B_Reverse+0x34>)
 80006da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006de:	6153      	str	r3, [r2, #20]
	pwm_set_dutycycle(speed, TIMER4);
 80006e0:	2104      	movs	r1, #4
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f7ff fef2 	bl	80004cc <pwm_set_dutycycle>
//	Motor_B_Status();
}
 80006e8:	bf00      	nop
 80006ea:	3708      	adds	r7, #8
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40020000 	.word	0x40020000

080006f4 <Motor_B_Brake>:
void Motor_B_Brake(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
	MotorPin_Init();
 80006f8:	f7ff ff06 	bl	8000508 <MotorPin_Init>
	GPIOA->ODR &= ~IN3;
 80006fc:	4b06      	ldr	r3, [pc, #24]	; (8000718 <Motor_B_Brake+0x24>)
 80006fe:	695b      	ldr	r3, [r3, #20]
 8000700:	4a05      	ldr	r2, [pc, #20]	; (8000718 <Motor_B_Brake+0x24>)
 8000702:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000706:	6153      	str	r3, [r2, #20]
	GPIOA->ODR &= ~IN4;
 8000708:	4b03      	ldr	r3, [pc, #12]	; (8000718 <Motor_B_Brake+0x24>)
 800070a:	695b      	ldr	r3, [r3, #20]
 800070c:	4a02      	ldr	r2, [pc, #8]	; (8000718 <Motor_B_Brake+0x24>)
 800070e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000712:	6153      	str	r3, [r2, #20]
//	Motor_B_Status();
}
 8000714:	bf00      	nop
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40020000 	.word	0x40020000

0800071c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]
 800072c:	e00a      	b.n	8000744 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800072e:	f3af 8000 	nop.w
 8000732:	4601      	mov	r1, r0
 8000734:	68bb      	ldr	r3, [r7, #8]
 8000736:	1c5a      	adds	r2, r3, #1
 8000738:	60ba      	str	r2, [r7, #8]
 800073a:	b2ca      	uxtb	r2, r1
 800073c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800073e:	697b      	ldr	r3, [r7, #20]
 8000740:	3301      	adds	r3, #1
 8000742:	617b      	str	r3, [r7, #20]
 8000744:	697a      	ldr	r2, [r7, #20]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	429a      	cmp	r2, r3
 800074a:	dbf0      	blt.n	800072e <_read+0x12>
  }

  return len;
 800074c:	687b      	ldr	r3, [r7, #4]
}
 800074e:	4618      	mov	r0, r3
 8000750:	3718      	adds	r7, #24
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000756:	b580      	push	{r7, lr}
 8000758:	b086      	sub	sp, #24
 800075a:	af00      	add	r7, sp, #0
 800075c:	60f8      	str	r0, [r7, #12]
 800075e:	60b9      	str	r1, [r7, #8]
 8000760:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000762:	2300      	movs	r3, #0
 8000764:	617b      	str	r3, [r7, #20]
 8000766:	e009      	b.n	800077c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	1c5a      	adds	r2, r3, #1
 800076c:	60ba      	str	r2, [r7, #8]
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	4618      	mov	r0, r3
 8000772:	f000 f877 	bl	8000864 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000776:	697b      	ldr	r3, [r7, #20]
 8000778:	3301      	adds	r3, #1
 800077a:	617b      	str	r3, [r7, #20]
 800077c:	697a      	ldr	r2, [r7, #20]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	429a      	cmp	r2, r3
 8000782:	dbf1      	blt.n	8000768 <_write+0x12>
  }
  return len;
 8000784:	687b      	ldr	r3, [r7, #4]
}
 8000786:	4618      	mov	r0, r3
 8000788:	3718      	adds	r7, #24
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <_close>:

int _close(int file)
{
 800078e:	b480      	push	{r7}
 8000790:	b083      	sub	sp, #12
 8000792:	af00      	add	r7, sp, #0
 8000794:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000796:	f04f 33ff 	mov.w	r3, #4294967295
}
 800079a:	4618      	mov	r0, r3
 800079c:	370c      	adds	r7, #12
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr

080007a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80007a6:	b480      	push	{r7}
 80007a8:	b083      	sub	sp, #12
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	6078      	str	r0, [r7, #4]
 80007ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007b6:	605a      	str	r2, [r3, #4]
  return 0;
 80007b8:	2300      	movs	r3, #0
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	370c      	adds	r7, #12
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr

080007c6 <_isatty>:

int _isatty(int file)
{
 80007c6:	b480      	push	{r7}
 80007c8:	b083      	sub	sp, #12
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80007ce:	2301      	movs	r3, #1
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr

080007dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80007dc:	b480      	push	{r7}
 80007de:	b085      	sub	sp, #20
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	60f8      	str	r0, [r7, #12]
 80007e4:	60b9      	str	r1, [r7, #8]
 80007e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3714      	adds	r7, #20
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
	...

080007f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b086      	sub	sp, #24
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000800:	4a14      	ldr	r2, [pc, #80]	; (8000854 <_sbrk+0x5c>)
 8000802:	4b15      	ldr	r3, [pc, #84]	; (8000858 <_sbrk+0x60>)
 8000804:	1ad3      	subs	r3, r2, r3
 8000806:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800080c:	4b13      	ldr	r3, [pc, #76]	; (800085c <_sbrk+0x64>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d102      	bne.n	800081a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000814:	4b11      	ldr	r3, [pc, #68]	; (800085c <_sbrk+0x64>)
 8000816:	4a12      	ldr	r2, [pc, #72]	; (8000860 <_sbrk+0x68>)
 8000818:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800081a:	4b10      	ldr	r3, [pc, #64]	; (800085c <_sbrk+0x64>)
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	4413      	add	r3, r2
 8000822:	693a      	ldr	r2, [r7, #16]
 8000824:	429a      	cmp	r2, r3
 8000826:	d207      	bcs.n	8000838 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000828:	f000 fa66 	bl	8000cf8 <__errno>
 800082c:	4603      	mov	r3, r0
 800082e:	220c      	movs	r2, #12
 8000830:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000832:	f04f 33ff 	mov.w	r3, #4294967295
 8000836:	e009      	b.n	800084c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000838:	4b08      	ldr	r3, [pc, #32]	; (800085c <_sbrk+0x64>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800083e:	4b07      	ldr	r3, [pc, #28]	; (800085c <_sbrk+0x64>)
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	4413      	add	r3, r2
 8000846:	4a05      	ldr	r2, [pc, #20]	; (800085c <_sbrk+0x64>)
 8000848:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800084a:	68fb      	ldr	r3, [r7, #12]
}
 800084c:	4618      	mov	r0, r3
 800084e:	3718      	adds	r7, #24
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	20018000 	.word	0x20018000
 8000858:	00000400 	.word	0x00000400
 800085c:	2000007c 	.word	0x2000007c
 8000860:	200001d0 	.word	0x200001d0

08000864 <__io_putchar>:
static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk,  uint32_t BaudRate);
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate);
void uart2_write(int ch);

int __io_putchar(int ch)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f000 f875 	bl	800095c <uart2_write>
	return ch;
 8000872:	687b      	ldr	r3, [r7, #4]
}
 8000874:	4618      	mov	r0, r3
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}

0800087c <uart2_rxtx_init>:

void uart2_rxtx_init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
	/****************Configure uart  pin using gpio pin***************/
	/*Enable clock access to gpioa */
	RCC->AHB1ENR |= GPIOAEN;
 8000880:	4b32      	ldr	r3, [pc, #200]	; (800094c <uart2_rxtx_init+0xd0>)
 8000882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000884:	4a31      	ldr	r2, [pc, #196]	; (800094c <uart2_rxtx_init+0xd0>)
 8000886:	f043 0301 	orr.w	r3, r3, #1
 800088a:	6313      	str	r3, [r2, #48]	; 0x30


	/*Set PA2 mode to alternate function mode*/
	GPIOA->MODER &=~ (1U<<4);
 800088c:	4b30      	ldr	r3, [pc, #192]	; (8000950 <uart2_rxtx_init+0xd4>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a2f      	ldr	r2, [pc, #188]	; (8000950 <uart2_rxtx_init+0xd4>)
 8000892:	f023 0310 	bic.w	r3, r3, #16
 8000896:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 8000898:	4b2d      	ldr	r3, [pc, #180]	; (8000950 <uart2_rxtx_init+0xd4>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a2c      	ldr	r2, [pc, #176]	; (8000950 <uart2_rxtx_init+0xd4>)
 800089e:	f043 0320 	orr.w	r3, r3, #32
 80008a2:	6013      	str	r3, [r2, #0]

	/*Set PA2 alternate function type to UART_TX (AF07)*/
	GPIOA->AFR[0]|= (1U<<8);
 80008a4:	4b2a      	ldr	r3, [pc, #168]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008a6:	6a1b      	ldr	r3, [r3, #32]
 80008a8:	4a29      	ldr	r2, [pc, #164]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008ae:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|= (1U<<9);
 80008b0:	4b27      	ldr	r3, [pc, #156]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008b2:	6a1b      	ldr	r3, [r3, #32]
 80008b4:	4a26      	ldr	r2, [pc, #152]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80008ba:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|= (1U<<10);
 80008bc:	4b24      	ldr	r3, [pc, #144]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008be:	6a1b      	ldr	r3, [r3, #32]
 80008c0:	4a23      	ldr	r2, [pc, #140]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008c6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]&=~ (1U<<11);
 80008c8:	4b21      	ldr	r3, [pc, #132]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008ca:	6a1b      	ldr	r3, [r3, #32]
 80008cc:	4a20      	ldr	r2, [pc, #128]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80008d2:	6213      	str	r3, [r2, #32]

	/*Set PA3 mode to alternate function mode*/
	GPIOA->MODER &=~ (1U<<6);
 80008d4:	4b1e      	ldr	r3, [pc, #120]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a1d      	ldr	r2, [pc, #116]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80008de:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<7);
 80008e0:	4b1b      	ldr	r3, [pc, #108]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a1a      	ldr	r2, [pc, #104]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008ea:	6013      	str	r3, [r2, #0]

	/*Set PA3 alternate function type to UART_RX (AF07)*/
	GPIOA->AFR[0]|= (1U<<12);
 80008ec:	4b18      	ldr	r3, [pc, #96]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008ee:	6a1b      	ldr	r3, [r3, #32]
 80008f0:	4a17      	ldr	r2, [pc, #92]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008f6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|= (1U<<13);
 80008f8:	4b15      	ldr	r3, [pc, #84]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008fa:	6a1b      	ldr	r3, [r3, #32]
 80008fc:	4a14      	ldr	r2, [pc, #80]	; (8000950 <uart2_rxtx_init+0xd4>)
 80008fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000902:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|= (1U<<14);
 8000904:	4b12      	ldr	r3, [pc, #72]	; (8000950 <uart2_rxtx_init+0xd4>)
 8000906:	6a1b      	ldr	r3, [r3, #32]
 8000908:	4a11      	ldr	r2, [pc, #68]	; (8000950 <uart2_rxtx_init+0xd4>)
 800090a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800090e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]&=~ (1U<<15);
 8000910:	4b0f      	ldr	r3, [pc, #60]	; (8000950 <uart2_rxtx_init+0xd4>)
 8000912:	6a1b      	ldr	r3, [r3, #32]
 8000914:	4a0e      	ldr	r2, [pc, #56]	; (8000950 <uart2_rxtx_init+0xd4>)
 8000916:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800091a:	6213      	str	r3, [r2, #32]



	/****************Configure uart module ***************/
	/*Enable clock access to uart2 */
	RCC->APB1ENR |= USART2EN;
 800091c:	4b0b      	ldr	r3, [pc, #44]	; (800094c <uart2_rxtx_init+0xd0>)
 800091e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000920:	4a0a      	ldr	r2, [pc, #40]	; (800094c <uart2_rxtx_init+0xd0>)
 8000922:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000926:	6413      	str	r3, [r2, #64]	; 0x40

	/*Configure baudrate*/
	uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 8000928:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800092c:	4909      	ldr	r1, [pc, #36]	; (8000954 <uart2_rxtx_init+0xd8>)
 800092e:	480a      	ldr	r0, [pc, #40]	; (8000958 <uart2_rxtx_init+0xdc>)
 8000930:	f000 f82c 	bl	800098c <uart_set_baudrate>

	/*Configure the transfer direction*/
	USART2->CR1 = (CR1_TE | CR1_RE);
 8000934:	4b08      	ldr	r3, [pc, #32]	; (8000958 <uart2_rxtx_init+0xdc>)
 8000936:	220c      	movs	r2, #12
 8000938:	60da      	str	r2, [r3, #12]

	/*Enable uart module*/
	USART2->CR1 |= CR1_UE;
 800093a:	4b07      	ldr	r3, [pc, #28]	; (8000958 <uart2_rxtx_init+0xdc>)
 800093c:	68db      	ldr	r3, [r3, #12]
 800093e:	4a06      	ldr	r2, [pc, #24]	; (8000958 <uart2_rxtx_init+0xdc>)
 8000940:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000944:	60d3      	str	r3, [r2, #12]

}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40023800 	.word	0x40023800
 8000950:	40020000 	.word	0x40020000
 8000954:	00f42400 	.word	0x00f42400
 8000958:	40004400 	.word	0x40004400

0800095c <uart2_write>:
	return USART2->DR;

}

void uart2_write(int ch)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
	/*Make sure the transmit data register is empty*/
	while(!(USART2->SR & SR_TXE)){} // Program stays here until condition in while loop no longer holds
 8000964:	bf00      	nop
 8000966:	4b08      	ldr	r3, [pc, #32]	; (8000988 <uart2_write+0x2c>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800096e:	2b00      	cmp	r3, #0
 8000970:	d0f9      	beq.n	8000966 <uart2_write+0xa>

	/*Write to transmit data register*/
	USART2->DR = (ch & 0xFF);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4a04      	ldr	r2, [pc, #16]	; (8000988 <uart2_write+0x2c>)
 8000976:	b2db      	uxtb	r3, r3
 8000978:	6053      	str	r3, [r2, #4]
}
 800097a:	bf00      	nop
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	40004400 	.word	0x40004400

0800098c <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk,  uint32_t BaudRate)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af00      	add	r7, sp, #0
 8000992:	60f8      	str	r0, [r7, #12]
 8000994:	60b9      	str	r1, [r7, #8]
 8000996:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk,BaudRate);
 8000998:	6879      	ldr	r1, [r7, #4]
 800099a:	68b8      	ldr	r0, [r7, #8]
 800099c:	f000 f808 	bl	80009b0 <compute_uart_bd>
 80009a0:	4603      	mov	r3, r0
 80009a2:	461a      	mov	r2, r3
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	609a      	str	r2, [r3, #8]
}
 80009a8:	bf00      	nop
 80009aa:	3710      	adds	r7, #16
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <compute_uart_bd>:
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	085a      	lsrs	r2, r3, #1
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	441a      	add	r2, r3
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c8:	b29b      	uxth	r3, r3
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	370c      	adds	r7, #12
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
	...

080009d8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009d8:	480d      	ldr	r0, [pc, #52]	; (8000a10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009da:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80009dc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009e0:	480c      	ldr	r0, [pc, #48]	; (8000a14 <LoopForever+0x6>)
  ldr r1, =_edata
 80009e2:	490d      	ldr	r1, [pc, #52]	; (8000a18 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009e4:	4a0d      	ldr	r2, [pc, #52]	; (8000a1c <LoopForever+0xe>)
  movs r3, #0
 80009e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009e8:	e002      	b.n	80009f0 <LoopCopyDataInit>

080009ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ee:	3304      	adds	r3, #4

080009f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009f4:	d3f9      	bcc.n	80009ea <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009f6:	4a0a      	ldr	r2, [pc, #40]	; (8000a20 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009f8:	4c0a      	ldr	r4, [pc, #40]	; (8000a24 <LoopForever+0x16>)
  movs r3, #0
 80009fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009fc:	e001      	b.n	8000a02 <LoopFillZerobss>

080009fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a00:	3204      	adds	r2, #4

08000a02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a04:	d3fb      	bcc.n	80009fe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a06:	f000 f97d 	bl	8000d04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a0a:	f7ff fc39 	bl	8000280 <main>

08000a0e <LoopForever>:

LoopForever:
  b LoopForever
 8000a0e:	e7fe      	b.n	8000a0e <LoopForever>
  ldr   r0, =_estack
 8000a10:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000a14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a18:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a1c:	08001900 	.word	0x08001900
  ldr r2, =_sbss
 8000a20:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a24:	200001cc 	.word	0x200001cc

08000a28 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a28:	e7fe      	b.n	8000a28 <ADC_IRQHandler>
	...

08000a2c <std>:
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	b510      	push	{r4, lr}
 8000a30:	4604      	mov	r4, r0
 8000a32:	e9c0 3300 	strd	r3, r3, [r0]
 8000a36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8000a3a:	6083      	str	r3, [r0, #8]
 8000a3c:	8181      	strh	r1, [r0, #12]
 8000a3e:	6643      	str	r3, [r0, #100]	; 0x64
 8000a40:	81c2      	strh	r2, [r0, #14]
 8000a42:	6183      	str	r3, [r0, #24]
 8000a44:	4619      	mov	r1, r3
 8000a46:	2208      	movs	r2, #8
 8000a48:	305c      	adds	r0, #92	; 0x5c
 8000a4a:	f000 f906 	bl	8000c5a <memset>
 8000a4e:	4b0d      	ldr	r3, [pc, #52]	; (8000a84 <std+0x58>)
 8000a50:	6263      	str	r3, [r4, #36]	; 0x24
 8000a52:	4b0d      	ldr	r3, [pc, #52]	; (8000a88 <std+0x5c>)
 8000a54:	62a3      	str	r3, [r4, #40]	; 0x28
 8000a56:	4b0d      	ldr	r3, [pc, #52]	; (8000a8c <std+0x60>)
 8000a58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000a5a:	4b0d      	ldr	r3, [pc, #52]	; (8000a90 <std+0x64>)
 8000a5c:	6323      	str	r3, [r4, #48]	; 0x30
 8000a5e:	4b0d      	ldr	r3, [pc, #52]	; (8000a94 <std+0x68>)
 8000a60:	6224      	str	r4, [r4, #32]
 8000a62:	429c      	cmp	r4, r3
 8000a64:	d006      	beq.n	8000a74 <std+0x48>
 8000a66:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8000a6a:	4294      	cmp	r4, r2
 8000a6c:	d002      	beq.n	8000a74 <std+0x48>
 8000a6e:	33d0      	adds	r3, #208	; 0xd0
 8000a70:	429c      	cmp	r4, r3
 8000a72:	d105      	bne.n	8000a80 <std+0x54>
 8000a74:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8000a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000a7c:	f000 b966 	b.w	8000d4c <__retarget_lock_init_recursive>
 8000a80:	bd10      	pop	{r4, pc}
 8000a82:	bf00      	nop
 8000a84:	08000bd5 	.word	0x08000bd5
 8000a88:	08000bf7 	.word	0x08000bf7
 8000a8c:	08000c2f 	.word	0x08000c2f
 8000a90:	08000c53 	.word	0x08000c53
 8000a94:	20000080 	.word	0x20000080

08000a98 <stdio_exit_handler>:
 8000a98:	4a02      	ldr	r2, [pc, #8]	; (8000aa4 <stdio_exit_handler+0xc>)
 8000a9a:	4903      	ldr	r1, [pc, #12]	; (8000aa8 <stdio_exit_handler+0x10>)
 8000a9c:	4803      	ldr	r0, [pc, #12]	; (8000aac <stdio_exit_handler+0x14>)
 8000a9e:	f000 b869 	b.w	8000b74 <_fwalk_sglue>
 8000aa2:	bf00      	nop
 8000aa4:	20000000 	.word	0x20000000
 8000aa8:	080015f9 	.word	0x080015f9
 8000aac:	2000000c 	.word	0x2000000c

08000ab0 <cleanup_stdio>:
 8000ab0:	6841      	ldr	r1, [r0, #4]
 8000ab2:	4b0c      	ldr	r3, [pc, #48]	; (8000ae4 <cleanup_stdio+0x34>)
 8000ab4:	4299      	cmp	r1, r3
 8000ab6:	b510      	push	{r4, lr}
 8000ab8:	4604      	mov	r4, r0
 8000aba:	d001      	beq.n	8000ac0 <cleanup_stdio+0x10>
 8000abc:	f000 fd9c 	bl	80015f8 <_fflush_r>
 8000ac0:	68a1      	ldr	r1, [r4, #8]
 8000ac2:	4b09      	ldr	r3, [pc, #36]	; (8000ae8 <cleanup_stdio+0x38>)
 8000ac4:	4299      	cmp	r1, r3
 8000ac6:	d002      	beq.n	8000ace <cleanup_stdio+0x1e>
 8000ac8:	4620      	mov	r0, r4
 8000aca:	f000 fd95 	bl	80015f8 <_fflush_r>
 8000ace:	68e1      	ldr	r1, [r4, #12]
 8000ad0:	4b06      	ldr	r3, [pc, #24]	; (8000aec <cleanup_stdio+0x3c>)
 8000ad2:	4299      	cmp	r1, r3
 8000ad4:	d004      	beq.n	8000ae0 <cleanup_stdio+0x30>
 8000ad6:	4620      	mov	r0, r4
 8000ad8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000adc:	f000 bd8c 	b.w	80015f8 <_fflush_r>
 8000ae0:	bd10      	pop	{r4, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20000080 	.word	0x20000080
 8000ae8:	200000e8 	.word	0x200000e8
 8000aec:	20000150 	.word	0x20000150

08000af0 <global_stdio_init.part.0>:
 8000af0:	b510      	push	{r4, lr}
 8000af2:	4b0b      	ldr	r3, [pc, #44]	; (8000b20 <global_stdio_init.part.0+0x30>)
 8000af4:	4c0b      	ldr	r4, [pc, #44]	; (8000b24 <global_stdio_init.part.0+0x34>)
 8000af6:	4a0c      	ldr	r2, [pc, #48]	; (8000b28 <global_stdio_init.part.0+0x38>)
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	4620      	mov	r0, r4
 8000afc:	2200      	movs	r2, #0
 8000afe:	2104      	movs	r1, #4
 8000b00:	f7ff ff94 	bl	8000a2c <std>
 8000b04:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8000b08:	2201      	movs	r2, #1
 8000b0a:	2109      	movs	r1, #9
 8000b0c:	f7ff ff8e 	bl	8000a2c <std>
 8000b10:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000b14:	2202      	movs	r2, #2
 8000b16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000b1a:	2112      	movs	r1, #18
 8000b1c:	f7ff bf86 	b.w	8000a2c <std>
 8000b20:	200001b8 	.word	0x200001b8
 8000b24:	20000080 	.word	0x20000080
 8000b28:	08000a99 	.word	0x08000a99

08000b2c <__sfp_lock_acquire>:
 8000b2c:	4801      	ldr	r0, [pc, #4]	; (8000b34 <__sfp_lock_acquire+0x8>)
 8000b2e:	f000 b90e 	b.w	8000d4e <__retarget_lock_acquire_recursive>
 8000b32:	bf00      	nop
 8000b34:	200001c1 	.word	0x200001c1

08000b38 <__sfp_lock_release>:
 8000b38:	4801      	ldr	r0, [pc, #4]	; (8000b40 <__sfp_lock_release+0x8>)
 8000b3a:	f000 b909 	b.w	8000d50 <__retarget_lock_release_recursive>
 8000b3e:	bf00      	nop
 8000b40:	200001c1 	.word	0x200001c1

08000b44 <__sinit>:
 8000b44:	b510      	push	{r4, lr}
 8000b46:	4604      	mov	r4, r0
 8000b48:	f7ff fff0 	bl	8000b2c <__sfp_lock_acquire>
 8000b4c:	6a23      	ldr	r3, [r4, #32]
 8000b4e:	b11b      	cbz	r3, 8000b58 <__sinit+0x14>
 8000b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000b54:	f7ff bff0 	b.w	8000b38 <__sfp_lock_release>
 8000b58:	4b04      	ldr	r3, [pc, #16]	; (8000b6c <__sinit+0x28>)
 8000b5a:	6223      	str	r3, [r4, #32]
 8000b5c:	4b04      	ldr	r3, [pc, #16]	; (8000b70 <__sinit+0x2c>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d1f5      	bne.n	8000b50 <__sinit+0xc>
 8000b64:	f7ff ffc4 	bl	8000af0 <global_stdio_init.part.0>
 8000b68:	e7f2      	b.n	8000b50 <__sinit+0xc>
 8000b6a:	bf00      	nop
 8000b6c:	08000ab1 	.word	0x08000ab1
 8000b70:	200001b8 	.word	0x200001b8

08000b74 <_fwalk_sglue>:
 8000b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000b78:	4607      	mov	r7, r0
 8000b7a:	4688      	mov	r8, r1
 8000b7c:	4614      	mov	r4, r2
 8000b7e:	2600      	movs	r6, #0
 8000b80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8000b84:	f1b9 0901 	subs.w	r9, r9, #1
 8000b88:	d505      	bpl.n	8000b96 <_fwalk_sglue+0x22>
 8000b8a:	6824      	ldr	r4, [r4, #0]
 8000b8c:	2c00      	cmp	r4, #0
 8000b8e:	d1f7      	bne.n	8000b80 <_fwalk_sglue+0xc>
 8000b90:	4630      	mov	r0, r6
 8000b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000b96:	89ab      	ldrh	r3, [r5, #12]
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d907      	bls.n	8000bac <_fwalk_sglue+0x38>
 8000b9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	d003      	beq.n	8000bac <_fwalk_sglue+0x38>
 8000ba4:	4629      	mov	r1, r5
 8000ba6:	4638      	mov	r0, r7
 8000ba8:	47c0      	blx	r8
 8000baa:	4306      	orrs	r6, r0
 8000bac:	3568      	adds	r5, #104	; 0x68
 8000bae:	e7e9      	b.n	8000b84 <_fwalk_sglue+0x10>

08000bb0 <iprintf>:
 8000bb0:	b40f      	push	{r0, r1, r2, r3}
 8000bb2:	b507      	push	{r0, r1, r2, lr}
 8000bb4:	4906      	ldr	r1, [pc, #24]	; (8000bd0 <iprintf+0x20>)
 8000bb6:	ab04      	add	r3, sp, #16
 8000bb8:	6808      	ldr	r0, [r1, #0]
 8000bba:	f853 2b04 	ldr.w	r2, [r3], #4
 8000bbe:	6881      	ldr	r1, [r0, #8]
 8000bc0:	9301      	str	r3, [sp, #4]
 8000bc2:	f000 f9e9 	bl	8000f98 <_vfiprintf_r>
 8000bc6:	b003      	add	sp, #12
 8000bc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr
 8000bd0:	20000058 	.word	0x20000058

08000bd4 <__sread>:
 8000bd4:	b510      	push	{r4, lr}
 8000bd6:	460c      	mov	r4, r1
 8000bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8000bdc:	f000 f868 	bl	8000cb0 <_read_r>
 8000be0:	2800      	cmp	r0, #0
 8000be2:	bfab      	itete	ge
 8000be4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8000be6:	89a3      	ldrhlt	r3, [r4, #12]
 8000be8:	181b      	addge	r3, r3, r0
 8000bea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8000bee:	bfac      	ite	ge
 8000bf0:	6563      	strge	r3, [r4, #84]	; 0x54
 8000bf2:	81a3      	strhlt	r3, [r4, #12]
 8000bf4:	bd10      	pop	{r4, pc}

08000bf6 <__swrite>:
 8000bf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000bfa:	461f      	mov	r7, r3
 8000bfc:	898b      	ldrh	r3, [r1, #12]
 8000bfe:	05db      	lsls	r3, r3, #23
 8000c00:	4605      	mov	r5, r0
 8000c02:	460c      	mov	r4, r1
 8000c04:	4616      	mov	r6, r2
 8000c06:	d505      	bpl.n	8000c14 <__swrite+0x1e>
 8000c08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	2200      	movs	r2, #0
 8000c10:	f000 f83c 	bl	8000c8c <_lseek_r>
 8000c14:	89a3      	ldrh	r3, [r4, #12]
 8000c16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8000c1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000c1e:	81a3      	strh	r3, [r4, #12]
 8000c20:	4632      	mov	r2, r6
 8000c22:	463b      	mov	r3, r7
 8000c24:	4628      	mov	r0, r5
 8000c26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000c2a:	f000 b853 	b.w	8000cd4 <_write_r>

08000c2e <__sseek>:
 8000c2e:	b510      	push	{r4, lr}
 8000c30:	460c      	mov	r4, r1
 8000c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8000c36:	f000 f829 	bl	8000c8c <_lseek_r>
 8000c3a:	1c43      	adds	r3, r0, #1
 8000c3c:	89a3      	ldrh	r3, [r4, #12]
 8000c3e:	bf15      	itete	ne
 8000c40:	6560      	strne	r0, [r4, #84]	; 0x54
 8000c42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8000c46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8000c4a:	81a3      	strheq	r3, [r4, #12]
 8000c4c:	bf18      	it	ne
 8000c4e:	81a3      	strhne	r3, [r4, #12]
 8000c50:	bd10      	pop	{r4, pc}

08000c52 <__sclose>:
 8000c52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8000c56:	f000 b809 	b.w	8000c6c <_close_r>

08000c5a <memset>:
 8000c5a:	4402      	add	r2, r0
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d100      	bne.n	8000c64 <memset+0xa>
 8000c62:	4770      	bx	lr
 8000c64:	f803 1b01 	strb.w	r1, [r3], #1
 8000c68:	e7f9      	b.n	8000c5e <memset+0x4>
	...

08000c6c <_close_r>:
 8000c6c:	b538      	push	{r3, r4, r5, lr}
 8000c6e:	4d06      	ldr	r5, [pc, #24]	; (8000c88 <_close_r+0x1c>)
 8000c70:	2300      	movs	r3, #0
 8000c72:	4604      	mov	r4, r0
 8000c74:	4608      	mov	r0, r1
 8000c76:	602b      	str	r3, [r5, #0]
 8000c78:	f7ff fd89 	bl	800078e <_close>
 8000c7c:	1c43      	adds	r3, r0, #1
 8000c7e:	d102      	bne.n	8000c86 <_close_r+0x1a>
 8000c80:	682b      	ldr	r3, [r5, #0]
 8000c82:	b103      	cbz	r3, 8000c86 <_close_r+0x1a>
 8000c84:	6023      	str	r3, [r4, #0]
 8000c86:	bd38      	pop	{r3, r4, r5, pc}
 8000c88:	200001bc 	.word	0x200001bc

08000c8c <_lseek_r>:
 8000c8c:	b538      	push	{r3, r4, r5, lr}
 8000c8e:	4d07      	ldr	r5, [pc, #28]	; (8000cac <_lseek_r+0x20>)
 8000c90:	4604      	mov	r4, r0
 8000c92:	4608      	mov	r0, r1
 8000c94:	4611      	mov	r1, r2
 8000c96:	2200      	movs	r2, #0
 8000c98:	602a      	str	r2, [r5, #0]
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	f7ff fd9e 	bl	80007dc <_lseek>
 8000ca0:	1c43      	adds	r3, r0, #1
 8000ca2:	d102      	bne.n	8000caa <_lseek_r+0x1e>
 8000ca4:	682b      	ldr	r3, [r5, #0]
 8000ca6:	b103      	cbz	r3, 8000caa <_lseek_r+0x1e>
 8000ca8:	6023      	str	r3, [r4, #0]
 8000caa:	bd38      	pop	{r3, r4, r5, pc}
 8000cac:	200001bc 	.word	0x200001bc

08000cb0 <_read_r>:
 8000cb0:	b538      	push	{r3, r4, r5, lr}
 8000cb2:	4d07      	ldr	r5, [pc, #28]	; (8000cd0 <_read_r+0x20>)
 8000cb4:	4604      	mov	r4, r0
 8000cb6:	4608      	mov	r0, r1
 8000cb8:	4611      	mov	r1, r2
 8000cba:	2200      	movs	r2, #0
 8000cbc:	602a      	str	r2, [r5, #0]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	f7ff fd2c 	bl	800071c <_read>
 8000cc4:	1c43      	adds	r3, r0, #1
 8000cc6:	d102      	bne.n	8000cce <_read_r+0x1e>
 8000cc8:	682b      	ldr	r3, [r5, #0]
 8000cca:	b103      	cbz	r3, 8000cce <_read_r+0x1e>
 8000ccc:	6023      	str	r3, [r4, #0]
 8000cce:	bd38      	pop	{r3, r4, r5, pc}
 8000cd0:	200001bc 	.word	0x200001bc

08000cd4 <_write_r>:
 8000cd4:	b538      	push	{r3, r4, r5, lr}
 8000cd6:	4d07      	ldr	r5, [pc, #28]	; (8000cf4 <_write_r+0x20>)
 8000cd8:	4604      	mov	r4, r0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	4611      	mov	r1, r2
 8000cde:	2200      	movs	r2, #0
 8000ce0:	602a      	str	r2, [r5, #0]
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	f7ff fd37 	bl	8000756 <_write>
 8000ce8:	1c43      	adds	r3, r0, #1
 8000cea:	d102      	bne.n	8000cf2 <_write_r+0x1e>
 8000cec:	682b      	ldr	r3, [r5, #0]
 8000cee:	b103      	cbz	r3, 8000cf2 <_write_r+0x1e>
 8000cf0:	6023      	str	r3, [r4, #0]
 8000cf2:	bd38      	pop	{r3, r4, r5, pc}
 8000cf4:	200001bc 	.word	0x200001bc

08000cf8 <__errno>:
 8000cf8:	4b01      	ldr	r3, [pc, #4]	; (8000d00 <__errno+0x8>)
 8000cfa:	6818      	ldr	r0, [r3, #0]
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	20000058 	.word	0x20000058

08000d04 <__libc_init_array>:
 8000d04:	b570      	push	{r4, r5, r6, lr}
 8000d06:	4d0d      	ldr	r5, [pc, #52]	; (8000d3c <__libc_init_array+0x38>)
 8000d08:	4c0d      	ldr	r4, [pc, #52]	; (8000d40 <__libc_init_array+0x3c>)
 8000d0a:	1b64      	subs	r4, r4, r5
 8000d0c:	10a4      	asrs	r4, r4, #2
 8000d0e:	2600      	movs	r6, #0
 8000d10:	42a6      	cmp	r6, r4
 8000d12:	d109      	bne.n	8000d28 <__libc_init_array+0x24>
 8000d14:	4d0b      	ldr	r5, [pc, #44]	; (8000d44 <__libc_init_array+0x40>)
 8000d16:	4c0c      	ldr	r4, [pc, #48]	; (8000d48 <__libc_init_array+0x44>)
 8000d18:	f000 fdc0 	bl	800189c <_init>
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	10a4      	asrs	r4, r4, #2
 8000d20:	2600      	movs	r6, #0
 8000d22:	42a6      	cmp	r6, r4
 8000d24:	d105      	bne.n	8000d32 <__libc_init_array+0x2e>
 8000d26:	bd70      	pop	{r4, r5, r6, pc}
 8000d28:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d2c:	4798      	blx	r3
 8000d2e:	3601      	adds	r6, #1
 8000d30:	e7ee      	b.n	8000d10 <__libc_init_array+0xc>
 8000d32:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d36:	4798      	blx	r3
 8000d38:	3601      	adds	r6, #1
 8000d3a:	e7f2      	b.n	8000d22 <__libc_init_array+0x1e>
 8000d3c:	080018f8 	.word	0x080018f8
 8000d40:	080018f8 	.word	0x080018f8
 8000d44:	080018f8 	.word	0x080018f8
 8000d48:	080018fc 	.word	0x080018fc

08000d4c <__retarget_lock_init_recursive>:
 8000d4c:	4770      	bx	lr

08000d4e <__retarget_lock_acquire_recursive>:
 8000d4e:	4770      	bx	lr

08000d50 <__retarget_lock_release_recursive>:
 8000d50:	4770      	bx	lr
	...

08000d54 <_free_r>:
 8000d54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000d56:	2900      	cmp	r1, #0
 8000d58:	d044      	beq.n	8000de4 <_free_r+0x90>
 8000d5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000d5e:	9001      	str	r0, [sp, #4]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	f1a1 0404 	sub.w	r4, r1, #4
 8000d66:	bfb8      	it	lt
 8000d68:	18e4      	addlt	r4, r4, r3
 8000d6a:	f000 f8df 	bl	8000f2c <__malloc_lock>
 8000d6e:	4a1e      	ldr	r2, [pc, #120]	; (8000de8 <_free_r+0x94>)
 8000d70:	9801      	ldr	r0, [sp, #4]
 8000d72:	6813      	ldr	r3, [r2, #0]
 8000d74:	b933      	cbnz	r3, 8000d84 <_free_r+0x30>
 8000d76:	6063      	str	r3, [r4, #4]
 8000d78:	6014      	str	r4, [r2, #0]
 8000d7a:	b003      	add	sp, #12
 8000d7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000d80:	f000 b8da 	b.w	8000f38 <__malloc_unlock>
 8000d84:	42a3      	cmp	r3, r4
 8000d86:	d908      	bls.n	8000d9a <_free_r+0x46>
 8000d88:	6825      	ldr	r5, [r4, #0]
 8000d8a:	1961      	adds	r1, r4, r5
 8000d8c:	428b      	cmp	r3, r1
 8000d8e:	bf01      	itttt	eq
 8000d90:	6819      	ldreq	r1, [r3, #0]
 8000d92:	685b      	ldreq	r3, [r3, #4]
 8000d94:	1949      	addeq	r1, r1, r5
 8000d96:	6021      	streq	r1, [r4, #0]
 8000d98:	e7ed      	b.n	8000d76 <_free_r+0x22>
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	b10b      	cbz	r3, 8000da4 <_free_r+0x50>
 8000da0:	42a3      	cmp	r3, r4
 8000da2:	d9fa      	bls.n	8000d9a <_free_r+0x46>
 8000da4:	6811      	ldr	r1, [r2, #0]
 8000da6:	1855      	adds	r5, r2, r1
 8000da8:	42a5      	cmp	r5, r4
 8000daa:	d10b      	bne.n	8000dc4 <_free_r+0x70>
 8000dac:	6824      	ldr	r4, [r4, #0]
 8000dae:	4421      	add	r1, r4
 8000db0:	1854      	adds	r4, r2, r1
 8000db2:	42a3      	cmp	r3, r4
 8000db4:	6011      	str	r1, [r2, #0]
 8000db6:	d1e0      	bne.n	8000d7a <_free_r+0x26>
 8000db8:	681c      	ldr	r4, [r3, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	6053      	str	r3, [r2, #4]
 8000dbe:	440c      	add	r4, r1
 8000dc0:	6014      	str	r4, [r2, #0]
 8000dc2:	e7da      	b.n	8000d7a <_free_r+0x26>
 8000dc4:	d902      	bls.n	8000dcc <_free_r+0x78>
 8000dc6:	230c      	movs	r3, #12
 8000dc8:	6003      	str	r3, [r0, #0]
 8000dca:	e7d6      	b.n	8000d7a <_free_r+0x26>
 8000dcc:	6825      	ldr	r5, [r4, #0]
 8000dce:	1961      	adds	r1, r4, r5
 8000dd0:	428b      	cmp	r3, r1
 8000dd2:	bf04      	itt	eq
 8000dd4:	6819      	ldreq	r1, [r3, #0]
 8000dd6:	685b      	ldreq	r3, [r3, #4]
 8000dd8:	6063      	str	r3, [r4, #4]
 8000dda:	bf04      	itt	eq
 8000ddc:	1949      	addeq	r1, r1, r5
 8000dde:	6021      	streq	r1, [r4, #0]
 8000de0:	6054      	str	r4, [r2, #4]
 8000de2:	e7ca      	b.n	8000d7a <_free_r+0x26>
 8000de4:	b003      	add	sp, #12
 8000de6:	bd30      	pop	{r4, r5, pc}
 8000de8:	200001c4 	.word	0x200001c4

08000dec <sbrk_aligned>:
 8000dec:	b570      	push	{r4, r5, r6, lr}
 8000dee:	4e0e      	ldr	r6, [pc, #56]	; (8000e28 <sbrk_aligned+0x3c>)
 8000df0:	460c      	mov	r4, r1
 8000df2:	6831      	ldr	r1, [r6, #0]
 8000df4:	4605      	mov	r5, r0
 8000df6:	b911      	cbnz	r1, 8000dfe <sbrk_aligned+0x12>
 8000df8:	f000 fcbc 	bl	8001774 <_sbrk_r>
 8000dfc:	6030      	str	r0, [r6, #0]
 8000dfe:	4621      	mov	r1, r4
 8000e00:	4628      	mov	r0, r5
 8000e02:	f000 fcb7 	bl	8001774 <_sbrk_r>
 8000e06:	1c43      	adds	r3, r0, #1
 8000e08:	d00a      	beq.n	8000e20 <sbrk_aligned+0x34>
 8000e0a:	1cc4      	adds	r4, r0, #3
 8000e0c:	f024 0403 	bic.w	r4, r4, #3
 8000e10:	42a0      	cmp	r0, r4
 8000e12:	d007      	beq.n	8000e24 <sbrk_aligned+0x38>
 8000e14:	1a21      	subs	r1, r4, r0
 8000e16:	4628      	mov	r0, r5
 8000e18:	f000 fcac 	bl	8001774 <_sbrk_r>
 8000e1c:	3001      	adds	r0, #1
 8000e1e:	d101      	bne.n	8000e24 <sbrk_aligned+0x38>
 8000e20:	f04f 34ff 	mov.w	r4, #4294967295
 8000e24:	4620      	mov	r0, r4
 8000e26:	bd70      	pop	{r4, r5, r6, pc}
 8000e28:	200001c8 	.word	0x200001c8

08000e2c <_malloc_r>:
 8000e2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e30:	1ccd      	adds	r5, r1, #3
 8000e32:	f025 0503 	bic.w	r5, r5, #3
 8000e36:	3508      	adds	r5, #8
 8000e38:	2d0c      	cmp	r5, #12
 8000e3a:	bf38      	it	cc
 8000e3c:	250c      	movcc	r5, #12
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	4607      	mov	r7, r0
 8000e42:	db01      	blt.n	8000e48 <_malloc_r+0x1c>
 8000e44:	42a9      	cmp	r1, r5
 8000e46:	d905      	bls.n	8000e54 <_malloc_r+0x28>
 8000e48:	230c      	movs	r3, #12
 8000e4a:	603b      	str	r3, [r7, #0]
 8000e4c:	2600      	movs	r6, #0
 8000e4e:	4630      	mov	r0, r6
 8000e50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000e54:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8000f28 <_malloc_r+0xfc>
 8000e58:	f000 f868 	bl	8000f2c <__malloc_lock>
 8000e5c:	f8d8 3000 	ldr.w	r3, [r8]
 8000e60:	461c      	mov	r4, r3
 8000e62:	bb5c      	cbnz	r4, 8000ebc <_malloc_r+0x90>
 8000e64:	4629      	mov	r1, r5
 8000e66:	4638      	mov	r0, r7
 8000e68:	f7ff ffc0 	bl	8000dec <sbrk_aligned>
 8000e6c:	1c43      	adds	r3, r0, #1
 8000e6e:	4604      	mov	r4, r0
 8000e70:	d155      	bne.n	8000f1e <_malloc_r+0xf2>
 8000e72:	f8d8 4000 	ldr.w	r4, [r8]
 8000e76:	4626      	mov	r6, r4
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d145      	bne.n	8000f08 <_malloc_r+0xdc>
 8000e7c:	2c00      	cmp	r4, #0
 8000e7e:	d048      	beq.n	8000f12 <_malloc_r+0xe6>
 8000e80:	6823      	ldr	r3, [r4, #0]
 8000e82:	4631      	mov	r1, r6
 8000e84:	4638      	mov	r0, r7
 8000e86:	eb04 0903 	add.w	r9, r4, r3
 8000e8a:	f000 fc73 	bl	8001774 <_sbrk_r>
 8000e8e:	4581      	cmp	r9, r0
 8000e90:	d13f      	bne.n	8000f12 <_malloc_r+0xe6>
 8000e92:	6821      	ldr	r1, [r4, #0]
 8000e94:	1a6d      	subs	r5, r5, r1
 8000e96:	4629      	mov	r1, r5
 8000e98:	4638      	mov	r0, r7
 8000e9a:	f7ff ffa7 	bl	8000dec <sbrk_aligned>
 8000e9e:	3001      	adds	r0, #1
 8000ea0:	d037      	beq.n	8000f12 <_malloc_r+0xe6>
 8000ea2:	6823      	ldr	r3, [r4, #0]
 8000ea4:	442b      	add	r3, r5
 8000ea6:	6023      	str	r3, [r4, #0]
 8000ea8:	f8d8 3000 	ldr.w	r3, [r8]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d038      	beq.n	8000f22 <_malloc_r+0xf6>
 8000eb0:	685a      	ldr	r2, [r3, #4]
 8000eb2:	42a2      	cmp	r2, r4
 8000eb4:	d12b      	bne.n	8000f0e <_malloc_r+0xe2>
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	e00f      	b.n	8000edc <_malloc_r+0xb0>
 8000ebc:	6822      	ldr	r2, [r4, #0]
 8000ebe:	1b52      	subs	r2, r2, r5
 8000ec0:	d41f      	bmi.n	8000f02 <_malloc_r+0xd6>
 8000ec2:	2a0b      	cmp	r2, #11
 8000ec4:	d917      	bls.n	8000ef6 <_malloc_r+0xca>
 8000ec6:	1961      	adds	r1, r4, r5
 8000ec8:	42a3      	cmp	r3, r4
 8000eca:	6025      	str	r5, [r4, #0]
 8000ecc:	bf18      	it	ne
 8000ece:	6059      	strne	r1, [r3, #4]
 8000ed0:	6863      	ldr	r3, [r4, #4]
 8000ed2:	bf08      	it	eq
 8000ed4:	f8c8 1000 	streq.w	r1, [r8]
 8000ed8:	5162      	str	r2, [r4, r5]
 8000eda:	604b      	str	r3, [r1, #4]
 8000edc:	4638      	mov	r0, r7
 8000ede:	f104 060b 	add.w	r6, r4, #11
 8000ee2:	f000 f829 	bl	8000f38 <__malloc_unlock>
 8000ee6:	f026 0607 	bic.w	r6, r6, #7
 8000eea:	1d23      	adds	r3, r4, #4
 8000eec:	1af2      	subs	r2, r6, r3
 8000eee:	d0ae      	beq.n	8000e4e <_malloc_r+0x22>
 8000ef0:	1b9b      	subs	r3, r3, r6
 8000ef2:	50a3      	str	r3, [r4, r2]
 8000ef4:	e7ab      	b.n	8000e4e <_malloc_r+0x22>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	6862      	ldr	r2, [r4, #4]
 8000efa:	d1dd      	bne.n	8000eb8 <_malloc_r+0x8c>
 8000efc:	f8c8 2000 	str.w	r2, [r8]
 8000f00:	e7ec      	b.n	8000edc <_malloc_r+0xb0>
 8000f02:	4623      	mov	r3, r4
 8000f04:	6864      	ldr	r4, [r4, #4]
 8000f06:	e7ac      	b.n	8000e62 <_malloc_r+0x36>
 8000f08:	4634      	mov	r4, r6
 8000f0a:	6876      	ldr	r6, [r6, #4]
 8000f0c:	e7b4      	b.n	8000e78 <_malloc_r+0x4c>
 8000f0e:	4613      	mov	r3, r2
 8000f10:	e7cc      	b.n	8000eac <_malloc_r+0x80>
 8000f12:	230c      	movs	r3, #12
 8000f14:	603b      	str	r3, [r7, #0]
 8000f16:	4638      	mov	r0, r7
 8000f18:	f000 f80e 	bl	8000f38 <__malloc_unlock>
 8000f1c:	e797      	b.n	8000e4e <_malloc_r+0x22>
 8000f1e:	6025      	str	r5, [r4, #0]
 8000f20:	e7dc      	b.n	8000edc <_malloc_r+0xb0>
 8000f22:	605b      	str	r3, [r3, #4]
 8000f24:	deff      	udf	#255	; 0xff
 8000f26:	bf00      	nop
 8000f28:	200001c4 	.word	0x200001c4

08000f2c <__malloc_lock>:
 8000f2c:	4801      	ldr	r0, [pc, #4]	; (8000f34 <__malloc_lock+0x8>)
 8000f2e:	f7ff bf0e 	b.w	8000d4e <__retarget_lock_acquire_recursive>
 8000f32:	bf00      	nop
 8000f34:	200001c0 	.word	0x200001c0

08000f38 <__malloc_unlock>:
 8000f38:	4801      	ldr	r0, [pc, #4]	; (8000f40 <__malloc_unlock+0x8>)
 8000f3a:	f7ff bf09 	b.w	8000d50 <__retarget_lock_release_recursive>
 8000f3e:	bf00      	nop
 8000f40:	200001c0 	.word	0x200001c0

08000f44 <__sfputc_r>:
 8000f44:	6893      	ldr	r3, [r2, #8]
 8000f46:	3b01      	subs	r3, #1
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	b410      	push	{r4}
 8000f4c:	6093      	str	r3, [r2, #8]
 8000f4e:	da08      	bge.n	8000f62 <__sfputc_r+0x1e>
 8000f50:	6994      	ldr	r4, [r2, #24]
 8000f52:	42a3      	cmp	r3, r4
 8000f54:	db01      	blt.n	8000f5a <__sfputc_r+0x16>
 8000f56:	290a      	cmp	r1, #10
 8000f58:	d103      	bne.n	8000f62 <__sfputc_r+0x1e>
 8000f5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000f5e:	f000 bb73 	b.w	8001648 <__swbuf_r>
 8000f62:	6813      	ldr	r3, [r2, #0]
 8000f64:	1c58      	adds	r0, r3, #1
 8000f66:	6010      	str	r0, [r2, #0]
 8000f68:	7019      	strb	r1, [r3, #0]
 8000f6a:	4608      	mov	r0, r1
 8000f6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <__sfputs_r>:
 8000f72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f74:	4606      	mov	r6, r0
 8000f76:	460f      	mov	r7, r1
 8000f78:	4614      	mov	r4, r2
 8000f7a:	18d5      	adds	r5, r2, r3
 8000f7c:	42ac      	cmp	r4, r5
 8000f7e:	d101      	bne.n	8000f84 <__sfputs_r+0x12>
 8000f80:	2000      	movs	r0, #0
 8000f82:	e007      	b.n	8000f94 <__sfputs_r+0x22>
 8000f84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000f88:	463a      	mov	r2, r7
 8000f8a:	4630      	mov	r0, r6
 8000f8c:	f7ff ffda 	bl	8000f44 <__sfputc_r>
 8000f90:	1c43      	adds	r3, r0, #1
 8000f92:	d1f3      	bne.n	8000f7c <__sfputs_r+0xa>
 8000f94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08000f98 <_vfiprintf_r>:
 8000f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f9c:	460d      	mov	r5, r1
 8000f9e:	b09d      	sub	sp, #116	; 0x74
 8000fa0:	4614      	mov	r4, r2
 8000fa2:	4698      	mov	r8, r3
 8000fa4:	4606      	mov	r6, r0
 8000fa6:	b118      	cbz	r0, 8000fb0 <_vfiprintf_r+0x18>
 8000fa8:	6a03      	ldr	r3, [r0, #32]
 8000faa:	b90b      	cbnz	r3, 8000fb0 <_vfiprintf_r+0x18>
 8000fac:	f7ff fdca 	bl	8000b44 <__sinit>
 8000fb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8000fb2:	07d9      	lsls	r1, r3, #31
 8000fb4:	d405      	bmi.n	8000fc2 <_vfiprintf_r+0x2a>
 8000fb6:	89ab      	ldrh	r3, [r5, #12]
 8000fb8:	059a      	lsls	r2, r3, #22
 8000fba:	d402      	bmi.n	8000fc2 <_vfiprintf_r+0x2a>
 8000fbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8000fbe:	f7ff fec6 	bl	8000d4e <__retarget_lock_acquire_recursive>
 8000fc2:	89ab      	ldrh	r3, [r5, #12]
 8000fc4:	071b      	lsls	r3, r3, #28
 8000fc6:	d501      	bpl.n	8000fcc <_vfiprintf_r+0x34>
 8000fc8:	692b      	ldr	r3, [r5, #16]
 8000fca:	b99b      	cbnz	r3, 8000ff4 <_vfiprintf_r+0x5c>
 8000fcc:	4629      	mov	r1, r5
 8000fce:	4630      	mov	r0, r6
 8000fd0:	f000 fb78 	bl	80016c4 <__swsetup_r>
 8000fd4:	b170      	cbz	r0, 8000ff4 <_vfiprintf_r+0x5c>
 8000fd6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8000fd8:	07dc      	lsls	r4, r3, #31
 8000fda:	d504      	bpl.n	8000fe6 <_vfiprintf_r+0x4e>
 8000fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe0:	b01d      	add	sp, #116	; 0x74
 8000fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000fe6:	89ab      	ldrh	r3, [r5, #12]
 8000fe8:	0598      	lsls	r0, r3, #22
 8000fea:	d4f7      	bmi.n	8000fdc <_vfiprintf_r+0x44>
 8000fec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8000fee:	f7ff feaf 	bl	8000d50 <__retarget_lock_release_recursive>
 8000ff2:	e7f3      	b.n	8000fdc <_vfiprintf_r+0x44>
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	9309      	str	r3, [sp, #36]	; 0x24
 8000ff8:	2320      	movs	r3, #32
 8000ffa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8000ffe:	f8cd 800c 	str.w	r8, [sp, #12]
 8001002:	2330      	movs	r3, #48	; 0x30
 8001004:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80011b8 <_vfiprintf_r+0x220>
 8001008:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800100c:	f04f 0901 	mov.w	r9, #1
 8001010:	4623      	mov	r3, r4
 8001012:	469a      	mov	sl, r3
 8001014:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001018:	b10a      	cbz	r2, 800101e <_vfiprintf_r+0x86>
 800101a:	2a25      	cmp	r2, #37	; 0x25
 800101c:	d1f9      	bne.n	8001012 <_vfiprintf_r+0x7a>
 800101e:	ebba 0b04 	subs.w	fp, sl, r4
 8001022:	d00b      	beq.n	800103c <_vfiprintf_r+0xa4>
 8001024:	465b      	mov	r3, fp
 8001026:	4622      	mov	r2, r4
 8001028:	4629      	mov	r1, r5
 800102a:	4630      	mov	r0, r6
 800102c:	f7ff ffa1 	bl	8000f72 <__sfputs_r>
 8001030:	3001      	adds	r0, #1
 8001032:	f000 80a9 	beq.w	8001188 <_vfiprintf_r+0x1f0>
 8001036:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001038:	445a      	add	r2, fp
 800103a:	9209      	str	r2, [sp, #36]	; 0x24
 800103c:	f89a 3000 	ldrb.w	r3, [sl]
 8001040:	2b00      	cmp	r3, #0
 8001042:	f000 80a1 	beq.w	8001188 <_vfiprintf_r+0x1f0>
 8001046:	2300      	movs	r3, #0
 8001048:	f04f 32ff 	mov.w	r2, #4294967295
 800104c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001050:	f10a 0a01 	add.w	sl, sl, #1
 8001054:	9304      	str	r3, [sp, #16]
 8001056:	9307      	str	r3, [sp, #28]
 8001058:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800105c:	931a      	str	r3, [sp, #104]	; 0x68
 800105e:	4654      	mov	r4, sl
 8001060:	2205      	movs	r2, #5
 8001062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001066:	4854      	ldr	r0, [pc, #336]	; (80011b8 <_vfiprintf_r+0x220>)
 8001068:	f7ff f8ba 	bl	80001e0 <memchr>
 800106c:	9a04      	ldr	r2, [sp, #16]
 800106e:	b9d8      	cbnz	r0, 80010a8 <_vfiprintf_r+0x110>
 8001070:	06d1      	lsls	r1, r2, #27
 8001072:	bf44      	itt	mi
 8001074:	2320      	movmi	r3, #32
 8001076:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800107a:	0713      	lsls	r3, r2, #28
 800107c:	bf44      	itt	mi
 800107e:	232b      	movmi	r3, #43	; 0x2b
 8001080:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001084:	f89a 3000 	ldrb.w	r3, [sl]
 8001088:	2b2a      	cmp	r3, #42	; 0x2a
 800108a:	d015      	beq.n	80010b8 <_vfiprintf_r+0x120>
 800108c:	9a07      	ldr	r2, [sp, #28]
 800108e:	4654      	mov	r4, sl
 8001090:	2000      	movs	r0, #0
 8001092:	f04f 0c0a 	mov.w	ip, #10
 8001096:	4621      	mov	r1, r4
 8001098:	f811 3b01 	ldrb.w	r3, [r1], #1
 800109c:	3b30      	subs	r3, #48	; 0x30
 800109e:	2b09      	cmp	r3, #9
 80010a0:	d94d      	bls.n	800113e <_vfiprintf_r+0x1a6>
 80010a2:	b1b0      	cbz	r0, 80010d2 <_vfiprintf_r+0x13a>
 80010a4:	9207      	str	r2, [sp, #28]
 80010a6:	e014      	b.n	80010d2 <_vfiprintf_r+0x13a>
 80010a8:	eba0 0308 	sub.w	r3, r0, r8
 80010ac:	fa09 f303 	lsl.w	r3, r9, r3
 80010b0:	4313      	orrs	r3, r2
 80010b2:	9304      	str	r3, [sp, #16]
 80010b4:	46a2      	mov	sl, r4
 80010b6:	e7d2      	b.n	800105e <_vfiprintf_r+0xc6>
 80010b8:	9b03      	ldr	r3, [sp, #12]
 80010ba:	1d19      	adds	r1, r3, #4
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	9103      	str	r1, [sp, #12]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	bfbb      	ittet	lt
 80010c4:	425b      	neglt	r3, r3
 80010c6:	f042 0202 	orrlt.w	r2, r2, #2
 80010ca:	9307      	strge	r3, [sp, #28]
 80010cc:	9307      	strlt	r3, [sp, #28]
 80010ce:	bfb8      	it	lt
 80010d0:	9204      	strlt	r2, [sp, #16]
 80010d2:	7823      	ldrb	r3, [r4, #0]
 80010d4:	2b2e      	cmp	r3, #46	; 0x2e
 80010d6:	d10c      	bne.n	80010f2 <_vfiprintf_r+0x15a>
 80010d8:	7863      	ldrb	r3, [r4, #1]
 80010da:	2b2a      	cmp	r3, #42	; 0x2a
 80010dc:	d134      	bne.n	8001148 <_vfiprintf_r+0x1b0>
 80010de:	9b03      	ldr	r3, [sp, #12]
 80010e0:	1d1a      	adds	r2, r3, #4
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	9203      	str	r2, [sp, #12]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	bfb8      	it	lt
 80010ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80010ee:	3402      	adds	r4, #2
 80010f0:	9305      	str	r3, [sp, #20]
 80010f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80011c8 <_vfiprintf_r+0x230>
 80010f6:	7821      	ldrb	r1, [r4, #0]
 80010f8:	2203      	movs	r2, #3
 80010fa:	4650      	mov	r0, sl
 80010fc:	f7ff f870 	bl	80001e0 <memchr>
 8001100:	b138      	cbz	r0, 8001112 <_vfiprintf_r+0x17a>
 8001102:	9b04      	ldr	r3, [sp, #16]
 8001104:	eba0 000a 	sub.w	r0, r0, sl
 8001108:	2240      	movs	r2, #64	; 0x40
 800110a:	4082      	lsls	r2, r0
 800110c:	4313      	orrs	r3, r2
 800110e:	3401      	adds	r4, #1
 8001110:	9304      	str	r3, [sp, #16]
 8001112:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001116:	4829      	ldr	r0, [pc, #164]	; (80011bc <_vfiprintf_r+0x224>)
 8001118:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800111c:	2206      	movs	r2, #6
 800111e:	f7ff f85f 	bl	80001e0 <memchr>
 8001122:	2800      	cmp	r0, #0
 8001124:	d03f      	beq.n	80011a6 <_vfiprintf_r+0x20e>
 8001126:	4b26      	ldr	r3, [pc, #152]	; (80011c0 <_vfiprintf_r+0x228>)
 8001128:	bb1b      	cbnz	r3, 8001172 <_vfiprintf_r+0x1da>
 800112a:	9b03      	ldr	r3, [sp, #12]
 800112c:	3307      	adds	r3, #7
 800112e:	f023 0307 	bic.w	r3, r3, #7
 8001132:	3308      	adds	r3, #8
 8001134:	9303      	str	r3, [sp, #12]
 8001136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001138:	443b      	add	r3, r7
 800113a:	9309      	str	r3, [sp, #36]	; 0x24
 800113c:	e768      	b.n	8001010 <_vfiprintf_r+0x78>
 800113e:	fb0c 3202 	mla	r2, ip, r2, r3
 8001142:	460c      	mov	r4, r1
 8001144:	2001      	movs	r0, #1
 8001146:	e7a6      	b.n	8001096 <_vfiprintf_r+0xfe>
 8001148:	2300      	movs	r3, #0
 800114a:	3401      	adds	r4, #1
 800114c:	9305      	str	r3, [sp, #20]
 800114e:	4619      	mov	r1, r3
 8001150:	f04f 0c0a 	mov.w	ip, #10
 8001154:	4620      	mov	r0, r4
 8001156:	f810 2b01 	ldrb.w	r2, [r0], #1
 800115a:	3a30      	subs	r2, #48	; 0x30
 800115c:	2a09      	cmp	r2, #9
 800115e:	d903      	bls.n	8001168 <_vfiprintf_r+0x1d0>
 8001160:	2b00      	cmp	r3, #0
 8001162:	d0c6      	beq.n	80010f2 <_vfiprintf_r+0x15a>
 8001164:	9105      	str	r1, [sp, #20]
 8001166:	e7c4      	b.n	80010f2 <_vfiprintf_r+0x15a>
 8001168:	fb0c 2101 	mla	r1, ip, r1, r2
 800116c:	4604      	mov	r4, r0
 800116e:	2301      	movs	r3, #1
 8001170:	e7f0      	b.n	8001154 <_vfiprintf_r+0x1bc>
 8001172:	ab03      	add	r3, sp, #12
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	462a      	mov	r2, r5
 8001178:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <_vfiprintf_r+0x22c>)
 800117a:	a904      	add	r1, sp, #16
 800117c:	4630      	mov	r0, r6
 800117e:	f3af 8000 	nop.w
 8001182:	4607      	mov	r7, r0
 8001184:	1c78      	adds	r0, r7, #1
 8001186:	d1d6      	bne.n	8001136 <_vfiprintf_r+0x19e>
 8001188:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800118a:	07d9      	lsls	r1, r3, #31
 800118c:	d405      	bmi.n	800119a <_vfiprintf_r+0x202>
 800118e:	89ab      	ldrh	r3, [r5, #12]
 8001190:	059a      	lsls	r2, r3, #22
 8001192:	d402      	bmi.n	800119a <_vfiprintf_r+0x202>
 8001194:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001196:	f7ff fddb 	bl	8000d50 <__retarget_lock_release_recursive>
 800119a:	89ab      	ldrh	r3, [r5, #12]
 800119c:	065b      	lsls	r3, r3, #25
 800119e:	f53f af1d 	bmi.w	8000fdc <_vfiprintf_r+0x44>
 80011a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80011a4:	e71c      	b.n	8000fe0 <_vfiprintf_r+0x48>
 80011a6:	ab03      	add	r3, sp, #12
 80011a8:	9300      	str	r3, [sp, #0]
 80011aa:	462a      	mov	r2, r5
 80011ac:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <_vfiprintf_r+0x22c>)
 80011ae:	a904      	add	r1, sp, #16
 80011b0:	4630      	mov	r0, r6
 80011b2:	f000 f879 	bl	80012a8 <_printf_i>
 80011b6:	e7e4      	b.n	8001182 <_vfiprintf_r+0x1ea>
 80011b8:	080018c3 	.word	0x080018c3
 80011bc:	080018cd 	.word	0x080018cd
 80011c0:	00000000 	.word	0x00000000
 80011c4:	08000f73 	.word	0x08000f73
 80011c8:	080018c9 	.word	0x080018c9

080011cc <_printf_common>:
 80011cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011d0:	4616      	mov	r6, r2
 80011d2:	4699      	mov	r9, r3
 80011d4:	688a      	ldr	r2, [r1, #8]
 80011d6:	690b      	ldr	r3, [r1, #16]
 80011d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80011dc:	4293      	cmp	r3, r2
 80011de:	bfb8      	it	lt
 80011e0:	4613      	movlt	r3, r2
 80011e2:	6033      	str	r3, [r6, #0]
 80011e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80011e8:	4607      	mov	r7, r0
 80011ea:	460c      	mov	r4, r1
 80011ec:	b10a      	cbz	r2, 80011f2 <_printf_common+0x26>
 80011ee:	3301      	adds	r3, #1
 80011f0:	6033      	str	r3, [r6, #0]
 80011f2:	6823      	ldr	r3, [r4, #0]
 80011f4:	0699      	lsls	r1, r3, #26
 80011f6:	bf42      	ittt	mi
 80011f8:	6833      	ldrmi	r3, [r6, #0]
 80011fa:	3302      	addmi	r3, #2
 80011fc:	6033      	strmi	r3, [r6, #0]
 80011fe:	6825      	ldr	r5, [r4, #0]
 8001200:	f015 0506 	ands.w	r5, r5, #6
 8001204:	d106      	bne.n	8001214 <_printf_common+0x48>
 8001206:	f104 0a19 	add.w	sl, r4, #25
 800120a:	68e3      	ldr	r3, [r4, #12]
 800120c:	6832      	ldr	r2, [r6, #0]
 800120e:	1a9b      	subs	r3, r3, r2
 8001210:	42ab      	cmp	r3, r5
 8001212:	dc26      	bgt.n	8001262 <_printf_common+0x96>
 8001214:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001218:	1e13      	subs	r3, r2, #0
 800121a:	6822      	ldr	r2, [r4, #0]
 800121c:	bf18      	it	ne
 800121e:	2301      	movne	r3, #1
 8001220:	0692      	lsls	r2, r2, #26
 8001222:	d42b      	bmi.n	800127c <_printf_common+0xb0>
 8001224:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001228:	4649      	mov	r1, r9
 800122a:	4638      	mov	r0, r7
 800122c:	47c0      	blx	r8
 800122e:	3001      	adds	r0, #1
 8001230:	d01e      	beq.n	8001270 <_printf_common+0xa4>
 8001232:	6823      	ldr	r3, [r4, #0]
 8001234:	6922      	ldr	r2, [r4, #16]
 8001236:	f003 0306 	and.w	r3, r3, #6
 800123a:	2b04      	cmp	r3, #4
 800123c:	bf02      	ittt	eq
 800123e:	68e5      	ldreq	r5, [r4, #12]
 8001240:	6833      	ldreq	r3, [r6, #0]
 8001242:	1aed      	subeq	r5, r5, r3
 8001244:	68a3      	ldr	r3, [r4, #8]
 8001246:	bf0c      	ite	eq
 8001248:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800124c:	2500      	movne	r5, #0
 800124e:	4293      	cmp	r3, r2
 8001250:	bfc4      	itt	gt
 8001252:	1a9b      	subgt	r3, r3, r2
 8001254:	18ed      	addgt	r5, r5, r3
 8001256:	2600      	movs	r6, #0
 8001258:	341a      	adds	r4, #26
 800125a:	42b5      	cmp	r5, r6
 800125c:	d11a      	bne.n	8001294 <_printf_common+0xc8>
 800125e:	2000      	movs	r0, #0
 8001260:	e008      	b.n	8001274 <_printf_common+0xa8>
 8001262:	2301      	movs	r3, #1
 8001264:	4652      	mov	r2, sl
 8001266:	4649      	mov	r1, r9
 8001268:	4638      	mov	r0, r7
 800126a:	47c0      	blx	r8
 800126c:	3001      	adds	r0, #1
 800126e:	d103      	bne.n	8001278 <_printf_common+0xac>
 8001270:	f04f 30ff 	mov.w	r0, #4294967295
 8001274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001278:	3501      	adds	r5, #1
 800127a:	e7c6      	b.n	800120a <_printf_common+0x3e>
 800127c:	18e1      	adds	r1, r4, r3
 800127e:	1c5a      	adds	r2, r3, #1
 8001280:	2030      	movs	r0, #48	; 0x30
 8001282:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001286:	4422      	add	r2, r4
 8001288:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800128c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001290:	3302      	adds	r3, #2
 8001292:	e7c7      	b.n	8001224 <_printf_common+0x58>
 8001294:	2301      	movs	r3, #1
 8001296:	4622      	mov	r2, r4
 8001298:	4649      	mov	r1, r9
 800129a:	4638      	mov	r0, r7
 800129c:	47c0      	blx	r8
 800129e:	3001      	adds	r0, #1
 80012a0:	d0e6      	beq.n	8001270 <_printf_common+0xa4>
 80012a2:	3601      	adds	r6, #1
 80012a4:	e7d9      	b.n	800125a <_printf_common+0x8e>
	...

080012a8 <_printf_i>:
 80012a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80012ac:	7e0f      	ldrb	r7, [r1, #24]
 80012ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80012b0:	2f78      	cmp	r7, #120	; 0x78
 80012b2:	4691      	mov	r9, r2
 80012b4:	4680      	mov	r8, r0
 80012b6:	460c      	mov	r4, r1
 80012b8:	469a      	mov	sl, r3
 80012ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80012be:	d807      	bhi.n	80012d0 <_printf_i+0x28>
 80012c0:	2f62      	cmp	r7, #98	; 0x62
 80012c2:	d80a      	bhi.n	80012da <_printf_i+0x32>
 80012c4:	2f00      	cmp	r7, #0
 80012c6:	f000 80d4 	beq.w	8001472 <_printf_i+0x1ca>
 80012ca:	2f58      	cmp	r7, #88	; 0x58
 80012cc:	f000 80c0 	beq.w	8001450 <_printf_i+0x1a8>
 80012d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80012d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80012d8:	e03a      	b.n	8001350 <_printf_i+0xa8>
 80012da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80012de:	2b15      	cmp	r3, #21
 80012e0:	d8f6      	bhi.n	80012d0 <_printf_i+0x28>
 80012e2:	a101      	add	r1, pc, #4	; (adr r1, 80012e8 <_printf_i+0x40>)
 80012e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80012e8:	08001341 	.word	0x08001341
 80012ec:	08001355 	.word	0x08001355
 80012f0:	080012d1 	.word	0x080012d1
 80012f4:	080012d1 	.word	0x080012d1
 80012f8:	080012d1 	.word	0x080012d1
 80012fc:	080012d1 	.word	0x080012d1
 8001300:	08001355 	.word	0x08001355
 8001304:	080012d1 	.word	0x080012d1
 8001308:	080012d1 	.word	0x080012d1
 800130c:	080012d1 	.word	0x080012d1
 8001310:	080012d1 	.word	0x080012d1
 8001314:	08001459 	.word	0x08001459
 8001318:	08001381 	.word	0x08001381
 800131c:	08001413 	.word	0x08001413
 8001320:	080012d1 	.word	0x080012d1
 8001324:	080012d1 	.word	0x080012d1
 8001328:	0800147b 	.word	0x0800147b
 800132c:	080012d1 	.word	0x080012d1
 8001330:	08001381 	.word	0x08001381
 8001334:	080012d1 	.word	0x080012d1
 8001338:	080012d1 	.word	0x080012d1
 800133c:	0800141b 	.word	0x0800141b
 8001340:	682b      	ldr	r3, [r5, #0]
 8001342:	1d1a      	adds	r2, r3, #4
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	602a      	str	r2, [r5, #0]
 8001348:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800134c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001350:	2301      	movs	r3, #1
 8001352:	e09f      	b.n	8001494 <_printf_i+0x1ec>
 8001354:	6820      	ldr	r0, [r4, #0]
 8001356:	682b      	ldr	r3, [r5, #0]
 8001358:	0607      	lsls	r7, r0, #24
 800135a:	f103 0104 	add.w	r1, r3, #4
 800135e:	6029      	str	r1, [r5, #0]
 8001360:	d501      	bpl.n	8001366 <_printf_i+0xbe>
 8001362:	681e      	ldr	r6, [r3, #0]
 8001364:	e003      	b.n	800136e <_printf_i+0xc6>
 8001366:	0646      	lsls	r6, r0, #25
 8001368:	d5fb      	bpl.n	8001362 <_printf_i+0xba>
 800136a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800136e:	2e00      	cmp	r6, #0
 8001370:	da03      	bge.n	800137a <_printf_i+0xd2>
 8001372:	232d      	movs	r3, #45	; 0x2d
 8001374:	4276      	negs	r6, r6
 8001376:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800137a:	485a      	ldr	r0, [pc, #360]	; (80014e4 <_printf_i+0x23c>)
 800137c:	230a      	movs	r3, #10
 800137e:	e012      	b.n	80013a6 <_printf_i+0xfe>
 8001380:	682b      	ldr	r3, [r5, #0]
 8001382:	6820      	ldr	r0, [r4, #0]
 8001384:	1d19      	adds	r1, r3, #4
 8001386:	6029      	str	r1, [r5, #0]
 8001388:	0605      	lsls	r5, r0, #24
 800138a:	d501      	bpl.n	8001390 <_printf_i+0xe8>
 800138c:	681e      	ldr	r6, [r3, #0]
 800138e:	e002      	b.n	8001396 <_printf_i+0xee>
 8001390:	0641      	lsls	r1, r0, #25
 8001392:	d5fb      	bpl.n	800138c <_printf_i+0xe4>
 8001394:	881e      	ldrh	r6, [r3, #0]
 8001396:	4853      	ldr	r0, [pc, #332]	; (80014e4 <_printf_i+0x23c>)
 8001398:	2f6f      	cmp	r7, #111	; 0x6f
 800139a:	bf0c      	ite	eq
 800139c:	2308      	moveq	r3, #8
 800139e:	230a      	movne	r3, #10
 80013a0:	2100      	movs	r1, #0
 80013a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80013a6:	6865      	ldr	r5, [r4, #4]
 80013a8:	60a5      	str	r5, [r4, #8]
 80013aa:	2d00      	cmp	r5, #0
 80013ac:	bfa2      	ittt	ge
 80013ae:	6821      	ldrge	r1, [r4, #0]
 80013b0:	f021 0104 	bicge.w	r1, r1, #4
 80013b4:	6021      	strge	r1, [r4, #0]
 80013b6:	b90e      	cbnz	r6, 80013bc <_printf_i+0x114>
 80013b8:	2d00      	cmp	r5, #0
 80013ba:	d04b      	beq.n	8001454 <_printf_i+0x1ac>
 80013bc:	4615      	mov	r5, r2
 80013be:	fbb6 f1f3 	udiv	r1, r6, r3
 80013c2:	fb03 6711 	mls	r7, r3, r1, r6
 80013c6:	5dc7      	ldrb	r7, [r0, r7]
 80013c8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80013cc:	4637      	mov	r7, r6
 80013ce:	42bb      	cmp	r3, r7
 80013d0:	460e      	mov	r6, r1
 80013d2:	d9f4      	bls.n	80013be <_printf_i+0x116>
 80013d4:	2b08      	cmp	r3, #8
 80013d6:	d10b      	bne.n	80013f0 <_printf_i+0x148>
 80013d8:	6823      	ldr	r3, [r4, #0]
 80013da:	07de      	lsls	r6, r3, #31
 80013dc:	d508      	bpl.n	80013f0 <_printf_i+0x148>
 80013de:	6923      	ldr	r3, [r4, #16]
 80013e0:	6861      	ldr	r1, [r4, #4]
 80013e2:	4299      	cmp	r1, r3
 80013e4:	bfde      	ittt	le
 80013e6:	2330      	movle	r3, #48	; 0x30
 80013e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80013ec:	f105 35ff 	addle.w	r5, r5, #4294967295
 80013f0:	1b52      	subs	r2, r2, r5
 80013f2:	6122      	str	r2, [r4, #16]
 80013f4:	f8cd a000 	str.w	sl, [sp]
 80013f8:	464b      	mov	r3, r9
 80013fa:	aa03      	add	r2, sp, #12
 80013fc:	4621      	mov	r1, r4
 80013fe:	4640      	mov	r0, r8
 8001400:	f7ff fee4 	bl	80011cc <_printf_common>
 8001404:	3001      	adds	r0, #1
 8001406:	d14a      	bne.n	800149e <_printf_i+0x1f6>
 8001408:	f04f 30ff 	mov.w	r0, #4294967295
 800140c:	b004      	add	sp, #16
 800140e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001412:	6823      	ldr	r3, [r4, #0]
 8001414:	f043 0320 	orr.w	r3, r3, #32
 8001418:	6023      	str	r3, [r4, #0]
 800141a:	4833      	ldr	r0, [pc, #204]	; (80014e8 <_printf_i+0x240>)
 800141c:	2778      	movs	r7, #120	; 0x78
 800141e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001422:	6823      	ldr	r3, [r4, #0]
 8001424:	6829      	ldr	r1, [r5, #0]
 8001426:	061f      	lsls	r7, r3, #24
 8001428:	f851 6b04 	ldr.w	r6, [r1], #4
 800142c:	d402      	bmi.n	8001434 <_printf_i+0x18c>
 800142e:	065f      	lsls	r7, r3, #25
 8001430:	bf48      	it	mi
 8001432:	b2b6      	uxthmi	r6, r6
 8001434:	07df      	lsls	r7, r3, #31
 8001436:	bf48      	it	mi
 8001438:	f043 0320 	orrmi.w	r3, r3, #32
 800143c:	6029      	str	r1, [r5, #0]
 800143e:	bf48      	it	mi
 8001440:	6023      	strmi	r3, [r4, #0]
 8001442:	b91e      	cbnz	r6, 800144c <_printf_i+0x1a4>
 8001444:	6823      	ldr	r3, [r4, #0]
 8001446:	f023 0320 	bic.w	r3, r3, #32
 800144a:	6023      	str	r3, [r4, #0]
 800144c:	2310      	movs	r3, #16
 800144e:	e7a7      	b.n	80013a0 <_printf_i+0xf8>
 8001450:	4824      	ldr	r0, [pc, #144]	; (80014e4 <_printf_i+0x23c>)
 8001452:	e7e4      	b.n	800141e <_printf_i+0x176>
 8001454:	4615      	mov	r5, r2
 8001456:	e7bd      	b.n	80013d4 <_printf_i+0x12c>
 8001458:	682b      	ldr	r3, [r5, #0]
 800145a:	6826      	ldr	r6, [r4, #0]
 800145c:	6961      	ldr	r1, [r4, #20]
 800145e:	1d18      	adds	r0, r3, #4
 8001460:	6028      	str	r0, [r5, #0]
 8001462:	0635      	lsls	r5, r6, #24
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	d501      	bpl.n	800146c <_printf_i+0x1c4>
 8001468:	6019      	str	r1, [r3, #0]
 800146a:	e002      	b.n	8001472 <_printf_i+0x1ca>
 800146c:	0670      	lsls	r0, r6, #25
 800146e:	d5fb      	bpl.n	8001468 <_printf_i+0x1c0>
 8001470:	8019      	strh	r1, [r3, #0]
 8001472:	2300      	movs	r3, #0
 8001474:	6123      	str	r3, [r4, #16]
 8001476:	4615      	mov	r5, r2
 8001478:	e7bc      	b.n	80013f4 <_printf_i+0x14c>
 800147a:	682b      	ldr	r3, [r5, #0]
 800147c:	1d1a      	adds	r2, r3, #4
 800147e:	602a      	str	r2, [r5, #0]
 8001480:	681d      	ldr	r5, [r3, #0]
 8001482:	6862      	ldr	r2, [r4, #4]
 8001484:	2100      	movs	r1, #0
 8001486:	4628      	mov	r0, r5
 8001488:	f7fe feaa 	bl	80001e0 <memchr>
 800148c:	b108      	cbz	r0, 8001492 <_printf_i+0x1ea>
 800148e:	1b40      	subs	r0, r0, r5
 8001490:	6060      	str	r0, [r4, #4]
 8001492:	6863      	ldr	r3, [r4, #4]
 8001494:	6123      	str	r3, [r4, #16]
 8001496:	2300      	movs	r3, #0
 8001498:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800149c:	e7aa      	b.n	80013f4 <_printf_i+0x14c>
 800149e:	6923      	ldr	r3, [r4, #16]
 80014a0:	462a      	mov	r2, r5
 80014a2:	4649      	mov	r1, r9
 80014a4:	4640      	mov	r0, r8
 80014a6:	47d0      	blx	sl
 80014a8:	3001      	adds	r0, #1
 80014aa:	d0ad      	beq.n	8001408 <_printf_i+0x160>
 80014ac:	6823      	ldr	r3, [r4, #0]
 80014ae:	079b      	lsls	r3, r3, #30
 80014b0:	d413      	bmi.n	80014da <_printf_i+0x232>
 80014b2:	68e0      	ldr	r0, [r4, #12]
 80014b4:	9b03      	ldr	r3, [sp, #12]
 80014b6:	4298      	cmp	r0, r3
 80014b8:	bfb8      	it	lt
 80014ba:	4618      	movlt	r0, r3
 80014bc:	e7a6      	b.n	800140c <_printf_i+0x164>
 80014be:	2301      	movs	r3, #1
 80014c0:	4632      	mov	r2, r6
 80014c2:	4649      	mov	r1, r9
 80014c4:	4640      	mov	r0, r8
 80014c6:	47d0      	blx	sl
 80014c8:	3001      	adds	r0, #1
 80014ca:	d09d      	beq.n	8001408 <_printf_i+0x160>
 80014cc:	3501      	adds	r5, #1
 80014ce:	68e3      	ldr	r3, [r4, #12]
 80014d0:	9903      	ldr	r1, [sp, #12]
 80014d2:	1a5b      	subs	r3, r3, r1
 80014d4:	42ab      	cmp	r3, r5
 80014d6:	dcf2      	bgt.n	80014be <_printf_i+0x216>
 80014d8:	e7eb      	b.n	80014b2 <_printf_i+0x20a>
 80014da:	2500      	movs	r5, #0
 80014dc:	f104 0619 	add.w	r6, r4, #25
 80014e0:	e7f5      	b.n	80014ce <_printf_i+0x226>
 80014e2:	bf00      	nop
 80014e4:	080018d4 	.word	0x080018d4
 80014e8:	080018e5 	.word	0x080018e5

080014ec <__sflush_r>:
 80014ec:	898a      	ldrh	r2, [r1, #12]
 80014ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014f2:	4605      	mov	r5, r0
 80014f4:	0710      	lsls	r0, r2, #28
 80014f6:	460c      	mov	r4, r1
 80014f8:	d458      	bmi.n	80015ac <__sflush_r+0xc0>
 80014fa:	684b      	ldr	r3, [r1, #4]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	dc05      	bgt.n	800150c <__sflush_r+0x20>
 8001500:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001502:	2b00      	cmp	r3, #0
 8001504:	dc02      	bgt.n	800150c <__sflush_r+0x20>
 8001506:	2000      	movs	r0, #0
 8001508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800150c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800150e:	2e00      	cmp	r6, #0
 8001510:	d0f9      	beq.n	8001506 <__sflush_r+0x1a>
 8001512:	2300      	movs	r3, #0
 8001514:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001518:	682f      	ldr	r7, [r5, #0]
 800151a:	6a21      	ldr	r1, [r4, #32]
 800151c:	602b      	str	r3, [r5, #0]
 800151e:	d032      	beq.n	8001586 <__sflush_r+0x9a>
 8001520:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001522:	89a3      	ldrh	r3, [r4, #12]
 8001524:	075a      	lsls	r2, r3, #29
 8001526:	d505      	bpl.n	8001534 <__sflush_r+0x48>
 8001528:	6863      	ldr	r3, [r4, #4]
 800152a:	1ac0      	subs	r0, r0, r3
 800152c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800152e:	b10b      	cbz	r3, 8001534 <__sflush_r+0x48>
 8001530:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001532:	1ac0      	subs	r0, r0, r3
 8001534:	2300      	movs	r3, #0
 8001536:	4602      	mov	r2, r0
 8001538:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800153a:	6a21      	ldr	r1, [r4, #32]
 800153c:	4628      	mov	r0, r5
 800153e:	47b0      	blx	r6
 8001540:	1c43      	adds	r3, r0, #1
 8001542:	89a3      	ldrh	r3, [r4, #12]
 8001544:	d106      	bne.n	8001554 <__sflush_r+0x68>
 8001546:	6829      	ldr	r1, [r5, #0]
 8001548:	291d      	cmp	r1, #29
 800154a:	d82b      	bhi.n	80015a4 <__sflush_r+0xb8>
 800154c:	4a29      	ldr	r2, [pc, #164]	; (80015f4 <__sflush_r+0x108>)
 800154e:	410a      	asrs	r2, r1
 8001550:	07d6      	lsls	r6, r2, #31
 8001552:	d427      	bmi.n	80015a4 <__sflush_r+0xb8>
 8001554:	2200      	movs	r2, #0
 8001556:	6062      	str	r2, [r4, #4]
 8001558:	04d9      	lsls	r1, r3, #19
 800155a:	6922      	ldr	r2, [r4, #16]
 800155c:	6022      	str	r2, [r4, #0]
 800155e:	d504      	bpl.n	800156a <__sflush_r+0x7e>
 8001560:	1c42      	adds	r2, r0, #1
 8001562:	d101      	bne.n	8001568 <__sflush_r+0x7c>
 8001564:	682b      	ldr	r3, [r5, #0]
 8001566:	b903      	cbnz	r3, 800156a <__sflush_r+0x7e>
 8001568:	6560      	str	r0, [r4, #84]	; 0x54
 800156a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800156c:	602f      	str	r7, [r5, #0]
 800156e:	2900      	cmp	r1, #0
 8001570:	d0c9      	beq.n	8001506 <__sflush_r+0x1a>
 8001572:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001576:	4299      	cmp	r1, r3
 8001578:	d002      	beq.n	8001580 <__sflush_r+0x94>
 800157a:	4628      	mov	r0, r5
 800157c:	f7ff fbea 	bl	8000d54 <_free_r>
 8001580:	2000      	movs	r0, #0
 8001582:	6360      	str	r0, [r4, #52]	; 0x34
 8001584:	e7c0      	b.n	8001508 <__sflush_r+0x1c>
 8001586:	2301      	movs	r3, #1
 8001588:	4628      	mov	r0, r5
 800158a:	47b0      	blx	r6
 800158c:	1c41      	adds	r1, r0, #1
 800158e:	d1c8      	bne.n	8001522 <__sflush_r+0x36>
 8001590:	682b      	ldr	r3, [r5, #0]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d0c5      	beq.n	8001522 <__sflush_r+0x36>
 8001596:	2b1d      	cmp	r3, #29
 8001598:	d001      	beq.n	800159e <__sflush_r+0xb2>
 800159a:	2b16      	cmp	r3, #22
 800159c:	d101      	bne.n	80015a2 <__sflush_r+0xb6>
 800159e:	602f      	str	r7, [r5, #0]
 80015a0:	e7b1      	b.n	8001506 <__sflush_r+0x1a>
 80015a2:	89a3      	ldrh	r3, [r4, #12]
 80015a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015a8:	81a3      	strh	r3, [r4, #12]
 80015aa:	e7ad      	b.n	8001508 <__sflush_r+0x1c>
 80015ac:	690f      	ldr	r7, [r1, #16]
 80015ae:	2f00      	cmp	r7, #0
 80015b0:	d0a9      	beq.n	8001506 <__sflush_r+0x1a>
 80015b2:	0793      	lsls	r3, r2, #30
 80015b4:	680e      	ldr	r6, [r1, #0]
 80015b6:	bf08      	it	eq
 80015b8:	694b      	ldreq	r3, [r1, #20]
 80015ba:	600f      	str	r7, [r1, #0]
 80015bc:	bf18      	it	ne
 80015be:	2300      	movne	r3, #0
 80015c0:	eba6 0807 	sub.w	r8, r6, r7
 80015c4:	608b      	str	r3, [r1, #8]
 80015c6:	f1b8 0f00 	cmp.w	r8, #0
 80015ca:	dd9c      	ble.n	8001506 <__sflush_r+0x1a>
 80015cc:	6a21      	ldr	r1, [r4, #32]
 80015ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80015d0:	4643      	mov	r3, r8
 80015d2:	463a      	mov	r2, r7
 80015d4:	4628      	mov	r0, r5
 80015d6:	47b0      	blx	r6
 80015d8:	2800      	cmp	r0, #0
 80015da:	dc06      	bgt.n	80015ea <__sflush_r+0xfe>
 80015dc:	89a3      	ldrh	r3, [r4, #12]
 80015de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015e2:	81a3      	strh	r3, [r4, #12]
 80015e4:	f04f 30ff 	mov.w	r0, #4294967295
 80015e8:	e78e      	b.n	8001508 <__sflush_r+0x1c>
 80015ea:	4407      	add	r7, r0
 80015ec:	eba8 0800 	sub.w	r8, r8, r0
 80015f0:	e7e9      	b.n	80015c6 <__sflush_r+0xda>
 80015f2:	bf00      	nop
 80015f4:	dfbffffe 	.word	0xdfbffffe

080015f8 <_fflush_r>:
 80015f8:	b538      	push	{r3, r4, r5, lr}
 80015fa:	690b      	ldr	r3, [r1, #16]
 80015fc:	4605      	mov	r5, r0
 80015fe:	460c      	mov	r4, r1
 8001600:	b913      	cbnz	r3, 8001608 <_fflush_r+0x10>
 8001602:	2500      	movs	r5, #0
 8001604:	4628      	mov	r0, r5
 8001606:	bd38      	pop	{r3, r4, r5, pc}
 8001608:	b118      	cbz	r0, 8001612 <_fflush_r+0x1a>
 800160a:	6a03      	ldr	r3, [r0, #32]
 800160c:	b90b      	cbnz	r3, 8001612 <_fflush_r+0x1a>
 800160e:	f7ff fa99 	bl	8000b44 <__sinit>
 8001612:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d0f3      	beq.n	8001602 <_fflush_r+0xa>
 800161a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800161c:	07d0      	lsls	r0, r2, #31
 800161e:	d404      	bmi.n	800162a <_fflush_r+0x32>
 8001620:	0599      	lsls	r1, r3, #22
 8001622:	d402      	bmi.n	800162a <_fflush_r+0x32>
 8001624:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001626:	f7ff fb92 	bl	8000d4e <__retarget_lock_acquire_recursive>
 800162a:	4628      	mov	r0, r5
 800162c:	4621      	mov	r1, r4
 800162e:	f7ff ff5d 	bl	80014ec <__sflush_r>
 8001632:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001634:	07da      	lsls	r2, r3, #31
 8001636:	4605      	mov	r5, r0
 8001638:	d4e4      	bmi.n	8001604 <_fflush_r+0xc>
 800163a:	89a3      	ldrh	r3, [r4, #12]
 800163c:	059b      	lsls	r3, r3, #22
 800163e:	d4e1      	bmi.n	8001604 <_fflush_r+0xc>
 8001640:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001642:	f7ff fb85 	bl	8000d50 <__retarget_lock_release_recursive>
 8001646:	e7dd      	b.n	8001604 <_fflush_r+0xc>

08001648 <__swbuf_r>:
 8001648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800164a:	460e      	mov	r6, r1
 800164c:	4614      	mov	r4, r2
 800164e:	4605      	mov	r5, r0
 8001650:	b118      	cbz	r0, 800165a <__swbuf_r+0x12>
 8001652:	6a03      	ldr	r3, [r0, #32]
 8001654:	b90b      	cbnz	r3, 800165a <__swbuf_r+0x12>
 8001656:	f7ff fa75 	bl	8000b44 <__sinit>
 800165a:	69a3      	ldr	r3, [r4, #24]
 800165c:	60a3      	str	r3, [r4, #8]
 800165e:	89a3      	ldrh	r3, [r4, #12]
 8001660:	071a      	lsls	r2, r3, #28
 8001662:	d525      	bpl.n	80016b0 <__swbuf_r+0x68>
 8001664:	6923      	ldr	r3, [r4, #16]
 8001666:	b31b      	cbz	r3, 80016b0 <__swbuf_r+0x68>
 8001668:	6823      	ldr	r3, [r4, #0]
 800166a:	6922      	ldr	r2, [r4, #16]
 800166c:	1a98      	subs	r0, r3, r2
 800166e:	6963      	ldr	r3, [r4, #20]
 8001670:	b2f6      	uxtb	r6, r6
 8001672:	4283      	cmp	r3, r0
 8001674:	4637      	mov	r7, r6
 8001676:	dc04      	bgt.n	8001682 <__swbuf_r+0x3a>
 8001678:	4621      	mov	r1, r4
 800167a:	4628      	mov	r0, r5
 800167c:	f7ff ffbc 	bl	80015f8 <_fflush_r>
 8001680:	b9e0      	cbnz	r0, 80016bc <__swbuf_r+0x74>
 8001682:	68a3      	ldr	r3, [r4, #8]
 8001684:	3b01      	subs	r3, #1
 8001686:	60a3      	str	r3, [r4, #8]
 8001688:	6823      	ldr	r3, [r4, #0]
 800168a:	1c5a      	adds	r2, r3, #1
 800168c:	6022      	str	r2, [r4, #0]
 800168e:	701e      	strb	r6, [r3, #0]
 8001690:	6962      	ldr	r2, [r4, #20]
 8001692:	1c43      	adds	r3, r0, #1
 8001694:	429a      	cmp	r2, r3
 8001696:	d004      	beq.n	80016a2 <__swbuf_r+0x5a>
 8001698:	89a3      	ldrh	r3, [r4, #12]
 800169a:	07db      	lsls	r3, r3, #31
 800169c:	d506      	bpl.n	80016ac <__swbuf_r+0x64>
 800169e:	2e0a      	cmp	r6, #10
 80016a0:	d104      	bne.n	80016ac <__swbuf_r+0x64>
 80016a2:	4621      	mov	r1, r4
 80016a4:	4628      	mov	r0, r5
 80016a6:	f7ff ffa7 	bl	80015f8 <_fflush_r>
 80016aa:	b938      	cbnz	r0, 80016bc <__swbuf_r+0x74>
 80016ac:	4638      	mov	r0, r7
 80016ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80016b0:	4621      	mov	r1, r4
 80016b2:	4628      	mov	r0, r5
 80016b4:	f000 f806 	bl	80016c4 <__swsetup_r>
 80016b8:	2800      	cmp	r0, #0
 80016ba:	d0d5      	beq.n	8001668 <__swbuf_r+0x20>
 80016bc:	f04f 37ff 	mov.w	r7, #4294967295
 80016c0:	e7f4      	b.n	80016ac <__swbuf_r+0x64>
	...

080016c4 <__swsetup_r>:
 80016c4:	b538      	push	{r3, r4, r5, lr}
 80016c6:	4b2a      	ldr	r3, [pc, #168]	; (8001770 <__swsetup_r+0xac>)
 80016c8:	4605      	mov	r5, r0
 80016ca:	6818      	ldr	r0, [r3, #0]
 80016cc:	460c      	mov	r4, r1
 80016ce:	b118      	cbz	r0, 80016d8 <__swsetup_r+0x14>
 80016d0:	6a03      	ldr	r3, [r0, #32]
 80016d2:	b90b      	cbnz	r3, 80016d8 <__swsetup_r+0x14>
 80016d4:	f7ff fa36 	bl	8000b44 <__sinit>
 80016d8:	89a3      	ldrh	r3, [r4, #12]
 80016da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80016de:	0718      	lsls	r0, r3, #28
 80016e0:	d422      	bmi.n	8001728 <__swsetup_r+0x64>
 80016e2:	06d9      	lsls	r1, r3, #27
 80016e4:	d407      	bmi.n	80016f6 <__swsetup_r+0x32>
 80016e6:	2309      	movs	r3, #9
 80016e8:	602b      	str	r3, [r5, #0]
 80016ea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80016ee:	81a3      	strh	r3, [r4, #12]
 80016f0:	f04f 30ff 	mov.w	r0, #4294967295
 80016f4:	e034      	b.n	8001760 <__swsetup_r+0x9c>
 80016f6:	0758      	lsls	r0, r3, #29
 80016f8:	d512      	bpl.n	8001720 <__swsetup_r+0x5c>
 80016fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80016fc:	b141      	cbz	r1, 8001710 <__swsetup_r+0x4c>
 80016fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001702:	4299      	cmp	r1, r3
 8001704:	d002      	beq.n	800170c <__swsetup_r+0x48>
 8001706:	4628      	mov	r0, r5
 8001708:	f7ff fb24 	bl	8000d54 <_free_r>
 800170c:	2300      	movs	r3, #0
 800170e:	6363      	str	r3, [r4, #52]	; 0x34
 8001710:	89a3      	ldrh	r3, [r4, #12]
 8001712:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001716:	81a3      	strh	r3, [r4, #12]
 8001718:	2300      	movs	r3, #0
 800171a:	6063      	str	r3, [r4, #4]
 800171c:	6923      	ldr	r3, [r4, #16]
 800171e:	6023      	str	r3, [r4, #0]
 8001720:	89a3      	ldrh	r3, [r4, #12]
 8001722:	f043 0308 	orr.w	r3, r3, #8
 8001726:	81a3      	strh	r3, [r4, #12]
 8001728:	6923      	ldr	r3, [r4, #16]
 800172a:	b94b      	cbnz	r3, 8001740 <__swsetup_r+0x7c>
 800172c:	89a3      	ldrh	r3, [r4, #12]
 800172e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001732:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001736:	d003      	beq.n	8001740 <__swsetup_r+0x7c>
 8001738:	4621      	mov	r1, r4
 800173a:	4628      	mov	r0, r5
 800173c:	f000 f850 	bl	80017e0 <__smakebuf_r>
 8001740:	89a0      	ldrh	r0, [r4, #12]
 8001742:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001746:	f010 0301 	ands.w	r3, r0, #1
 800174a:	d00a      	beq.n	8001762 <__swsetup_r+0x9e>
 800174c:	2300      	movs	r3, #0
 800174e:	60a3      	str	r3, [r4, #8]
 8001750:	6963      	ldr	r3, [r4, #20]
 8001752:	425b      	negs	r3, r3
 8001754:	61a3      	str	r3, [r4, #24]
 8001756:	6923      	ldr	r3, [r4, #16]
 8001758:	b943      	cbnz	r3, 800176c <__swsetup_r+0xa8>
 800175a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800175e:	d1c4      	bne.n	80016ea <__swsetup_r+0x26>
 8001760:	bd38      	pop	{r3, r4, r5, pc}
 8001762:	0781      	lsls	r1, r0, #30
 8001764:	bf58      	it	pl
 8001766:	6963      	ldrpl	r3, [r4, #20]
 8001768:	60a3      	str	r3, [r4, #8]
 800176a:	e7f4      	b.n	8001756 <__swsetup_r+0x92>
 800176c:	2000      	movs	r0, #0
 800176e:	e7f7      	b.n	8001760 <__swsetup_r+0x9c>
 8001770:	20000058 	.word	0x20000058

08001774 <_sbrk_r>:
 8001774:	b538      	push	{r3, r4, r5, lr}
 8001776:	4d06      	ldr	r5, [pc, #24]	; (8001790 <_sbrk_r+0x1c>)
 8001778:	2300      	movs	r3, #0
 800177a:	4604      	mov	r4, r0
 800177c:	4608      	mov	r0, r1
 800177e:	602b      	str	r3, [r5, #0]
 8001780:	f7ff f83a 	bl	80007f8 <_sbrk>
 8001784:	1c43      	adds	r3, r0, #1
 8001786:	d102      	bne.n	800178e <_sbrk_r+0x1a>
 8001788:	682b      	ldr	r3, [r5, #0]
 800178a:	b103      	cbz	r3, 800178e <_sbrk_r+0x1a>
 800178c:	6023      	str	r3, [r4, #0]
 800178e:	bd38      	pop	{r3, r4, r5, pc}
 8001790:	200001bc 	.word	0x200001bc

08001794 <__swhatbuf_r>:
 8001794:	b570      	push	{r4, r5, r6, lr}
 8001796:	460c      	mov	r4, r1
 8001798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800179c:	2900      	cmp	r1, #0
 800179e:	b096      	sub	sp, #88	; 0x58
 80017a0:	4615      	mov	r5, r2
 80017a2:	461e      	mov	r6, r3
 80017a4:	da0d      	bge.n	80017c2 <__swhatbuf_r+0x2e>
 80017a6:	89a3      	ldrh	r3, [r4, #12]
 80017a8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80017ac:	f04f 0100 	mov.w	r1, #0
 80017b0:	bf0c      	ite	eq
 80017b2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80017b6:	2340      	movne	r3, #64	; 0x40
 80017b8:	2000      	movs	r0, #0
 80017ba:	6031      	str	r1, [r6, #0]
 80017bc:	602b      	str	r3, [r5, #0]
 80017be:	b016      	add	sp, #88	; 0x58
 80017c0:	bd70      	pop	{r4, r5, r6, pc}
 80017c2:	466a      	mov	r2, sp
 80017c4:	f000 f848 	bl	8001858 <_fstat_r>
 80017c8:	2800      	cmp	r0, #0
 80017ca:	dbec      	blt.n	80017a6 <__swhatbuf_r+0x12>
 80017cc:	9901      	ldr	r1, [sp, #4]
 80017ce:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80017d2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80017d6:	4259      	negs	r1, r3
 80017d8:	4159      	adcs	r1, r3
 80017da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017de:	e7eb      	b.n	80017b8 <__swhatbuf_r+0x24>

080017e0 <__smakebuf_r>:
 80017e0:	898b      	ldrh	r3, [r1, #12]
 80017e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80017e4:	079d      	lsls	r5, r3, #30
 80017e6:	4606      	mov	r6, r0
 80017e8:	460c      	mov	r4, r1
 80017ea:	d507      	bpl.n	80017fc <__smakebuf_r+0x1c>
 80017ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80017f0:	6023      	str	r3, [r4, #0]
 80017f2:	6123      	str	r3, [r4, #16]
 80017f4:	2301      	movs	r3, #1
 80017f6:	6163      	str	r3, [r4, #20]
 80017f8:	b002      	add	sp, #8
 80017fa:	bd70      	pop	{r4, r5, r6, pc}
 80017fc:	ab01      	add	r3, sp, #4
 80017fe:	466a      	mov	r2, sp
 8001800:	f7ff ffc8 	bl	8001794 <__swhatbuf_r>
 8001804:	9900      	ldr	r1, [sp, #0]
 8001806:	4605      	mov	r5, r0
 8001808:	4630      	mov	r0, r6
 800180a:	f7ff fb0f 	bl	8000e2c <_malloc_r>
 800180e:	b948      	cbnz	r0, 8001824 <__smakebuf_r+0x44>
 8001810:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001814:	059a      	lsls	r2, r3, #22
 8001816:	d4ef      	bmi.n	80017f8 <__smakebuf_r+0x18>
 8001818:	f023 0303 	bic.w	r3, r3, #3
 800181c:	f043 0302 	orr.w	r3, r3, #2
 8001820:	81a3      	strh	r3, [r4, #12]
 8001822:	e7e3      	b.n	80017ec <__smakebuf_r+0xc>
 8001824:	89a3      	ldrh	r3, [r4, #12]
 8001826:	6020      	str	r0, [r4, #0]
 8001828:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800182c:	81a3      	strh	r3, [r4, #12]
 800182e:	9b00      	ldr	r3, [sp, #0]
 8001830:	6163      	str	r3, [r4, #20]
 8001832:	9b01      	ldr	r3, [sp, #4]
 8001834:	6120      	str	r0, [r4, #16]
 8001836:	b15b      	cbz	r3, 8001850 <__smakebuf_r+0x70>
 8001838:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800183c:	4630      	mov	r0, r6
 800183e:	f000 f81d 	bl	800187c <_isatty_r>
 8001842:	b128      	cbz	r0, 8001850 <__smakebuf_r+0x70>
 8001844:	89a3      	ldrh	r3, [r4, #12]
 8001846:	f023 0303 	bic.w	r3, r3, #3
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	81a3      	strh	r3, [r4, #12]
 8001850:	89a3      	ldrh	r3, [r4, #12]
 8001852:	431d      	orrs	r5, r3
 8001854:	81a5      	strh	r5, [r4, #12]
 8001856:	e7cf      	b.n	80017f8 <__smakebuf_r+0x18>

08001858 <_fstat_r>:
 8001858:	b538      	push	{r3, r4, r5, lr}
 800185a:	4d07      	ldr	r5, [pc, #28]	; (8001878 <_fstat_r+0x20>)
 800185c:	2300      	movs	r3, #0
 800185e:	4604      	mov	r4, r0
 8001860:	4608      	mov	r0, r1
 8001862:	4611      	mov	r1, r2
 8001864:	602b      	str	r3, [r5, #0]
 8001866:	f7fe ff9e 	bl	80007a6 <_fstat>
 800186a:	1c43      	adds	r3, r0, #1
 800186c:	d102      	bne.n	8001874 <_fstat_r+0x1c>
 800186e:	682b      	ldr	r3, [r5, #0]
 8001870:	b103      	cbz	r3, 8001874 <_fstat_r+0x1c>
 8001872:	6023      	str	r3, [r4, #0]
 8001874:	bd38      	pop	{r3, r4, r5, pc}
 8001876:	bf00      	nop
 8001878:	200001bc 	.word	0x200001bc

0800187c <_isatty_r>:
 800187c:	b538      	push	{r3, r4, r5, lr}
 800187e:	4d06      	ldr	r5, [pc, #24]	; (8001898 <_isatty_r+0x1c>)
 8001880:	2300      	movs	r3, #0
 8001882:	4604      	mov	r4, r0
 8001884:	4608      	mov	r0, r1
 8001886:	602b      	str	r3, [r5, #0]
 8001888:	f7fe ff9d 	bl	80007c6 <_isatty>
 800188c:	1c43      	adds	r3, r0, #1
 800188e:	d102      	bne.n	8001896 <_isatty_r+0x1a>
 8001890:	682b      	ldr	r3, [r5, #0]
 8001892:	b103      	cbz	r3, 8001896 <_isatty_r+0x1a>
 8001894:	6023      	str	r3, [r4, #0]
 8001896:	bd38      	pop	{r3, r4, r5, pc}
 8001898:	200001bc 	.word	0x200001bc

0800189c <_init>:
 800189c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800189e:	bf00      	nop
 80018a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018a2:	bc08      	pop	{r3}
 80018a4:	469e      	mov	lr, r3
 80018a6:	4770      	bx	lr

080018a8 <_fini>:
 80018a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018aa:	bf00      	nop
 80018ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018ae:	bc08      	pop	{r3}
 80018b0:	469e      	mov	lr, r3
 80018b2:	4770      	bx	lr
