Time resolution is 1 ps
$finish called at time : 40 ns : File "/home/navya/User-Data/du-study/sem3/DSD_verilog/SR_latch_flipflop/SR_latch_flipflop.srcs/sim_1/new/tb_flipflop.v" Line 46
