Search.setIndex({"alltitles":{"Adding New Targets":[[7,"adding-new-targets"]],"Adding a Hardware Top-Level Test":[[7,"adding-a-hardware-top-level-test"]],"Adding a Hardware Unit Test":[[7,"adding-a-hardware-unit-test"]],"Adding a New Blimp Version":[[7,"adding-a-new-blimp-version"]],"Adding a Program":[[7,"adding-a-program"]],"Adding a Tool":[[7,"adding-a-tool"]],"Age Logic":[[14,"age-logic"]],"Assembler and Disassembler":[[2,null]],"Assembly String from Binary Instruction":[[2,"assembly-string-from-binary-instruction"]],"Binary Instruction from Assembly String":[[2,"binary-instruction-from-assembly-string"]],"Blimp Documentation":[[6,null]],"Build System":[[7,null]],"Colossal Cave Demo":[[0,null]],"Data Flow in the Processor":[[8,null]],"Decode Issue Unit (DIU)":[[15,null]],"Demonstrations":[[6,null]],"Dependencies":[[9,null]],"Design Motivation and Philosophy":[[10,null]],"EGOS CSRs":[[12,null]],"Enhancements":[[12,"enhancements"]],"Execute Units (XU)":[[16,null]],"FPGA Implementation":[[6,null]],"Fetch Unit":[[17,null]],"Fix Memory Network Dependence":[[12,"fix-memory-network-dependence"]],"Fixes":[[12,"fixes"]],"Formal Verification":[[12,"formal-verification"]],"Full Out-Of-Order Execution":[[12,"full-out-of-order-execution"]],"Function Signatures":[[2,null],[2,null]],"Functional Level (FL) Utilities":[[6,null]],"Functional-Level Processor":[[3,null]],"Functional-Level Processor Implementation":[[3,"functional-level-processor-implementation"]],"Functions vs. Tasks":[[12,"functions-vs-tasks"]],"Further Work":[[12,null]],"Helper Classes":[[3,"helper-classes"]],"Instruction Generation":[[2,"instruction-generation"]],"Instruction Identification":[[2,"instruction-identification"]],"Instruction Routing/Arbitration":[[13,null],[13,null],[13,null]],"Instruction Traces (FLTrace)":[[3,"instruction-traces-fltrace"]],"Instructions (FLInst)":[[3,"instructions-flinst"]],"Interfacing with Verilog Testbenches":[[3,"interfacing-with-verilog-testbenches"]],"Keeping track of the architectural register":[[13,null]],"Memory (FLMem)":[[3,"memory-flmem"]],"Memory Network":[[4,null]],"Memory-Mapped Peripherals":[[5,null]],"Microarchitectural Units":[[20,null]],"Modifying Blimp":[[1,null]],"Overall Build System":[[7,"overall-build-system"]],"Overview":[[6,null]],"Peripherals (FLPeripheral)":[[3,"peripherals-flperipheral"]],"Privileged ISA Support":[[12,"privileged-isa-support"]],"Processor Versions":[[13,null]],"RISCV Cross-Compilation":[[7,"riscv-cross-compilation"]],"Register File (FLRegfile)":[[3,"register-file-flregfile"]],"Repository Structure":[[11,null]],"Running Programs on the Processor":[[3,"running-programs-on-the-processor"]],"SPI Enable":[[12,"spi-enable"]],"Sequence Number Generation":[[13,null]],"Sequence Numbers":[[14,null]],"Sequencing Unit (SQU)":[[18,null]],"Simplify Sequence Number Generation":[[12,"simplify-sequence-number-generation"]],"Squash Unit (SU)":[[19,null]],"Squashing Locations in the Processor":[[12,null]],"Superscalar Pipeline Support":[[12,"superscalar-pipeline-support"]],"Verilog Language Support":[[7,"verilog-language-support"]],"Version 1":[[13,"version-1"]],"Version 2":[[13,"version-2"]],"Version 3":[[13,"version-3"]],"Version 4":[[13,"version-4"]],"Version 5":[[13,"version-5"]],"Version 6":[[13,"version-6"]],"Version 7":[[13,"version-7"]],"Version 8":[[13,"version-8"]],"Writeback Commit Unit (WCU)":[[21,null]]},"docnames":["demos/quartus_demo","demos/sim_demo","fl/assembler","fl/proc","fpga/network","fpga/peripherals","index","overview/build_system","overview/data_flow","overview/dependencies","overview/motivation","overview/repository_structure","overview/todo","overview/versions","uarch/seq_nums","units/decode_issue_unit","units/execute_units","units/fetch_unit","units/sequencing_unit","units/squash_unit","units/units","units/writeback_commit_unit"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2},"filenames":["demos/quartus_demo.rst","demos/sim_demo.rst","fl/assembler.rst","fl/proc.rst","fpga/network.rst","fpga/peripherals.rst","index.rst","overview/build_system.rst","overview/data_flow.rst","overview/dependencies.rst","overview/motivation.rst","overview/repository_structure.rst","overview/todo.rst","overview/versions.rst","uarch/seq_nums.rst","units/decode_issue_unit.rst","units/execute_units.rst","units/fetch_unit.rst","units/sequencing_unit.rst","units/squash_unit.rst","units/units.rst","units/writeback_commit_unit.rst"],"indexentries":{},"objects":{},"objnames":{},"objtypes":{},"terms":{"":[2,3,6,7,8,11,12,13,14],"0":[2,3,7,14],"032":9,"0_is_old":14,"1":[7,14],"10":9,"11":2,"13":9,"2000":12,"2025":9,"20x":7,"3":[9,14],"32":2,"4":[3,14],"4750":13,"5":[8,9],"6":[8,12],"7":[2,14],"A":[2,3,7,11,12],"As":[3,14],"For":[2,3,7,8,12],"If":[2,7,12],"In":[2,3,7,8,9,12,14],"It":[7,8],"OR":2,"One":[7,9],"The":[2,3,7,9,11,12,13,14],"These":[2,3,8,12,13],"To":[2,3,7,13,14],"With":[7,12],"__":8,"__attribute__":3,"_id":2,"_mask":2,"_sim":7,"_test":7,"abl":[2,7,12,13],"about":[8,12],"abov":[7,12],"absolut":2,"access":[3,7],"accord":8,"accordingli":[2,3,7],"achiev":2,"across":11,"act":[3,8,13,14],"action":3,"actual":7,"ad":[2,13],"add":[2,3,7,13],"add_custom_command":7,"add_execut":7,"addi":[2,13],"addit":[2,3,7,8,12,13],"addition":[2,7,11,12,13],"address":[2,3,7,11,12,13],"adequ":7,"advanc":7,"after":[7,12,13],"again":14,"against":[7,12],"aim":[3,9,13],"all":[2,3,7,8,9,11,12,13],"alloc":[3,14],"allow":[2,3,7,8,12,13,14],"along":[7,8,13],"alreadi":[2,7],"also":[2,3,7,8,12,13,14],"although":8,"alwai":3,"an":[2,3,7,8,11,12,13,14],"ani":[2,3,7,8,9,12,13,14],"annot":3,"anoth":12,"anywher":[8,12],"app":[7,11],"app_fil":7,"app_subdir":7,"append":7,"applic":[3,11,13],"approach":[12,13],"appropri":[2,3,7],"ar":[2,3,7,8,9,12,13,14,20],"arbitr":[8,12],"architectur":[3,7,12,14],"area":[12,13],"aren":[8,13],"argument":2,"around":[11,14],"arrai":[3,12,14],"arrow":8,"asm":[2,7,11],"asm_fil":7,"assembl":[6,11],"assembli":[7,11,13],"assign":[3,14],"associ":[7,11,12,13],"assum":[7,12,13],"assumpt":12,"attach":13,"avail":[7,13],"avoid":[2,3,12,14],"back":[8,12,13],"backend":[9,12],"backpressur":8,"backward":[12,13],"bad":7,"base":[2,3,7,11,12,13],"baselin":13,"basic":[12,13],"becaus":[8,13],"been":12,"befor":[2,3,12],"behavior":[3,12],"behaviour":[7,12],"being":[2,3,12,13],"below":[3,7,13,14],"benefit":12,"best":12,"between":[8,12,13,14],"binari":7,"bit":[2,3,12],"bitwis":2,"blank":6,"blimp":[2,3,8,9,11,12,13,14,20],"blimp_vers":7,"blimpv":7,"blimpvn_":7,"blimpvn_test":7,"block":20,"blue":8,"both":[2,3,7,8,12,14],"bracket":3,"branch":8,"break":12,"brg":[7,9],"broken":12,"buffer":[3,12,14],"build":[2,6,9,11],"built":[7,9],"c":[2,7,13],"call":[3,7,12],"can":[2,3,6,7,8,11,12,13,14],"cannot":[8,12],"case":[3,7,9,12,14],"caus":[8,12],"cave":6,"cd":7,"chain":12,"chang":[2,3,12,13],"channel":12,"charact":3,"check":[2,3,7],"check_trac":7,"chosen":7,"circular":8,"class":[7,8,20],"clearli":2,"closest":14,"cmake":[7,9,11],"cmake_c_compil":7,"cmake_current_source_dir":7,"cmake_cxx_compil":7,"cmake_module_path":7,"cmake_verilog_compile_object":7,"cmake_verilog_compiler_id":7,"cmake_verilog_link_execut":7,"cmake_verilog_linker_prefer":7,"cmakedetermineverilogcompil":7,"cmakelist":[7,11],"cmaketestverilogcompil":7,"cmakeverilogcompil":7,"cmakeveriloginform":7,"code":[3,7,11,13],"coloss":6,"combin":2,"come":[8,13],"command":[7,9],"commit":[8,12,13,14,20],"commitnotif":8,"common":[3,11],"commun":[8,11,12,13],"compar":[2,3,8,12,14],"comparison":14,"compat":[12,13],"compil":[9,11],"compile_object":7,"complet":[8,13],"completenotif":8,"complex":[13,20],"compon":13,"compos":[8,13,20],"compris":3,"comput":12,"concis":[3,11],"condit":13,"configur":7,"connect":[7,11,12],"consid":[2,14],"const":3,"construct":[3,6],"contain":[2,3,7],"continu":7,"control":[8,12,13],"convert":2,"cornel":[12,13],"correct":[2,3,13],"correctli":12,"correspond":[2,7,12,14],"could":[3,8,9,12,13],"coupl":12,"cpp":[2,3,7,11],"creat":[2,7,12],"creation":7,"credit":[12,14],"cross":9,"current":[2,3,7,8,9,12,13],"custom":2,"cxx":7,"cycl":[8,12,13],"data":[3,6,7,11],"dcmake_verilog_compiler_id":7,"deadlock":[8,12],"decod":20,"decode_issu":11,"deeper":7,"def":11,"default":7,"defin":[2,7,8,12],"definit":[7,11],"delimit":2,"demo":6,"demonstr":[9,13],"depend":[6,7,8],"depth":[12,13],"deriv":3,"descript":7,"design":[2,6,11,12,13],"desir":7,"dest":8,"destin":[3,8],"detail":[7,13],"detect":[7,13],"determin":[2,3,7,12,14],"develop":[2,3,11,12],"devic":3,"diagram":8,"did":3,"differ":[2,7,11,13,20],"direct":[3,12],"directli":12,"directori":[2,7,11],"disabl":12,"disassembl":[3,6,11],"disassembli":2,"disconnect":12,"discov":7,"discoveri":7,"discuss":[12,13],"displai":[2,3],"diu":[8,11,12,13,20],"dmem":12,"do":[2,7,12],"doc":11,"document":11,"doe":7,"doesn":[7,8,9,12,13],"don":[7,8,9],"done":[2,3,7,8,9],"down":[8,13],"drive":12,"dtrace":7,"dual":12,"due":[7,12],"dump":3,"dure":7,"dynam":13,"e":[7,9,12,13],"each":[2,3,7,11,12,13,14,20],"eadd":13,"earlier":8,"eas":2,"easier":3,"easiest":12,"ec":13,"effect":12,"effort":12,"either":[12,13],"elegantli":7,"elf":9,"emul":11,"enabl":13,"encod":2,"end":3,"enough":14,"ensur":[3,7,12],"enter":12,"entri":[12,14],"enum":2,"enumer":2,"equal":2,"error":12,"especi":12,"etc":2,"event":14,"everi":7,"ex":[2,7,12,13],"exact":[9,12],"examin":12,"exampl":[2,8,14],"except":[7,12],"execut":[2,3,7,8,11,13,20],"exist":[7,8,12],"exit":3,"expand":12,"expect":[3,8],"expedit":7,"export":[7,12],"extend":[2,7,12],"extens":[2,12],"extract":2,"f__d":12,"f__dintf":8,"fair":12,"fairli":13,"fashion":7,"featur":12,"fetch":[11,12,13,20],"field":[2,3],"fifo":[12,14],"file":[7,8],"final":7,"find":[2,7],"finish":12,"first":[2,3,7,14,20],"fl":[3,7,11,12],"fl_proc_fil":7,"flag":9,"flexibl":7,"flexit":3,"flight":[12,13,14],"flip":14,"flow":[6,12,13],"fltermin":3,"folder":7,"follow":[2,7,8,9,11,12,14,20],"form":13,"format":[3,9],"forward":[3,13],"found":7,"four":7,"fpga":11,"fpgamem":12,"framework":[6,12],"free":[12,14],"freed":[8,12,13,14],"from":[3,7,8,12,13],"front":13,"fu":[8,11,12,13,14,20],"fulli":12,"func3":2,"func7":2,"function":[7,8,9,11,13],"further":[6,8,9,13],"gain":3,"game":13,"gcc":9,"get":[3,7,13],"get_":2,"get_address_rang":3,"get_rd_id":2,"given":[2,3,7,13,14],"global":[7,14],"go":[7,12],"goal":[2,7,12],"golden":[3,12],"good":[7,12],"gradual":12,"greater":13,"green":8,"group":7,"guarante":13,"h":[2,9],"ha":[7,9,12],"hacki":7,"handl":[7,12],"har":7,"hardwar":[11,12],"hardward":3,"have":[2,3,7,8,12,13,20],"hazard":[12,13],"head":[12,14],"header":7,"helper":11,"here":[7,14],"hierarchi":7,"high":7,"hold":7,"home":6,"hook":12,"how":[2,6,7,13],"howev":[2,3,7,8,12,13,14],"hw":[7,11,12],"i":[2,3,6,7,8,9,11,12,13,14],"ideal":13,"identifi":[2,3,7,13],"ignor":12,"imem":12,"immedi":8,"implement":[2,11,12,13,14,20],"impli":12,"implicitli":7,"impos":13,"improv":12,"includ":[2,6,7,8,11,12,13],"inclus":3,"increment":14,"index":14,"indic":[8,13,14],"ineffici":3,"inform":[2,8],"init_mem":[7,12],"initi":7,"input":3,"insensit":8,"inst":[2,3],"inst_nam":3,"inst_name_t":2,"inst_pc":3,"inst_spec_t":2,"instal":6,"instanc":2,"instanti":7,"instead":[3,7,12,13],"instruct":[7,8,12,14],"insttracenotif":[8,12],"insttracesub":7,"integr":[11,12],"intend":9,"interfac":[7,8,11,12,13],"intermedi":7,"intern":2,"interpret":12,"interrupt":12,"intf":[8,11],"introduc":[12,13],"intruct":13,"invok":7,"involv":[3,7],"isa":[3,13],"isn":[9,12,13],"issu":[12,13,20],"iter":[2,13],"its":[2,7,12,13],"iverilog":7,"jalr":13,"jan":9,"jump":[2,8,13],"just":[2,7],"k":[3,14],"keep":[12,14],"kei":7,"know":14,"knowledg":7,"known":[2,8],"lack":[8,12],"larg":[3,7],"lastli":8,"latenc":[8,13],"later":[7,8,9,12,13],"latter":7,"lead":12,"led":12,"left":2,"less":14,"lesser":14,"let":14,"level":[2,8,11,12,13,20],"librari":7,"lifetim":8,"like":[7,12],"limit":[12,13],"line":[7,9,12],"link":7,"link_execut":7,"linker":7,"lint":[7,11,12],"linux":9,"list":[3,7,12],"listen":13,"live":12,"ll":8,"load":12,"locat":[2,7],"log":12,"longer":13,"look":[7,9],"lot":12,"lsq":12,"lucul":7,"maco":9,"made":12,"mai":[7,8,12,13],"main":[2,3,7],"maintain":[2,12,13],"major":7,"make":[2,3,7,8,12],"mani":[3,7,8,12,13],"map":[2,3,6,11],"mask":2,"match":2,"mcaus":12,"mean":8,"meant":[3,7],"meat":7,"mechan":[3,12],"memoiz":7,"memori":[6,7,13],"mepc":12,"messag":11,"method":[3,8],"methodologi":12,"mhartid":12,"microarchitectur":[11,13],"mie":12,"might":[3,7],"minim":[2,12],"minion":12,"mip":12,"mistakenli":13,"mkdir":7,"mode":12,"model":[3,7,12],"modif":[7,13],"modifi":[6,7,12,13],"modul":[7,11,12],"modular":[7,12,13,14],"more":[2,12,13],"most":[2,3,7],"motiv":6,"mscratch":12,"mstatu":12,"mtime":12,"mtimecmp":12,"mtvec":12,"much":3,"mul":13,"multipl":[3,7,8,12],"multipli":13,"must":[3,8,13,14],"mvendorid":12,"n":[7,12],"name":[2,3,7,8],"nativ":[7,9],"natur":2,"necessari":[2,7,9,12,13],"need":[2,7,8,9,12,13,14],"network":6,"never":8,"new":[2,13],"newli":13,"ninja":9,"nois":12,"non":2,"normal":[3,7],"notabl":12,"note":[9,12],"notif":[8,12],"notifi":8,"now":[7,8,12,13,14],"nuanc":7,"number":[2,8,11],"object":[3,7],"observ":12,"obtain":2,"occur":[12,13],"off":7,"offset":2,"often":2,"older":14,"oldest":[8,14],"onc":[2,7,12,13,14],"one":[3,7,12,13,14],"ongo":12,"onli":[2,3,7,8,9,12,13],"opcod":2,"oper":[2,3,12,13],"optim":7,"ordeal":7,"order":[2,7,13,14],"organ":11,"origin":8,"other":[2,7,8,12,13],"our":[2,3,7,13],"out":[13,14],"outlin":20,"output":3,"outsid":[8,12],"over":[11,12],"overal":[6,12,13],"overhead":3,"overlap":14,"overload":3,"own":[7,12],"paramet":13,"parametr":[7,12],"parent":7,"part":[3,14],"particular":[2,3,7,9],"particularli":[11,12],"past":[12,13],"path":[7,8,12],"pattern":7,"pc":[2,3],"pend":12,"per":7,"perform":[2,3],"perhap":12,"peripher":6,"philosophi":6,"physic":[8,13],"pipelin":[2,8,13,14],"place":[7,8,12],"point":[13,14],"pointer":[3,12,14],"port":12,"portion":7,"posit":2,"possib":2,"possibl":[2,7,12,13],"possibli":2,"potenti":12,"prefer":[7,9],"prepar":13,"preprocess":7,"prescrib":7,"pressur":8,"priorit":12,"proc":13,"proce":8,"process":[7,12],"processor":[2,6,7,11,20],"produc":[3,7,12,13],"product":3,"prog":7,"program":[11,12],"progress":[12,13],"project":[7,11],"propag":[8,13],"properli":2,"provid":[2,3,7,8],"purpos":3,"python":11,"queue":12,"quick":2,"r":3,"rang":[3,14],"rather":[7,8],"raw":12,"rd":[2,3],"rd_mask":2,"rdy":8,"re":[7,8,14],"reach":14,"read":3,"readi":8,"rebuilt":7,"recal":12,"receiv":[11,12,13],"reclaim":12,"reconfigur":7,"redirect":13,"refer":[3,12],"reflect":3,"reg":3,"regist":[8,12],"rel":[7,14],"relat":7,"releas":13,"relev":[7,13],"remov":12,"renam":[8,12,13],"reorder":[13,14],"replac":[2,12,13],"replic":9,"repo":7,"repositori":[6,7],"repres":[2,12,13],"represent":2,"request":[3,12],"requir":[2,7,8,9,12,13],"research":9,"resolut":12,"resolv":[12,13],"respect":[2,7,12],"respons":[12,14],"result":[2,7,8,12],"return":[2,3,13],"revers":14,"right":7,"riscv":[2,9,11,12],"rob":12,"robin":13,"root":7,"round":13,"rs1":[2,3],"rs2":[2,3],"rtl":3,"run":[7,11,12,13],"rv32":7,"rv32im":[2,3,13],"rvelfdump":[7,11],"rvfi":12,"rw":3,"same":[3,7,8,12,14],"save":12,"scale":12,"scope":[7,12],"script":11,"section":[6,7],"see":[3,7,8,12],"seek":12,"select":[7,8,13],"semant":[2,7,8,12],"send":11,"sensit":8,"sent":8,"separ":[2,12],"seq_num_0":14,"seq_num_1":14,"seq_num_list":12,"seqnumgen":12,"sequenc":[8,11,20],"serv":3,"server":9,"servic":12,"set":[2,7,14],"setup":7,"sever":11,"sh":11,"shortcom":12,"should":[2,3,7,9,12,14],"show":2,"side":14,"signal":8,"sim":[7,11],"similar":[2,7,13],"simpl":14,"simplest":13,"simpli":7,"simplifi":13,"simul":[3,7,9,12],"sinc":[8,12,14],"singl":[3,8,12,13],"size":12,"slice":3,"small":13,"smaller":3,"snapshot":3,"so":[3,7,8,11],"some":[2,7,12],"someth":7,"sonicboom":14,"sourc":[7,8],"space":2,"spars":3,"speak":13,"specif":[2,7,12,13],"specifi":[3,7,12,13],"specul":13,"speedup":7,"spi":11,"spi_flash":11,"split":11,"squ":20,"squah":13,"squash":[8,11,13,14,20],"squashnotif":8,"src":8,"src_file":7,"stackoverflow":7,"stai":6,"stall":[12,13],"standalon":[3,11],"standard":3,"start":[3,8,12,14],"state":3,"statement":[3,7],"static":3,"std":[2,3],"step":[3,7],"still":[7,12,13],"stimulu":2,"store":[3,7,12,13,14],"stream":3,"strictli":13,"strive":2,"struct":2,"structur":6,"su":[8,11,13,20],"subdirectori":[7,11],"successfulli":9,"suffici":13,"suit":7,"suitabl":3,"summari":7,"supersec":13,"support":[2,3,9,11,13],"sure":[7,8],"sv":7,"switch":[3,7,12],"synopsi":9,"syntax":[3,11],"system":[6,9,11,12],"systemverilog":7,"t":[7,8,9,12,13,14],"tabl":[12,13],"tail":[12,14],"take":[2,7,12,13],"taken":12,"target_compile_opt":7,"templat":[2,7],"test":[2,3,11,12],"test_cas":7,"test_typ":7,"testhar":7,"text":[3,11],"than":[12,14],"thei":[2,8,13,20],"them":[2,7,8,12,14],"therefor":8,"thi":[2,3,6,7,8,9,12,13,14],"those":[2,7,9,11,12],"though":7,"three":[3,8,13],"through":[2,12,13,14],"throughout":[8,11,14],"tightli":12,"time":[7,9,12],"tinyrv2":13,"too":7,"tool":11,"tool_fil":7,"toolchain":9,"top":[11,12],"touch":12,"toward":3,"trace":[2,7,12,13],"track":[12,14],"transact":[3,12],"try_read":3,"try_right":3,"tune":6,"turn":[2,7,11],"two":[2,3,7,8],"txt":[7,11],"type":[2,3,8,11],"typedef":2,"typic":8,"uint32_t":[2,3],"unabl":7,"uncommon":7,"uncondit":13,"under":6,"understand":[2,3,14],"unexpect":3,"uniqu":[2,7],"unit":[8,11,12,13],"unknown":9,"unnecessari":12,"unplug":12,"until":[13,14],"up":[2,7],"updat":12,"upon":[12,13],"us":[2,3,6,7,8,9,11,12,13,14],"usag":7,"user":[2,3,6,7,12],"usual":7,"util":[2,7,9,11],"v":7,"v1":13,"v2":13,"v3":13,"v4":13,"v5":13,"v6":13,"v7":13,"v8":13,"v_test_fil":7,"val":8,"valu":[2,3,8,13,14],"vari":[13,20],"variabl":[7,13],"variou":12,"vc":[7,9],"vdep":7,"ve":[2,14],"vector":12,"veri":[7,12],"verif":[3,8,13],"verifi":[2,3,12],"veril":[7,9,12],"verilog":9,"versa":2,"version":[6,8,9,12],"vice":2,"violat":12,"visibl":3,"vlint":7,"w":3,"wa":[3,7,9,12],"waddr":3,"wai":[2,12,14],"wait":14,"waiver":12,"want":[7,8,12],"waw":13,"wcu":[8,11,12,13,14,20],"wdata":3,"we":[2,7,8,9,12,13,14],"well":[2,3,7,8,9,11,12,13,14],"wen":3,"were":[2,3,12],"what":[3,7,8],"when":[2,3,7,8,12,13,14],"where":[3,7,8,12,13,14],"wherea":2,"whether":[2,3],"which":[2,3,7,8,12,13,20],"while":[3,7,12,13],"wish":[2,12],"won":12,"word":[2,3],"work":[2,3,6,7,8,9,11,13],"worri":12,"would":[2,3,12,13],"wouldn":13,"wrap":[3,14],"wrapper":11,"write":[3,8,12],"writeback":[8,20],"writeback_commit":11,"written":[2,3,7,12],"wrote":3,"x0":3,"xu":[11,12,13,20],"you":[7,8],"younger":14,"your":7},"titles":["Colossal Cave Demo","Modifying Blimp","Assembler and Disassembler","Functional-Level Processor","Memory Network","Memory-Mapped Peripherals","Blimp Documentation","Build System","Data Flow in the Processor","Dependencies","Design Motivation and Philosophy","Repository Structure","Further Work","Processor Versions","Sequence Numbers","Decode Issue Unit (DIU)","Execute Units (XU)","Fetch Unit","Sequencing Unit (SQU)","Squash Unit (SU)","Microarchitectural Units","Writeback Commit Unit (WCU)"],"titleterms":{"1":13,"2":13,"3":13,"4":13,"5":13,"6":13,"7":13,"8":13,"Of":12,"ad":7,"ag":14,"arbitr":13,"architectur":13,"assembl":2,"assembli":2,"binari":2,"blimp":[1,6,7],"build":7,"cave":0,"class":3,"coloss":0,"commit":21,"compil":7,"cross":7,"csr":12,"data":8,"decod":15,"demo":0,"demonstr":6,"depend":[9,12],"design":10,"disassembl":2,"diu":15,"document":6,"ego":12,"enabl":12,"enhanc":12,"execut":[12,16],"fetch":17,"file":3,"fix":12,"fl":6,"flinst":3,"flmem":3,"flow":8,"flperipher":3,"flregfil":3,"fltrace":3,"formal":12,"fpga":6,"from":2,"full":12,"function":[2,3,6,12],"further":12,"gener":[2,12,13],"hardwar":7,"helper":3,"identif":2,"implement":[3,6],"instruct":[2,3,13],"interfac":3,"isa":12,"issu":15,"keep":13,"languag":7,"level":[3,6,7],"locat":12,"logic":14,"map":5,"memori":[3,4,5,12],"microarchitectur":20,"modifi":1,"motiv":10,"network":[4,12],"new":7,"number":[12,13,14],"order":12,"out":12,"overal":7,"overview":6,"peripher":[3,5],"philosophi":10,"pipelin":12,"privileg":12,"processor":[3,8,12,13],"program":[3,7],"regist":[3,13],"repositori":11,"riscv":7,"rout":13,"run":3,"sequenc":[12,13,14,18],"signatur":2,"simplifi":12,"spi":12,"squ":18,"squash":[12,19],"string":2,"structur":11,"su":19,"superscalar":12,"support":[7,12],"system":7,"target":7,"task":12,"test":7,"testbench":3,"tool":7,"top":7,"trace":3,"track":13,"unit":[7,15,16,17,18,19,20,21],"util":6,"v":12,"verif":12,"verilog":[3,7],"version":[7,13],"wcu":21,"work":12,"writeback":21,"xu":16}})