

================================================================
== Vitis HLS Report for 'chan_est_top_Pipeline_buf_loop'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.652 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |     1026|     1026|  3.417 us|  3.417 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- buf_loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [chan_est.cpp:228]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %fft_in_1_V_data_V, i4 %fft_in_1_V_keep_V, i4 %fft_in_1_V_strb_V, i1 0, i1 %fft_in_1_V_last_V, i1 0, i1 0, void @empty_1"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %fft_in_0_V_data_V, i4 %fft_in_0_V_keep_V, i4 %fft_in_0_V_strb_V, i1 0, i1 %fft_in_0_V_last_V, i1 0, i1 0, void @empty_0"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fft_in_1_V_last_V, i4 %fft_in_1_V_strb_V, i4 %fft_in_1_V_keep_V, i32 %fft_in_1_V_data_V, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fft_in_0_V_last_V, i4 %fft_in_0_V_strb_V, i4 %fft_in_0_V_keep_V, i32 %fft_in_0_V_data_V, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln228 = store i11 0, i11 %k" [chan_est.cpp:228]   --->   Operation 10 'store' 'store_ln228' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln228 = br void %VITIS_LOOP_230_1" [chan_est.cpp:228]   --->   Operation 11 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_2 = load i11 %k" [chan_est.cpp:228]   --->   Operation 12 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%icmp_ln228 = icmp_eq  i11 %k_2, i11 1024" [chan_est.cpp:228]   --->   Operation 13 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%add_ln228 = add i11 %k_2, i11 1" [chan_est.cpp:228]   --->   Operation 14 'add' 'add_ln228' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %icmp_ln228, void %VITIS_LOOP_230_1.split, void %for.end20.exitStub" [chan_est.cpp:228]   --->   Operation 15 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.07ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %fft_in_0_V_data_V, i4 %fft_in_0_V_keep_V, i4 %fft_in_0_V_strb_V, i1 %fft_in_0_V_last_V" [chan_est.cpp:232]   --->   Operation 16 'read' 'empty' <Predicate = (!icmp_ln228)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%s_data = extractvalue i41 %empty" [chan_est.cpp:232]   --->   Operation 17 'extractvalue' 's_data' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i32 %s_data" [chan_est.cpp:233]   --->   Operation 18 'trunc' 'trunc_ln233' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %s_data, i32 16, i32 31" [chan_est.cpp:234]   --->   Operation 19 'partselect' 'tmp_s' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.07ns)   --->   "%empty_21 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %fft_in_1_V_data_V, i4 %fft_in_1_V_keep_V, i4 %fft_in_1_V_strb_V, i1 %fft_in_1_V_last_V" [chan_est.cpp:232]   --->   Operation 20 'read' 'empty_21' <Predicate = (!icmp_ln228)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%s_data_1 = extractvalue i41 %empty_21" [chan_est.cpp:232]   --->   Operation 21 'extractvalue' 's_data_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln233_1 = trunc i32 %s_data_1" [chan_est.cpp:233]   --->   Operation 22 'trunc' 'trunc_ln233_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %s_data_1, i32 16, i32 31" [chan_est.cpp:234]   --->   Operation 23 'partselect' 'tmp_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln228 = store i11 %add_ln228, i11 %k" [chan_est.cpp:228]   --->   Operation 24 'store' 'store_ln228' <Predicate = (!icmp_ln228)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln228)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i11 %k_2" [chan_est.cpp:228]   --->   Operation 25 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln229 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [chan_est.cpp:229]   --->   Operation 26 'specpipeline' 'specpipeline_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln228 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [chan_est.cpp:228]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [chan_est.cpp:228]   --->   Operation 28 'specloopname' 'specloopname_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%fft_re_addr = getelementptr i16 %fft_re, i64 0, i64 %zext_ln228" [chan_est.cpp:233]   --->   Operation 29 'getelementptr' 'fft_re_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%fft_im_addr = getelementptr i16 %fft_im, i64 0, i64 %zext_ln228" [chan_est.cpp:234]   --->   Operation 30 'getelementptr' 'fft_im_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%fft_re_1_addr = getelementptr i16 %fft_re_1, i64 0, i64 %zext_ln228" [chan_est.cpp:233]   --->   Operation 31 'getelementptr' 'fft_re_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln233 = store i16 %trunc_ln233, i10 %fft_re_addr" [chan_est.cpp:233]   --->   Operation 32 'store' 'store_ln233' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln233 = store i16 %trunc_ln233_1, i10 %fft_re_1_addr" [chan_est.cpp:233]   --->   Operation 33 'store' 'store_ln233' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%fft_im_1_addr = getelementptr i16 %fft_im_1, i64 0, i64 %zext_ln228" [chan_est.cpp:234]   --->   Operation 34 'getelementptr' 'fft_im_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln234 = store i16 %tmp_s, i10 %fft_im_addr" [chan_est.cpp:234]   --->   Operation 35 'store' 'store_ln234' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/1] (1.23ns)   --->   "%store_ln234 = store i16 %tmp_1, i10 %fft_im_1_addr" [chan_est.cpp:234]   --->   Operation 36 'store' 'store_ln234' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln228 = br void %VITIS_LOOP_230_1" [chan_est.cpp:228]   --->   Operation 37 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 1.652ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln228', chan_est.cpp:228) of constant 0 on local variable 'k', chan_est.cpp:228 [18]  (0.427 ns)
	'load' operation 11 bit ('k', chan_est.cpp:228) on local variable 'k', chan_est.cpp:228 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln228', chan_est.cpp:228) [22]  (0.798 ns)
	'store' operation 0 bit ('store_ln228', chan_est.cpp:228) of variable 'add_ln228', chan_est.cpp:228 on local variable 'k', chan_est.cpp:228 [46]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('fft_re_addr', chan_est.cpp:233) [33]  (0.000 ns)
	'store' operation 0 bit ('store_ln233', chan_est.cpp:233) of variable 'trunc_ln233', chan_est.cpp:233 on array 'fft_re' [40]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
