# File saved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 threadsafe
# 
# non-default properties - (restore without -noprops)
property -colorscheme classic
property attrcolor #000000
property attrfontsize 8
property autobundle 1
property backgroundcolor #ffffff
property boxcolor0 #000000
property boxcolor1 #000000
property boxcolor2 #000000
property boxinstcolor #000000
property boxpincolor #000000
property buscolor #008000
property closeenough 5
property createnetattrdsp 2048
property decorate 1
property elidetext 40
property fillcolor1 #ffffcc
property fillcolor2 #dfebf8
property fillcolor3 #f0f0f0
property gatecellname 2
property instattrmax 30
property instdrag 15
property instorder 1
property marksize 12
property maxfontsize 18
property maxzoom 7.5
property netcolor #19b400
property objecthighlight0 #ff00ff
property objecthighlight1 #ffff00
property objecthighlight2 #00ff00
property objecthighlight3 #0095ff
property objecthighlight4 #8000ff
property objecthighlight5 #ffc800
property objecthighlight7 #00ffff
property objecthighlight8 #ff00ff
property objecthighlight9 #ccccff
property objecthighlight10 #0ead00
property objecthighlight11 #cefc00
property objecthighlight12 #9e2dbe
property objecthighlight13 #ba6a29
property objecthighlight14 #fc0188
property objecthighlight15 #02f990
property objecthighlight16 #f1b0fb
property objecthighlight17 #fec004
property objecthighlight18 #149bff
property objecthighlight19 #eb591b
property overlaycolor #19b400
property pbuscolor #000000
property pbusnamecolor #000000
property pinattrmax 20
property pinorder 2
property pinpermute 0
property portcolor #000000
property portnamecolor #000000
property ripindexfontsize 4
property rippercolor #000000
property rubberbandcolor #000000
property rubberbandfontsize 18
property selectattr 0
property selectionappearance 2
property selectioncolor #0000ff
property sheetheight 44
property sheetwidth 68
property showmarks 1
property shownetname 0
property showpagenumbers 1
property showripindex 1
property timelimit 1
#
module new LEGz_2 work:LEGz_2:NOFILE -nosplit
load symbol LEG_DEC work:LEG_DEC:NOFILE HIERBOX pin clk input.left pin rst input.left pinBus CALCULATION output.right [0:0] pinBus IMMEDIATE1 output.right [0:0] pinBus IMMEDIATE2 output.right [0:0] pinBus JUMP output.right [0:0] pinBus OPCODE input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized81 work:TC_Constant__parameterized81:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized82 work:TC_Constant__parameterized82:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized83 work:TC_Constant__parameterized83:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized77 work:TC_Constant__parameterized77:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized84 work:TC_Constant__parameterized84:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized85 work:TC_Constant__parameterized85:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized86 work:TC_Constant__parameterized86:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized78 work:TC_Constant__parameterized78:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized79 work:TC_Constant__parameterized79:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized80 work:TC_Constant__parameterized80:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized12 work:TC_Equal__parameterized12:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized17 work:TC_Equal__parameterized17:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized18 work:TC_Equal__parameterized18:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized19 work:TC_Equal__parameterized19:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized20 work:TC_Equal__parameterized20:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized21 work:TC_Equal__parameterized21:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized13 work:TC_Equal__parameterized13:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized14 work:TC_Equal__parameterized14:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized15 work:TC_Equal__parameterized15:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized16 work:TC_Equal__parameterized16:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Maker8__parameterized4 work:TC_Maker8__parameterized4:NOFILE HIERBOX pin in0 input.left pin in1 input.left pin in2 input.left pin in3 input.left pin in4 input.left pin in5 input.left pin in6 input.left pin in7 input.left pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Or3 work:TC_Or3:NOFILE HIERBOX pinBus in0 input.left [0:0] pinBus in1 input.left [0:0] pinBus in2 input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Or3__parameterized0 work:TC_Or3__parameterized0:NOFILE HIERBOX pinBus in0 input.left [0:0] pinBus in1 input.left [0:0] pinBus in2 input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Or3__parameterized1 work:TC_Or3__parameterized1:NOFILE HIERBOX pinBus in0 input.left [0:0] pinBus in1 input.left [0:0] pinBus in2 input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Or__parameterized5 work:TC_Or__parameterized5:NOFILE HIERBOX pinBus in0 input.left [0:0] pinBus in1 input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Or__parameterized6 work:TC_Or__parameterized6:NOFILE HIERBOX pinBus in0 input.left [0:0] pinBus in1 input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Or__parameterized7 work:TC_Or__parameterized7:NOFILE HIERBOX pinBus in0 input.left [0:0] pinBus in1 input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Splitter8__parameterized7 work:TC_Splitter8__parameterized7:NOFILE HIERBOX pin out0 output.right pin out1 output.right pin out2 output.right pin out3 output.right pin out4 output.right pin out5 output.right pin out6 output.right pin out7 output.right pinBus in input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Splitter8__parameterized8 work:TC_Splitter8__parameterized8:NOFILE HIERBOX pin out0 output.right pin out1 output.right pin out2 output.right pin out3 output.right pin out4 output.right pin out5 output.right pin out6 output.right pin out7 output.right pinBus in input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol _4bit_Decoder__parameterized2 work:_4bit_Decoder__parameterized2:NOFILE HIERBOX pin clk input.left pin rst input.left pinBus 0 output.right [0:0] pinBus 10 output.right [0:0] pinBus 11 output.right [0:0] pinBus 12 output.right [0:0] pinBus 13 output.right [0:0] pinBus 14 output.right [0:0] pinBus 15 output.right [0:0] pinBus 1_1 input.left [0:0] pinBus 1_2 output.right [0:0] pinBus 2_1 input.left [0:0] pinBus 2_2 output.right [0:0] pinBus 3 output.right [0:0] pinBus 4_1 input.left [0:0] pinBus 4_2 output.right [0:0] pinBus 5 output.right [0:0] pinBus 6 output.right [0:0] pinBus 7 output.right [0:0] pinBus 8_1 input.left [0:0] pinBus 8_2 output.right [0:0] pinBus 9 output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load inst LEG_DEC_81 LEG_DEC work:LEG_DEC:NOFILE -attr @cell(#000000) LEG_DEC -attr @fillcolor #fafafa -pinBusAttr CALCULATION @name CALCULATION -pinBusAttr IMMEDIATE1 @name IMMEDIATE1 -pinBusAttr IMMEDIATE2 @name IMMEDIATE2 -pinBusAttr JUMP @name JUMP -pinBusAttr OPCODE @name OPCODE[7:0] -pg 1 -lvl 1 -x 100 -y 58
load inst LEG_DEC_81|Constant8_10 TC_Constant__parameterized81 work:TC_Constant__parameterized81:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Constant__parameterized81 -attr @name Constant8_10 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100100\" -pg 1 -lvl 3 -x 910 -y 688
load inst LEG_DEC_81|Constant8_12 TC_Constant__parameterized82 work:TC_Constant__parameterized82:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Constant__parameterized82 -attr @name Constant8_12 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100101\" -pg 1 -lvl 4 -x 1290 -y 1118
load inst LEG_DEC_81|Constant8_19 TC_Constant__parameterized83 work:TC_Constant__parameterized83:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Constant__parameterized83 -attr @name Constant8_19 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100110\" -pg 1 -lvl 3 -x 910 -y 798
load inst LEG_DEC_81|Constant8_2 TC_Constant__parameterized77 work:TC_Constant__parameterized77:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Constant__parameterized77 -attr @name Constant8_2 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100000\" -pg 1 -lvl 2 -x 470 -y 78
load inst LEG_DEC_81|Constant8_21 TC_Constant__parameterized84 work:TC_Constant__parameterized84:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Constant__parameterized84 -attr @name Constant8_21 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100111\" -pg 1 -lvl 3 -x 910 -y 908
load inst LEG_DEC_81|Constant8_23 TC_Constant__parameterized85 work:TC_Constant__parameterized85:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Constant__parameterized85 -attr @name Constant8_23 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00101000\" -pg 1 -lvl 3 -x 910 -y 1028
load inst LEG_DEC_81|Constant8_25 TC_Constant__parameterized86 work:TC_Constant__parameterized86:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Constant__parameterized86 -attr @name Constant8_25 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00101001\" -pg 1 -lvl 4 -x 1290 -y 1208
load inst LEG_DEC_81|Constant8_4 TC_Constant__parameterized78 work:TC_Constant__parameterized78:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Constant__parameterized78 -attr @name Constant8_4 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100001\" -pg 1 -lvl 2 -x 470 -y 418
load inst LEG_DEC_81|Constant8_6 TC_Constant__parameterized79 work:TC_Constant__parameterized79:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Constant__parameterized79 -attr @name Constant8_6 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100010\" -pg 1 -lvl 2 -x 470 -y 538
load inst LEG_DEC_81|Constant8_8 TC_Constant__parameterized80 work:TC_Constant__parameterized80:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Constant__parameterized80 -attr @name Constant8_8 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100011\" -pg 1 -lvl 3 -x 910 -y 578
load inst LEG_DEC_81|Equal8_1 TC_Equal__parameterized12 work:TC_Equal__parameterized12:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Equal__parameterized12 -attr @name Equal8_1 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100000\" -pg 1 -lvl 3 -x 910 -y 178
load inst LEG_DEC_81|Equal8_11 TC_Equal__parameterized17 work:TC_Equal__parameterized17:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Equal__parameterized17 -attr @name Equal8_11 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100101\" -pg 1 -lvl 5 -x 1710 -y 998
load inst LEG_DEC_81|Equal8_18 TC_Equal__parameterized18 work:TC_Equal__parameterized18:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Equal__parameterized18 -attr @name Equal8_18 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100110\" -pg 1 -lvl 4 -x 1290 -y 778
load inst LEG_DEC_81|Equal8_20 TC_Equal__parameterized19 work:TC_Equal__parameterized19:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Equal__parameterized19 -attr @name Equal8_20 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100111\" -pg 1 -lvl 4 -x 1290 -y 888
load inst LEG_DEC_81|Equal8_22 TC_Equal__parameterized20 work:TC_Equal__parameterized20:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Equal__parameterized20 -attr @name Equal8_22 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00101000\" -pg 1 -lvl 4 -x 1290 -y 1008
load inst LEG_DEC_81|Equal8_24 TC_Equal__parameterized21 work:TC_Equal__parameterized21:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Equal__parameterized21 -attr @name Equal8_24 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00101001\" -pg 1 -lvl 5 -x 1710 -y 1108
load inst LEG_DEC_81|Equal8_3 TC_Equal__parameterized13 work:TC_Equal__parameterized13:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Equal__parameterized13 -attr @name Equal8_3 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100001\" -pg 1 -lvl 3 -x 910 -y 288
load inst LEG_DEC_81|Equal8_5 TC_Equal__parameterized14 work:TC_Equal__parameterized14:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Equal__parameterized14 -attr @name Equal8_5 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100010\" -pg 1 -lvl 3 -x 910 -y 398
load inst LEG_DEC_81|Equal8_7 TC_Equal__parameterized15 work:TC_Equal__parameterized15:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Equal__parameterized15 -attr @name Equal8_7 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100011\" -pg 1 -lvl 4 -x 1290 -y 558
load inst LEG_DEC_81|Equal8_9 TC_Equal__parameterized16 work:TC_Equal__parameterized16:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Equal__parameterized16 -attr @name Equal8_9 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100100\" -pg 1 -lvl 4 -x 1290 -y 668
load inst LEG_DEC_81|Maker8_16 TC_Maker8__parameterized4 work:TC_Maker8__parameterized4:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Maker8__parameterized4 -attr @name Maker8_16 -pinBusAttr out @name out[7:0] -pg 1 -lvl 2 -x 470 -y 168
load inst LEG_DEC_81|Or3_13 TC_Or3 work:TC_Or3:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Or3 -attr @name Or3_13 -pinBusAttr in0 @name in0 -pinBusAttr in1 @name in1 -pinBusAttr in2 @name in2 -pinBusAttr out @name out -pg 1 -lvl 4 -x 1290 -y 268
load inst LEG_DEC_81|Or3_14 TC_Or3__parameterized0 work:TC_Or3__parameterized0:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Or3__parameterized0 -attr @name Or3_14 -pinBusAttr in0 @name in0 -pinBusAttr in1 @name in1 -pinBusAttr in2 @name in2 -pinBusAttr out @name out -pg 1 -lvl 5 -x 1710 -y 628
load inst LEG_DEC_81|Or3_26 TC_Or3__parameterized1 work:TC_Or3__parameterized1:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Or3__parameterized1 -attr @name Or3_26 -pinBusAttr in0 @name in0 -pinBusAttr in1 @name in1 -pinBusAttr in2 @name in2 -pinBusAttr out @name out -pg 1 -lvl 5 -x 1710 -y 868
load inst LEG_DEC_81|Or_15 TC_Or__parameterized5 work:TC_Or__parameterized5:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Or__parameterized5 -attr @name Or_15 -pinBusAttr in0 @name in0 -pinBusAttr in1 @name in1 -pinBusAttr out @name out -pg 1 -lvl 6 -x 1970 -y 778
load inst LEG_DEC_81|Or_27 TC_Or__parameterized6 work:TC_Or__parameterized6:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Or__parameterized6 -attr @name Or_27 -pinBusAttr in0 @name in0 -pinBusAttr in1 @name in1 -pinBusAttr out @name out -pg 1 -lvl 6 -x 1970 -y 888
load inst LEG_DEC_81|Or_28 TC_Or__parameterized7 work:TC_Or__parameterized7:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Or__parameterized7 -attr @name Or_28 -pinBusAttr in0 @name in0 -pinBusAttr in1 @name in1 -pinBusAttr out @name out -pg 1 -lvl 7 -x 2260 -y 778
load inst LEG_DEC_81|Splitter8_0 TC_Splitter8__parameterized7 work:TC_Splitter8__parameterized7:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Splitter8__parameterized7 -attr @name Splitter8_0 -pinAttr out0 @attr n/c -pinAttr out1 @attr n/c -pinAttr out2 @attr n/c -pinAttr out3 @attr n/c -pinBusAttr in @name in[7:0] -pg 1 -lvl 6 -x 1970 -y 378
load inst LEG_DEC_81|Splitter8_17 TC_Splitter8__parameterized8 work:TC_Splitter8__parameterized8:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) TC_Splitter8__parameterized8 -attr @name Splitter8_17 -pinAttr out6 @attr n/c -pinAttr out7 @attr n/c -pinBusAttr in @name in[7:0] -pg 1 -lvl 1 -x 220 -y 168
load inst LEG_DEC_81|_4bit_Decoder_29 _4bit_Decoder__parameterized2 work:_4bit_Decoder__parameterized2:NOFILE -hier LEG_DEC_81 -autohide -attr @cell(#000000) _4bit_Decoder__parameterized2 -attr @name _4bit_Decoder_29 -pinBusAttr 0 @name 0 -pinBusAttr 10 @name 10 -pinBusAttr 10 @attr n/c -pinBusAttr 11 @name 11 -pinBusAttr 11 @attr n/c -pinBusAttr 12 @name 12 -pinBusAttr 12 @attr n/c -pinBusAttr 13 @name 13 -pinBusAttr 13 @attr n/c -pinBusAttr 14 @name 14 -pinBusAttr 14 @attr n/c -pinBusAttr 15 @name 15 -pinBusAttr 15 @attr n/c -pinBusAttr 1_1 @name 1_1 -pinBusAttr 1_2 @name 1_2 -pinBusAttr 1_2 @attr n/c -pinBusAttr 2_1 @name 2_1 -pinBusAttr 2_2 @name 2_2 -pinBusAttr 2_2 @attr n/c -pinBusAttr 3 @name 3 -pinBusAttr 3 @attr n/c -pinBusAttr 4_1 @name 4_1 -pinBusAttr 4_2 @name 4_2 -pinBusAttr 4_2 @attr n/c -pinBusAttr 5 @name 5 -pinBusAttr 5 @attr n/c -pinBusAttr 6 @name 6 -pinBusAttr 6 @attr n/c -pinBusAttr 7 @name 7 -pinBusAttr 7 @attr n/c -pinBusAttr 8_1 @name 8_1 -pinBusAttr 8_2 @name 8_2 -pinBusAttr 8_2 @attr n/c -pinBusAttr 9 @name 9 -pinBusAttr 9 @attr n/c -pg 1 -lvl 7 -x 2260 -y 478
load net LEG_DEC_81|<const0> -ground -attr @rip 0 -attr @name <const0> -pin LEG_DEC_81|Maker8_16 in6 -pin LEG_DEC_81|Maker8_16 in7 -pin LEG_DEC_81|_4bit_Decoder_29 4_1[0] -pin LEG_DEC_81|_4bit_Decoder_29 8_1[0]
load net LEG_DEC_81|CALCULATION[0] -attr @rip 0[0] -attr @name CALCULATION[0] -hierPin LEG_DEC_81 CALCULATION[0] -pin LEG_DEC_81|_4bit_Decoder_29 0[0]
netloc LEG_DEC_81|CALCULATION[0] 1 7 1 2420 388n
load net LEG_DEC_81|IMMEDIATE1[0] -attr @rip 0 -attr @name IMMEDIATE1[0] -hierPin LEG_DEC_81 IMMEDIATE1[0] -pin LEG_DEC_81|Splitter8_0 out7
netloc LEG_DEC_81|IMMEDIATE1[0] 1 6 2 2140 408 NJ
load net LEG_DEC_81|IMMEDIATE2[0] -attr @rip 0 -attr @name IMMEDIATE2[0] -hierPin LEG_DEC_81 IMMEDIATE2[0] -pin LEG_DEC_81|Splitter8_0 out6
netloc LEG_DEC_81|IMMEDIATE2[0] 1 6 2 N 428 NJ
load net LEG_DEC_81|JUMP[0] -attr @rip out[0] -attr @name JUMP[0] -hierPin LEG_DEC_81 JUMP[0] -pin LEG_DEC_81|Or_28 out[0]
netloc LEG_DEC_81|JUMP[0] 1 7 1 N 788
load net LEG_DEC_81|OPCODE[0] -attr @rip OPCODE[0] -attr @name OPCODE[0] -hierPin LEG_DEC_81 OPCODE[0] -pin LEG_DEC_81|Splitter8_0 in[0] -pin LEG_DEC_81|Splitter8_17 in[0]
load net LEG_DEC_81|OPCODE[1] -attr @rip OPCODE[1] -attr @name OPCODE[1] -hierPin LEG_DEC_81 OPCODE[1] -pin LEG_DEC_81|Splitter8_0 in[1] -pin LEG_DEC_81|Splitter8_17 in[1]
load net LEG_DEC_81|OPCODE[2] -attr @rip OPCODE[2] -attr @name OPCODE[2] -hierPin LEG_DEC_81 OPCODE[2] -pin LEG_DEC_81|Splitter8_0 in[2] -pin LEG_DEC_81|Splitter8_17 in[2]
load net LEG_DEC_81|OPCODE[3] -attr @rip OPCODE[3] -attr @name OPCODE[3] -hierPin LEG_DEC_81 OPCODE[3] -pin LEG_DEC_81|Splitter8_0 in[3] -pin LEG_DEC_81|Splitter8_17 in[3]
load net LEG_DEC_81|OPCODE[4] -attr @rip OPCODE[4] -attr @name OPCODE[4] -hierPin LEG_DEC_81 OPCODE[4] -pin LEG_DEC_81|Splitter8_0 in[4] -pin LEG_DEC_81|Splitter8_17 in[4]
load net LEG_DEC_81|OPCODE[5] -attr @rip OPCODE[5] -attr @name OPCODE[5] -hierPin LEG_DEC_81 OPCODE[5] -pin LEG_DEC_81|Splitter8_0 in[5] -pin LEG_DEC_81|Splitter8_17 in[5]
load net LEG_DEC_81|OPCODE[6] -attr @rip OPCODE[6] -attr @name OPCODE[6] -hierPin LEG_DEC_81 OPCODE[6] -pin LEG_DEC_81|Splitter8_0 in[6] -pin LEG_DEC_81|Splitter8_17 in[6]
load net LEG_DEC_81|OPCODE[7] -attr @rip OPCODE[7] -attr @name OPCODE[7] -hierPin LEG_DEC_81 OPCODE[7] -pin LEG_DEC_81|Splitter8_0 in[7] -pin LEG_DEC_81|Splitter8_17 in[7]
load net LEG_DEC_81|clk -attr @name clk -hierPin LEG_DEC_81 clk -pin LEG_DEC_81|_4bit_Decoder_29 clk
netloc LEG_DEC_81|clk 1 0 7 NJ 488 NJ 488 NJ 488 NJ 488 NJ 488 NJ 488 N
load net LEG_DEC_81|rst -attr @name rst -hierPin LEG_DEC_81 rst -pin LEG_DEC_81|_4bit_Decoder_29 rst
netloc LEG_DEC_81|rst 1 0 7 NJ 588 NJ 588 750J 508 NJ 508 NJ 508 NJ 508 N
load net LEG_DEC_81|wire_0[0] -attr @rip out[0] -attr @name wire_0[0] -pin LEG_DEC_81|Equal8_1 in0[0] -pin LEG_DEC_81|Equal8_11 in0[0] -pin LEG_DEC_81|Equal8_18 in0[0] -pin LEG_DEC_81|Equal8_20 in0[0] -pin LEG_DEC_81|Equal8_22 in0[0] -pin LEG_DEC_81|Equal8_24 in0[0] -pin LEG_DEC_81|Equal8_3 in0[0] -pin LEG_DEC_81|Equal8_5 in0[0] -pin LEG_DEC_81|Equal8_7 in0[0] -pin LEG_DEC_81|Equal8_9 in0[0] -pin LEG_DEC_81|Maker8_16 out[0]
load net LEG_DEC_81|wire_0[1] -attr @rip out[1] -attr @name wire_0[1] -pin LEG_DEC_81|Equal8_1 in0[1] -pin LEG_DEC_81|Equal8_11 in0[1] -pin LEG_DEC_81|Equal8_18 in0[1] -pin LEG_DEC_81|Equal8_20 in0[1] -pin LEG_DEC_81|Equal8_22 in0[1] -pin LEG_DEC_81|Equal8_24 in0[1] -pin LEG_DEC_81|Equal8_3 in0[1] -pin LEG_DEC_81|Equal8_5 in0[1] -pin LEG_DEC_81|Equal8_7 in0[1] -pin LEG_DEC_81|Equal8_9 in0[1] -pin LEG_DEC_81|Maker8_16 out[1]
load net LEG_DEC_81|wire_0[2] -attr @rip out[2] -attr @name wire_0[2] -pin LEG_DEC_81|Equal8_1 in0[2] -pin LEG_DEC_81|Equal8_11 in0[2] -pin LEG_DEC_81|Equal8_18 in0[2] -pin LEG_DEC_81|Equal8_20 in0[2] -pin LEG_DEC_81|Equal8_22 in0[2] -pin LEG_DEC_81|Equal8_24 in0[2] -pin LEG_DEC_81|Equal8_3 in0[2] -pin LEG_DEC_81|Equal8_5 in0[2] -pin LEG_DEC_81|Equal8_7 in0[2] -pin LEG_DEC_81|Equal8_9 in0[2] -pin LEG_DEC_81|Maker8_16 out[2]
load net LEG_DEC_81|wire_0[3] -attr @rip out[3] -attr @name wire_0[3] -pin LEG_DEC_81|Equal8_1 in0[3] -pin LEG_DEC_81|Equal8_11 in0[3] -pin LEG_DEC_81|Equal8_18 in0[3] -pin LEG_DEC_81|Equal8_20 in0[3] -pin LEG_DEC_81|Equal8_22 in0[3] -pin LEG_DEC_81|Equal8_24 in0[3] -pin LEG_DEC_81|Equal8_3 in0[3] -pin LEG_DEC_81|Equal8_5 in0[3] -pin LEG_DEC_81|Equal8_7 in0[3] -pin LEG_DEC_81|Equal8_9 in0[3] -pin LEG_DEC_81|Maker8_16 out[3]
load net LEG_DEC_81|wire_0[4] -attr @rip out[4] -attr @name wire_0[4] -pin LEG_DEC_81|Equal8_1 in0[4] -pin LEG_DEC_81|Equal8_11 in0[4] -pin LEG_DEC_81|Equal8_18 in0[4] -pin LEG_DEC_81|Equal8_20 in0[4] -pin LEG_DEC_81|Equal8_22 in0[4] -pin LEG_DEC_81|Equal8_24 in0[4] -pin LEG_DEC_81|Equal8_3 in0[4] -pin LEG_DEC_81|Equal8_5 in0[4] -pin LEG_DEC_81|Equal8_7 in0[4] -pin LEG_DEC_81|Equal8_9 in0[4] -pin LEG_DEC_81|Maker8_16 out[4]
load net LEG_DEC_81|wire_0[5] -attr @rip out[5] -attr @name wire_0[5] -pin LEG_DEC_81|Equal8_1 in0[5] -pin LEG_DEC_81|Equal8_11 in0[5] -pin LEG_DEC_81|Equal8_18 in0[5] -pin LEG_DEC_81|Equal8_20 in0[5] -pin LEG_DEC_81|Equal8_22 in0[5] -pin LEG_DEC_81|Equal8_24 in0[5] -pin LEG_DEC_81|Equal8_3 in0[5] -pin LEG_DEC_81|Equal8_5 in0[5] -pin LEG_DEC_81|Equal8_7 in0[5] -pin LEG_DEC_81|Equal8_9 in0[5] -pin LEG_DEC_81|Maker8_16 out[5]
load net LEG_DEC_81|wire_0[6] -attr @rip out[6] -attr @name wire_0[6] -pin LEG_DEC_81|Equal8_1 in0[6] -pin LEG_DEC_81|Equal8_11 in0[6] -pin LEG_DEC_81|Equal8_18 in0[6] -pin LEG_DEC_81|Equal8_20 in0[6] -pin LEG_DEC_81|Equal8_22 in0[6] -pin LEG_DEC_81|Equal8_24 in0[6] -pin LEG_DEC_81|Equal8_3 in0[6] -pin LEG_DEC_81|Equal8_5 in0[6] -pin LEG_DEC_81|Equal8_7 in0[6] -pin LEG_DEC_81|Equal8_9 in0[6] -pin LEG_DEC_81|Maker8_16 out[6]
load net LEG_DEC_81|wire_0[7] -attr @rip out[7] -attr @name wire_0[7] -pin LEG_DEC_81|Equal8_1 in0[7] -pin LEG_DEC_81|Equal8_11 in0[7] -pin LEG_DEC_81|Equal8_18 in0[7] -pin LEG_DEC_81|Equal8_20 in0[7] -pin LEG_DEC_81|Equal8_22 in0[7] -pin LEG_DEC_81|Equal8_24 in0[7] -pin LEG_DEC_81|Equal8_3 in0[7] -pin LEG_DEC_81|Equal8_5 in0[7] -pin LEG_DEC_81|Equal8_7 in0[7] -pin LEG_DEC_81|Equal8_9 in0[7] -pin LEG_DEC_81|Maker8_16 out[7]
load net LEG_DEC_81|wire_1 -attr @rip out[0] -attr @name wire_1 -pin LEG_DEC_81|Or3_14 out[0] -pin LEG_DEC_81|Or_15 in0[0]
netloc LEG_DEC_81|wire_1 1 5 1 1860 658n
load net LEG_DEC_81|wire_10[0] -attr @rip out[0] -attr @name wire_10[0] -pin LEG_DEC_81|Constant8_8 out[0] -pin LEG_DEC_81|Equal8_7 in1[0]
load net LEG_DEC_81|wire_10[1] -attr @rip out[1] -attr @name wire_10[1] -pin LEG_DEC_81|Constant8_8 out[1] -pin LEG_DEC_81|Equal8_7 in1[1]
load net LEG_DEC_81|wire_10[2] -attr @rip out[2] -attr @name wire_10[2] -pin LEG_DEC_81|Constant8_8 out[2] -pin LEG_DEC_81|Equal8_7 in1[2]
load net LEG_DEC_81|wire_10[3] -attr @rip out[3] -attr @name wire_10[3] -pin LEG_DEC_81|Constant8_8 out[3] -pin LEG_DEC_81|Equal8_7 in1[3]
load net LEG_DEC_81|wire_10[4] -attr @rip out[4] -attr @name wire_10[4] -pin LEG_DEC_81|Constant8_8 out[4] -pin LEG_DEC_81|Equal8_7 in1[4]
load net LEG_DEC_81|wire_10[5] -attr @rip out[5] -attr @name wire_10[5] -pin LEG_DEC_81|Constant8_8 out[5] -pin LEG_DEC_81|Equal8_7 in1[5]
load net LEG_DEC_81|wire_10[6] -attr @rip out[6] -attr @name wire_10[6] -pin LEG_DEC_81|Constant8_8 out[6] -pin LEG_DEC_81|Equal8_7 in1[6]
load net LEG_DEC_81|wire_10[7] -attr @rip out[7] -attr @name wire_10[7] -pin LEG_DEC_81|Constant8_8 out[7] -pin LEG_DEC_81|Equal8_7 in1[7]
load net LEG_DEC_81|wire_11 -attr @rip 0 -attr @name wire_11 -pin LEG_DEC_81|Equal8_3 out -pin LEG_DEC_81|Or3_13 in1[0]
netloc LEG_DEC_81|wire_11 1 3 1 N 298
load net LEG_DEC_81|wire_12[0] -attr @rip out[0] -attr @name wire_12[0] -pin LEG_DEC_81|Constant8_4 out[0] -pin LEG_DEC_81|Equal8_3 in1[0]
load net LEG_DEC_81|wire_12[1] -attr @rip out[1] -attr @name wire_12[1] -pin LEG_DEC_81|Constant8_4 out[1] -pin LEG_DEC_81|Equal8_3 in1[1]
load net LEG_DEC_81|wire_12[2] -attr @rip out[2] -attr @name wire_12[2] -pin LEG_DEC_81|Constant8_4 out[2] -pin LEG_DEC_81|Equal8_3 in1[2]
load net LEG_DEC_81|wire_12[3] -attr @rip out[3] -attr @name wire_12[3] -pin LEG_DEC_81|Constant8_4 out[3] -pin LEG_DEC_81|Equal8_3 in1[3]
load net LEG_DEC_81|wire_12[4] -attr @rip out[4] -attr @name wire_12[4] -pin LEG_DEC_81|Constant8_4 out[4] -pin LEG_DEC_81|Equal8_3 in1[4]
load net LEG_DEC_81|wire_12[5] -attr @rip out[5] -attr @name wire_12[5] -pin LEG_DEC_81|Constant8_4 out[5] -pin LEG_DEC_81|Equal8_3 in1[5]
load net LEG_DEC_81|wire_12[6] -attr @rip out[6] -attr @name wire_12[6] -pin LEG_DEC_81|Constant8_4 out[6] -pin LEG_DEC_81|Equal8_3 in1[6]
load net LEG_DEC_81|wire_12[7] -attr @rip out[7] -attr @name wire_12[7] -pin LEG_DEC_81|Constant8_4 out[7] -pin LEG_DEC_81|Equal8_3 in1[7]
load net LEG_DEC_81|wire_14 -attr @rip 0 -attr @name wire_14 -pin LEG_DEC_81|Equal8_7 out -pin LEG_DEC_81|Or3_14 in1[0]
netloc LEG_DEC_81|wire_14 1 4 1 1510 568n
load net LEG_DEC_81|wire_15[0] -attr @rip out[0] -attr @name wire_15[0] -pin LEG_DEC_81|Constant8_19 out[0] -pin LEG_DEC_81|Equal8_18 in1[0]
load net LEG_DEC_81|wire_15[1] -attr @rip out[1] -attr @name wire_15[1] -pin LEG_DEC_81|Constant8_19 out[1] -pin LEG_DEC_81|Equal8_18 in1[1]
load net LEG_DEC_81|wire_15[2] -attr @rip out[2] -attr @name wire_15[2] -pin LEG_DEC_81|Constant8_19 out[2] -pin LEG_DEC_81|Equal8_18 in1[2]
load net LEG_DEC_81|wire_15[3] -attr @rip out[3] -attr @name wire_15[3] -pin LEG_DEC_81|Constant8_19 out[3] -pin LEG_DEC_81|Equal8_18 in1[3]
load net LEG_DEC_81|wire_15[4] -attr @rip out[4] -attr @name wire_15[4] -pin LEG_DEC_81|Constant8_19 out[4] -pin LEG_DEC_81|Equal8_18 in1[4]
load net LEG_DEC_81|wire_15[5] -attr @rip out[5] -attr @name wire_15[5] -pin LEG_DEC_81|Constant8_19 out[5] -pin LEG_DEC_81|Equal8_18 in1[5]
load net LEG_DEC_81|wire_15[6] -attr @rip out[6] -attr @name wire_15[6] -pin LEG_DEC_81|Constant8_19 out[6] -pin LEG_DEC_81|Equal8_18 in1[6]
load net LEG_DEC_81|wire_15[7] -attr @rip out[7] -attr @name wire_15[7] -pin LEG_DEC_81|Constant8_19 out[7] -pin LEG_DEC_81|Equal8_18 in1[7]
load net LEG_DEC_81|wire_17 -attr @rip 0 -attr @name wire_17 -pin LEG_DEC_81|Equal8_24 out -pin LEG_DEC_81|Or_27 in1[0]
netloc LEG_DEC_81|wire_17 1 5 1 1880 918n
load net LEG_DEC_81|wire_19 -attr @rip out[0] -attr @name wire_19 -pin LEG_DEC_81|Or_27 out[0] -pin LEG_DEC_81|Or_28 in1[0]
netloc LEG_DEC_81|wire_19 1 6 1 2120 808n
load net LEG_DEC_81|wire_2 -attr @rip out[0] -attr @name wire_2 -pin LEG_DEC_81|Or_15 out[0] -pin LEG_DEC_81|Or_28 in0[0]
netloc LEG_DEC_81|wire_2 1 6 1 N 788
load net LEG_DEC_81|wire_21 -attr @rip out[0] -attr @name wire_21 -pin LEG_DEC_81|Or3_26 out[0] -pin LEG_DEC_81|Or_27 in0[0]
netloc LEG_DEC_81|wire_21 1 5 1 N 898
load net LEG_DEC_81|wire_22[0] -attr @rip out[0] -attr @name wire_22[0] -pin LEG_DEC_81|Constant8_10 out[0] -pin LEG_DEC_81|Equal8_9 in1[0]
load net LEG_DEC_81|wire_22[1] -attr @rip out[1] -attr @name wire_22[1] -pin LEG_DEC_81|Constant8_10 out[1] -pin LEG_DEC_81|Equal8_9 in1[1]
load net LEG_DEC_81|wire_22[2] -attr @rip out[2] -attr @name wire_22[2] -pin LEG_DEC_81|Constant8_10 out[2] -pin LEG_DEC_81|Equal8_9 in1[2]
load net LEG_DEC_81|wire_22[3] -attr @rip out[3] -attr @name wire_22[3] -pin LEG_DEC_81|Constant8_10 out[3] -pin LEG_DEC_81|Equal8_9 in1[3]
load net LEG_DEC_81|wire_22[4] -attr @rip out[4] -attr @name wire_22[4] -pin LEG_DEC_81|Constant8_10 out[4] -pin LEG_DEC_81|Equal8_9 in1[4]
load net LEG_DEC_81|wire_22[5] -attr @rip out[5] -attr @name wire_22[5] -pin LEG_DEC_81|Constant8_10 out[5] -pin LEG_DEC_81|Equal8_9 in1[5]
load net LEG_DEC_81|wire_22[6] -attr @rip out[6] -attr @name wire_22[6] -pin LEG_DEC_81|Constant8_10 out[6] -pin LEG_DEC_81|Equal8_9 in1[6]
load net LEG_DEC_81|wire_22[7] -attr @rip out[7] -attr @name wire_22[7] -pin LEG_DEC_81|Constant8_10 out[7] -pin LEG_DEC_81|Equal8_9 in1[7]
load net LEG_DEC_81|wire_23[0] -attr @rip out[0] -attr @name wire_23[0] -pin LEG_DEC_81|Constant8_21 out[0] -pin LEG_DEC_81|Equal8_20 in1[0]
load net LEG_DEC_81|wire_23[1] -attr @rip out[1] -attr @name wire_23[1] -pin LEG_DEC_81|Constant8_21 out[1] -pin LEG_DEC_81|Equal8_20 in1[1]
load net LEG_DEC_81|wire_23[2] -attr @rip out[2] -attr @name wire_23[2] -pin LEG_DEC_81|Constant8_21 out[2] -pin LEG_DEC_81|Equal8_20 in1[2]
load net LEG_DEC_81|wire_23[3] -attr @rip out[3] -attr @name wire_23[3] -pin LEG_DEC_81|Constant8_21 out[3] -pin LEG_DEC_81|Equal8_20 in1[3]
load net LEG_DEC_81|wire_23[4] -attr @rip out[4] -attr @name wire_23[4] -pin LEG_DEC_81|Constant8_21 out[4] -pin LEG_DEC_81|Equal8_20 in1[4]
load net LEG_DEC_81|wire_23[5] -attr @rip out[5] -attr @name wire_23[5] -pin LEG_DEC_81|Constant8_21 out[5] -pin LEG_DEC_81|Equal8_20 in1[5]
load net LEG_DEC_81|wire_23[6] -attr @rip out[6] -attr @name wire_23[6] -pin LEG_DEC_81|Constant8_21 out[6] -pin LEG_DEC_81|Equal8_20 in1[6]
load net LEG_DEC_81|wire_23[7] -attr @rip out[7] -attr @name wire_23[7] -pin LEG_DEC_81|Constant8_21 out[7] -pin LEG_DEC_81|Equal8_20 in1[7]
load net LEG_DEC_81|wire_24 -attr @rip 0 -attr @name wire_24 -pin LEG_DEC_81|Splitter8_0 out4 -pin LEG_DEC_81|_4bit_Decoder_29 1_1[0]
netloc LEG_DEC_81|wire_24 1 6 1 2160 388n
load net LEG_DEC_81|wire_25[0] -attr @rip out[0] -attr @name wire_25[0] -pin LEG_DEC_81|Constant8_2 out[0] -pin LEG_DEC_81|Equal8_1 in1[0]
load net LEG_DEC_81|wire_25[1] -attr @rip out[1] -attr @name wire_25[1] -pin LEG_DEC_81|Constant8_2 out[1] -pin LEG_DEC_81|Equal8_1 in1[1]
load net LEG_DEC_81|wire_25[2] -attr @rip out[2] -attr @name wire_25[2] -pin LEG_DEC_81|Constant8_2 out[2] -pin LEG_DEC_81|Equal8_1 in1[2]
load net LEG_DEC_81|wire_25[3] -attr @rip out[3] -attr @name wire_25[3] -pin LEG_DEC_81|Constant8_2 out[3] -pin LEG_DEC_81|Equal8_1 in1[3]
load net LEG_DEC_81|wire_25[4] -attr @rip out[4] -attr @name wire_25[4] -pin LEG_DEC_81|Constant8_2 out[4] -pin LEG_DEC_81|Equal8_1 in1[4]
load net LEG_DEC_81|wire_25[5] -attr @rip out[5] -attr @name wire_25[5] -pin LEG_DEC_81|Constant8_2 out[5] -pin LEG_DEC_81|Equal8_1 in1[5]
load net LEG_DEC_81|wire_25[6] -attr @rip out[6] -attr @name wire_25[6] -pin LEG_DEC_81|Constant8_2 out[6] -pin LEG_DEC_81|Equal8_1 in1[6]
load net LEG_DEC_81|wire_25[7] -attr @rip out[7] -attr @name wire_25[7] -pin LEG_DEC_81|Constant8_2 out[7] -pin LEG_DEC_81|Equal8_1 in1[7]
load net LEG_DEC_81|wire_26 -attr @rip 0 -attr @name wire_26 -pin LEG_DEC_81|Equal8_1 out -pin LEG_DEC_81|Or3_13 in0[0]
netloc LEG_DEC_81|wire_26 1 3 1 1130 188n
load net LEG_DEC_81|wire_27 -attr @name wire_27 -pin LEG_DEC_81|Maker8_16 in2 -pin LEG_DEC_81|Splitter8_17 out2
netloc LEG_DEC_81|wire_27 1 1 1 N 218
load net LEG_DEC_81|wire_28 -attr @name wire_28 -pin LEG_DEC_81|Maker8_16 in3 -pin LEG_DEC_81|Splitter8_17 out3
netloc LEG_DEC_81|wire_28 1 1 1 N 238
load net LEG_DEC_81|wire_29[0] -attr @rip out[0] -attr @name wire_29[0] -pin LEG_DEC_81|Constant8_6 out[0] -pin LEG_DEC_81|Equal8_5 in1[0]
load net LEG_DEC_81|wire_29[1] -attr @rip out[1] -attr @name wire_29[1] -pin LEG_DEC_81|Constant8_6 out[1] -pin LEG_DEC_81|Equal8_5 in1[1]
load net LEG_DEC_81|wire_29[2] -attr @rip out[2] -attr @name wire_29[2] -pin LEG_DEC_81|Constant8_6 out[2] -pin LEG_DEC_81|Equal8_5 in1[2]
load net LEG_DEC_81|wire_29[3] -attr @rip out[3] -attr @name wire_29[3] -pin LEG_DEC_81|Constant8_6 out[3] -pin LEG_DEC_81|Equal8_5 in1[3]
load net LEG_DEC_81|wire_29[4] -attr @rip out[4] -attr @name wire_29[4] -pin LEG_DEC_81|Constant8_6 out[4] -pin LEG_DEC_81|Equal8_5 in1[4]
load net LEG_DEC_81|wire_29[5] -attr @rip out[5] -attr @name wire_29[5] -pin LEG_DEC_81|Constant8_6 out[5] -pin LEG_DEC_81|Equal8_5 in1[5]
load net LEG_DEC_81|wire_29[6] -attr @rip out[6] -attr @name wire_29[6] -pin LEG_DEC_81|Constant8_6 out[6] -pin LEG_DEC_81|Equal8_5 in1[6]
load net LEG_DEC_81|wire_29[7] -attr @rip out[7] -attr @name wire_29[7] -pin LEG_DEC_81|Constant8_6 out[7] -pin LEG_DEC_81|Equal8_5 in1[7]
load net LEG_DEC_81|wire_3 -attr @rip 0 -attr @name wire_3 -pin LEG_DEC_81|Equal8_9 out -pin LEG_DEC_81|Or3_14 in2[0]
netloc LEG_DEC_81|wire_3 1 4 1 N 678
load net LEG_DEC_81|wire_30[0] -attr @rip out[0] -attr @name wire_30[0] -pin LEG_DEC_81|Constant8_12 out[0] -pin LEG_DEC_81|Equal8_11 in1[0]
load net LEG_DEC_81|wire_30[1] -attr @rip out[1] -attr @name wire_30[1] -pin LEG_DEC_81|Constant8_12 out[1] -pin LEG_DEC_81|Equal8_11 in1[1]
load net LEG_DEC_81|wire_30[2] -attr @rip out[2] -attr @name wire_30[2] -pin LEG_DEC_81|Constant8_12 out[2] -pin LEG_DEC_81|Equal8_11 in1[2]
load net LEG_DEC_81|wire_30[3] -attr @rip out[3] -attr @name wire_30[3] -pin LEG_DEC_81|Constant8_12 out[3] -pin LEG_DEC_81|Equal8_11 in1[3]
load net LEG_DEC_81|wire_30[4] -attr @rip out[4] -attr @name wire_30[4] -pin LEG_DEC_81|Constant8_12 out[4] -pin LEG_DEC_81|Equal8_11 in1[4]
load net LEG_DEC_81|wire_30[5] -attr @rip out[5] -attr @name wire_30[5] -pin LEG_DEC_81|Constant8_12 out[5] -pin LEG_DEC_81|Equal8_11 in1[5]
load net LEG_DEC_81|wire_30[6] -attr @rip out[6] -attr @name wire_30[6] -pin LEG_DEC_81|Constant8_12 out[6] -pin LEG_DEC_81|Equal8_11 in1[6]
load net LEG_DEC_81|wire_30[7] -attr @rip out[7] -attr @name wire_30[7] -pin LEG_DEC_81|Constant8_12 out[7] -pin LEG_DEC_81|Equal8_11 in1[7]
load net LEG_DEC_81|wire_31[0] -attr @rip out[0] -attr @name wire_31[0] -pin LEG_DEC_81|Constant8_25 out[0] -pin LEG_DEC_81|Equal8_24 in1[0]
load net LEG_DEC_81|wire_31[1] -attr @rip out[1] -attr @name wire_31[1] -pin LEG_DEC_81|Constant8_25 out[1] -pin LEG_DEC_81|Equal8_24 in1[1]
load net LEG_DEC_81|wire_31[2] -attr @rip out[2] -attr @name wire_31[2] -pin LEG_DEC_81|Constant8_25 out[2] -pin LEG_DEC_81|Equal8_24 in1[2]
load net LEG_DEC_81|wire_31[3] -attr @rip out[3] -attr @name wire_31[3] -pin LEG_DEC_81|Constant8_25 out[3] -pin LEG_DEC_81|Equal8_24 in1[3]
load net LEG_DEC_81|wire_31[4] -attr @rip out[4] -attr @name wire_31[4] -pin LEG_DEC_81|Constant8_25 out[4] -pin LEG_DEC_81|Equal8_24 in1[4]
load net LEG_DEC_81|wire_31[5] -attr @rip out[5] -attr @name wire_31[5] -pin LEG_DEC_81|Constant8_25 out[5] -pin LEG_DEC_81|Equal8_24 in1[5]
load net LEG_DEC_81|wire_31[6] -attr @rip out[6] -attr @name wire_31[6] -pin LEG_DEC_81|Constant8_25 out[6] -pin LEG_DEC_81|Equal8_24 in1[6]
load net LEG_DEC_81|wire_31[7] -attr @rip out[7] -attr @name wire_31[7] -pin LEG_DEC_81|Constant8_25 out[7] -pin LEG_DEC_81|Equal8_24 in1[7]
load net LEG_DEC_81|wire_32 -attr @name wire_32 -pin LEG_DEC_81|Maker8_16 in4 -pin LEG_DEC_81|Splitter8_17 out4
netloc LEG_DEC_81|wire_32 1 1 1 N 258
load net LEG_DEC_81|wire_33 -attr @rip 0 -attr @name wire_33 -pin LEG_DEC_81|Equal8_22 out -pin LEG_DEC_81|Or3_26 in2[0]
netloc LEG_DEC_81|wire_33 1 4 1 1510 918n
load net LEG_DEC_81|wire_34 -attr @rip 0 -attr @name wire_34 -pin LEG_DEC_81|Equal8_11 out -pin LEG_DEC_81|Or_15 in1[0]
netloc LEG_DEC_81|wire_34 1 5 1 1860 808n
load net LEG_DEC_81|wire_35 -attr @name wire_35 -pin LEG_DEC_81|Maker8_16 in5 -pin LEG_DEC_81|Splitter8_17 out5
netloc LEG_DEC_81|wire_35 1 1 1 N 278
load net LEG_DEC_81|wire_36 -attr @rip 0 -attr @name wire_36 -pin LEG_DEC_81|Splitter8_0 out5 -pin LEG_DEC_81|_4bit_Decoder_29 2_1[0]
netloc LEG_DEC_81|wire_36 1 6 1 2120 408n
load net LEG_DEC_81|wire_37 -attr @rip 0 -attr @name wire_37 -pin LEG_DEC_81|Equal8_18 out -pin LEG_DEC_81|Or3_26 in0[0]
netloc LEG_DEC_81|wire_37 1 4 1 1550 788n
load net LEG_DEC_81|wire_38 -attr @rip out[0] -attr @name wire_38 -pin LEG_DEC_81|Or3_13 out[0] -pin LEG_DEC_81|Or3_14 in0[0]
netloc LEG_DEC_81|wire_38 1 4 1 1550 298n
load net LEG_DEC_81|wire_4 -attr @name wire_4 -pin LEG_DEC_81|Maker8_16 in0 -pin LEG_DEC_81|Splitter8_17 out0
netloc LEG_DEC_81|wire_4 1 1 1 N 178
load net LEG_DEC_81|wire_6[0] -attr @rip out[0] -attr @name wire_6[0] -pin LEG_DEC_81|Constant8_23 out[0] -pin LEG_DEC_81|Equal8_22 in1[0]
load net LEG_DEC_81|wire_6[1] -attr @rip out[1] -attr @name wire_6[1] -pin LEG_DEC_81|Constant8_23 out[1] -pin LEG_DEC_81|Equal8_22 in1[1]
load net LEG_DEC_81|wire_6[2] -attr @rip out[2] -attr @name wire_6[2] -pin LEG_DEC_81|Constant8_23 out[2] -pin LEG_DEC_81|Equal8_22 in1[2]
load net LEG_DEC_81|wire_6[3] -attr @rip out[3] -attr @name wire_6[3] -pin LEG_DEC_81|Constant8_23 out[3] -pin LEG_DEC_81|Equal8_22 in1[3]
load net LEG_DEC_81|wire_6[4] -attr @rip out[4] -attr @name wire_6[4] -pin LEG_DEC_81|Constant8_23 out[4] -pin LEG_DEC_81|Equal8_22 in1[4]
load net LEG_DEC_81|wire_6[5] -attr @rip out[5] -attr @name wire_6[5] -pin LEG_DEC_81|Constant8_23 out[5] -pin LEG_DEC_81|Equal8_22 in1[5]
load net LEG_DEC_81|wire_6[6] -attr @rip out[6] -attr @name wire_6[6] -pin LEG_DEC_81|Constant8_23 out[6] -pin LEG_DEC_81|Equal8_22 in1[6]
load net LEG_DEC_81|wire_6[7] -attr @rip out[7] -attr @name wire_6[7] -pin LEG_DEC_81|Constant8_23 out[7] -pin LEG_DEC_81|Equal8_22 in1[7]
load net LEG_DEC_81|wire_7 -attr @rip 0 -attr @name wire_7 -pin LEG_DEC_81|Equal8_20 out -pin LEG_DEC_81|Or3_26 in1[0]
netloc LEG_DEC_81|wire_7 1 4 1 N 898
load net LEG_DEC_81|wire_8 -attr @name wire_8 -pin LEG_DEC_81|Maker8_16 in1 -pin LEG_DEC_81|Splitter8_17 out1
netloc LEG_DEC_81|wire_8 1 1 1 N 198
load net LEG_DEC_81|wire_9 -attr @rip 0 -attr @name wire_9 -pin LEG_DEC_81|Equal8_5 out -pin LEG_DEC_81|Or3_13 in2[0]
netloc LEG_DEC_81|wire_9 1 3 1 1130 318n
load netBundle @LEG_DEC_81|OPCODE 8 LEG_DEC_81|OPCODE[7] LEG_DEC_81|OPCODE[6] LEG_DEC_81|OPCODE[5] LEG_DEC_81|OPCODE[4] LEG_DEC_81|OPCODE[3] LEG_DEC_81|OPCODE[2] LEG_DEC_81|OPCODE[1] LEG_DEC_81|OPCODE[0] -autobundled
netbloc @LEG_DEC_81|OPCODE 1 0 6 130 468 NJ 468 NJ 468 NJ 468 NJ 468 1860
load netBundle @LEG_DEC_81|wire_22 8 LEG_DEC_81|wire_22[7] LEG_DEC_81|wire_22[6] LEG_DEC_81|wire_22[5] LEG_DEC_81|wire_22[4] LEG_DEC_81|wire_22[3] LEG_DEC_81|wire_22[2] LEG_DEC_81|wire_22[1] LEG_DEC_81|wire_22[0] -autobundled
netbloc @LEG_DEC_81|wire_22 1 3 1 N 698
load netBundle @LEG_DEC_81|wire_30 8 LEG_DEC_81|wire_30[7] LEG_DEC_81|wire_30[6] LEG_DEC_81|wire_30[5] LEG_DEC_81|wire_30[4] LEG_DEC_81|wire_30[3] LEG_DEC_81|wire_30[2] LEG_DEC_81|wire_30[1] LEG_DEC_81|wire_30[0] -autobundled
netbloc @LEG_DEC_81|wire_30 1 4 1 1530 1028n
load netBundle @LEG_DEC_81|wire_15 8 LEG_DEC_81|wire_15[7] LEG_DEC_81|wire_15[6] LEG_DEC_81|wire_15[5] LEG_DEC_81|wire_15[4] LEG_DEC_81|wire_15[3] LEG_DEC_81|wire_15[2] LEG_DEC_81|wire_15[1] LEG_DEC_81|wire_15[0] -autobundled
netbloc @LEG_DEC_81|wire_15 1 3 1 N 808
load netBundle @LEG_DEC_81|wire_25 8 LEG_DEC_81|wire_25[7] LEG_DEC_81|wire_25[6] LEG_DEC_81|wire_25[5] LEG_DEC_81|wire_25[4] LEG_DEC_81|wire_25[3] LEG_DEC_81|wire_25[2] LEG_DEC_81|wire_25[1] LEG_DEC_81|wire_25[0] -autobundled
netbloc @LEG_DEC_81|wire_25 1 2 1 690 88n
load netBundle @LEG_DEC_81|wire_23 8 LEG_DEC_81|wire_23[7] LEG_DEC_81|wire_23[6] LEG_DEC_81|wire_23[5] LEG_DEC_81|wire_23[4] LEG_DEC_81|wire_23[3] LEG_DEC_81|wire_23[2] LEG_DEC_81|wire_23[1] LEG_DEC_81|wire_23[0] -autobundled
netbloc @LEG_DEC_81|wire_23 1 3 1 N 918
load netBundle @LEG_DEC_81|wire_6 8 LEG_DEC_81|wire_6[7] LEG_DEC_81|wire_6[6] LEG_DEC_81|wire_6[5] LEG_DEC_81|wire_6[4] LEG_DEC_81|wire_6[3] LEG_DEC_81|wire_6[2] LEG_DEC_81|wire_6[1] LEG_DEC_81|wire_6[0] -autobundled
netbloc @LEG_DEC_81|wire_6 1 3 1 N 1038
load netBundle @LEG_DEC_81|wire_31 8 LEG_DEC_81|wire_31[7] LEG_DEC_81|wire_31[6] LEG_DEC_81|wire_31[5] LEG_DEC_81|wire_31[4] LEG_DEC_81|wire_31[3] LEG_DEC_81|wire_31[2] LEG_DEC_81|wire_31[1] LEG_DEC_81|wire_31[0] -autobundled
netbloc @LEG_DEC_81|wire_31 1 4 1 1550 1138n
load netBundle @LEG_DEC_81|wire_12 8 LEG_DEC_81|wire_12[7] LEG_DEC_81|wire_12[6] LEG_DEC_81|wire_12[5] LEG_DEC_81|wire_12[4] LEG_DEC_81|wire_12[3] LEG_DEC_81|wire_12[2] LEG_DEC_81|wire_12[1] LEG_DEC_81|wire_12[0] -autobundled
netbloc @LEG_DEC_81|wire_12 1 2 1 690 318n
load netBundle @LEG_DEC_81|wire_29 8 LEG_DEC_81|wire_29[7] LEG_DEC_81|wire_29[6] LEG_DEC_81|wire_29[5] LEG_DEC_81|wire_29[4] LEG_DEC_81|wire_29[3] LEG_DEC_81|wire_29[2] LEG_DEC_81|wire_29[1] LEG_DEC_81|wire_29[0] -autobundled
netbloc @LEG_DEC_81|wire_29 1 2 1 730 428n
load netBundle @LEG_DEC_81|wire_10 8 LEG_DEC_81|wire_10[7] LEG_DEC_81|wire_10[6] LEG_DEC_81|wire_10[5] LEG_DEC_81|wire_10[4] LEG_DEC_81|wire_10[3] LEG_DEC_81|wire_10[2] LEG_DEC_81|wire_10[1] LEG_DEC_81|wire_10[0] -autobundled
netbloc @LEG_DEC_81|wire_10 1 3 1 N 588
load netBundle @LEG_DEC_81|wire_0 8 LEG_DEC_81|wire_0[7] LEG_DEC_81|wire_0[6] LEG_DEC_81|wire_0[5] LEG_DEC_81|wire_0[4] LEG_DEC_81|wire_0[3] LEG_DEC_81|wire_0[2] LEG_DEC_81|wire_0[1] LEG_DEC_81|wire_0[0] -autobundled
netbloc @LEG_DEC_81|wire_0 1 2 3 710 528 1130 958 1550
levelinfo -pg 1 0 100 2550
levelinfo -hier LEG_DEC_81 * 220 470 910 1290 1710 1970 2260 *
pagesize -pg 1 -db -bbox -sgen 0 -10 2550 1290
pagesize -hier LEG_DEC_81 -db -bbox -sgen 100 28 2450 1258
show
fullfit
#
# initialize ictrl to current module LEGz_2 work:LEGz_2:NOFILE
ictrl init topinfo |
