{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494870568496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494870568512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 14:49:28 2017 " "Processing started: Mon May 15 14:49:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494870568512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494870568512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BitTimingCAN -c BitTimingCAN " "Command: quartus_map --read_settings_files=on --write_settings_files=off BitTimingCAN -c BitTimingCAN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494870568512 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1494870569162 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "3 2 " "Parallel compilation is enabled for 3 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1494870569162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_stuffing_framer.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_stuffing_framer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_stuffing_framer " "Found entity 1: bit_stuffing_framer" {  } { { "bit_stuffing_framer.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/Projeto Redes Automotivas/Projeto exemplo/Projeto/bit_stuffing_framer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494870585392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494870585392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bit_stuffing_framer " "Elaborating entity \"bit_stuffing_framer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494870585423 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_frame bit_stuffing_framer.v(28) " "Verilog HDL or VHDL warning at bit_stuffing_framer.v(28): object \"tx_frame\" assigned a value but never read" {  } { { "bit_stuffing_framer.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/Projeto Redes Automotivas/Projeto exemplo/Projeto/bit_stuffing_framer.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494870585423 "|bit_stuffing_framer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_index bit_stuffing_framer.v(29) " "Verilog HDL or VHDL warning at bit_stuffing_framer.v(29): object \"tx_index\" assigned a value but never read" {  } { { "bit_stuffing_framer.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/Projeto Redes Automotivas/Projeto exemplo/Projeto/bit_stuffing_framer.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494870585423 "|bit_stuffing_framer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_frame bit_stuffing_framer.v(47) " "Verilog HDL Always Construct warning at bit_stuffing_framer.v(47): inferring latch(es) for variable \"rx_frame\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_stuffing_framer.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/Projeto Redes Automotivas/Projeto exemplo/Projeto/bit_stuffing_framer.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494870585423 "|bit_stuffing_framer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_index bit_stuffing_framer.v(47) " "Verilog HDL Always Construct warning at bit_stuffing_framer.v(47): inferring latch(es) for variable \"rx_index\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_stuffing_framer.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/Projeto Redes Automotivas/Projeto exemplo/Projeto/bit_stuffing_framer.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494870585423 "|bit_stuffing_framer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_bit bit_stuffing_framer.v(18) " "Output port \"tx_bit\" at bit_stuffing_framer.v(18) has no driver" {  } { { "bit_stuffing_framer.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/Projeto Redes Automotivas/Projeto exemplo/Projeto/bit_stuffing_framer.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1494870585423 "|bit_stuffing_framer"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx_bit GND " "Pin \"tx_bit\" is stuck at GND" {  } { { "bit_stuffing_framer.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/Projeto Redes Automotivas/Projeto exemplo/Projeto/bit_stuffing_framer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494870585908 "|bit_stuffing_framer|tx_bit"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494870585908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494870586033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494870586033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_bit " "No output dependent on input pin \"rx_bit\"" {  } { { "bit_stuffing_framer.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/Projeto Redes Automotivas/Projeto exemplo/Projeto/bit_stuffing_framer.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494870586064 "|bit_stuffing_framer|rx_bit"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "bit_stuffing_framer.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/Projeto Redes Automotivas/Projeto exemplo/Projeto/bit_stuffing_framer.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494870586064 "|bit_stuffing_framer|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "bit_stuffing_framer.v" "" { Text "D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/Projeto Redes Automotivas/Projeto exemplo/Projeto/bit_stuffing_framer.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494870586064 "|bit_stuffing_framer|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1494870586064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494870586064 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494870586064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494870586064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494870586079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 14:49:46 2017 " "Processing ended: Mon May 15 14:49:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494870586079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494870586079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494870586079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494870586079 ""}
