#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug  6 20:42:46 2020
# Process ID: 6052
# Current directory: D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11368 D:\STUDY\GitHubWork\Verilog-learning\10_I2C_slave\vivado_fpga\i2c_slave.xpr
# Log file: D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/vivado.log
# Journal file: D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/i2c_slave.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/STUDY/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 845.461 ; gain = 222.094
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Aug  6 20:43:33 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/i2c_slave.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Aug  6 20:45:49 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/i2c_slave.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Aug  6 20:47:22 2020] Launched synth_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/i2c_slave.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Aug  6 20:48:11 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/i2c_slave.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug  6 20:49:28 2020] Launched impl_1...
Run output will be captured here: D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/i2c_slave.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 875.629 ; gain = 20.734
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274533183A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2004.758 ; gain = 1129.129
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/vivado_fpga/i2c_slave.runs/impl_1/i2c_slave.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug  6 20:51:39 2020...
