<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — asic stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="design.html">design</a></span> (13)
<br/><span class="tag"><a href="methodolog.html">methodolog</a></span> (6)
<br/><span class="tag"><a href="base.html">base</a></span> (5)
<br/><span class="tag"><a href="high.html">high</a></span> (5)
<br/><span class="tag"><a href="power.html">power</a></span> (5)
</div>
<h2><span class="ttl">Stem</span> asic$ (<a href="../words.html">all stems</a>)</h2>
<h3>27 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-NowosielskiGBVB.html">DATE-2015-NowosielskiGBVB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>FLINT: layout-oriented FPGA-based methodology for fault tolerant ASIC design (<abbr title="Rochus Nowosielski">RN</abbr>, <abbr title="Lukas Gerlach">LG</abbr>, <abbr title="Stephan Bieband">SB</abbr>, <abbr title="Guillermo Payá Vayá">GPV</abbr>, <abbr title="Holger Blume">HB</abbr>), pp. 297–300.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LiuW.html">DATE-2014-LiuW</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/obfuscation.html" title="obfuscation">#obfuscation</a></span></dt><dd>Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks (<abbr title="Bao Liu">BL</abbr>, <abbr title="Brandon Wang">BW</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GaillardonABMSLM.html">DATE-2013-GaillardonABMSLM</a></dt><dd>Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs (<abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Shashikanth Bobba">SB</abbr>, <abbr title="Michele De Marchi">MDM</abbr>, <abbr title="Davide Sacchetto">DS</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 625–630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-GuoSHGHNS.html">DATE-2012-GuoSHGHNS</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>ASIC implementations of five SHA-3 finalists (<abbr title="Xu Guo">XG</abbr>, <abbr title="Meeta Srivastav">MS</abbr>, <abbr title="Sinan Huang">SH</abbr>, <abbr title="Dinesh Ganta">DG</abbr>, <abbr title="Michael B. Henry">MBH</abbr>, <abbr title="Leyla Nazhandali">LN</abbr>, <abbr title="Patrick Schaumont">PS</abbr>), pp. 1006–1011.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-TsaiLL.html">DATE-2012-TsaiLL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design and analysis of via-configurable routing fabrics for structured ASICs (<abbr title="Hsin-Pei Tsai">HPT</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>, <abbr title="Liang-Chi Lai">LCL</abbr>), pp. 1479–1482.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-YangCJTZ.html">DATE-2012-YangCJTZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>A multi-parameter bio-electric ASIC sensor with integrated 2-wire data transmission protocol for wearable healthcare system (<abbr title="Geng Yang">GY</abbr>, <abbr title="Jian Chen">JC</abbr>, <abbr title="Fredrik Jonsson">FJ</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>, <abbr title="Li-Rong Zheng">LRZ</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChenLTL.html">DATE-2010-ChenLTL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Power gating design for standard-cell-like structured ASICs (<abbr title="Sin-Yu Chen">SYC</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>, <abbr title="Hui-Hsiang Tung">HHT</abbr>, <abbr title="Kuen-Wey Lin">KWL</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LiSBNO.html">DATE-2010-LiSBNO</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Power Variance Analysis breaks a masked ASIC implementation of AES (<abbr title="Yang Li">YL</abbr>, <abbr title="Kazuo Sakiyama">KS</abbr>, <abbr title="Lejla Batina">LB</abbr>, <abbr title="Daisuke Nakatsu">DN</abbr>, <abbr title="Kazuo Ohta">KO</abbr>), pp. 1059–1064.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2009-WuBTJDS.html">CIKM-2009-WuBTJDS</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ASIC: algebra-based structural index comparison (<abbr title="Yuqing Wu">YW</abbr>, <abbr title="Sofia Brenes">SB</abbr>, <abbr title="Tejas Totade">TT</abbr>, <abbr title="Shijin Joshua">SJ</abbr>, <abbr title="Dhaval Damani">DD</abbr>, <abbr title="Michel Salim">MS</abbr>), pp. 2111–2112.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BaguenaLBDOBH.html">DATE-2007-BaguenaLBDOBH</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Development of on board, highly flexible, Galileo signal generator ASIC (<abbr title="Louis Baguena">LB</abbr>, <abbr title="Emmanuel Liégeon">EL</abbr>, <abbr title="Alexandra Bépoix">AB</abbr>, <abbr title="Jean-Marc Dusserre">JMD</abbr>, <abbr title="Christophe Oustric">CO</abbr>, <abbr title="Philippe Bellocq">PB</abbr>, <abbr title="Vincent Heiries">VH</abbr>), pp. 679–683.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-PapadonikolakisPK.html">DATE-2007-PapadonikolakisPK</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient high-performance ASIC implementation of JPEG-LS encoder (<abbr title="Markos E. Papadonikolakis">MEP</abbr>, <abbr title="Vasilleios Pantazis">VP</abbr>, <abbr title="Athanasios Kakarountas">AK</abbr>), pp. 159–164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MallikSBZ.html">DATE-2006-MallikSBZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Smart bit-width allocation for low power optimization in a systemc based ASIC design environment (<abbr title="Arindam Mallik">AM</abbr>, <abbr title="Debjit Sinha">DS</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 618–623.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-HuttonYSBCCP.html">DATE-DF-2006-HuttonYSBCCP</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A methodology for FPGA to structured-ASIC synthesis and verification (<abbr title="Michael Hutton">MH</abbr>, <abbr title="Richard Yuan">RY</abbr>, <abbr title="Jay Schleicher">JS</abbr>, <abbr title="Gregg Baeckler">GB</abbr>, <abbr title="Sammy Cheung">SC</abbr>, <abbr title="Kar Keng Chua">KKC</abbr>, <abbr title="Hee Kong Phoo">HKP</abbr>), pp. 64–69.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-DaddaMO.html">DATE-DF-2004-DaddaMO</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The Design of a High Speed ASIC Unit for the Hash Function SHA-256 (384, 512) (<abbr title="Luigi Dadda">LD</abbr>, <abbr title="Marco Macchetti">MM</abbr>, <abbr title="Jeff Owen">JO</abbr>), pp. 70–75.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-RenWBLLD.html">DATE-DF-2004-RenWBLLD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Domain-Specific Cell Based ASIC Design Methodology for Digital Signal Processing Applications (<abbr title="Beibei Ren">BR</abbr>, <abbr title="Anru Wang">AW</abbr>, <abbr title="Joyopriya Bakshi">JB</abbr>, <abbr title="Kai Liu">KL</abbr>, <abbr title="Wei Li">WL</abbr>, <abbr title="Wayne Wei-Ming Dai">WWMD</abbr>), pp. 280–285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-TiriV.html">DATE-v1-2004-TiriV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation (<abbr title="Kris Tiri">KT</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 246–251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-CmarRSVB.html">DATE-1999-CmarRSVB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>A Methodology and Design Environment for DSP ASIC Fixed-Point Refinement (<abbr title="Radim Cmar">RC</abbr>, <abbr title="Luc Rijnders">LR</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), p. 271–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-HamiltonO.html">DATE-1998-HamiltonO</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Concurrent Error Recovery with Near-Zero Latency in Synthesized ASICs (<abbr title="Samuel Norman Hamilton">SNH</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RabeJKNO.html">DATE-1998-RabeJKNO</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Power-Simulation of Cell Based ASICs: Accuracy- and Performance Trade-Offs (<abbr title="Dirk Rabe">DR</abbr>, <abbr title="Gerd Jochens">GJ</abbr>, <abbr title="Lars Kruse">LK</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 356–361.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RoethigZA.html">DATE-1998-RoethigZA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Power and Timing Modeling for ASIC Designs (<abbr title="Wolfgang Roethig">WR</abbr>, <abbr title="A. M. Zarkesh">AMZ</abbr>, <abbr title="M. Andrews">MA</abbr>), pp. 969–970.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1998-EconomakosPT.html">SAC-1998-EconomakosPT</a> <span class="tag"><a href="../tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Incorporating multi-pass attribute grammars for the high-level synthesis of ASICs (<abbr title="George Economakos">GE</abbr>, <abbr title="George K. Papakonstantinou">GKP</abbr>, <abbr title="Panayotis Tsanakas">PT</abbr>), pp. 45–49.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-GibsonA.html">EDTC-1997-GibsonA</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Practical concurrent ASIC and system design and verification (<abbr title="I. Gibson">IG</abbr>, <abbr title="C. Amies">CA</abbr>), pp. 532–536.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-RiescoDMCSJ.html">EDTC-1997-RiescoDMCSJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the way to the 2.5 Gbits/s ATM network ATM multiplexer demultiplexer ASIC (<abbr title="J. Riesco">JR</abbr>, <abbr title="J. C. Diaz">JCD</abbr>, <abbr title="L. A. Merayo">LAM</abbr>, <abbr title="J. L. Conesa">JLC</abbr>, <abbr title="C. Santos">CS</abbr>, <abbr title="Eduardo Juárez Martínez">EJM</abbr>), pp. 218–222.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1997-Hughes.html">CAV-1997-Hughes</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Digital Systems, from ASICs to HW/SW Codesign — a Pragmatic Approach (<abbr title="Roger B. Hughes">RBH</abbr>), pp. 3–6.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-DonnaySGSKL.html">EDAC-1994-DonnaySGSKL</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Methodology for Analog Design Automation in Mixed-Signal ASICs (<abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Koen Swings">KS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>, <abbr title="Wim Kruiskamp">WK</abbr>, <abbr title="Domine Leenaerts">DL</abbr>), pp. 530–534.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-GreinerLWW.html">EDAC-1994-GreinerLWW</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>Design of a High Complexity Superscalar Microprocessor with the Portable IDPS ASIC Library (<abbr title="Alain Greiner">AG</abbr>, <abbr title="L. Lucas">LL</abbr>, <abbr title="Franck Wajsbürt">FW</abbr>, <abbr title="Laurent Winckel">LW</abbr>), pp. 9–13.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-MichelLSDC.html">EDAC-1994-MichelLSDC</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span></dt><dd>Taking Advantage of ASICs to Improve Dependability with Very Low Overheads (<abbr title="T. Michel">TM</abbr>, <abbr title="Régis Leveugle">RL</abbr>, <abbr title="Gabriele Saucier">GS</abbr>, <abbr title="R. Doucet">RD</abbr>, <abbr title="P. Chapier">PC</abbr>), pp. 14–18.</dd> <div class="pagevis" style="width:4px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>