#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  6 19:26:02 2020
# Process ID: 13584
# Current directory: C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11064 C:\Users\fay\Downloads\Lab2_Handouts_0406_2\Lab2_Handouts_0406_2\Lab_BusControl_A\Lab_BusControl_A.xpr
# Log file: C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/vivado.log
# Journal file: C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A'
INFO: [Project 1-313] Project file moved from 'D:/labhandouts/Lab_BusControl_A' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file link_test.txt could not be opened
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 37 is not valid.
========进行仲裁测试（链式查询方法）========
ERROR: File descriptor (0) passed to $feof in file C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v at line 34 is not valid.
共有0个设备提起请求
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 768.066 ; gain = 34.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 768.066 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 768.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 768.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 768.066 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 768.066 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 768.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 768.066 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 768.066 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 769.711 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 769.711 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 140时刻，设备0已得到响应
                 160时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 160时刻，设备2已得到响应
                 180时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 180时刻，设备3已得到响应
                 200时刻，设备3完成总线访问，请求已撤出
测试全部通过
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 769.941 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 140时刻，设备0已得到响应
                 160时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 160时刻，设备2已得到响应
                 180时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 180时刻，设备3已得到响应
                 200时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 250时刻，设备0已得到响应
                 270时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 270时刻，设备3已得到响应
                 290时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有4个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 340时刻，设备0已得到响应
                 360时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 360时刻，设备1已得到响应
                 380时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 380时刻，设备2已得到响应
                 400时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 400时刻，设备3已得到响应
                 420时刻，设备3完成总线访问，请求已撤出
测试全部通过
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 769.941 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                  50时刻，设备2已得到响应
                  70时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                  70时刻，设备3已得到响应
                  90时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 140时刻，设备0已得到响应
                 160时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 160时刻，设备2已得到响应
                 180时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 180时刻，设备3已得到响应
                 200时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 250时刻，设备0已得到响应
                 270时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 270时刻，设备3已得到响应
                 290时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有4个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 340时刻，设备0已得到响应
                 360时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 360时刻，设备1已得到响应
                 380时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备3将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 769.941 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有0个设备提起请求
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(0);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 170时刻，设备1已得到响应
                 190时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 260时刻，设备1已得到响应
                 280时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 330时刻，设备2已得到响应
                 350时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 400时刻，设备0已得到响应
                 420时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 420时刻，设备2已得到响应
                 440时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备2将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 770.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有0个设备提起请求
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(0);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 170时刻，设备1已得到响应
                 190时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 260时刻，设备1已得到响应
                 280时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 330时刻，设备2已得到响应
                 350时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 400时刻，设备0已得到响应
                 420时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 420时刻，设备2已得到响应
                 440时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 490时刻，设备1已得到响应
                 510时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 510时刻，设备2已得到响应
                 530时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 580时刻，设备0已得到响应
                 600时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 600时刻，设备1已得到响应
                 620时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 620时刻，设备2已得到响应
                 640时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 690时刻，设备3已得到响应
                 710时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 760时刻，设备0已得到响应
                 780时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 780时刻，设备3已得到响应
                 800时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(1);设备0(0)
本次设备2将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 770.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有0个设备提起请求
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(0);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 170时刻，设备1已得到响应
                 190时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 260时刻，设备1已得到响应
                 280时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 330时刻，设备2已得到响应
                 350时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 400时刻，设备0已得到响应
                 420时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 420时刻，设备2已得到响应
                 440时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 490时刻，设备1已得到响应
                 510时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 510时刻，设备2已得到响应
                 530时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 580时刻，设备0已得到响应
                 600时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 600时刻，设备1已得到响应
                 620时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 620时刻，设备2已得到响应
                 640时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 690时刻，设备3已得到响应
                 710时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 760时刻，设备0已得到响应
                 780时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 780时刻，设备3已得到响应
                 800时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 850时刻，设备1已得到响应
                 870时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 870时刻，设备3已得到响应
                 890时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 940时刻，设备0已得到响应
                 960时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 960时刻，设备1已得到响应
                 980时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 980时刻，设备3已得到响应
                1000时刻，设备3完成总线访问，请求已撤出
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 770.590 ; gain = 0.000
run 20us
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                1050时刻，设备2已得到响应
                1070时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                1070时刻，设备3已得到响应
                1090时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                1140时刻，设备0已得到响应
                1160时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                1160时刻，设备2已得到响应
                1180时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                1180时刻，设备3已得到响应
                1200时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                1250时刻，设备1已得到响应
                1270时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                1270时刻，设备2已得到响应
                1290时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                1290时刻，设备3已得到响应
                1310时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有4个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                1360时刻，设备0已得到响应
                1380时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                1380时刻，设备1已得到响应
                1400时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                1400时刻，设备2已得到响应
                1420时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                1420时刻，设备3已得到响应
                1440时刻，设备3完成总线访问，请求已撤出
测试全部通过
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  6 22:23:04 2020...
