Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Oct 30 15:08:26 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4DDR_control_sets_placed.rpt
| Design       : nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             173 |           59 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             195 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------+---------------------------------------------------+------------------+----------------+
|            Clock Signal            |                 Enable Signal                 |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------------------------+---------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG               | U_ASYNCH_TX/U_BAUD_PULSE/E[0]                 | U_ASYNCH_TX/U_BIT_COUNTER/Q[3]_i_1__5_n_0         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_CORREL_ONE/E[0]              | U_MAN_RECEIVER/U_RECEIVE_FSM/SR[0]                |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SFD_SHREG/corroborating0_out | U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_1_n_0     |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG               | U_TRANSMITTER/U_BAUD_2_PULSE/E[0]             | U_TRANSMITTER/U_FSM/Q_reg[0][0]                   |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | U_TRANSMITTER/U_FSM/E[0]                      | U_TRANSMITTER/U_FSM/SR[0]                         |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG               | U_TRANSMITTER/U_FSM/Q_reg[3][0]               | U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_1__0_n_0  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | U_TEST/byte_addr_enable                       | U_TEST/byte_addr[4]_i_1_n_0                       |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1_n_0        |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_MAN_RECEIVER/U_SAMP_COUNTER_PRE/Q[5]_i_1__0_n_0 |                1 |              6 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_CORREL_ONE/E[0]              | U_RESET_DEBOUNCE/SR[0]                            |                1 |              7 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_CORREL_ONE/E[0]              | U_MAN_RECEIVER/U_SAMP_COUNTER_PRE/SR[0]           |                1 |              7 |
|  U_MAN_RECEIVER/U_RECEIVE_FSM/E[0] |                                               |                                                   |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG               | U_FIFO/rp0                                    | U_RESET_DEBOUNCE/debounced_reset                  |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_TRANSMITTER/U_FSM/q_reg[9][0]                   |                4 |             11 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_TRANSMITTER/U_FSM/enb_reg[0]                    |                5 |             12 |
|  CLK100MHZ_IBUF_BUFG               | U_FIFO/mem_reg_0_63_0_2_i_1_n_0               |                                                   |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG               | U_FIFO/mem_reg_128_191_0_2_i_1_n_0            |                                                   |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG               | U_FIFO/mem_reg_192_255_0_2_i_1_n_0            |                                                   |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG               | U_FIFO/mem_reg_64_127_0_2_i_1_n_0             |                                                   |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_ASYNCH_TX/U_FSM/SR[0]                           |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_RESET_DEBOUNCE/SS[0]                            |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_MAN_RECEIVER/U_CORREL_ZERO/SR[0]                |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_MAN_RECEIVER/U_CORREL_ONE/SS[0]                 |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG               | U_TEST/wait_count_enable                      | U_TEST/byte_addr[4]_i_1_n_0                       |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_RESET_DEBOUNCE/count_reg[26]_i_1__0_n_0         |                6 |             27 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_SEND_DEBOUNCE/button_state_next1                |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG               |                                               |                                                   |               21 |             31 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_MAN_RECEIVER/U_CORREL_ZERO/reset04_out          |               12 |             32 |
|  CLK100MHZ_IBUF_BUFG               | U_WRITE_PULSER/q_reg[7][0]                    | U_RESET_DEBOUNCE/debounced_reset                  |                9 |             32 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_RESET_DEBOUNCE/debounced_reset                  |               33 |             81 |
+------------------------------------+-----------------------------------------------+---------------------------------------------------+------------------+----------------+


