b_ram9x365.v,verilog,xil_defaultlib,../../../../system.srcs/sources_1/ip/b_ram9x365/sim/b_ram9x365.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
