digraph logic42B878403DCA5700 {
graph [label="logic42B878403DCA5700", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic42B878403DCA5700_S_AXI_RREADY [label="S_AXI_RREADY", shape=invhouse, color="#e4f1b2"];
logic42B878403DCA5700_S_AXI_RVALID_I [label="S_AXI_RVALID_I", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic42B878403DCA5700_p_15_in [label="p_15_in", shape=house, color="#e4f1b2"];
}
N_186CB6B0 [label="N_186CB6B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_si_data\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_si_data ]\n\n#0:1\n", color="#bbebff"];
logic42B878403DCA5700_S_AXI_RREADY -> N_186CB6B0 [label="1", taillabel=<S_AXI_RREADY>, headlabel=<B>, headlabel=<#0:1>];
logic42B878403DCA5700_S_AXI_RVALID_I -> N_186CB6B0 [label="1", taillabel=<S_AXI_RVALID_I>, headlabel=<A>, headlabel=<#0:1>];
N_186CB6B0 -> logic42B878403DCA5700_p_15_in [label="1", taillabel=<out[p_15_in]>, headlabel=<p_15_in>, headlabel=<#0:1>];
}
