sv xpm --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog blk_mem_gen_v8_4_5 --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball_bombed/sim/blk_mem_gen_single_waterball_bombed.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball/sim/blk_mem_gen_single_waterball.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_doll_bombed/sim/blk_mem_gen_doll_bombed.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_doll/sim/blk_mem_gen_doll.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball_bombed/sim/blk_mem_gen_single_basketball_bombed.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball/sim/blk_mem_gen_single_basketball.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_kun_bombed/sim/blk_mem_gen_kun_bombed.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_0_kun/sim/blk_mem_gen_0_kun.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_tree/sim/blk_mem_gen_barrier_tree.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_house/sim/blk_mem_gen_barrier_house.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_lmb_bram_0/sim/Final_mb_lmb_bram_0.v" \

verilog generic_baseblocks_v2_1_0 --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0 --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_27 --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_7 --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_26 --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_28 --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_xbar_0/sim/Final_mb_xbar_0.v" \

verilog xlconcat_v2_1_4 --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_xlconcat_0/sim/Final_mb_microblaze_0_xlconcat_0.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0_clk_wiz.v" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0.v" \

verilog dist_mem_gen_v8_0_13 --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v" \

verilog xil_defaultlib --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/sim/Final_mb.v" \

sv xil_defaultlib --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/ec67/hdl" --include "../../Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/7698" --include "../../Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/Check_player.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/Life_counter.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/VGA_controller.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/barrier_addr.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/bomb.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/bomb_address.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/bomb_wave_address.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/check_bomb_wave.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/colormapper_test.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/count_player_bombed.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/explode_juege.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/hex_driver.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/new_clk.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/player1.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/player2.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/new/player_address.sv" \
"../../Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/mb_usb_hdmi_top.sv" \

verilog xil_defaultlib "glbl.v"

nosort
