// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY,
        m_axi_C_0_AWADDR,
        m_axi_C_0_AWID,
        m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID,
        m_axi_C_0_WREADY,
        m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST,
        m_axi_C_0_WID,
        m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY,
        m_axi_C_0_ARADDR,
        m_axi_C_0_ARID,
        m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID,
        m_axi_C_0_RREADY,
        m_axi_C_0_RDATA,
        m_axi_C_0_RLAST,
        m_axi_C_0_RID,
        m_axi_C_0_RFIFONUM,
        m_axi_C_0_RUSER,
        m_axi_C_0_RRESP,
        m_axi_C_0_BVALID,
        m_axi_C_0_BREADY,
        m_axi_C_0_BRESP,
        m_axi_C_0_BID,
        m_axi_C_0_BUSER,
        sext_ln89,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_C_0_AWVALID;
input   m_axi_C_0_AWREADY;
output  [63:0] m_axi_C_0_AWADDR;
output  [0:0] m_axi_C_0_AWID;
output  [31:0] m_axi_C_0_AWLEN;
output  [2:0] m_axi_C_0_AWSIZE;
output  [1:0] m_axi_C_0_AWBURST;
output  [1:0] m_axi_C_0_AWLOCK;
output  [3:0] m_axi_C_0_AWCACHE;
output  [2:0] m_axi_C_0_AWPROT;
output  [3:0] m_axi_C_0_AWQOS;
output  [3:0] m_axi_C_0_AWREGION;
output  [0:0] m_axi_C_0_AWUSER;
output   m_axi_C_0_WVALID;
input   m_axi_C_0_WREADY;
output  [31:0] m_axi_C_0_WDATA;
output  [3:0] m_axi_C_0_WSTRB;
output   m_axi_C_0_WLAST;
output  [0:0] m_axi_C_0_WID;
output  [0:0] m_axi_C_0_WUSER;
output   m_axi_C_0_ARVALID;
input   m_axi_C_0_ARREADY;
output  [63:0] m_axi_C_0_ARADDR;
output  [0:0] m_axi_C_0_ARID;
output  [31:0] m_axi_C_0_ARLEN;
output  [2:0] m_axi_C_0_ARSIZE;
output  [1:0] m_axi_C_0_ARBURST;
output  [1:0] m_axi_C_0_ARLOCK;
output  [3:0] m_axi_C_0_ARCACHE;
output  [2:0] m_axi_C_0_ARPROT;
output  [3:0] m_axi_C_0_ARQOS;
output  [3:0] m_axi_C_0_ARREGION;
output  [0:0] m_axi_C_0_ARUSER;
input   m_axi_C_0_RVALID;
output   m_axi_C_0_RREADY;
input  [31:0] m_axi_C_0_RDATA;
input   m_axi_C_0_RLAST;
input  [0:0] m_axi_C_0_RID;
input  [8:0] m_axi_C_0_RFIFONUM;
input  [0:0] m_axi_C_0_RUSER;
input  [1:0] m_axi_C_0_RRESP;
input   m_axi_C_0_BVALID;
output   m_axi_C_0_BREADY;
input  [1:0] m_axi_C_0_BRESP;
input  [0:0] m_axi_C_0_BID;
input  [0:0] m_axi_C_0_BUSER;
input  [61:0] sext_ln89;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0;
output  [3:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0;
input  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0;
output  [3:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0;
input  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0;
output  [3:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0;
input  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0;
output  [3:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0;
input  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0;

reg ap_idle;
reg m_axi_C_0_WVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln115_reg_985;
reg   [0:0] icmp_ln115_reg_985_pp0_iter5_reg;
reg    ap_block_state7_io_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln89_fu_351_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    C_blk_n_W;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln94_fu_375_p2;
reg   [0:0] icmp_ln94_reg_916;
reg   [0:0] icmp_ln94_reg_916_pp0_iter1_reg;
reg   [0:0] icmp_ln94_reg_916_pp0_iter2_reg;
reg   [0:0] icmp_ln94_reg_916_pp0_iter3_reg;
reg   [0:0] icmp_ln94_reg_916_pp0_iter4_reg;
wire   [1:0] trunc_ln94_fu_409_p1;
reg   [1:0] trunc_ln94_reg_923;
reg   [0:0] tmp_reg_949;
wire   [0:0] icmp_ln107_fu_457_p2;
reg   [0:0] icmp_ln107_reg_975;
reg   [0:0] icmp_ln107_reg_975_pp0_iter1_reg;
reg   [0:0] icmp_ln107_reg_975_pp0_iter2_reg;
reg   [0:0] icmp_ln107_reg_975_pp0_iter3_reg;
reg   [0:0] icmp_ln107_reg_975_pp0_iter4_reg;
wire   [0:0] icmp_ln107_1_fu_463_p2;
reg   [0:0] icmp_ln107_1_reg_980;
reg   [0:0] icmp_ln107_1_reg_980_pp0_iter1_reg;
reg   [0:0] icmp_ln107_1_reg_980_pp0_iter2_reg;
reg   [0:0] icmp_ln107_1_reg_980_pp0_iter3_reg;
reg   [0:0] icmp_ln107_1_reg_980_pp0_iter4_reg;
wire   [0:0] icmp_ln115_fu_479_p2;
reg   [0:0] icmp_ln115_reg_985_pp0_iter1_reg;
reg   [0:0] icmp_ln115_reg_985_pp0_iter2_reg;
reg   [0:0] icmp_ln115_reg_985_pp0_iter3_reg;
reg   [0:0] icmp_ln115_reg_985_pp0_iter4_reg;
wire   [23:0] select_ln89_1_fu_613_p3;
reg   [23:0] select_ln89_1_reg_999;
wire   [63:0] zext_ln102_1_fu_441_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln94_fu_423_p1;
wire    ap_block_pp0_stage0_01001_grp1;
reg   [23:0] empty_fu_172;
wire   [23:0] t_cur_1_fu_572_p3;
wire    ap_loop_init;
reg   [16:0] empty_29_fu_176;
wire   [16:0] s_cur_1_fu_579_p3;
reg   [23:0] p_0_0_0679_fu_180;
wire   [23:0] p_cur_1_fu_842_p3;
reg   [6:0] j_fu_184;
wire   [6:0] add_ln94_fu_485_p2;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_188;
wire   [8:0] select_ln89_4_fu_389_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [14:0] indvar_flatten8_fu_192;
wire   [14:0] add_ln89_1_fu_357_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten8_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;
wire   [8:0] add_ln89_fu_369_p2;
wire   [7:0] trunc_ln102_fu_397_p1;
wire   [6:0] select_ln89_fu_381_p3;
wire   [4:0] lshr_ln2_fu_413_p4;
wire   [11:0] tmp_s_fu_401_p3;
wire   [11:0] zext_ln102_fu_431_p1;
wire   [11:0] add_ln102_fu_435_p2;
wire   [5:0] tmp_8_fu_469_p4;
wire   [23:0] t_cur_fu_526_p9;
wire   [16:0] s_cur_fu_549_p9;
wire   [23:0] t_cur_fu_526_p11;
wire   [16:0] s_cur_fu_549_p11;
wire  signed [23:0] select_ln89_3_fu_519_p3;
wire  signed [16:0] select_ln89_2_fu_512_p3;
wire  signed [40:0] grp_fu_594_p2;
wire  signed [47:0] sext_ln109_fu_624_p1;
wire   [0:0] tmp_2_fu_646_p3;
wire   [23:0] trunc_ln5_fu_636_p4;
wire   [23:0] zext_ln110_fu_662_p1;
wire   [23:0] add_ln110_fu_666_p2;
wire   [0:0] tmp_4_fu_672_p3;
wire   [0:0] tmp_3_fu_654_p3;
wire   [0:0] xor_ln110_fu_680_p2;
wire   [1:0] tmp_6_fu_700_p4;
wire   [2:0] tmp_7_fu_716_p4;
wire   [0:0] and_ln110_fu_686_p2;
wire   [0:0] icmp_ln110_1_fu_726_p2;
wire   [0:0] icmp_ln110_2_fu_732_p2;
wire   [0:0] tmp_5_fu_692_p3;
wire   [0:0] icmp_ln110_fu_710_p2;
wire   [0:0] xor_ln110_1_fu_746_p2;
wire   [0:0] and_ln110_1_fu_752_p2;
wire   [0:0] select_ln110_fu_738_p3;
wire   [0:0] xor_ln110_2_fu_772_p2;
wire   [0:0] tmp_1_fu_628_p3;
wire   [0:0] or_ln110_fu_778_p2;
wire   [0:0] xor_ln110_3_fu_784_p2;
wire   [0:0] select_ln110_1_fu_758_p3;
wire   [0:0] and_ln110_2_fu_766_p2;
wire   [0:0] and_ln110_4_fu_796_p2;
wire   [0:0] or_ln110_2_fu_802_p2;
wire   [0:0] xor_ln110_4_fu_808_p2;
wire   [0:0] and_ln110_3_fu_790_p2;
wire   [0:0] and_ln110_5_fu_814_p2;
wire   [0:0] or_ln110_1_fu_828_p2;
wire   [23:0] select_ln110_2_fu_820_p3;
wire   [0:0] and_ln107_fu_620_p2;
wire   [23:0] p_cur_fu_834_p3;
reg    grp_fu_594_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] t_cur_fu_526_p1;
wire   [1:0] t_cur_fu_526_p3;
wire  signed [1:0] t_cur_fu_526_p5;
wire  signed [1:0] t_cur_fu_526_p7;
wire   [1:0] s_cur_fu_549_p1;
wire   [1:0] s_cur_fu_549_p3;
wire  signed [1:0] s_cur_fu_549_p5;
wire  signed [1:0] s_cur_fu_549_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 empty_fu_172 = 24'd0;
#0 empty_29_fu_176 = 17'd0;
#0 p_0_0_0679_fu_180 = 24'd0;
#0 j_fu_184 = 7'd0;
#0 i_fu_188 = 9'd0;
#0 indvar_flatten8_fu_192 = 15'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_2_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
sparsemux_9_2_24_1_1_U164(
    .din0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0),
    .din2(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0),
    .din3(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0),
    .def(t_cur_fu_526_p9),
    .sel(trunc_ln94_reg_923),
    .dout(t_cur_fu_526_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_2_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 17 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 17 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 17 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 17 ),
    .def_WIDTH( 17 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 17 ))
sparsemux_9_2_17_1_1_U165(
    .din0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0),
    .din2(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0),
    .din3(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0),
    .def(s_cur_fu_549_p9),
    .sel(trunc_ln94_reg_923),
    .dout(s_cur_fu_549_p11)
);

top_kernel_mul_24s_17s_41_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_5_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln89_3_fu_519_p3),
    .din1(select_ln89_2_fu_512_p3),
    .ce(grp_fu_594_ce),
    .dout(grp_fu_594_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_29_fu_176 <= 17'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_29_fu_176 <= s_cur_1_fu_579_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_fu_172 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_fu_172 <= t_cur_1_fu_572_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln89_fu_351_p2 == 1'd0))) begin
            i_fu_188 <= select_ln89_4_fu_389_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_188 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln89_fu_351_p2 == 1'd0))) begin
            indvar_flatten8_fu_192 <= add_ln89_1_fu_357_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten8_fu_192 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln89_fu_351_p2 == 1'd0))) begin
            j_fu_184 <= add_ln94_fu_485_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_184 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0679_fu_180 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            p_0_0_0679_fu_180 <= p_cur_1_fu_842_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln107_1_reg_980 <= icmp_ln107_1_fu_463_p2;
        icmp_ln107_1_reg_980_pp0_iter1_reg <= icmp_ln107_1_reg_980;
        icmp_ln107_reg_975 <= icmp_ln107_fu_457_p2;
        icmp_ln107_reg_975_pp0_iter1_reg <= icmp_ln107_reg_975;
        icmp_ln115_reg_985 <= icmp_ln115_fu_479_p2;
        icmp_ln115_reg_985_pp0_iter1_reg <= icmp_ln115_reg_985;
        icmp_ln94_reg_916 <= icmp_ln94_fu_375_p2;
        icmp_ln94_reg_916_pp0_iter1_reg <= icmp_ln94_reg_916;
        tmp_reg_949 <= select_ln89_fu_381_p3[32'd6];
        trunc_ln94_reg_923 <= trunc_ln94_fu_409_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln107_1_reg_980_pp0_iter2_reg <= icmp_ln107_1_reg_980_pp0_iter1_reg;
        icmp_ln107_1_reg_980_pp0_iter3_reg <= icmp_ln107_1_reg_980_pp0_iter2_reg;
        icmp_ln107_1_reg_980_pp0_iter4_reg <= icmp_ln107_1_reg_980_pp0_iter3_reg;
        icmp_ln107_reg_975_pp0_iter2_reg <= icmp_ln107_reg_975_pp0_iter1_reg;
        icmp_ln107_reg_975_pp0_iter3_reg <= icmp_ln107_reg_975_pp0_iter2_reg;
        icmp_ln107_reg_975_pp0_iter4_reg <= icmp_ln107_reg_975_pp0_iter3_reg;
        icmp_ln115_reg_985_pp0_iter2_reg <= icmp_ln115_reg_985_pp0_iter1_reg;
        icmp_ln115_reg_985_pp0_iter3_reg <= icmp_ln115_reg_985_pp0_iter2_reg;
        icmp_ln115_reg_985_pp0_iter4_reg <= icmp_ln115_reg_985_pp0_iter3_reg;
        icmp_ln115_reg_985_pp0_iter5_reg <= icmp_ln115_reg_985_pp0_iter4_reg;
        icmp_ln94_reg_916_pp0_iter2_reg <= icmp_ln94_reg_916_pp0_iter1_reg;
        icmp_ln94_reg_916_pp0_iter3_reg <= icmp_ln94_reg_916_pp0_iter2_reg;
        icmp_ln94_reg_916_pp0_iter4_reg <= icmp_ln94_reg_916_pp0_iter3_reg;
        select_ln89_1_reg_999 <= select_ln89_1_fu_613_p3;
    end
end

always @ (*) begin
    if (((icmp_ln115_reg_985_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        C_blk_n_W = m_axi_C_0_WREADY;
    end else begin
        C_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln89_fu_351_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_188;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten8_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten8_load = indvar_flatten8_fu_192;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_184;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_594_ce = 1'b1;
    end else begin
        grp_fu_594_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln115_reg_985_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        m_axi_C_0_WVALID = 1'b1;
    end else begin
        m_axi_C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_435_p2 = (tmp_s_fu_401_p3 + zext_ln102_fu_431_p1);

assign add_ln110_fu_666_p2 = (trunc_ln5_fu_636_p4 + zext_ln110_fu_662_p1);

assign add_ln89_1_fu_357_p2 = (ap_sig_allocacmp_indvar_flatten8_load + 15'd1);

assign add_ln89_fu_369_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln94_fu_485_p2 = (select_ln89_fu_381_p3 + 7'd1);

assign and_ln107_fu_620_p2 = (icmp_ln107_reg_975_pp0_iter4_reg & icmp_ln107_1_reg_980_pp0_iter4_reg);

assign and_ln110_1_fu_752_p2 = (xor_ln110_1_fu_746_p2 & icmp_ln110_fu_710_p2);

assign and_ln110_2_fu_766_p2 = (icmp_ln110_1_fu_726_p2 & and_ln110_fu_686_p2);

assign and_ln110_3_fu_790_p2 = (xor_ln110_3_fu_784_p2 & or_ln110_fu_778_p2);

assign and_ln110_4_fu_796_p2 = (tmp_4_fu_672_p3 & select_ln110_1_fu_758_p3);

assign and_ln110_5_fu_814_p2 = (xor_ln110_4_fu_808_p2 & tmp_1_fu_628_p3);

assign and_ln110_fu_686_p2 = (xor_ln110_fu_680_p2 & tmp_3_fu_654_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_io_grp1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_io_grp1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_io_grp1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io_grp1 = ((icmp_ln115_reg_985_pp0_iter5_reg == 1'd0) & (m_axi_C_0_WREADY == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln107_1_fu_463_p2 = ((select_ln89_fu_381_p3 < 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_457_p2 = ((select_ln89_fu_381_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln110_1_fu_726_p2 = ((tmp_7_fu_716_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln110_2_fu_732_p2 = ((tmp_7_fu_716_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_710_p2 = ((tmp_6_fu_700_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_479_p2 = ((tmp_8_fu_469_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_351_p2 = ((ap_sig_allocacmp_indvar_flatten8_load == 15'd16896) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_375_p2 = ((ap_sig_allocacmp_j_load == 7'd66) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_413_p4 = {{select_ln89_fu_381_p3[6:2]}};

assign m_axi_C_0_ARADDR = 64'd0;

assign m_axi_C_0_ARBURST = 2'd0;

assign m_axi_C_0_ARCACHE = 4'd0;

assign m_axi_C_0_ARID = 1'd0;

assign m_axi_C_0_ARLEN = 32'd0;

assign m_axi_C_0_ARLOCK = 2'd0;

assign m_axi_C_0_ARPROT = 3'd0;

assign m_axi_C_0_ARQOS = 4'd0;

assign m_axi_C_0_ARREGION = 4'd0;

assign m_axi_C_0_ARSIZE = 3'd0;

assign m_axi_C_0_ARUSER = 1'd0;

assign m_axi_C_0_ARVALID = 1'b0;

assign m_axi_C_0_AWADDR = 64'd0;

assign m_axi_C_0_AWBURST = 2'd0;

assign m_axi_C_0_AWCACHE = 4'd0;

assign m_axi_C_0_AWID = 1'd0;

assign m_axi_C_0_AWLEN = 32'd0;

assign m_axi_C_0_AWLOCK = 2'd0;

assign m_axi_C_0_AWPROT = 3'd0;

assign m_axi_C_0_AWQOS = 4'd0;

assign m_axi_C_0_AWREGION = 4'd0;

assign m_axi_C_0_AWSIZE = 3'd0;

assign m_axi_C_0_AWUSER = 1'd0;

assign m_axi_C_0_AWVALID = 1'b0;

assign m_axi_C_0_BREADY = 1'b0;

assign m_axi_C_0_RREADY = 1'b0;

assign m_axi_C_0_WDATA = select_ln89_1_reg_999;

assign m_axi_C_0_WID = 1'd0;

assign m_axi_C_0_WLAST = 1'b0;

assign m_axi_C_0_WSTRB = 4'd15;

assign m_axi_C_0_WUSER = 1'd0;

assign or_ln110_1_fu_828_p2 = (and_ln110_5_fu_814_p2 | and_ln110_3_fu_790_p2);

assign or_ln110_2_fu_802_p2 = (and_ln110_4_fu_796_p2 | and_ln110_2_fu_766_p2);

assign or_ln110_fu_778_p2 = (xor_ln110_2_fu_772_p2 | tmp_4_fu_672_p3);

assign p_cur_1_fu_842_p3 = ((and_ln107_fu_620_p2[0:0] == 1'b1) ? p_cur_fu_834_p3 : 24'd0);

assign p_cur_fu_834_p3 = ((or_ln110_1_fu_828_p2[0:0] == 1'b1) ? select_ln110_2_fu_820_p3 : add_ln110_fu_666_p2);

assign s_cur_1_fu_579_p3 = ((tmp_reg_949[0:0] == 1'b1) ? 17'd0 : s_cur_fu_549_p11);

assign s_cur_fu_549_p9 = 'bx;

assign select_ln110_1_fu_758_p3 = ((and_ln110_fu_686_p2[0:0] == 1'b1) ? and_ln110_1_fu_752_p2 : icmp_ln110_1_fu_726_p2);

assign select_ln110_2_fu_820_p3 = ((and_ln110_3_fu_790_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln110_fu_738_p3 = ((and_ln110_fu_686_p2[0:0] == 1'b1) ? icmp_ln110_1_fu_726_p2 : icmp_ln110_2_fu_732_p2);

assign select_ln89_1_fu_613_p3 = ((icmp_ln94_reg_916_pp0_iter4_reg[0:0] == 1'b1) ? 24'd0 : p_0_0_0679_fu_180);

assign select_ln89_2_fu_512_p3 = ((icmp_ln94_reg_916[0:0] == 1'b1) ? 17'd0 : empty_29_fu_176);

assign select_ln89_3_fu_519_p3 = ((icmp_ln94_reg_916[0:0] == 1'b1) ? 24'd0 : empty_fu_172);

assign select_ln89_4_fu_389_p3 = ((icmp_ln94_fu_375_p2[0:0] == 1'b1) ? add_ln89_fu_369_p2 : ap_sig_allocacmp_i_load);

assign select_ln89_fu_381_p3 = ((icmp_ln94_fu_375_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign sext_ln109_fu_624_p1 = grp_fu_594_p2;

assign t_cur_1_fu_572_p3 = ((tmp_reg_949[0:0] == 1'b1) ? 24'd0 : t_cur_fu_526_p11);

assign t_cur_fu_526_p9 = 'bx;

assign tmp_1_fu_628_p3 = sext_ln109_fu_624_p1[32'd47];

assign tmp_2_fu_646_p3 = sext_ln109_fu_624_p1[32'd13];

assign tmp_3_fu_654_p3 = sext_ln109_fu_624_p1[32'd37];

assign tmp_4_fu_672_p3 = add_ln110_fu_666_p2[32'd23];

assign tmp_5_fu_692_p3 = sext_ln109_fu_624_p1[32'd38];

assign tmp_6_fu_700_p4 = {{grp_fu_594_p2[40:39]}};

assign tmp_7_fu_716_p4 = {{grp_fu_594_p2[40:38]}};

assign tmp_8_fu_469_p4 = {{select_ln89_fu_381_p3[6:1]}};

assign tmp_s_fu_401_p3 = {{trunc_ln102_fu_397_p1}, {4'd0}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 = zext_ln94_fu_423_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 = zext_ln94_fu_423_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 = zext_ln94_fu_423_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 = zext_ln94_fu_423_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = zext_ln102_1_fu_441_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = zext_ln102_1_fu_441_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = zext_ln102_1_fu_441_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = zext_ln102_1_fu_441_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

assign trunc_ln102_fu_397_p1 = select_ln89_4_fu_389_p3[7:0];

assign trunc_ln5_fu_636_p4 = {{grp_fu_594_p2[37:14]}};

assign trunc_ln94_fu_409_p1 = select_ln89_fu_381_p3[1:0];

assign xor_ln110_1_fu_746_p2 = (tmp_5_fu_692_p3 ^ 1'd1);

assign xor_ln110_2_fu_772_p2 = (select_ln110_fu_738_p3 ^ 1'd1);

assign xor_ln110_3_fu_784_p2 = (tmp_1_fu_628_p3 ^ 1'd1);

assign xor_ln110_4_fu_808_p2 = (or_ln110_2_fu_802_p2 ^ 1'd1);

assign xor_ln110_fu_680_p2 = (tmp_4_fu_672_p3 ^ 1'd1);

assign zext_ln102_1_fu_441_p1 = add_ln102_fu_435_p2;

assign zext_ln102_fu_431_p1 = lshr_ln2_fu_413_p4;

assign zext_ln110_fu_662_p1 = tmp_2_fu_646_p3;

assign zext_ln94_fu_423_p1 = lshr_ln2_fu_413_p4;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9
