# verilog

Verilog and SystemVerilog playground

**arbiter** simple bus arbitration  
**counter4** 4 bit counter with enable, direction, and reset  
**counter** n bit counter with enable, direction, and reset  
**seg7decode** seven segment decoder  
