# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SME.srcs/sources_1/imports/2020_grad_cell/SME.v" \

sv xil_defaultlib  \
"../../../../SME.srcs/sim_1/imports/2020_grad_cell/tb_term.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
