

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Sat Jul 22 01:12:35 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _LATA	set	3977
    50   000000                     _TRISA	set	3986
    51   000000                     _ADCON1	set	4033
    52   000000                     _OSCCON	set	4051
    53   000000                     _TRISE	set	3990
    54   000000                     _TRISD	set	3989
    55   000000                     _TRISC	set	3988
    56   000000                     _TRISB	set	3987
    57   000000                     _LATE	set	3981
    58   000000                     _LATD	set	3980
    59   000000                     _LATC	set	3979
    60   000000                     _LATB	set	3978
    61                           
    62                           ; #config settings
    63                           
    64                           	psect	cinit
    65   007FBC                     __pcinit:
    66                           	callstack 0
    67   007FBC                     start_initialization:
    68                           	callstack 0
    69   007FBC                     __initialization:
    70                           	callstack 0
    71   007FBC                     end_of_initialization:
    72                           	callstack 0
    73   007FBC                     __end_of__initialization:
    74                           	callstack 0
    75   007FBC  0100               	movlb	0
    76   007FBE  EFE1  F03F         	goto	_main	;jump to C main() function
    77                           
    78                           	psect	cstackCOMRAM
    79   000000                     __pcstackCOMRAM:
    80                           	callstack 0
    81   000000                     
    82                           ; 1 bytes @ 0x0
    83 ;;
    84 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    85 ;;
    86 ;; *************** function _main *****************
    87 ;; Defined at:
    88 ;;		line 20 in file "main.c"
    89 ;; Parameters:    Size  Location     Type
    90 ;;		None
    91 ;; Auto vars:     Size  Location     Type
    92 ;;		None
    93 ;; Return value:  Size  Location     Type
    94 ;;                  1    wreg      void 
    95 ;; Registers used:
    96 ;;		wreg, status,2, cstack
    97 ;; Tracked objects:
    98 ;;		On entry : 0/0
    99 ;;		On exit  : 0/0
   100 ;;		Unchanged: 0/0
   101 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   102 ;;      Params:         0       0       0       0       0       0       0       0       0
   103 ;;      Locals:         0       0       0       0       0       0       0       0       0
   104 ;;      Temps:          0       0       0       0       0       0       0       0       0
   105 ;;      Totals:         0       0       0       0       0       0       0       0       0
   106 ;;Total ram usage:        0 bytes
   107 ;; Hardware stack levels required when called: 1
   108 ;; This function calls:
   109 ;;		_Settings
   110 ;; This function is called by:
   111 ;;		Startup code after reset
   112 ;; This function uses a non-reentrant model
   113 ;;
   114                           
   115                           	psect	text0
   116   007FC2                     __ptext0:
   117                           	callstack 0
   118   007FC2                     _main:
   119                           	callstack 30
   120   007FC2                     
   121                           ;main.c: 22:     Settings();
   122   007FC2  ECE7  F03F         	call	_Settings	;wreg free
   123   007FC6                     l31:
   124   007FC6  EFE3  F03F         	goto	l31
   125   007FCA  EF00  F000         	goto	start
   126   007FCE                     __end_of_main:
   127                           	callstack 0
   128                           
   129 ;; *************** function _Settings *****************
   130 ;; Defined at:
   131 ;;		line 32 in file "main.c"
   132 ;; Parameters:    Size  Location     Type
   133 ;;		None
   134 ;; Auto vars:     Size  Location     Type
   135 ;;		None
   136 ;; Return value:  Size  Location     Type
   137 ;;                  1    wreg      void 
   138 ;; Registers used:
   139 ;;		wreg, status,2
   140 ;; Tracked objects:
   141 ;;		On entry : 0/0
   142 ;;		On exit  : 0/0
   143 ;;		Unchanged: 0/0
   144 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   145 ;;      Params:         0       0       0       0       0       0       0       0       0
   146 ;;      Locals:         0       0       0       0       0       0       0       0       0
   147 ;;      Temps:          0       0       0       0       0       0       0       0       0
   148 ;;      Totals:         0       0       0       0       0       0       0       0       0
   149 ;;Total ram usage:        0 bytes
   150 ;; Hardware stack levels used: 1
   151 ;; This function calls:
   152 ;;		Nothing
   153 ;; This function is called by:
   154 ;;		_main
   155 ;; This function uses a non-reentrant model
   156 ;;
   157                           
   158                           	psect	text1
   159   007FCE                     __ptext1:
   160                           	callstack 0
   161   007FCE                     _Settings:
   162                           	callstack 30
   163   007FCE                     
   164                           ;main.c: 34:     OSCCON = 0x72;
   165   007FCE  0E72               	movlw	114
   166   007FD0  6ED3               	movwf	211,c	;volatile
   167                           
   168                           ;main.c: 35:     ADCON1 = 0x0F;
   169   007FD2  0E0F               	movlw	15
   170   007FD4  6EC1               	movwf	193,c	;volatile
   171                           
   172                           ;main.c: 38:     TRISA = 0;
   173   007FD6  0E00               	movlw	0
   174   007FD8  6E92               	movwf	146,c	;volatile
   175                           
   176                           ;main.c: 39:     TRISB = 0;
   177   007FDA  0E00               	movlw	0
   178   007FDC  6E93               	movwf	147,c	;volatile
   179                           
   180                           ;main.c: 40:     TRISC = 0;
   181   007FDE  0E00               	movlw	0
   182   007FE0  6E94               	movwf	148,c	;volatile
   183                           
   184                           ;main.c: 41:     TRISD = 0;
   185   007FE2  0E00               	movlw	0
   186   007FE4  6E95               	movwf	149,c	;volatile
   187                           
   188                           ;main.c: 42:     TRISE = 0;
   189   007FE6  0E00               	movlw	0
   190   007FE8  6E96               	movwf	150,c	;volatile
   191                           
   192                           ;main.c: 45:     LATA = 0;
   193   007FEA  0E00               	movlw	0
   194   007FEC  6E89               	movwf	137,c	;volatile
   195                           
   196                           ;main.c: 46:     LATB = 0;
   197   007FEE  0E00               	movlw	0
   198   007FF0  6E8A               	movwf	138,c	;volatile
   199                           
   200                           ;main.c: 47:     LATC = 0;
   201   007FF2  0E00               	movlw	0
   202   007FF4  6E8B               	movwf	139,c	;volatile
   203                           
   204                           ;main.c: 48:     LATD = 0;
   205   007FF6  0E00               	movlw	0
   206   007FF8  6E8C               	movwf	140,c	;volatile
   207                           
   208                           ;main.c: 49:     LATE = 0;
   209   007FFA  0E00               	movlw	0
   210   007FFC  6E8D               	movwf	141,c	;volatile
   211   007FFE  0012               	return		;funcret
   212   008000                     __end_of_Settings:
   213                           	callstack 0
   214   000000                     
   215                           	psect	rparam
   216   000000                     
   217                           	psect	idloc
   218                           
   219                           ;Config register IDLOC0 @ 0x200000
   220                           ;	unspecified, using default values
   221   200000                     	org	2097152
   222   200000  FF                 	db	255
   223                           
   224                           ;Config register IDLOC1 @ 0x200001
   225                           ;	unspecified, using default values
   226   200001                     	org	2097153
   227   200001  FF                 	db	255
   228                           
   229                           ;Config register IDLOC2 @ 0x200002
   230                           ;	unspecified, using default values
   231   200002                     	org	2097154
   232   200002  FF                 	db	255
   233                           
   234                           ;Config register IDLOC3 @ 0x200003
   235                           ;	unspecified, using default values
   236   200003                     	org	2097155
   237   200003  FF                 	db	255
   238                           
   239                           ;Config register IDLOC4 @ 0x200004
   240                           ;	unspecified, using default values
   241   200004                     	org	2097156
   242   200004  FF                 	db	255
   243                           
   244                           ;Config register IDLOC5 @ 0x200005
   245                           ;	unspecified, using default values
   246   200005                     	org	2097157
   247   200005  FF                 	db	255
   248                           
   249                           ;Config register IDLOC6 @ 0x200006
   250                           ;	unspecified, using default values
   251   200006                     	org	2097158
   252   200006  FF                 	db	255
   253                           
   254                           ;Config register IDLOC7 @ 0x200007
   255                           ;	unspecified, using default values
   256   200007                     	org	2097159
   257   200007  FF                 	db	255
   258                           
   259                           	psect	config
   260                           
   261                           ;Config register CONFIG1L @ 0x300000
   262                           ;	PLL Prescaler Selection bits
   263                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   264                           ;	System Clock Postscaler Selection bits
   265                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   266                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   267                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   268   300000                     	org	3145728
   269   300000  00                 	db	0
   270                           
   271                           ;Config register CONFIG1H @ 0x300001
   272                           ;	Oscillator Selection bits
   273                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   274                           ;	Fail-Safe Clock Monitor Enable bit
   275                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   276                           ;	Internal/External Oscillator Switchover bit
   277                           ;	IESO = OFF, Oscillator Switchover mode disabled
   278   300001                     	org	3145729
   279   300001  0B                 	db	11
   280                           
   281                           ;Config register CONFIG2L @ 0x300002
   282                           ;	Power-up Timer Enable bit
   283                           ;	PWRT = OFF, PWRT disabled
   284                           ;	Brown-out Reset Enable bits
   285                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   286                           ;	Brown-out Reset Voltage bits
   287                           ;	BORV = 3, Minimum setting 2.05V
   288                           ;	USB Voltage Regulator Enable bit
   289                           ;	VREGEN = OFF, USB voltage regulator disabled
   290   300002                     	org	3145730
   291   300002  19                 	db	25
   292                           
   293                           ;Config register CONFIG2H @ 0x300003
   294                           ;	Watchdog Timer Enable bit
   295                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   296                           ;	Watchdog Timer Postscale Select bits
   297                           ;	WDTPS = 32768, 1:32768
   298   300003                     	org	3145731
   299   300003  1E                 	db	30
   300                           
   301                           ; Padding undefined space
   302   300004                     	org	3145732
   303   300004  FF                 	db	255
   304                           
   305                           ;Config register CONFIG3H @ 0x300005
   306                           ;	CCP2 MUX bit
   307                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   308                           ;	PORTB A/D Enable bit
   309                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   310                           ;	Low-Power Timer 1 Oscillator Enable bit
   311                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   312                           ;	MCLR Pin Enable bit
   313                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   314   300005                     	org	3145733
   315   300005  83                 	db	131
   316                           
   317                           ;Config register CONFIG4L @ 0x300006
   318                           ;	Stack Full/Underflow Reset Enable bit
   319                           ;	STVREN = ON, Stack full/underflow will cause Reset
   320                           ;	Single-Supply ICSP Enable bit
   321                           ;	LVP = ON, Single-Supply ICSP enabled
   322                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   323                           ;	ICPRT = OFF, ICPORT disabled
   324                           ;	Extended Instruction Set Enable bit
   325                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   326                           ;	Background Debugger Enable bit
   327                           ;	DEBUG = 0x1, unprogrammed default
   328   300006                     	org	3145734
   329   300006  85                 	db	133
   330                           
   331                           ; Padding undefined space
   332   300007                     	org	3145735
   333   300007  FF                 	db	255
   334                           
   335                           ;Config register CONFIG5L @ 0x300008
   336                           ;	Code Protection bit
   337                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   338                           ;	Code Protection bit
   339                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   340                           ;	Code Protection bit
   341                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   342                           ;	Code Protection bit
   343                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   344   300008                     	org	3145736
   345   300008  0F                 	db	15
   346                           
   347                           ;Config register CONFIG5H @ 0x300009
   348                           ;	Boot Block Code Protection bit
   349                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   350                           ;	Data EEPROM Code Protection bit
   351                           ;	CPD = OFF, Data EEPROM is not code-protected
   352   300009                     	org	3145737
   353   300009  C0                 	db	192
   354                           
   355                           ;Config register CONFIG6L @ 0x30000A
   356                           ;	Write Protection bit
   357                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   358                           ;	Write Protection bit
   359                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   360                           ;	Write Protection bit
   361                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   362                           ;	Write Protection bit
   363                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   364   30000A                     	org	3145738
   365   30000A  0F                 	db	15
   366                           
   367                           ;Config register CONFIG6H @ 0x30000B
   368                           ;	Configuration Register Write Protection bit
   369                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   370                           ;	Boot Block Write Protection bit
   371                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   372                           ;	Data EEPROM Write Protection bit
   373                           ;	WRTD = OFF, Data EEPROM is not write-protected
   374   30000B                     	org	3145739
   375   30000B  E0                 	db	224
   376                           
   377                           ;Config register CONFIG7L @ 0x30000C
   378                           ;	Table Read Protection bit
   379                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   380                           ;	Table Read Protection bit
   381                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   382                           ;	Table Read Protection bit
   383                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   384                           ;	Table Read Protection bit
   385                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   386   30000C                     	org	3145740
   387   30000C  0F                 	db	15
   388                           
   389                           ;Config register CONFIG7H @ 0x30000D
   390                           ;	Boot Block Table Read Protection bit
   391                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   392   30000D                     	org	3145741
   393   30000D  40                 	db	64
   394                           tosu	equ	0xFFF
   395                           tosh	equ	0xFFE
   396                           tosl	equ	0xFFD
   397                           stkptr	equ	0xFFC
   398                           pclatu	equ	0xFFB
   399                           pclath	equ	0xFFA
   400                           pcl	equ	0xFF9
   401                           tblptru	equ	0xFF8
   402                           tblptrh	equ	0xFF7
   403                           tblptrl	equ	0xFF6
   404                           tablat	equ	0xFF5
   405                           prodh	equ	0xFF4
   406                           prodl	equ	0xFF3
   407                           indf0	equ	0xFEF
   408                           postinc0	equ	0xFEE
   409                           postdec0	equ	0xFED
   410                           preinc0	equ	0xFEC
   411                           plusw0	equ	0xFEB
   412                           fsr0h	equ	0xFEA
   413                           fsr0l	equ	0xFE9
   414                           wreg	equ	0xFE8
   415                           indf1	equ	0xFE7
   416                           postinc1	equ	0xFE6
   417                           postdec1	equ	0xFE5
   418                           preinc1	equ	0xFE4
   419                           plusw1	equ	0xFE3
   420                           fsr1h	equ	0xFE2
   421                           fsr1l	equ	0xFE1
   422                           bsr	equ	0xFE0
   423                           indf2	equ	0xFDF
   424                           postinc2	equ	0xFDE
   425                           postdec2	equ	0xFDD
   426                           preinc2	equ	0xFDC
   427                           plusw2	equ	0xFDB
   428                           fsr2h	equ	0xFDA
   429                           fsr2l	equ	0xFD9
   430                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                           _Settings
 ---------------------------------------------------------------------------------
 (1) _Settings                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Settings

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          2C      0       0      21        0.0%
BITBIGSFRlh         11      0       0      22        0.0%
BITBIGSFRllh        2A      0       0      23        0.0%
BITBIGSFRlllh        4      0       0      24        0.0%
BITBIGSFRllll       29      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Sat Jul 22 01:12:35 2023

                     l31 7FC6                       l32 7FC6                       l37 7FFE  
                    l713 7FCE                      l715 7FC2                     _LATA 0F89  
                   _LATB 0F8A                     _LATC 0F8B                     _LATD 0F8C  
                   _LATE 0F8D                     _main 7FC2                     start 0000  
           ___param_bank 0000                    ?_main 0000                    _TRISA 0F92  
                  _TRISB 0F93                    _TRISC 0F94                    _TRISD 0F95  
                  _TRISE 0F96          __initialization 7FBC             __end_of_main 7FCE  
                 ??_main 0000            __activetblptr 0000         __end_of_Settings 8000  
                 _ADCON1 0FC1                   _OSCCON 0FD3                   isa$std 0001  
             __accesstop 0060  __end_of__initialization 7FBC            ___rparam_used 0001  
         __pcstackCOMRAM 0000                ?_Settings 0000                  __Hparam 0000  
                __Lparam 0000               ??_Settings 0000                  __pcinit 7FBC  
                __ramtop 0800                  __ptext0 7FC2                  __ptext1 7FCE  
   end_of_initialization 7FBC      start_initialization 7FBC                 __Hrparam 0000  
               __Lrparam 0000                 _Settings 7FCE                 isa$xinst 0000  
