Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0089    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0632    0.0836    0.1437    0.1437 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0836    0.0000    0.1437 ^ clkbuf_3_1_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1218    0.1389    0.2163    0.3600 ^ clkbuf_3_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1389    0.0000    0.3600 ^ clkbuf_leaf_51_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0341    0.0569    0.1711    0.5310 ^ clkbuf_leaf_51_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0569    0.0000    0.5310 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0025    0.0400    0.3019    0.8329 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.0400    0.0000    0.8329 ^ place534/A (sky130_fd_sc_hd__buf_4)
   0.0720    0.2043    0.2253    1.0582 ^ place534/X (sky130_fd_sc_hd__buf_4)
             0.2043    0.0000    1.0582 ^ _07478_/S (sky130_fd_sc_hd__mux2i_4)
   0.0025    0.1057    0.2406    1.2988 ^ _07478_/Y (sky130_fd_sc_hd__mux2i_4)
             0.1057    0.0000    1.2988 ^ place488/A (sky130_fd_sc_hd__buf_4)
   0.1828    0.4996    0.4551    1.7539 ^ place488/X (sky130_fd_sc_hd__buf_4)
             0.4996    0.0000    1.7539 ^ _07653_/S0 (sky130_fd_sc_hd__mux4_2)
   0.0061    0.0933    0.5826    2.3366 v _07653_/X (sky130_fd_sc_hd__mux4_2)
             0.0933    0.0000    2.3366 v _08211_/A0 (sky130_fd_sc_hd__mux4_2)
   0.0016    0.0747    0.4495    2.7861 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.0747    0.0000    2.7861 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0022    0.0368    0.1551    2.9412 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0368    0.0000    2.9412 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0042    0.0618    0.3174    3.2586 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.0618    0.0000    3.2586 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0043    0.1362    0.1647    3.4233 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.1362    0.0000    3.4233 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0017    0.0354    0.0604    3.4838 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0354    0.0000    3.4838 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0094    0.0627    0.2741    3.7579 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.0627    0.0000    3.7579 v _08232_/B1 (sky130_fd_sc_hd__a22oi_4)
   0.0398    0.3457    0.2850    4.0429 ^ _08232_/Y (sky130_fd_sc_hd__a22oi_4)
             0.3457    0.0000    4.0429 ^ _08235_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.0017    0.0674    0.1067    4.1496 v _08235_/Y (sky130_fd_sc_hd__a21oi_1)
             0.0674    0.0000    4.1496 v core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 4.1496   data arrival time

                      11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock source latency
   0.0089    0.0000    0.0000   11.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000   11.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0632    0.0836    0.1437   11.1437 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0836    0.0000   11.1437 ^ clkbuf_3_3_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1035    0.1213    0.2037   11.3474 ^ clkbuf_3_3_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1213    0.0000   11.3474 ^ clkbuf_leaf_78_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0299    0.0526    0.1625   11.5099 ^ clkbuf_leaf_78_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0526    0.0000   11.5099 ^ core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000   11.5099   clock reconvergence pessimism
                      -0.1186   11.3913   library setup time
                                11.3913   data required time
-------------------------------------------------------------------------------
                                11.3913   data required time
                                -4.1496   data arrival time
-------------------------------------------------------------------------------
                                 7.2418   slack (MET)


