{
  "ProjectName": "Computer",
  "BuildVersion": "1.0.2",
  "CreationTime": "2023-02-02T16:37:39.1854075+01:00",
  "AllCreatedChips": [
    "OR",
    "NOR",
    "NAND",
    "XNOR",
    "XOR",
    "Half-Adder",
    "Full-Adder",
    "D-FF",
    "A+1",
    "1",
    "A-B",
    "INV8",
    "=0",
    "A+B",
    "lt 0",
    "SEL",
    "LATCH",
    "Register",
    "Counter",
    "Select",
    "SWI",
    "RAM 2B",
    "Unary ALU",
    "ALU",
    "AND8",
    "Condition",
    "RAM 4B",
    "Combined Memory",
    "InstructionDecoder",
    "Control Unit",
    "Instr Select",
    "ROMx4",
    "OP X",
    "OP Y",
    "OP X OR Y",
    "OP X AND Y",
    "OP !X",
    "OP !Y",
    "OP X+Y",
    "OP X-Y",
    "OP 0",
    "OP Y-X",
    "OP -1",
    "OP 1",
    "OP -X",
    "OP -Y",
    "OP X+1",
    "OP Y+1",
    "OP X-1",
    "OP Y-1",
    "COND lt",
    "COND eq",
    "COND gt",
    "ROM FIB 0-3",
    "PROG ENG FIB",
    "COMPUTER FIB",
    "DATA-INS",
    "COMP-INS",
    "ROM FIB 4-7",
    "COND false",
    "COND true",
    "COND ne",
    "COND ge",
    "ROMx8",
    "ROM FIB",
    "Alternating Clock",
    "3b Multiplex",
    "3bit to 7Seg",
    "OR x8",
    "D-Registers",
    "RAM & Out Contr",
    "RAM 8B",
    "2-1 Reg Contr",
    "D-Registers Old",
    "A-Registers Old",
    "2-2 Reg Contr",
    "Control Unit Old",
    "DST NULL",
    "DST RAM(a)",
    "DST a",
    "DST out",
    "DST d0",
    "DST d1",
    "DST d2",
    "DST d3",
    "X=d0",
    "X=d1",
    "Y=d2",
    "Y=d3",
    "Y=RAM(a)",
    "DATA 3",
    "Octal Disp Control",
    "A+B (4bit)",
    "+3 (4bit)",
    "BCD Encoder",
    "lg 4 (4bit)",
    "BCD ADD3",
    "Select (4bit)",
    "4b Multiplex",
    "AND x4",
    "4b to 7seg",
    "Dec Disp Contr"
  ],
  "StarredChips": [
    "1",
    "OR",
    "AND",
    "NOT",
    "Dec Disp Contr"
  ],
  "DisplayOptions": {
    "MainChipPinNameDisplayMode": 1,
    "SubChipPinNameDisplayMode": 1,
    "ShowCursorGuide": 1
  }
}