# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../dds_compiler_15/sim/dds_compiler_15.vhd" \
"../../../../../dds_compiler_14/sim/dds_compiler_14.vhd" \
"../../../../../dds_compiler_13/sim/dds_compiler_13.vhd" \
"../../../../../dds_compiler_12/sim/dds_compiler_12.vhd" \
"../../../../../dds_compiler_11/sim/dds_compiler_11.vhd" \
"../../../../../dds_compiler_10/sim/dds_compiler_10.vhd" \
"../../../../../dds_compiler_9/sim/dds_compiler_9.vhd" \
"../../../../../dds_compiler_8/sim/dds_compiler_8.vhd" \
"../../../../../dds_compiler_7/sim/dds_compiler_7.vhd" \
"../../../../../dds_compiler_6/sim/dds_compiler_6.vhd" \
"../../../../../dds_compiler_5/sim/dds_compiler_5.vhd" \
"../../../../../dds_compiler_4/sim/dds_compiler_4.vhd" \
"../../../../../dds_compiler_3/sim/dds_compiler_3.vhd" \
"../../../../../dds_compiler_2/sim/dds_compiler_2.vhd" \
"../../../../../dds_compiler_1/sim/dds_compiler_1.vhd" \
"../../../../../dds_compiler_0/sim/dds_compiler_0.vhd" \

# Do not sort compile order
nosort
