// Seed: 387609269
module module_0;
  wire id_1;
  assign id_1 = id_1;
  assign module_2.id_5 = 0;
  wire id_2, id_3, id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd62
) (
    id_1,
    _id_2
);
  input wire _id_2;
  module_0 modCall_1 ();
  inout supply0 id_1;
  assign id_1 = 1;
  wire [-1 'b0 +  id_2 : 1] id_3, id_4;
  logic id_5;
endmodule
module module_2 #(
    parameter id_10 = 32'd94,
    parameter id_8  = 32'd54
) (
    output wor id_0,
    input supply1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri0 _id_8,
    output uwire id_9,
    output tri0 _id_10
);
  union packed {
    logic id_12 = 1;
    logic [id_10 : id_10] id_13;
  } id_14[id_8  & "" : 1];
  nor primCall (id_0, id_1, id_12, id_13, id_14, id_5, id_7);
  assign id_4 = -1;
  module_0 modCall_1 ();
endmodule
