// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2086[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<233>;
	.reg .b16 	%rs<297>;
	.reg .b32 	%r<2574>;
	.reg .f32 	%f<847>;
	.reg .b64 	%rd<137>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r143, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd30, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r150, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r150, 67839;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L19
	ld.param.u64 	%rd31, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r144, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r151, %r3, 9;
	mov.u32 	%r4, %tid.x;
	or.b32  	%r152, %r151, %r4;
	or.b32  	%r153, %r152, %r2;
	mul.wide.u32 	%rd37, %r153, 4;
	add.s64 	%rd4, %rd31, %rd37;
	mov.u32 	%r154, 1;
	st.global.u32 	[%rd4], %r154;
	setp.gt.u32 	%p2, %r144, 32767;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L119
	ld.param.u32 	%r145, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r145, %r144;
	setp.gt.s32 	%p4, %r145, 65535;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L126
	ld.param.u32 	%r146, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r155, %r145, %r144;
	and.b32  	%r156, %r155, 255;
	setp.ne.s32 	%p6, %r156, 0;
	setp.gt.u32 	%p7, %r146, 1023;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L137
	ld.param.u32 	%r147, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r147, %r146;
	setp.gt.s32 	%p10, %r147, 2047;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L144
	sub.s32 	%r157, %r147, %r146;
	add.s32 	%r158, %r157, 3;
	and.b32  	%r159, %r158, 7;
	setp.eq.s32 	%p12, %r159, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r148, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r148, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r149, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r148, %r149;
	setp.lt.s32 	%p15, %r149, 65;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %pass171
	bfe.u32 	%r80, %r4, 1, 1;
	and.b32  	%r81, %r4, 1;
	bfe.u32 	%r82, %r4, 2, 1;
	shl.b32 	%r167, %r82, 1;
	shl.b32 	%r168, %r81, 2;
	shl.b32 	%r169, %r80, 3;
	or.b32  	%r170, %r168, %r169;
	or.b32  	%r171, %r167, %r170;
	shr.u32 	%r83, %r4, 4;
	or.b32  	%r84, %r83, %r171;
	or.b32  	%r85, %r84, 16;
	mov.f32 	%f148, 0f40000000;
	mov.f32 	%f149, 0f42FE0000;
	div.approx.f32 	%f86, %f149, %f148;
	cvt.rn.f32.s32 	%f150, %r84;
	sub.f32 	%f151, %f150, %f86;
	mov.f32 	%f180, 0f42000000;
	div.approx.f32 	%f88, %f151, %f180;
	setp.ne.f32 	%p22, %f88, 0f00000000;
	mov.f32 	%f822, 0f3F800000;
	mov.f32 	%f815, %f822;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_13;
$L__BB0_12:                             // %L581
	sin.approx.f32 	%f181, %f88;
	div.approx.f32 	%f815, %f181, %f88;
$L__BB0_13:                             // %L584
	cvt.rn.f32.s32 	%f184, %r85;
	sub.f32 	%f185, %f184, %f86;
	div.approx.f32 	%f5, %f185, %f180;
	setp.eq.f32 	%p28, %f5, 0f00000000;
	mov.f32 	%f816, %f822;
	@%p28 bra 	$L__BB0_15;
// %bb.14:                              // %L601
	sin.approx.f32 	%f215, %f5;
	div.approx.f32 	%f816, %f215, %f5;
$L__BB0_15:                             // %L604
	or.b32  	%r189, %r84, 32;
	or.b32  	%r6, %r84, 48;
	cvt.rn.f32.s32 	%f219, %r189;
	sub.f32 	%f220, %f219, %f86;
	div.approx.f32 	%f9, %f220, %f180;
	setp.eq.f32 	%p34, %f9, 0f00000000;
	mov.f32 	%f817, %f822;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L683
	sin.approx.f32 	%f250, %f9;
	div.approx.f32 	%f817, %f250, %f9;
$L__BB0_17:                             // %L686
	cvt.rn.f32.s32 	%f253, %r6;
	sub.f32 	%f254, %f253, %f86;
	div.approx.f32 	%f14, %f254, %f180;
	setp.eq.f32 	%p40, %f14, 0f00000000;
	mov.f32 	%f818, %f822;
	@%p40 bra 	$L__BB0_19;
// %bb.18:                              // %L703
	sin.approx.f32 	%f284, %f14;
	div.approx.f32 	%f818, %f284, %f14;
$L__BB0_19:                             // %L706
	or.b32  	%r207, %r84, 64;
	or.b32  	%r8, %r84, 80;
	cvt.rn.f32.s32 	%f288, %r207;
	sub.f32 	%f289, %f288, %f86;
	div.approx.f32 	%f18, %f289, %f180;
	setp.eq.f32 	%p46, %f18, 0f00000000;
	mov.f32 	%f819, %f822;
	@%p46 bra 	$L__BB0_21;
// %bb.20:                              // %L785
	sin.approx.f32 	%f319, %f18;
	div.approx.f32 	%f819, %f319, %f18;
$L__BB0_21:                             // %L788
	cvt.rn.f32.s32 	%f322, %r8;
	sub.f32 	%f323, %f322, %f86;
	div.approx.f32 	%f23, %f323, %f180;
	setp.eq.f32 	%p52, %f23, 0f00000000;
	mov.f32 	%f820, %f822;
	@%p52 bra 	$L__BB0_23;
// %bb.22:                              // %L805
	sin.approx.f32 	%f353, %f23;
	div.approx.f32 	%f820, %f353, %f23;
$L__BB0_23:                             // %L808
	or.b32  	%r225, %r84, 96;
	or.b32  	%r10, %r84, 112;
	cvt.rn.f32.s32 	%f357, %r225;
	sub.f32 	%f358, %f357, %f86;
	div.approx.f32 	%f27, %f358, %f180;
	setp.eq.f32 	%p58, %f27, 0f00000000;
	mov.f32 	%f821, %f822;
	@%p58 bra 	$L__BB0_25;
// %bb.24:                              // %L887
	sin.approx.f32 	%f388, %f27;
	div.approx.f32 	%f821, %f388, %f27;
$L__BB0_25:                             // %L890
	shr.u32 	%r79, %r4, 1;
	cvt.rn.f32.s32 	%f391, %r10;
	sub.f32 	%f392, %f391, %f86;
	div.approx.f32 	%f32, %f392, %f180;
	setp.eq.f32 	%p64, %f32, 0f00000000;
	@%p64 bra 	$L__BB0_27;
// %bb.26:                              // %L907
	sin.approx.f32 	%f422, %f32;
	div.approx.f32 	%f822, %f422, %f32;
$L__BB0_27:                             // %L910
	shr.u32 	%r14, %r4, 3;
	and.b32  	%r269, %r14, 2;
	and.b32  	%r270, %r79, 4;
	or.b32  	%r15, %r82, %r269;
	or.b32  	%r16, %r15, %r270;
	and.b32  	%r271, %r4, 3;
	mul.lo.s32 	%r272, %r271, %r16;
	shl.b32 	%r273, %r272, 1;
	neg.s32 	%r274, %r273;
	cvt.rn.f32.s32 	%f493, %r274;
	mov.f32 	%f494, 0f41000000;
	div.approx.f32 	%f35, %f493, %f494;
	abs.f32 	%f837, %f35;
	setp.lt.f32 	%p79, %f837, 0f40000000;
	@%p79 bra 	$L__BB0_94;
// %bb.28:
	setp.gtu.f32 	%p80, %f837, 0f4B800000;
	@%p80 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_29;
$L__BB0_90:
	mov.b32 	%r87, %f837;
	and.b32  	%r275, %r87, 8388607;
	or.b32  	%r2559, %r275, 1065353216;
	mov.b32 	%f836, %r2559;
	add.s32 	%r276, %r87, -1073741824;
	and.b32  	%r2560, %r276, -8388608;
	setp.eq.s32 	%p86, %r2560, 0;
	@%p86 bra 	$L__BB0_93;
// %bb.91:                              // %__nv_fmaf_rn.exit4.i.i.i649.preheader
	mov.f32 	%f504, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f503,%f504;
	// end inline asm
$L__BB0_92:                             // %__nv_fmaf_rn.exit4.i.i.i649
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r277, %r2560, 192937984;
	add.s32 	%r278, %r2559, %r277;
	mov.b32 	%f505, %r278;
	mul.f32 	%f506, %f503, %f505;
	sub.f32 	%f507, %f505, %f506;
	fma.rn.f32 	%f508, %f507, %f503, %f506;
	sub.f32 	%f509, %f505, %f508;
	fma.rz.f32 	%f510, %f509, %f503, %f508;
	cvt.rzi.f32.f32 	%f511, %f510;
	sub.f32 	%f836, %f505, %f511;
	sub.s32 	%r2560, %r2560, %r277;
	mov.b32 	%r2559, %f836;
	setp.ne.s32 	%p87, %r2560, 0;
	setp.ne.s32 	%p88, %r2559, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_92;
$L__BB0_93:                             // %__internal_fmodf_slowpath_mod.exit.i.i651
	setp.gt.u32 	%p90, %r87, 2139095039;
	selp.f32 	%f512, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f513, %f836, 0f34000000;
	mul.f32 	%f837, %f512, %f513;
	bra.uni 	$L__BB0_94;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i628
	div.approx.f32 	%f496, %f837, %f148;
	cvt.rzi.f32.f32 	%f835, %f496;
	fma.rn.f32 	%f90, %f835, 0fC0000000, %f837;
	mov.b32 	%r86, %f90;
	setp.lt.u32 	%p81, %r86, 1073741824;
	@%p81 bra 	$L__BB0_89;
// %bb.30:
	setp.lt.u32 	%p82, %r86, -2147483647;
	@%p82 bra 	$L__BB0_87;
// %bb.31:
	add.f32 	%f501, %f835, 0fBF800000;
	setp.lt.f32 	%p85, %f90, 0fC0000000;
	add.f32 	%f502, %f501, 0fBF800000;
	selp.f32 	%f835, %f502, %f501, %p85;
	bra.uni 	$L__BB0_89;
$L__BB0_87:
	add.f32 	%f835, %f835, 0f3F800000;
	setp.ltu.f32 	%p83, %f90, 0f40800000;
	@%p83 bra 	$L__BB0_89;
// %bb.88:                              // %__nv_fmaf_rn.exit.i.i.i632
	add.f32 	%f497, %f835, 0f3F800000;
	fma.rn.f32 	%f499, %f148, 0fC0400000, %f90;
	setp.ge.f32 	%p84, %f499, 0f00000000;
	add.f32 	%f500, %f497, 0f3F800000;
	selp.f32 	%f835, %f500, %f497, %p84;
$L__BB0_89:                             // %__internal_fmodf_fastpath_quot.exit.i.i635
	fma.rn.f32 	%f837, %f835, 0fC0000000, %f837;
$L__BB0_94:                             // %__internal_fmodf_kernel.exit.i654
	shl.b32 	%r74, %r4, 1;
	abs.f32 	%f514, %f837;
	setp.gtu.f32 	%p91, %f514, 0f7F800000;
	@%p91 bra 	$L__BB0_96;
// %bb.95:
	mov.b32 	%r279, %f35;
	and.b32  	%r280, %r279, -2147483648;
	mov.b32 	%r281, %f837;
	or.b32  	%r282, %r280, %r281;
	mov.b32 	%f837, %r282;
$L__BB0_96:                             // %__nv_fmodf.exit655
	and.b32  	%r291, %r74, 6;
	mov.u32 	%r292, -8;
	sub.s32 	%r293, %r292, %r291;
	mul.lo.s32 	%r294, %r16, %r293;
	cvt.rn.f32.s32 	%f545, %r294;
	div.approx.f32 	%f106, %f545, %f494;
	abs.f32 	%f825, %f106;
	setp.lt.f32 	%p99, %f825, 0f40000000;
	@%p99 bra 	$L__BB0_43;
// %bb.32:
	setp.gtu.f32 	%p100, %f825, 0f4B800000;
	@%p100 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_33;
$L__BB0_39:
	mov.b32 	%r18, %f825;
	and.b32  	%r295, %r18, 8388607;
	or.b32  	%r2546, %r295, 1065353216;
	mov.b32 	%f824, %r2546;
	add.s32 	%r296, %r18, -1073741824;
	and.b32  	%r2547, %r296, -8388608;
	setp.eq.s32 	%p106, %r2547, 0;
	@%p106 bra 	$L__BB0_42;
// %bb.40:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f556, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f555,%f556;
	// end inline asm
$L__BB0_41:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r297, %r2547, 192937984;
	add.s32 	%r298, %r2546, %r297;
	mov.b32 	%f557, %r298;
	mul.f32 	%f558, %f555, %f557;
	sub.f32 	%f559, %f557, %f558;
	fma.rn.f32 	%f560, %f559, %f555, %f558;
	sub.f32 	%f561, %f557, %f560;
	fma.rz.f32 	%f562, %f561, %f555, %f560;
	cvt.rzi.f32.f32 	%f563, %f562;
	sub.f32 	%f824, %f557, %f563;
	sub.s32 	%r2547, %r2547, %r297;
	mov.b32 	%r2546, %f824;
	setp.ne.s32 	%p107, %r2547, 0;
	setp.ne.s32 	%p108, %r2546, 0;
	and.pred  	%p109, %p107, %p108;
	@%p109 bra 	$L__BB0_41;
$L__BB0_42:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p110, %r18, 2139095039;
	selp.f32 	%f564, 0f7FFFFFFF, 0f4B800000, %p110;
	mul.f32 	%f565, %f824, 0f34000000;
	mul.f32 	%f825, %f564, %f565;
	bra.uni 	$L__BB0_43;
$L__BB0_33:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f548, %f825, %f148;
	cvt.rzi.f32.f32 	%f823, %f548;
	fma.rn.f32 	%f38, %f823, 0fC0000000, %f825;
	mov.b32 	%r17, %f38;
	setp.lt.u32 	%p101, %r17, 1073741824;
	@%p101 bra 	$L__BB0_38;
// %bb.34:
	setp.lt.u32 	%p102, %r17, -2147483647;
	@%p102 bra 	$L__BB0_36;
// %bb.35:
	add.f32 	%f553, %f823, 0fBF800000;
	setp.lt.f32 	%p105, %f38, 0fC0000000;
	add.f32 	%f554, %f553, 0fBF800000;
	selp.f32 	%f823, %f554, %f553, %p105;
	bra.uni 	$L__BB0_38;
$L__BB0_36:
	add.f32 	%f823, %f823, 0f3F800000;
	setp.ltu.f32 	%p103, %f38, 0f40800000;
	@%p103 bra 	$L__BB0_38;
// %bb.37:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f549, %f823, 0f3F800000;
	fma.rn.f32 	%f551, %f148, 0fC0400000, %f38;
	setp.ge.f32 	%p104, %f551, 0f00000000;
	add.f32 	%f552, %f549, 0f3F800000;
	selp.f32 	%f823, %f552, %f549, %p104;
$L__BB0_38:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f825, %f823, 0fC0000000, %f825;
$L__BB0_43:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f566, %f825;
	setp.gtu.f32 	%p111, %f566, 0f7F800000;
	@%p111 bra 	$L__BB0_45;
// %bb.44:
	mov.b32 	%r299, %f106;
	and.b32  	%r300, %r299, -2147483648;
	mov.b32 	%r301, %f825;
	or.b32  	%r302, %r300, %r301;
	mov.b32 	%f825, %r302;
$L__BB0_45:                             // %__nv_fmodf.exit
	shl.b32 	%r323, %r80, 1;
	neg.s32 	%r29, %r323;
	mul.lo.s32 	%r30, %r29, %r16;
	cvt.rn.f32.s32 	%f599, %r30;
	div.approx.f32 	%f52, %f599, %f180;
	abs.f32 	%f841, %f52;
	setp.lt.f32 	%p119, %f841, 0f40000000;
	@%p119 bra 	$L__BB0_104;
// %bb.46:
	setp.gtu.f32 	%p120, %f841, 0f4B800000;
	@%p120 bra 	$L__BB0_100;
	bra.uni 	$L__BB0_47;
$L__BB0_100:
	mov.b32 	%r95, %f841;
	and.b32  	%r324, %r95, 8388607;
	or.b32  	%r2561, %r324, 1065353216;
	mov.b32 	%f840, %r2561;
	add.s32 	%r325, %r95, -1073741824;
	and.b32  	%r2562, %r325, -8388608;
	setp.eq.s32 	%p126, %r2562, 0;
	@%p126 bra 	$L__BB0_103;
// %bb.101:                             // %__nv_fmaf_rn.exit4.i.i.i680.preheader
	mov.f32 	%f610, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f609,%f610;
	// end inline asm
$L__BB0_102:                            // %__nv_fmaf_rn.exit4.i.i.i680
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r326, %r2562, 192937984;
	add.s32 	%r327, %r2561, %r326;
	mov.b32 	%f611, %r327;
	mul.f32 	%f612, %f609, %f611;
	sub.f32 	%f613, %f611, %f612;
	fma.rn.f32 	%f614, %f613, %f609, %f612;
	sub.f32 	%f615, %f611, %f614;
	fma.rz.f32 	%f616, %f615, %f609, %f614;
	cvt.rzi.f32.f32 	%f617, %f616;
	sub.f32 	%f840, %f611, %f617;
	sub.s32 	%r2562, %r2562, %r326;
	mov.b32 	%r2561, %f840;
	setp.ne.s32 	%p127, %r2562, 0;
	setp.ne.s32 	%p128, %r2561, 0;
	and.pred  	%p129, %p127, %p128;
	@%p129 bra 	$L__BB0_102;
$L__BB0_103:                            // %__internal_fmodf_slowpath_mod.exit.i.i682
	setp.gt.u32 	%p130, %r95, 2139095039;
	selp.f32 	%f618, 0f7FFFFFFF, 0f4B800000, %p130;
	mul.f32 	%f619, %f840, 0f34000000;
	mul.f32 	%f841, %f618, %f619;
	bra.uni 	$L__BB0_104;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i659
	div.approx.f32 	%f602, %f841, %f148;
	cvt.rzi.f32.f32 	%f839, %f602;
	fma.rn.f32 	%f109, %f839, 0fC0000000, %f841;
	mov.b32 	%r94, %f109;
	setp.lt.u32 	%p121, %r94, 1073741824;
	@%p121 bra 	$L__BB0_99;
// %bb.48:
	setp.lt.u32 	%p122, %r94, -2147483647;
	@%p122 bra 	$L__BB0_97;
// %bb.49:
	add.f32 	%f607, %f839, 0fBF800000;
	setp.lt.f32 	%p125, %f109, 0fC0000000;
	add.f32 	%f608, %f607, 0fBF800000;
	selp.f32 	%f839, %f608, %f607, %p125;
	bra.uni 	$L__BB0_99;
$L__BB0_97:
	add.f32 	%f839, %f839, 0f3F800000;
	setp.ltu.f32 	%p123, %f109, 0f40800000;
	@%p123 bra 	$L__BB0_99;
// %bb.98:                              // %__nv_fmaf_rn.exit.i.i.i663
	add.f32 	%f603, %f839, 0f3F800000;
	fma.rn.f32 	%f605, %f148, 0fC0400000, %f109;
	setp.ge.f32 	%p124, %f605, 0f00000000;
	add.f32 	%f606, %f603, 0f3F800000;
	selp.f32 	%f839, %f606, %f603, %p124;
$L__BB0_99:                             // %__internal_fmodf_fastpath_quot.exit.i.i666
	fma.rn.f32 	%f841, %f839, 0fC0000000, %f841;
$L__BB0_104:                            // %__internal_fmodf_kernel.exit.i685
	abs.f32 	%f620, %f841;
	setp.gtu.f32 	%p131, %f620, 0f7F800000;
	@%p131 bra 	$L__BB0_106;
// %bb.105:
	mov.b32 	%r328, %f52;
	and.b32  	%r329, %r328, -2147483648;
	mov.b32 	%r330, %f841;
	or.b32  	%r331, %r329, %r330;
	mov.b32 	%f841, %r331;
$L__BB0_106:                            // %__nv_fmodf.exit686
	shl.b32 	%r340, %r16, 2;
	sub.s32 	%r341, %r30, %r340;
	cvt.rn.f32.s32 	%f651, %r341;
	div.approx.f32 	%f125, %f651, %f180;
	abs.f32 	%f829, %f125;
	setp.lt.f32 	%p139, %f829, 0f40000000;
	@%p139 bra 	$L__BB0_61;
// %bb.50:
	setp.gtu.f32 	%p140, %f829, 0f4B800000;
	@%p140 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_51;
$L__BB0_57:
	mov.b32 	%r32, %f829;
	and.b32  	%r342, %r32, 8388607;
	or.b32  	%r2548, %r342, 1065353216;
	mov.b32 	%f828, %r2548;
	add.s32 	%r343, %r32, -1073741824;
	and.b32  	%r2549, %r343, -8388608;
	setp.eq.s32 	%p146, %r2549, 0;
	@%p146 bra 	$L__BB0_60;
// %bb.58:                              // %__nv_fmaf_rn.exit4.i.i.i587.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_59:                             // %__nv_fmaf_rn.exit4.i.i.i587
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r344, %r2549, 192937984;
	add.s32 	%r345, %r2548, %r344;
	mov.b32 	%f663, %r345;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f828, %f663, %f669;
	sub.s32 	%r2549, %r2549, %r344;
	mov.b32 	%r2548, %f828;
	setp.ne.s32 	%p147, %r2549, 0;
	setp.ne.s32 	%p148, %r2548, 0;
	and.pred  	%p149, %p147, %p148;
	@%p149 bra 	$L__BB0_59;
$L__BB0_60:                             // %__internal_fmodf_slowpath_mod.exit.i.i589
	setp.gt.u32 	%p150, %r32, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p150;
	mul.f32 	%f671, %f828, 0f34000000;
	mul.f32 	%f829, %f670, %f671;
	bra.uni 	$L__BB0_61;
$L__BB0_51:                             // %__nv_fast_fdividef.exit.i.i.i566
	div.approx.f32 	%f654, %f829, %f148;
	cvt.rzi.f32.f32 	%f827, %f654;
	fma.rn.f32 	%f55, %f827, 0fC0000000, %f829;
	mov.b32 	%r31, %f55;
	setp.lt.u32 	%p141, %r31, 1073741824;
	@%p141 bra 	$L__BB0_56;
// %bb.52:
	setp.lt.u32 	%p142, %r31, -2147483647;
	@%p142 bra 	$L__BB0_54;
// %bb.53:
	add.f32 	%f659, %f827, 0fBF800000;
	setp.lt.f32 	%p145, %f55, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f827, %f660, %f659, %p145;
	bra.uni 	$L__BB0_56;
$L__BB0_54:
	add.f32 	%f827, %f827, 0f3F800000;
	setp.ltu.f32 	%p143, %f55, 0f40800000;
	@%p143 bra 	$L__BB0_56;
// %bb.55:                              // %__nv_fmaf_rn.exit.i.i.i570
	add.f32 	%f655, %f827, 0f3F800000;
	fma.rn.f32 	%f657, %f148, 0fC0400000, %f55;
	setp.ge.f32 	%p144, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f827, %f658, %f655, %p144;
$L__BB0_56:                             // %__internal_fmodf_fastpath_quot.exit.i.i573
	fma.rn.f32 	%f829, %f827, 0fC0000000, %f829;
$L__BB0_61:                             // %__internal_fmodf_kernel.exit.i592
	abs.f32 	%f672, %f829;
	setp.gtu.f32 	%p151, %f672, 0f7F800000;
	@%p151 bra 	$L__BB0_63;
// %bb.62:
	mov.b32 	%r346, %f125;
	and.b32  	%r347, %r346, -2147483648;
	mov.b32 	%r348, %f829;
	or.b32  	%r349, %r347, %r348;
	mov.b32 	%f829, %r349;
$L__BB0_63:                             // %__nv_fmodf.exit593
	mul.lo.s32 	%r42, %r29, %r15;
	cvt.rn.f32.s32 	%f705, %r42;
	mov.f32 	%f706, 0f40800000;
	div.approx.f32 	%f69, %f705, %f706;
	abs.f32 	%f845, %f69;
	setp.lt.f32 	%p159, %f845, 0f40000000;
	@%p159 bra 	$L__BB0_114;
// %bb.64:
	setp.gtu.f32 	%p160, %f845, 0f4B800000;
	@%p160 bra 	$L__BB0_110;
	bra.uni 	$L__BB0_65;
$L__BB0_110:
	mov.b32 	%r103, %f845;
	and.b32  	%r364, %r103, 8388607;
	or.b32  	%r2563, %r364, 1065353216;
	mov.b32 	%f844, %r2563;
	add.s32 	%r365, %r103, -1073741824;
	and.b32  	%r2564, %r365, -8388608;
	setp.eq.s32 	%p166, %r2564, 0;
	@%p166 bra 	$L__BB0_113;
// %bb.111:                             // %__nv_fmaf_rn.exit4.i.i.i711.preheader
	mov.f32 	%f716, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f715,%f716;
	// end inline asm
$L__BB0_112:                            // %__nv_fmaf_rn.exit4.i.i.i711
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r366, %r2564, 192937984;
	add.s32 	%r367, %r2563, %r366;
	mov.b32 	%f717, %r367;
	mul.f32 	%f718, %f715, %f717;
	sub.f32 	%f719, %f717, %f718;
	fma.rn.f32 	%f720, %f719, %f715, %f718;
	sub.f32 	%f721, %f717, %f720;
	fma.rz.f32 	%f722, %f721, %f715, %f720;
	cvt.rzi.f32.f32 	%f723, %f722;
	sub.f32 	%f844, %f717, %f723;
	sub.s32 	%r2564, %r2564, %r366;
	mov.b32 	%r2563, %f844;
	setp.ne.s32 	%p167, %r2564, 0;
	setp.ne.s32 	%p168, %r2563, 0;
	and.pred  	%p169, %p167, %p168;
	@%p169 bra 	$L__BB0_112;
$L__BB0_113:                            // %__internal_fmodf_slowpath_mod.exit.i.i713
	setp.gt.u32 	%p170, %r103, 2139095039;
	selp.f32 	%f724, 0f7FFFFFFF, 0f4B800000, %p170;
	mul.f32 	%f725, %f844, 0f34000000;
	mul.f32 	%f845, %f724, %f725;
	bra.uni 	$L__BB0_114;
$L__BB0_65:                             // %__nv_fast_fdividef.exit.i.i.i690
	div.approx.f32 	%f708, %f845, %f148;
	cvt.rzi.f32.f32 	%f843, %f708;
	fma.rn.f32 	%f128, %f843, 0fC0000000, %f845;
	mov.b32 	%r102, %f128;
	setp.lt.u32 	%p161, %r102, 1073741824;
	@%p161 bra 	$L__BB0_109;
// %bb.66:
	setp.lt.u32 	%p162, %r102, -2147483647;
	@%p162 bra 	$L__BB0_107;
// %bb.67:
	add.f32 	%f713, %f843, 0fBF800000;
	setp.lt.f32 	%p165, %f128, 0fC0000000;
	add.f32 	%f714, %f713, 0fBF800000;
	selp.f32 	%f843, %f714, %f713, %p165;
	bra.uni 	$L__BB0_109;
$L__BB0_107:
	add.f32 	%f843, %f843, 0f3F800000;
	setp.ltu.f32 	%p163, %f128, 0f40800000;
	@%p163 bra 	$L__BB0_109;
// %bb.108:                             // %__nv_fmaf_rn.exit.i.i.i694
	add.f32 	%f709, %f843, 0f3F800000;
	fma.rn.f32 	%f711, %f148, 0fC0400000, %f128;
	setp.ge.f32 	%p164, %f711, 0f00000000;
	add.f32 	%f712, %f709, 0f3F800000;
	selp.f32 	%f843, %f712, %f709, %p164;
$L__BB0_109:                            // %__internal_fmodf_fastpath_quot.exit.i.i697
	fma.rn.f32 	%f845, %f843, 0fC0000000, %f845;
$L__BB0_114:                            // %__internal_fmodf_kernel.exit.i716
	abs.f32 	%f726, %f845;
	setp.gtu.f32 	%p171, %f726, 0f7F800000;
	@%p171 bra 	$L__BB0_116;
// %bb.115:
	mov.b32 	%r368, %f69;
	and.b32  	%r369, %r368, -2147483648;
	mov.b32 	%r370, %f845;
	or.b32  	%r371, %r369, %r370;
	mov.b32 	%f845, %r371;
$L__BB0_116:                            // %__nv_fmodf.exit717
	shl.b32 	%r380, %r15, 2;
	sub.s32 	%r381, %r42, %r380;
	cvt.rn.f32.s32 	%f759, %r381;
	div.approx.f32 	%f145, %f759, %f706;
	abs.f32 	%f833, %f145;
	setp.lt.f32 	%p180, %f833, 0f40000000;
	@%p180 bra 	$L__BB0_79;
// %bb.68:
	setp.gtu.f32 	%p181, %f833, 0f4B800000;
	@%p181 bra 	$L__BB0_75;
	bra.uni 	$L__BB0_69;
$L__BB0_75:
	mov.b32 	%r44, %f833;
	and.b32  	%r382, %r44, 8388607;
	or.b32  	%r2550, %r382, 1065353216;
	mov.b32 	%f832, %r2550;
	add.s32 	%r383, %r44, -1073741824;
	and.b32  	%r2551, %r383, -8388608;
	setp.eq.s32 	%p187, %r2551, 0;
	@%p187 bra 	$L__BB0_78;
// %bb.76:                              // %__nv_fmaf_rn.exit4.i.i.i618.preheader
	mov.f32 	%f770, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f769,%f770;
	// end inline asm
$L__BB0_77:                             // %__nv_fmaf_rn.exit4.i.i.i618
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r384, %r2551, 192937984;
	add.s32 	%r385, %r2550, %r384;
	mov.b32 	%f771, %r385;
	mul.f32 	%f772, %f769, %f771;
	sub.f32 	%f773, %f771, %f772;
	fma.rn.f32 	%f774, %f773, %f769, %f772;
	sub.f32 	%f775, %f771, %f774;
	fma.rz.f32 	%f776, %f775, %f769, %f774;
	cvt.rzi.f32.f32 	%f777, %f776;
	sub.f32 	%f832, %f771, %f777;
	sub.s32 	%r2551, %r2551, %r384;
	mov.b32 	%r2550, %f832;
	setp.ne.s32 	%p188, %r2551, 0;
	setp.ne.s32 	%p189, %r2550, 0;
	and.pred  	%p190, %p188, %p189;
	@%p190 bra 	$L__BB0_77;
$L__BB0_78:                             // %__internal_fmodf_slowpath_mod.exit.i.i620
	setp.gt.u32 	%p191, %r44, 2139095039;
	selp.f32 	%f778, 0f7FFFFFFF, 0f4B800000, %p191;
	mul.f32 	%f779, %f832, 0f34000000;
	mul.f32 	%f833, %f778, %f779;
	bra.uni 	$L__BB0_79;
$L__BB0_69:                             // %__nv_fast_fdividef.exit.i.i.i597
	div.approx.f32 	%f762, %f833, %f148;
	cvt.rzi.f32.f32 	%f831, %f762;
	fma.rn.f32 	%f72, %f831, 0fC0000000, %f833;
	mov.b32 	%r43, %f72;
	setp.lt.u32 	%p182, %r43, 1073741824;
	@%p182 bra 	$L__BB0_74;
// %bb.70:
	setp.lt.u32 	%p183, %r43, -2147483647;
	@%p183 bra 	$L__BB0_72;
// %bb.71:
	add.f32 	%f767, %f831, 0fBF800000;
	setp.lt.f32 	%p186, %f72, 0fC0000000;
	add.f32 	%f768, %f767, 0fBF800000;
	selp.f32 	%f831, %f768, %f767, %p186;
	bra.uni 	$L__BB0_74;
$L__BB0_72:
	add.f32 	%f831, %f831, 0f3F800000;
	setp.ltu.f32 	%p184, %f72, 0f40800000;
	@%p184 bra 	$L__BB0_74;
// %bb.73:                              // %__nv_fmaf_rn.exit.i.i.i601
	add.f32 	%f763, %f831, 0f3F800000;
	fma.rn.f32 	%f765, %f148, 0fC0400000, %f72;
	setp.ge.f32 	%p185, %f765, 0f00000000;
	add.f32 	%f766, %f763, 0f3F800000;
	selp.f32 	%f831, %f766, %f763, %p185;
$L__BB0_74:                             // %__internal_fmodf_fastpath_quot.exit.i.i604
	fma.rn.f32 	%f833, %f831, 0fC0000000, %f833;
$L__BB0_79:                             // %__internal_fmodf_kernel.exit.i623
	abs.f32 	%f780, %f833;
	setp.gtu.f32 	%p192, %f780, 0f7F800000;
	@%p192 bra 	$L__BB0_81;
// %bb.80:
	mov.b32 	%r386, %f145;
	and.b32  	%r387, %r386, -2147483648;
	mov.b32 	%r388, %f833;
	or.b32  	%r389, %r387, %r388;
	mov.b32 	%f833, %r389;
$L__BB0_81:                             // %__nv_fmodf.exit624
	setp.le.s32 	%p200, %r145, %r144;
	mov.u32 	%r2544, 0;
	@%p200 bra 	$L__BB0_119;
// %bb.82:                              // %L1416.lr.ph
	mov.f32 	%f152, 0f43010000;
	mul.lo.s32 	%r249, %r84, 31;
	div.approx.f32 	%f153, %f151, %f152;
	div.approx.f32 	%f187, %f185, %f152;
	div.approx.f32 	%f222, %f220, %f152;
	div.approx.f32 	%f256, %f254, %f152;
	div.approx.f32 	%f291, %f289, %f152;
	div.approx.f32 	%f325, %f323, %f152;
	div.approx.f32 	%f360, %f358, %f152;
	div.approx.f32 	%f394, %f392, %f152;
	add.s32 	%r259, %r249, 48;
	abs.f32 	%f154, %f153;
	abs.f32 	%f188, %f187;
	abs.f32 	%f223, %f222;
	abs.f32 	%f257, %f256;
	abs.f32 	%f292, %f291;
	abs.f32 	%f326, %f325;
	abs.f32 	%f361, %f360;
	abs.f32 	%f395, %f394;
	and.b32  	%r250, %r249, 63;
	and.b32  	%r260, %r259, 63;
	setp.gt.f32 	%p17, %f154, 0f4B800000;
	mul.f32 	%f155, %f153, 0f00000000;
	setp.gt.f32 	%p23, %f188, 0f4B800000;
	mul.f32 	%f189, %f187, 0f00000000;
	setp.gt.f32 	%p29, %f223, 0f4B800000;
	mul.f32 	%f224, %f222, 0f00000000;
	setp.gt.f32 	%p35, %f257, 0f4B800000;
	mul.f32 	%f258, %f256, 0f00000000;
	setp.gt.f32 	%p41, %f292, 0f4B800000;
	mul.f32 	%f293, %f291, 0f00000000;
	setp.gt.f32 	%p47, %f326, 0f4B800000;
	mul.f32 	%f327, %f325, 0f00000000;
	setp.gt.f32 	%p53, %f361, 0f4B800000;
	mul.f32 	%f362, %f360, 0f00000000;
	setp.gt.f32 	%p59, %f395, 0f4B800000;
	mul.f32 	%f396, %f394, 0f00000000;
	cvt.rn.f32.s32 	%f425, %r250;
	cvt.rn.f32.s32 	%f460, %r260;
	selp.f32 	%f156, %f155, %f153, %p17;
	selp.f32 	%f190, %f189, %f187, %p23;
	selp.f32 	%f225, %f224, %f222, %p29;
	selp.f32 	%f259, %f258, %f256, %p35;
	selp.f32 	%f294, %f293, %f291, %p41;
	selp.f32 	%f328, %f327, %f325, %p47;
	selp.f32 	%f363, %f362, %f360, %p53;
	selp.f32 	%f397, %f396, %f394, %p59;
	div.approx.f32 	%f427, %f425, %f180;
	div.approx.f32 	%f461, %f460, %f180;
	add.f32 	%f157, %f156, %f156;
	add.f32 	%f191, %f190, %f190;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f260, %f259, %f259;
	add.f32 	%f295, %f294, %f294;
	add.f32 	%f329, %f328, %f328;
	add.f32 	%f364, %f363, %f363;
	add.f32 	%f398, %f397, %f397;
	add.f32 	%f428, %f427, %f427;
	add.f32 	%f462, %f461, %f461;
	add.f32 	%f515, %f837, %f837;
	add.f32 	%f567, %f825, %f825;
	mov.b32 	%r172, %f157;
	mov.b32 	%r179, %f191;
	mov.b32 	%r190, %f226;
	mov.b32 	%r197, %f260;
	mov.b32 	%r208, %f295;
	mov.b32 	%r215, %f329;
	mov.b32 	%r226, %f364;
	mov.b32 	%r233, %f398;
	mov.b32 	%r251, %f428;
	mov.b32 	%r261, %f462;
	mov.b32 	%r283, %f515;
	mov.b32 	%r315, %f567;
	and.b32  	%r173, %r172, -2147483648;
	and.b32  	%r180, %r179, -2147483648;
	and.b32  	%r191, %r190, -2147483648;
	and.b32  	%r198, %r197, -2147483648;
	and.b32  	%r209, %r208, -2147483648;
	and.b32  	%r216, %r215, -2147483648;
	and.b32  	%r227, %r226, -2147483648;
	and.b32  	%r234, %r233, -2147483648;
	and.b32  	%r252, %r251, -2147483648;
	and.b32  	%r262, %r261, -2147483648;
	and.b32  	%r284, %r283, -2147483648;
	and.b32  	%r316, %r315, -2147483648;
	add.f32 	%f621, %f841, %f841;
	add.f32 	%f673, %f829, %f829;
	or.b32  	%r174, %r173, 1056964608;
	or.b32  	%r181, %r180, 1056964608;
	or.b32  	%r192, %r191, 1056964608;
	or.b32  	%r199, %r198, 1056964608;
	or.b32  	%r210, %r209, 1056964608;
	or.b32  	%r217, %r216, 1056964608;
	or.b32  	%r228, %r227, 1056964608;
	or.b32  	%r235, %r234, 1056964608;
	or.b32  	%r253, %r252, 1056964608;
	or.b32  	%r263, %r262, 1056964608;
	or.b32  	%r285, %r284, 1056964608;
	or.b32  	%r317, %r316, 1056964608;
	mov.b32 	%r332, %f621;
	mov.b32 	%r356, %f673;
	add.f32 	%f727, %f845, %f845;
	mov.b32 	%f158, %r174;
	mov.b32 	%f192, %r181;
	mov.b32 	%f227, %r192;
	mov.b32 	%f261, %r199;
	mov.b32 	%f296, %r210;
	mov.b32 	%f330, %r217;
	mov.b32 	%f365, %r228;
	mov.b32 	%f399, %r235;
	mov.b32 	%f429, %r253;
	mov.b32 	%f463, %r263;
	mov.b32 	%f516, %r285;
	mov.b32 	%f568, %r317;
	and.b32  	%r333, %r332, -2147483648;
	and.b32  	%r357, %r356, -2147483648;
	mov.b32 	%r372, %f727;
	add.f32 	%f159, %f157, %f158;
	abs.f32 	%f161, %f157;
	add.f32 	%f193, %f191, %f192;
	abs.f32 	%f195, %f191;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f262, %f260, %f261;
	abs.f32 	%f264, %f260;
	add.f32 	%f297, %f295, %f296;
	abs.f32 	%f299, %f295;
	add.f32 	%f331, %f329, %f330;
	abs.f32 	%f333, %f329;
	add.f32 	%f366, %f364, %f365;
	abs.f32 	%f368, %f364;
	add.f32 	%f400, %f398, %f399;
	abs.f32 	%f402, %f398;
	add.f32 	%f430, %f428, %f429;
	abs.f32 	%f432, %f428;
	add.f32 	%f464, %f462, %f463;
	abs.f32 	%f466, %f462;
	add.f32 	%f517, %f515, %f516;
	abs.f32 	%f519, %f515;
	add.f32 	%f569, %f567, %f568;
	abs.f32 	%f571, %f567;
	or.b32  	%r334, %r333, 1056964608;
	or.b32  	%r358, %r357, 1056964608;
	and.b32  	%r373, %r372, -2147483648;
	cvt.rzi.f32.f32 	%f160, %f159;
	setp.gt.f32 	%p18, %f161, 0f4B000000;
	cvt.rzi.f32.f32 	%f194, %f193;
	setp.gt.f32 	%p24, %f195, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p30, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f263, %f262;
	setp.gt.f32 	%p36, %f264, 0f4B000000;
	cvt.rzi.f32.f32 	%f298, %f297;
	setp.gt.f32 	%p42, %f299, 0f4B000000;
	cvt.rzi.f32.f32 	%f332, %f331;
	setp.gt.f32 	%p48, %f333, 0f4B000000;
	cvt.rzi.f32.f32 	%f367, %f366;
	setp.gt.f32 	%p54, %f368, 0f4B000000;
	cvt.rzi.f32.f32 	%f401, %f400;
	setp.gt.f32 	%p60, %f402, 0f4B000000;
	cvt.rzi.f32.f32 	%f431, %f430;
	setp.gt.f32 	%p65, %f432, 0f4B000000;
	cvt.rzi.f32.f32 	%f465, %f464;
	setp.gt.f32 	%p72, %f466, 0f4B000000;
	cvt.rzi.f32.f32 	%f518, %f517;
	setp.gt.f32 	%p92, %f519, 0f4B000000;
	cvt.rzi.f32.f32 	%f570, %f569;
	setp.gt.f32 	%p112, %f571, 0f4B000000;
	mov.b32 	%f622, %r334;
	mov.b32 	%f674, %r358;
	or.b32  	%r374, %r373, 1056964608;
	selp.f32 	%f162, %f157, %f160, %p18;
	cvt.rzi.f32.f32 	%f163, %f157;
	setp.lt.f32 	%p19, %f161, 0f3F000000;
	selp.f32 	%f196, %f191, %f194, %p24;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p25, %f195, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p30;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p31, %f230, 0f3F000000;
	selp.f32 	%f265, %f260, %f263, %p36;
	cvt.rzi.f32.f32 	%f266, %f260;
	setp.lt.f32 	%p37, %f264, 0f3F000000;
	selp.f32 	%f300, %f295, %f298, %p42;
	cvt.rzi.f32.f32 	%f301, %f295;
	setp.lt.f32 	%p43, %f299, 0f3F000000;
	selp.f32 	%f334, %f329, %f332, %p48;
	cvt.rzi.f32.f32 	%f335, %f329;
	setp.lt.f32 	%p49, %f333, 0f3F000000;
	selp.f32 	%f369, %f364, %f367, %p54;
	cvt.rzi.f32.f32 	%f370, %f364;
	setp.lt.f32 	%p55, %f368, 0f3F000000;
	selp.f32 	%f403, %f398, %f401, %p60;
	cvt.rzi.f32.f32 	%f404, %f398;
	setp.lt.f32 	%p61, %f402, 0f3F000000;
	selp.f32 	%f433, %f428, %f431, %p65;
	cvt.rzi.f32.f32 	%f434, %f428;
	setp.lt.f32 	%p66, %f432, 0f3F000000;
	selp.f32 	%f467, %f462, %f465, %p72;
	cvt.rzi.f32.f32 	%f468, %f462;
	setp.lt.f32 	%p73, %f466, 0f3F000000;
	selp.f32 	%f520, %f515, %f518, %p92;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p93, %f519, 0f3F000000;
	selp.f32 	%f572, %f567, %f570, %p112;
	cvt.rzi.f32.f32 	%f573, %f567;
	setp.lt.f32 	%p113, %f571, 0f3F000000;
	add.f32 	%f623, %f621, %f622;
	abs.f32 	%f625, %f621;
	add.f32 	%f675, %f673, %f674;
	abs.f32 	%f677, %f673;
	mov.b32 	%f728, %r374;
	selp.f32 	%f164, %f163, %f162, %p19;
	selp.f32 	%f198, %f197, %f196, %p25;
	selp.f32 	%f233, %f232, %f231, %p31;
	selp.f32 	%f267, %f266, %f265, %p37;
	selp.f32 	%f302, %f301, %f300, %p43;
	selp.f32 	%f336, %f335, %f334, %p49;
	selp.f32 	%f371, %f370, %f369, %p55;
	selp.f32 	%f405, %f404, %f403, %p61;
	selp.f32 	%f435, %f434, %f433, %p66;
	selp.f32 	%f469, %f468, %f467, %p73;
	selp.f32 	%f522, %f521, %f520, %p93;
	selp.f32 	%f574, %f573, %f572, %p113;
	cvt.rzi.f32.f32 	%f624, %f623;
	setp.gt.f32 	%p132, %f625, 0f4B000000;
	cvt.rzi.f32.f32 	%f676, %f675;
	setp.gt.f32 	%p152, %f677, 0f4B000000;
	add.f32 	%f729, %f727, %f728;
	abs.f32 	%f731, %f727;
	fma.rn.f32 	%f165, %f164, 0fBF000000, %f156;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f190;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f268, %f267, 0fBF000000, %f259;
	fma.rn.f32 	%f303, %f302, 0fBF000000, %f294;
	fma.rn.f32 	%f337, %f336, 0fBF000000, %f328;
	fma.rn.f32 	%f372, %f371, 0fBF000000, %f363;
	fma.rn.f32 	%f406, %f405, 0fBF000000, %f397;
	fma.rn.f32 	%f436, %f435, 0fBF000000, %f427;
	fma.rn.f32 	%f470, %f469, 0fBF000000, %f461;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f837;
	fma.rn.f32 	%f575, %f574, 0fBF000000, %f825;
	selp.f32 	%f626, %f621, %f624, %p132;
	cvt.rzi.f32.f32 	%f627, %f621;
	setp.lt.f32 	%p133, %f625, 0f3F000000;
	selp.f32 	%f678, %f673, %f676, %p152;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p153, %f677, 0f3F000000;
	cvt.rzi.f32.f32 	%f730, %f729;
	setp.gt.f32 	%p173, %f731, 0f4B000000;
	mul.f32 	%f166, %f165, %f165;
	mul.f32 	%f200, %f199, %f199;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f269, %f268, %f268;
	mul.f32 	%f304, %f303, %f303;
	mul.f32 	%f338, %f337, %f337;
	mul.f32 	%f373, %f372, %f372;
	mul.f32 	%f407, %f406, %f406;
	mul.f32 	%f437, %f436, %f436;
	mul.f32 	%f471, %f470, %f470;
	mul.f32 	%f524, %f523, %f523;
	mul.f32 	%f576, %f575, %f575;
	selp.f32 	%f628, %f627, %f626, %p133;
	selp.f32 	%f680, %f679, %f678, %p153;
	selp.f32 	%f732, %f727, %f730, %p173;
	cvt.rzi.f32.f32 	%f733, %f727;
	setp.lt.f32 	%p174, %f731, 0f3F000000;
	cvt.rzi.s32.f32 	%r175, %f164;
	fma.rn.f32 	%f167, %f166, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f168, %f166, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r182, %f198;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r193, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r200, %f267;
	fma.rn.f32 	%f270, %f269, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f271, %f269, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r211, %f302;
	fma.rn.f32 	%f305, %f304, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f306, %f304, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r218, %f336;
	fma.rn.f32 	%f339, %f338, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f340, %f338, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r229, %f371;
	fma.rn.f32 	%f374, %f373, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f375, %f373, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r236, %f405;
	fma.rn.f32 	%f408, %f407, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f409, %f407, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f438, %f437, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f439, %f437, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f472, %f471, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f473, %f471, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f577, %f576, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f578, %f576, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f629, %f628, 0fBF000000, %f841;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f829;
	selp.f32 	%f734, %f733, %f732, %p174;
	add.s32 	%r176, %r175, 1;
	fma.rn.f32 	%f169, %f167, %f166, 0fC0A55DF6;
	fma.rn.f32 	%f170, %f168, %f166, 0f4081E0CF;
	fma.rn.f32 	%f171, %f166, %f165, 0f00000000;
	add.s32 	%r183, %r182, 1;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	add.s32 	%r194, %r193, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r201, %r200, 1;
	fma.rn.f32 	%f272, %f270, %f269, 0fC0A55DF6;
	fma.rn.f32 	%f273, %f271, %f269, 0f4081E0CF;
	fma.rn.f32 	%f274, %f269, %f268, 0f00000000;
	add.s32 	%r212, %r211, 1;
	fma.rn.f32 	%f307, %f305, %f304, 0fC0A55DF6;
	fma.rn.f32 	%f308, %f306, %f304, 0f4081E0CF;
	fma.rn.f32 	%f309, %f304, %f303, 0f00000000;
	add.s32 	%r219, %r218, 1;
	fma.rn.f32 	%f341, %f339, %f338, 0fC0A55DF6;
	fma.rn.f32 	%f342, %f340, %f338, 0f4081E0CF;
	fma.rn.f32 	%f343, %f338, %f337, 0f00000000;
	add.s32 	%r230, %r229, 1;
	fma.rn.f32 	%f376, %f374, %f373, 0fC0A55DF6;
	fma.rn.f32 	%f377, %f375, %f373, 0f4081E0CF;
	fma.rn.f32 	%f378, %f373, %f372, 0f00000000;
	add.s32 	%r237, %r236, 1;
	fma.rn.f32 	%f410, %f408, %f407, 0fC0A55DF6;
	fma.rn.f32 	%f411, %f409, %f407, 0f4081E0CF;
	fma.rn.f32 	%f412, %f407, %f406, 0f00000000;
	cvt.rzi.s32.f32 	%r254, %f435;
	fma.rn.f32 	%f440, %f438, %f437, 0fC0A55DF6;
	fma.rn.f32 	%f441, %f439, %f437, 0f4081E0CF;
	fma.rn.f32 	%f442, %f437, %f436, 0f00000000;
	cvt.rzi.s32.f32 	%r264, %f469;
	fma.rn.f32 	%f474, %f472, %f471, 0fC0A55DF6;
	fma.rn.f32 	%f475, %f473, %f471, 0f4081E0CF;
	fma.rn.f32 	%f476, %f471, %f470, 0f00000000;
	cvt.rzi.s32.f32 	%r286, %f522;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	cvt.rzi.s32.f32 	%r318, %f574;
	fma.rn.f32 	%f579, %f577, %f576, 0fC0A55DF6;
	fma.rn.f32 	%f580, %f578, %f576, 0f4081E0CF;
	fma.rn.f32 	%f581, %f576, %f575, 0f00000000;
	mul.f32 	%f630, %f629, %f629;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f735, %f734, 0fBF000000, %f845;
	fma.rn.f32 	%f172, %f170, %f166, 0fC09DE9E6;
	fma.rn.f32 	%f173, %f169, %f171, 0f00000000;
	and.b32  	%r177, %r176, 1;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	and.b32  	%r184, %r183, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r195, %r194, 1;
	fma.rn.f32 	%f275, %f273, %f269, 0fC09DE9E6;
	fma.rn.f32 	%f276, %f272, %f274, 0f00000000;
	and.b32  	%r202, %r201, 1;
	fma.rn.f32 	%f310, %f308, %f304, 0fC09DE9E6;
	fma.rn.f32 	%f311, %f307, %f309, 0f00000000;
	and.b32  	%r213, %r212, 1;
	fma.rn.f32 	%f344, %f342, %f338, 0fC09DE9E6;
	fma.rn.f32 	%f345, %f341, %f343, 0f00000000;
	and.b32  	%r220, %r219, 1;
	fma.rn.f32 	%f379, %f377, %f373, 0fC09DE9E6;
	fma.rn.f32 	%f380, %f376, %f378, 0f00000000;
	and.b32  	%r231, %r230, 1;
	fma.rn.f32 	%f413, %f411, %f407, 0fC09DE9E6;
	fma.rn.f32 	%f414, %f410, %f412, 0f00000000;
	and.b32  	%r238, %r237, 1;
	fma.rn.f32 	%f443, %f441, %f437, 0fC09DE9E6;
	fma.rn.f32 	%f444, %f440, %f442, 0f00000000;
	and.b32  	%r255, %r254, 1;
	fma.rn.f32 	%f477, %f475, %f471, 0fC09DE9E6;
	fma.rn.f32 	%f478, %f474, %f476, 0f00000000;
	and.b32  	%r265, %r264, 1;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	and.b32  	%r287, %r286, 1;
	fma.rn.f32 	%f582, %f580, %f576, 0fC09DE9E6;
	fma.rn.f32 	%f583, %f579, %f581, 0f00000000;
	and.b32  	%r319, %r318, 1;
	fma.rn.f32 	%f631, %f630, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f632, %f630, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f736, %f735, %f735;
	and.b32  	%r160, %r74, 8;
	shl.b32 	%r75, %r4, 2;
	and.b32  	%r163, %r4, 18;
	fma.rn.f32 	%f174, %f172, %f166, 0f3F800000;
	fma.rn.f32 	%f175, %f165, 0f40490FDB, %f173;
	setp.eq.b32 	%p20, %r177, 1;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	setp.eq.b32 	%p26, %r184, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p32, %r195, 1;
	fma.rn.f32 	%f277, %f275, %f269, 0f3F800000;
	fma.rn.f32 	%f278, %f268, 0f40490FDB, %f276;
	setp.eq.b32 	%p38, %r202, 1;
	fma.rn.f32 	%f312, %f310, %f304, 0f3F800000;
	fma.rn.f32 	%f313, %f303, 0f40490FDB, %f311;
	setp.eq.b32 	%p44, %r213, 1;
	fma.rn.f32 	%f346, %f344, %f338, 0f3F800000;
	fma.rn.f32 	%f347, %f337, 0f40490FDB, %f345;
	setp.eq.b32 	%p50, %r220, 1;
	fma.rn.f32 	%f381, %f379, %f373, 0f3F800000;
	fma.rn.f32 	%f382, %f372, 0f40490FDB, %f380;
	setp.eq.b32 	%p56, %r231, 1;
	fma.rn.f32 	%f415, %f413, %f407, 0f3F800000;
	fma.rn.f32 	%f416, %f406, 0f40490FDB, %f414;
	setp.eq.b32 	%p62, %r238, 1;
	fma.rn.f32 	%f445, %f443, %f437, 0f3F800000;
	fma.rn.f32 	%f446, %f436, 0f40490FDB, %f444;
	setp.eq.b32 	%p67, %r255, 1;
	fma.rn.f32 	%f479, %f477, %f471, 0f3F800000;
	fma.rn.f32 	%f480, %f470, 0f40490FDB, %f478;
	setp.eq.b32 	%p74, %r265, 1;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	setp.eq.b32 	%p94, %r287, 1;
	fma.rn.f32 	%f584, %f582, %f576, 0f3F800000;
	fma.rn.f32 	%f585, %f575, 0f40490FDB, %f583;
	setp.eq.b32 	%p114, %r319, 1;
	cvt.rzi.s32.f32 	%r335, %f628;
	fma.rn.f32 	%f633, %f631, %f630, 0fC0A55DF6;
	fma.rn.f32 	%f634, %f632, %f630, 0f4081E0CF;
	fma.rn.f32 	%f635, %f630, %f629, 0f00000000;
	cvt.rzi.s32.f32 	%r359, %f680;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f737, %f736, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f738, %f736, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r161, %r75, 4;
	shl.b32 	%r162, %r3, 3;
	or.b32  	%r164, %r163, %r160;
	selp.f32 	%f176, %f174, %f175, %p20;
	and.b32  	%r178, %r176, 2;
	mov.f32 	%f177, 0f00000000;
	selp.f32 	%f210, %f208, %f209, %p26;
	and.b32  	%r185, %r183, 2;
	selp.f32 	%f245, %f243, %f244, %p32;
	and.b32  	%r196, %r194, 2;
	selp.f32 	%f279, %f277, %f278, %p38;
	and.b32  	%r203, %r201, 2;
	selp.f32 	%f314, %f312, %f313, %p44;
	and.b32  	%r214, %r212, 2;
	selp.f32 	%f348, %f346, %f347, %p50;
	and.b32  	%r221, %r219, 2;
	selp.f32 	%f383, %f381, %f382, %p56;
	and.b32  	%r232, %r230, 2;
	selp.f32 	%f417, %f415, %f416, %p62;
	and.b32  	%r239, %r237, 2;
	selp.f32 	%f447, %f445, %f446, %p67;
	and.b32  	%r256, %r254, 2;
	selp.f32 	%f481, %f479, %f480, %p74;
	and.b32  	%r266, %r264, 2;
	selp.f32 	%f534, %f532, %f533, %p94;
	and.b32  	%r288, %r286, 2;
	selp.f32 	%f586, %f584, %f585, %p114;
	and.b32  	%r320, %r318, 2;
	fma.rn.f32 	%f636, %f634, %f630, 0fC09DE9E6;
	fma.rn.f32 	%f637, %f633, %f635, 0f00000000;
	and.b32  	%r336, %r335, 1;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	and.b32  	%r360, %r359, 1;
	cvt.rzi.s32.f32 	%r375, %f734;
	fma.rn.f32 	%f739, %f737, %f736, 0fC0A55DF6;
	fma.rn.f32 	%f740, %f738, %f736, 0f4081E0CF;
	fma.rn.f32 	%f741, %f736, %f735, 0f00000000;
	and.b32  	%r76, %r162, 2016;
	or.b32  	%r77, %r164, %r161;
	setp.eq.s32 	%p21, %r178, 0;
	sub.f32 	%f178, %f177, %f176;
	setp.eq.s32 	%p27, %r185, 0;
	sub.f32 	%f212, %f177, %f210;
	setp.eq.s32 	%p33, %r196, 0;
	sub.f32 	%f247, %f177, %f245;
	setp.eq.s32 	%p39, %r203, 0;
	sub.f32 	%f281, %f177, %f279;
	setp.eq.s32 	%p45, %r214, 0;
	sub.f32 	%f316, %f177, %f314;
	setp.eq.s32 	%p51, %r221, 0;
	sub.f32 	%f350, %f177, %f348;
	setp.eq.s32 	%p57, %r232, 0;
	sub.f32 	%f385, %f177, %f383;
	setp.eq.s32 	%p63, %r239, 0;
	sub.f32 	%f419, %f177, %f417;
	setp.eq.s32 	%p68, %r256, 0;
	neg.f32 	%f449, %f447;
	add.s32 	%r257, %r254, 1;
	cvt.rzi.f32.f32 	%f454, %f427;
	setp.eq.s32 	%p75, %r266, 0;
	neg.f32 	%f483, %f481;
	add.s32 	%r267, %r264, 1;
	cvt.rzi.f32.f32 	%f487, %f461;
	setp.eq.s32 	%p95, %r288, 0;
	neg.f32 	%f536, %f534;
	add.s32 	%r289, %r286, 1;
	cvt.rzi.f32.f32 	%f541, %f837;
	setp.eq.s32 	%p115, %r320, 0;
	neg.f32 	%f588, %f586;
	add.s32 	%r321, %r318, 1;
	cvt.rzi.f32.f32 	%f593, %f825;
	fma.rn.f32 	%f638, %f636, %f630, 0f3F800000;
	fma.rn.f32 	%f639, %f629, 0f40490FDB, %f637;
	setp.eq.b32 	%p134, %r336, 1;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	setp.eq.b32 	%p154, %r360, 1;
	fma.rn.f32 	%f742, %f740, %f736, 0fC09DE9E6;
	fma.rn.f32 	%f743, %f739, %f741, 0f00000000;
	and.b32  	%r376, %r375, 1;
	or.b32  	%r165, %r77, %r76;
	selp.f32 	%f179, %f176, %f178, %p21;
	selp.f32 	%f213, %f210, %f212, %p27;
	selp.f32 	%f248, %f245, %f247, %p33;
	selp.f32 	%f282, %f279, %f281, %p39;
	selp.f32 	%f317, %f314, %f316, %p45;
	selp.f32 	%f351, %f348, %f350, %p51;
	selp.f32 	%f386, %f383, %f385, %p57;
	selp.f32 	%f420, %f417, %f419, %p63;
	selp.f32 	%f448, %f446, %f445, %p67;
	selp.f32 	%f450, %f447, %f449, %p68;
	and.b32  	%r258, %r257, 2;
	setp.eq.f32 	%p70, %f454, %f427;
	mul.f32 	%f455, %f427, 0f00000000;
	selp.f32 	%f482, %f480, %f479, %p74;
	selp.f32 	%f484, %f481, %f483, %p75;
	and.b32  	%r268, %r267, 2;
	setp.eq.f32 	%p77, %f487, %f461;
	mul.f32 	%f488, %f461, 0f00000000;
	selp.f32 	%f535, %f533, %f532, %p94;
	selp.f32 	%f537, %f534, %f536, %p95;
	and.b32  	%r290, %r289, 2;
	setp.eq.f32 	%p97, %f541, %f837;
	mul.f32 	%f542, %f837, 0f00000000;
	selp.f32 	%f587, %f585, %f584, %p114;
	selp.f32 	%f589, %f586, %f588, %p115;
	and.b32  	%r322, %r321, 2;
	setp.eq.f32 	%p117, %f593, %f825;
	mul.f32 	%f594, %f825, 0f00000000;
	selp.f32 	%f640, %f638, %f639, %p134;
	and.b32  	%r337, %r335, 2;
	selp.f32 	%f692, %f690, %f691, %p154;
	and.b32  	%r361, %r359, 2;
	fma.rn.f32 	%f744, %f742, %f736, 0f3F800000;
	fma.rn.f32 	%f745, %f735, 0f40490FDB, %f743;
	setp.eq.b32 	%p175, %r376, 1;
	shr.u32 	%r166, %r165, 1;
	mul.f32 	%f87, %f179, %f179;
	mul.f32 	%f4, %f213, %f213;
	mul.f32 	%f8, %f248, %f248;
	mul.f32 	%f13, %f282, %f282;
	mul.f32 	%f17, %f317, %f317;
	mul.f32 	%f22, %f351, %f351;
	mul.f32 	%f26, %f386, %f386;
	mul.f32 	%f31, %f420, %f420;
	setp.eq.s32 	%p69, %r258, 0;
	sub.f32 	%f452, %f177, %f448;
	selp.f32 	%f456, %f455, %f450, %p70;
	abs.f32 	%f457, %f427;
	setp.eq.s32 	%p76, %r268, 0;
	sub.f32 	%f485, %f177, %f482;
	selp.f32 	%f489, %f488, %f484, %p77;
	abs.f32 	%f490, %f461;
	setp.eq.s32 	%p96, %r290, 0;
	sub.f32 	%f539, %f177, %f535;
	selp.f32 	%f104, %f542, %f537, %p97;
	abs.f32 	%f543, %f837;
	setp.eq.s32 	%p116, %r322, 0;
	sub.f32 	%f591, %f177, %f587;
	selp.f32 	%f595, %f594, %f589, %p117;
	abs.f32 	%f596, %f825;
	setp.eq.s32 	%p135, %r337, 0;
	neg.f32 	%f642, %f640;
	add.s32 	%r338, %r335, 1;
	cvt.rzi.f32.f32 	%f647, %f841;
	setp.eq.s32 	%p155, %r361, 0;
	neg.f32 	%f694, %f692;
	add.s32 	%r362, %r359, 1;
	cvt.rzi.f32.f32 	%f699, %f829;
	selp.f32 	%f746, %f744, %f745, %p175;
	and.b32  	%r377, %r375, 2;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd38, %r166, 4;
	mul.f32 	%f183, %f87, 0f3C8A83B8;
	mul.f32 	%f217, %f4, 0f3C8A83B8;
	mul.f32 	%f252, %f8, 0f3C8A83B8;
	mul.f32 	%f286, %f13, 0f3C8A83B8;
	mul.f32 	%f321, %f17, 0f3C8A83B8;
	mul.f32 	%f355, %f22, 0f3C8A83B8;
	mul.f32 	%f390, %f26, 0f3C8A83B8;
	mul.f32 	%f423, %f31, 0f3C8A83B8;
	selp.f32 	%f453, %f448, %f452, %p69;
	setp.gt.f32 	%p71, %f457, 0f4B800000;
	add.f32 	%f458, %f456, 0f3F800000;
	selp.f32 	%f486, %f482, %f485, %p76;
	setp.gt.f32 	%p78, %f490, 0f4B800000;
	add.f32 	%f491, %f489, 0f3F800000;
	selp.f32 	%f540, %f535, %f539, %p96;
	setp.gt.f32 	%p98, %f543, 0f4B800000;
	add.f32 	%f544, %f104, 0f3F800000;
	selp.f32 	%f592, %f587, %f591, %p116;
	setp.gt.f32 	%p118, %f596, 0f4B800000;
	add.f32 	%f597, %f595, 0f3F800000;
	selp.f32 	%f641, %f639, %f638, %p134;
	selp.f32 	%f643, %f640, %f642, %p135;
	and.b32  	%r339, %r338, 2;
	setp.eq.f32 	%p137, %f647, %f841;
	mul.f32 	%f648, %f841, 0f00000000;
	selp.f32 	%f693, %f691, %f690, %p154;
	selp.f32 	%f695, %f692, %f694, %p155;
	and.b32  	%r363, %r362, 2;
	setp.eq.f32 	%p157, %f699, %f829;
	mul.f32 	%f700, %f829, 0f00000000;
	setp.eq.s32 	%p176, %r377, 0;
	neg.f32 	%f748, %f746;
	add.s32 	%r378, %r375, 1;
	cvt.rzi.f32.f32 	%f753, %f845;
	add.s64 	%rd39, %rd1, %rd38;
	mul.f32 	%f3, %f183, %f815;
	mul.f32 	%f218, %f217, %f816;
	mul.f32 	%f12, %f252, %f817;
	mul.f32 	%f287, %f286, %f818;
	mul.f32 	%f21, %f321, %f819;
	mul.f32 	%f356, %f355, %f820;
	mul.f32 	%f30, %f390, %f821;
	mul.f32 	%f424, %f423, %f822;
	selp.f32 	%f459, %f458, %f453, %p71;
	selp.f32 	%f492, %f491, %f486, %p78;
	selp.f32 	%f105, %f544, %f540, %p98;
	selp.f32 	%f598, %f597, %f592, %p118;
	setp.eq.s32 	%p136, %r339, 0;
	sub.f32 	%f645, %f177, %f641;
	selp.f32 	%f123, %f648, %f643, %p137;
	abs.f32 	%f649, %f841;
	setp.eq.s32 	%p156, %r363, 0;
	sub.f32 	%f697, %f177, %f693;
	selp.f32 	%f701, %f700, %f695, %p157;
	abs.f32 	%f702, %f829;
	selp.f32 	%f747, %f745, %f744, %p175;
	selp.f32 	%f749, %f746, %f748, %p176;
	and.b32  	%r379, %r378, 2;
	setp.eq.f32 	%p178, %f753, %f845;
	mul.f32 	%f754, %f845, 0f00000000;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r78, [%rd39];
	mov.b32 	%r188, %f218;
	mov.b32 	%r187, %f3;
	mov.b32 	%r206, %f287;
	mov.b32 	%r205, %f12;
	mov.b32 	%r224, %f356;
	mov.b32 	%r223, %f21;
	mov.b32 	%r242, %f424;
	mov.b32 	%r241, %f30;
	mov.b32 	%r244, %f459;
	mov.b32 	%r245, %f492;
	mov.b32 	%r247, %f456;
	mov.b32 	%r248, %f489;
	mov.b32 	%r305, %f598;
	mov.b32 	%r304, %f105;
	mov.b32 	%r311, %f595;
	mov.b32 	%r310, %f104;
	selp.f32 	%f646, %f641, %f645, %p136;
	setp.gt.f32 	%p138, %f649, 0f4B800000;
	add.f32 	%f650, %f123, 0f3F800000;
	selp.f32 	%f698, %f693, %f697, %p156;
	setp.gt.f32 	%p158, %f702, 0f4B800000;
	add.f32 	%f703, %f701, 0f3F800000;
	and.b32  	%r41, %r14, 1;
	setp.eq.s32 	%p177, %r379, 0;
	sub.f32 	%f751, %f177, %f747;
	selp.f32 	%f755, %f754, %f749, %p178;
	abs.f32 	%f756, %f845;
	// begin inline asm
	cvt.rn.f16x2.f32 %r186, %r188, %r187;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r204, %r206, %r205;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r222, %r224, %r223;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r240, %r242, %r241;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r243, %r245, %r244;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r246, %r248, %r247;
	// end inline asm
	xor.b32  	%r308, %r311, -2147483648;
	xor.b32  	%r307, %r310, -2147483648;
	selp.f32 	%f124, %f650, %f646, %p138;
	selp.f32 	%f704, %f703, %f698, %p158;
	setp.eq.s32 	%p172, %r41, %r81;
	selp.f32 	%f752, %f747, %f751, %p177;
	setp.gt.f32 	%p179, %f756, 0f4B800000;
	add.f32 	%f757, %f755, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r303, %r305, %r304;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r306, %r308, %r307;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r309, %r311, %r310;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r312, %r305, %r304;
	// end inline asm
	mov.b32 	%r352, %f704;
	mov.b32 	%r351, %f124;
	mov.b32 	%r355, %f701;
	mov.b32 	%r354, %f123;
	selp.f32 	%f758, %f757, %f752, %p179;
	selp.f32 	%f142, 0f3F800000, 0f00000000, %p172;
	// begin inline asm
	cvt.rn.f16x2.f32 %r350, %r352, %r351;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r353, %r355, %r354;
	// end inline asm
	mul.f32 	%f143, %f758, %f142;
	mul.f32 	%f144, %f755, %f142;
	add.f32 	%f781, %f833, %f833;
	mov.b32 	%r402, %f781;
	and.b32  	%r403, %r402, -2147483648;
	or.b32  	%r404, %r403, 1056964608;
	mov.b32 	%f782, %r404;
	add.f32 	%f783, %f781, %f782;
	cvt.rzi.f32.f32 	%f784, %f783;
	abs.f32 	%f785, %f781;
	setp.gt.f32 	%p193, %f785, 0f4B000000;
	selp.f32 	%f786, %f781, %f784, %p193;
	cvt.rzi.f32.f32 	%f787, %f781;
	setp.lt.f32 	%p194, %f785, 0f3F000000;
	selp.f32 	%f788, %f787, %f786, %p194;
	cvt.rzi.s32.f32 	%r405, %f788;
	fma.rn.f32 	%f789, %f788, 0fBF000000, %f833;
	mul.f32 	%f790, %f789, %f789;
	fma.rn.f32 	%f791, %f790, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f792, %f790, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f793, %f791, %f790, 0fC0A55DF6;
	fma.rn.f32 	%f794, %f792, %f790, 0f4081E0CF;
	fma.rn.f32 	%f795, %f790, %f789, 0f00000000;
	fma.rn.f32 	%f796, %f794, %f790, 0fC09DE9E6;
	fma.rn.f32 	%f797, %f793, %f795, 0f00000000;
	fma.rn.f32 	%f798, %f796, %f790, 0f3F800000;
	fma.rn.f32 	%f799, %f789, 0f40490FDB, %f797;
	and.b32  	%r406, %r405, 1;
	setp.eq.b32 	%p195, %r406, 1;
	selp.f32 	%f800, %f798, %f799, %p195;
	selp.f32 	%f801, %f799, %f798, %p195;
	and.b32  	%r407, %r405, 2;
	setp.eq.s32 	%p196, %r407, 0;
	neg.f32 	%f802, %f800;
	selp.f32 	%f803, %f800, %f802, %p196;
	add.s32 	%r408, %r405, 1;
	and.b32  	%r409, %r408, 2;
	setp.eq.s32 	%p197, %r409, 0;
	sub.f32 	%f805, %f177, %f801;
	selp.f32 	%f806, %f801, %f805, %p197;
	cvt.rzi.f32.f32 	%f807, %f833;
	setp.eq.f32 	%p198, %f807, %f833;
	mul.f32 	%f808, %f833, 0f00000000;
	selp.f32 	%f809, %f808, %f803, %p198;
	abs.f32 	%f810, %f833;
	setp.gt.f32 	%p199, %f810, 0f4B800000;
	add.f32 	%f811, %f809, 0f3F800000;
	selp.f32 	%f812, %f811, %f806, %p199;
	mul.f32 	%f813, %f812, %f142;
	mul.f32 	%f814, %f809, %f142;
	mov.b32 	%r392, %f813;
	mov.b32 	%r391, %f143;
	// begin inline asm
	cvt.rn.f16x2.f32 %r390, %r392, %r391;
	// end inline asm
	mov.b32 	%r398, %f814;
	xor.b32  	%r395, %r398, -2147483648;
	mov.b32 	%r397, %f144;
	xor.b32  	%r394, %r397, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r393, %r395, %r394;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r396, %r398, %r397;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r399, %r392, %r391;
	// end inline asm
	shl.b32 	%r411, %r144, 13;
	shl.b32 	%r412, %r148, 7;
	shl.b32 	%r413, %r3, 5;
	and.b32  	%r414, %r413, 64;
	and.b32  	%r415, %r75, 28;
	and.b32  	%r416, %r413, 32;
	shl.b32 	%r417, %r3, 10;
	and.b32  	%r418, %r417, 4096;
	and.b32  	%r419, %r79, 8;
	and.b32  	%r420, %r74, 16;
	or.b32  	%r55, %r419, %r420;
	shl.b32 	%r421, %r1, 2;
	and.b32  	%r56, %r421, 32;
	and.b32  	%r57, %r1, 7;
	or.b32  	%r422, %r414, %r418;
	or.b32  	%r423, %r422, %r415;
	or.b32  	%r424, %r423, %r416;
	or.b32  	%r425, %r424, %r411;
	add.s32 	%r58, %r425, %r412;
	and.b32  	%r59, %r4, 8;
	shl.b32 	%r426, %r4, 4;
	or.b32  	%r427, %r59, %r426;
	shr.u32 	%r428, %r427, 2;
	and.b32  	%r429, %r428, 30;
	and.b32  	%r430, %r75, 12;
	and.b32  	%r431, %r79, 2;
	or.b32  	%r60, %r430, %r431;
	shl.b32 	%r432, %r1, 1;
	shl.b32 	%r433, %r4, 3;
	and.b32  	%r434, %r433, 64;
	or.b32  	%r435, %r434, %r432;
	shr.u32 	%r436, %r435, 2;
	and.b32  	%r437, %r2, 32;
	or.b32  	%r438, %r436, %r437;
	or.b32  	%r439, %r438, 8;
	shr.u32 	%r440, %r77, 1;
	mul.lo.s32 	%r441, %r440, 65;
	add.s32 	%r442, %r438, %r441;
	add.s32 	%r443, %r439, %r441;
	shl.b32 	%r444, %r146, 18;
	add.s32 	%r445, %r444, -786432;
	and.b32  	%r446, %r421, 28;
	or.b32  	%r447, %r446, %r14;
	or.b32  	%r448, %r447, %r76;
	shl.b32 	%r449, %r448, 7;
	or.b32  	%r61, %r449, %r414;
	or.b32  	%r62, %r416, %r415;
	cvt.s64.s32 	%rd5, %r445;
	shr.u32 	%r450, %r1, 3;
	or.b32  	%r451, %r450, 2;
	or.b32  	%r452, %r450, 4;
	or.b32  	%r453, %r450, 6;
	bfe.u32 	%r454, %r79, 3, 1;
	mul.lo.s32 	%r455, %r454, 65;
	bfe.s32 	%r456, %r1, 1, 1;
	and.b32  	%r457, %r1, 2;
	setp.eq.s32 	%p201, %r457, 0;
	and.b32  	%r458, %r456, 260;
	bfe.s32 	%r459, %r1, 2, 1;
	and.b32  	%r460, %r1, 4;
	setp.eq.s32 	%p202, %r460, 0;
	and.b32  	%r461, %r459, 130;
	mul.lo.s32 	%r462, %r450, 1057;
	and.b32  	%r463, %r1, 1;
	neg.s32 	%r464, %r463;
	setp.eq.b32 	%p203, %r463, 1;
	and.b32  	%r465, %r464, 520;
	add.s32 	%r466, %r465, %r429;
	add.s32 	%r467, %r466, %r458;
	add.s32 	%r468, %r467, %r455;
	add.s32 	%r469, %r468, %r461;
	add.s32 	%r470, %r469, %r462;
	mul.wide.u32 	%rd40, %r470, 4;
	mov.u64 	%rd41, shmem;
	add.s64 	%rd6, %rd41, %rd40;
	cvt.u64.u32 	%rd42, %r462;
	selp.b64 	%rd43, 0, 130, %p202;
	cvt.u64.u32 	%rd44, %r455;
	selp.b64 	%rd45, 0, 260, %p201;
	selp.b64 	%rd46, 520, 0, %p203;
	cvt.u64.u32 	%rd47, %r429;
	add.s64 	%rd48, %rd47, %rd46;
	add.s64 	%rd49, %rd48, %rd45;
	add.s64 	%rd50, %rd49, %rd44;
	add.s64 	%rd51, %rd50, %rd43;
	add.s64 	%rd52, %rd51, %rd42;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd7, %rd41, %rd53;
	mul.lo.s32 	%r471, %r451, 1057;
	add.s32 	%r472, %r469, %r471;
	mul.wide.u32 	%rd54, %r472, 4;
	add.s64 	%rd8, %rd41, %rd54;
	cvt.u64.u32 	%rd55, %r471;
	add.s64 	%rd56, %rd51, %rd55;
	shl.b64 	%rd57, %rd56, 2;
	add.s64 	%rd9, %rd41, %rd57;
	mul.lo.s32 	%r473, %r452, 1057;
	add.s32 	%r474, %r469, %r473;
	mul.wide.u32 	%rd58, %r474, 4;
	add.s64 	%rd10, %rd41, %rd58;
	cvt.u64.u32 	%rd59, %r473;
	add.s64 	%rd60, %rd51, %rd59;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd11, %rd41, %rd61;
	mul.lo.s32 	%r475, %r453, 1057;
	add.s32 	%r476, %r469, %r475;
	mul.wide.u32 	%rd62, %r476, 4;
	add.s64 	%rd12, %rd41, %rd62;
	cvt.u64.u32 	%rd63, %r475;
	add.s64 	%rd64, %rd51, %rd63;
	shl.b64 	%rd65, %rd64, 2;
	add.s64 	%rd13, %rd41, %rd65;
	mul.lo.s32 	%r477, %r83, 520;
	add.s32 	%r63, %r438, %r477;
	add.s32 	%r64, %r439, %r477;
	and.b32  	%r478, %r432, 14;
	or.b32  	%r479, %r478, %r83;
	mul.lo.s32 	%r480, %r479, 65;
	add.s32 	%r481, %r480, %r429;
	add.s32 	%r482, %r481, %r462;
	mul.wide.u32 	%rd66, %r482, 4;
	add.s64 	%rd14, %rd41, %rd66;
	cvt.u64.u32 	%rd67, %r480;
	add.s64 	%rd68, %rd47, %rd67;
	add.s64 	%rd69, %rd68, %rd42;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd15, %rd41, %rd70;
	add.s32 	%r483, %r481, %r471;
	mul.wide.u32 	%rd71, %r483, 4;
	add.s64 	%rd16, %rd41, %rd71;
	add.s64 	%rd72, %rd68, %rd55;
	shl.b64 	%rd73, %rd72, 2;
	add.s64 	%rd17, %rd41, %rd73;
	add.s32 	%r484, %r481, %r473;
	mul.wide.u32 	%rd74, %r484, 4;
	add.s64 	%rd18, %rd41, %rd74;
	add.s64 	%rd75, %rd68, %rd59;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd19, %rd41, %rd76;
	add.s32 	%r485, %r481, %r475;
	mul.wide.u32 	%rd77, %r485, 4;
	add.s64 	%rd20, %rd41, %rd77;
	add.s64 	%rd78, %rd68, %rd63;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd21, %rd41, %rd79;
	mul.wide.u32 	%rd80, %r443, 4;
	add.s64 	%rd22, %rd41, %rd80;
	mul.wide.u32 	%rd81, %r442, 4;
	add.s64 	%rd23, %rd41, %rd81;
	setp.eq.s32 	%p204, %r59, 0;
	mov.u16 	%rs288, 25600;
	mov.u16 	%rs236, 21504;
	mov.u16 	%rs296, 18432;
	mov.u16 	%rs274, -14592;
	setp.gt.u32 	%p218, %r1, 7;
	mov.u32 	%r2552, %r2544;
	mov.u32 	%r2553, %r2544;
	mov.u32 	%r2554, %r2544;
	mov.u32 	%r2555, %r2544;
	mov.u32 	%r2566, %r2544;
	mov.u32 	%r2567, %r2544;
	mov.u32 	%r71, %r2544;
	bra.uni 	$L__BB0_83;
$L__BB0_117:                            // %pass10019
                                        //   in Loop: Header=BB0_83 Depth=1
	selp.b32 	%r2529, %r133, %r2479, %p204;
	selp.b32 	%r2530, %r2475, %r133, %p204;
	selp.b32 	%r2531, %r132, %r2471, %p204;
	selp.b32 	%r2532, %r2467, %r132, %p204;
	or.b32  	%r2534, %r2545, %r61;
	or.b32  	%r2573, %r2534, %r62;
	or.b32  	%r2535, %r2573, 524288;
	cvt.s64.s32 	%rd95, %r2535;
	add.s64 	%rd96, %rd95, %rd5;
	shr.u64 	%rd97, %rd96, 36;
	add.s64 	%rd98, %rd96, %rd97;
	shr.s64 	%rd99, %rd98, 28;
	setp.lt.s64 	%p221, %rd96, 0;
	and.b64  	%rd100, %rd98, -268435456;
	setp.ne.s64 	%p222, %rd100, %rd96;
	and.pred  	%p223, %p221, %p222;
	selp.u64 	%rd101, 1, 0, %p223;
	sub.s64 	%rd102, %rd101, %rd99;
	shl.b64 	%rd103, %rd102, 28;
	add.s64 	%rd104, %rd103, %rd96;
	shl.b64 	%rd105, %rd104, 2;
	add.s64 	%rd106, %rd3, %rd105;
	st.global.v4.u32 	[%rd106], {%r2532, %r2530, %r2531, %r2529};
$L__BB0_118:                            // %pass10129
                                        //   in Loop: Header=BB0_83 Depth=1
	or.b32  	%r2538, %r2573, 1048576;
	cvt.s64.s32 	%rd107, %r2538;
	add.s64 	%rd108, %rd107, %rd5;
	shr.u64 	%rd109, %rd108, 36;
	add.s64 	%rd110, %rd108, %rd109;
	shr.s64 	%rd111, %rd110, 28;
	setp.lt.s64 	%p224, %rd108, 0;
	and.b64  	%rd112, %rd110, -268435456;
	setp.ne.s64 	%p225, %rd112, %rd108;
	and.pred  	%p226, %p224, %p225;
	selp.u64 	%rd113, 1, 0, %p226;
	sub.s64 	%rd114, %rd113, %rd111;
	shl.b64 	%rd115, %rd114, 28;
	add.s64 	%rd116, %rd115, %rd108;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd118, %rd3, %rd117;
	st.global.v4.u32 	[%rd118], {%r134, %r136, %r135, %r137};
	or.b32  	%r2539, %r2573, 1572864;
	cvt.s64.s32 	%rd119, %r2539;
	add.s64 	%rd120, %rd119, %rd5;
	shr.u64 	%rd121, %rd120, 36;
	add.s64 	%rd122, %rd120, %rd121;
	shr.s64 	%rd123, %rd122, 28;
	setp.lt.s64 	%p227, %rd120, 0;
	and.b64  	%rd124, %rd122, -268435456;
	setp.ne.s64 	%p228, %rd124, %rd120;
	and.pred  	%p229, %p227, %p228;
	selp.u64 	%rd125, 1, 0, %p229;
	sub.s64 	%rd126, %rd125, %rd123;
	shl.b64 	%rd127, %rd126, 28;
	add.s64 	%rd128, %rd127, %rd120;
	shl.b64 	%rd129, %rd128, 2;
	add.s64 	%rd130, %rd3, %rd129;
	st.global.v4.u32 	[%rd130], {%r138, %r140, %r139, %r141};
	setp.ne.s32 	%p230, %r71, 32512;
	add.s32 	%r71, %r71, 256;
	add.s32 	%r2540, %r71, %r144;
	setp.lt.s32 	%p231, %r2540, %r145;
	and.pred  	%p232, %p230, %p231;
	@%p232 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_119;
$L__BB0_83:                             // %L1416
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_84 Depth 2
	or.b32  	%r551, %r71, %r55;
	or.b32  	%r552, %r551, %r56;
	or.b32  	%r553, %r552, %r57;
	shl.b32 	%r554, %r553, 13;
	add.s32 	%r555, %r58, %r554;
	shr.s32 	%r556, %r555, 31;
	shr.u32 	%r557, %r556, 4;
	add.s32 	%r558, %r555, %r557;
	shr.s32 	%r559, %r558, 28;
	setp.lt.s32 	%p205, %r555, 0;
	and.b32  	%r560, %r558, -268435456;
	setp.ne.s32 	%p206, %r560, %r555;
	and.pred  	%p207, %p205, %p206;
	selp.u32 	%r561, 1, 0, %p207;
	sub.s32 	%r562, %r561, %r559;
	shl.b32 	%r563, %r562, 28;
	add.s32 	%r564, %r555, %r563;
	add.s32 	%r565, %r564, 1;
	mul.wide.s32 	%rd82, %r565, 4;
	add.s64 	%rd83, %rd2, %rd82;
	ld.global.v4.u32 	{%r566, %r567, %r568, %r569}, [%rd83+-4];
	or.b32  	%r570, %r554, 524288;
	add.s32 	%r571, %r58, %r570;
	shr.s32 	%r572, %r571, 31;
	shr.u32 	%r573, %r572, 4;
	add.s32 	%r574, %r571, %r573;
	shr.s32 	%r575, %r574, 28;
	setp.lt.s32 	%p208, %r571, 0;
	and.b32  	%r576, %r574, -268435456;
	setp.ne.s32 	%p209, %r576, %r571;
	and.pred  	%p210, %p208, %p209;
	selp.u32 	%r577, 1, 0, %p210;
	sub.s32 	%r578, %r577, %r575;
	shl.b32 	%r579, %r578, 28;
	add.s32 	%r580, %r571, %r579;
	add.s32 	%r581, %r580, 1;
	mul.wide.s32 	%rd84, %r581, 4;
	add.s64 	%rd85, %rd2, %rd84;
	ld.global.v4.u32 	{%r582, %r583, %r584, %r585}, [%rd85+-4];
	or.b32  	%r586, %r554, 1048576;
	add.s32 	%r587, %r58, %r586;
	shr.s32 	%r588, %r587, 31;
	shr.u32 	%r589, %r588, 4;
	add.s32 	%r590, %r587, %r589;
	shr.s32 	%r591, %r590, 28;
	setp.lt.s32 	%p211, %r587, 0;
	and.b32  	%r592, %r590, -268435456;
	setp.ne.s32 	%p212, %r592, %r587;
	and.pred  	%p213, %p211, %p212;
	selp.u32 	%r593, 1, 0, %p213;
	sub.s32 	%r594, %r593, %r591;
	shl.b32 	%r595, %r594, 28;
	add.s32 	%r596, %r587, %r595;
	add.s32 	%r597, %r596, 1;
	mul.wide.s32 	%rd86, %r597, 4;
	add.s64 	%rd87, %rd2, %rd86;
	ld.global.v4.u32 	{%r598, %r599, %r600, %r601}, [%rd87+-4];
	or.b32  	%r602, %r554, 1572864;
	add.s32 	%r603, %r58, %r602;
	shr.s32 	%r604, %r603, 31;
	shr.u32 	%r605, %r604, 4;
	add.s32 	%r606, %r603, %r605;
	shr.s32 	%r607, %r606, 28;
	setp.lt.s32 	%p214, %r603, 0;
	and.b32  	%r608, %r606, -268435456;
	setp.ne.s32 	%p215, %r608, %r603;
	and.pred  	%p216, %p214, %p215;
	selp.u32 	%r609, 1, 0, %p216;
	sub.s32 	%r610, %r609, %r607;
	shl.b32 	%r611, %r610, 28;
	add.s32 	%r612, %r603, %r611;
	add.s32 	%r613, %r612, 1;
	mul.wide.s32 	%rd88, %r613, 4;
	add.s64 	%rd89, %rd2, %rd88;
	ld.global.v4.u32 	{%r614, %r615, %r616, %r617}, [%rd89+-4];
	selp.b32 	%r618, %r568, %r566, %p204;
	shfl.sync.bfly.b32	%r619, %r618, 8, 31, -1;
	selp.b32 	%r487, %r566, %r619, %p204;
	selp.b32 	%r488, %r619, %r568, %p204;
	selp.b32 	%r620, %r569, %r567, %p204;
	shfl.sync.bfly.b32	%r621, %r620, 8, 31, -1;
	selp.b32 	%r495, %r567, %r621, %p204;
	selp.b32 	%r496, %r621, %r569, %p204;
	selp.b32 	%r622, %r584, %r582, %p204;
	shfl.sync.bfly.b32	%r623, %r622, 8, 31, -1;
	selp.b32 	%r503, %r582, %r623, %p204;
	selp.b32 	%r504, %r623, %r584, %p204;
	selp.b32 	%r624, %r585, %r583, %p204;
	shfl.sync.bfly.b32	%r625, %r624, 8, 31, -1;
	selp.b32 	%r511, %r583, %r625, %p204;
	selp.b32 	%r512, %r625, %r585, %p204;
	selp.b32 	%r626, %r600, %r598, %p204;
	shfl.sync.bfly.b32	%r627, %r626, 8, 31, -1;
	selp.b32 	%r519, %r598, %r627, %p204;
	selp.b32 	%r520, %r627, %r600, %p204;
	selp.b32 	%r628, %r601, %r599, %p204;
	shfl.sync.bfly.b32	%r629, %r628, 8, 31, -1;
	selp.b32 	%r527, %r599, %r629, %p204;
	selp.b32 	%r528, %r629, %r601, %p204;
	selp.b32 	%r630, %r616, %r614, %p204;
	shfl.sync.bfly.b32	%r631, %r630, 8, 31, -1;
	selp.b32 	%r535, %r614, %r631, %p204;
	selp.b32 	%r536, %r631, %r616, %p204;
	selp.b32 	%r632, %r617, %r615, %p204;
	shfl.sync.bfly.b32	%r633, %r632, 8, 31, -1;
	selp.b32 	%r543, %r615, %r633, %p204;
	selp.b32 	%r544, %r633, %r617, %p204;
	mov.u32 	%r545, 21520;
	// begin inline asm
	prmt.b32 %r486, %r487, %r488, %r545;
	// end inline asm
	mov.u32 	%r549, 30258;
	// begin inline asm
	prmt.b32 %r490, %r487, %r488, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r494, %r495, %r496, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r498, %r495, %r496, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r502, %r503, %r504, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r506, %r503, %r504, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r510, %r511, %r512, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r514, %r511, %r512, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r518, %r519, %r520, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r522, %r519, %r520, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r526, %r527, %r528, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r530, %r527, %r528, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r534, %r535, %r536, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r538, %r535, %r536, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r542, %r543, %r544, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r546, %r543, %r544, %r549;
	// end inline asm
	st.shared.u32 	[%rd6], %r486;
	st.shared.u32 	[%rd7+128], %r490;
	st.shared.u32 	[%rd7+4], %r494;
	st.shared.u32 	[%rd7+132], %r498;
	st.shared.u32 	[%rd8], %r502;
	st.shared.u32 	[%rd9+128], %r506;
	st.shared.u32 	[%rd9+4], %r510;
	st.shared.u32 	[%rd9+132], %r514;
	st.shared.u32 	[%rd10], %r518;
	st.shared.u32 	[%rd11+128], %r522;
	st.shared.u32 	[%rd11+4], %r526;
	st.shared.u32 	[%rd11+132], %r530;
	st.shared.u32 	[%rd12], %r534;
	st.shared.u32 	[%rd13+128], %r538;
	st.shared.u32 	[%rd13+4], %r542;
	st.shared.u32 	[%rd13+132], %r546;
	bar.sync 	0;
	or.b32  	%r72, %r71, %r60;
	shr.u32 	%r2565, %r72, 5;
	mov.u64 	%rd135, %rd23;
	mov.u64 	%rd136, %rd22;
	mov.u32 	%r2568, %r2544;
	mov.u32 	%r2569, %r2555;
	mov.u32 	%r2570, %r2554;
	mov.u32 	%r2571, %r2553;
	mov.u32 	%r2572, %r2552;
$L__BB0_84:                             // %pass5685
                                        //   Parent Loop BB0_83 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2553, %r2567;
	mov.u32 	%r2552, %r2566;
	add.s32 	%r2430, %r72, %r2568;
	bfe.s32 	%r2431, %r2430, 3, 1;
	and.b32  	%r2432, %r2431, 65;
	bfe.s32 	%r2433, %r2430, 1, 1;
	and.b32  	%r2434, %r2433, 260;
	bfe.s32 	%r2435, %r2430, 2, 1;
	and.b32  	%r2436, %r2435, 130;
	and.b32  	%r2437, %r2565, 7;
	mul.lo.s32 	%r2438, %r2437, 1057;
	add.s32 	%r2439, %r63, %r2434;
	add.s32 	%r2440, %r2439, %r2432;
	add.s32 	%r2441, %r2440, %r2436;
	add.s32 	%r2442, %r2441, %r2438;
	mul.wide.u32 	%rd90, %r2442, 4;
	add.s64 	%rd92, %rd41, %rd90;
	ld.shared.u32 	%r2554, [%rd92];
	add.s32 	%r2443, %r64, %r2434;
	add.s32 	%r2444, %r2443, %r2432;
	add.s32 	%r2445, %r2444, %r2436;
	add.s32 	%r2446, %r2445, %r2438;
	mul.wide.u32 	%rd93, %r2446, 4;
	add.s64 	%rd94, %rd41, %rd93;
	ld.shared.u32 	%r2555, [%rd94];
	// begin inline asm
	mov.b32 %r639, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r650, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r638, %r2554, -2004318072;
	mov.u32 	%r637, 983055;
	// begin inline asm
	lop3.b32 %r636, %r637, %r638, %r639, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r640, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r641, %r639, %r640;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r644, %r636, %r641;
	// end inline asm
	mov.u32 	%r648, 15728880;
	// begin inline asm
	lop3.b32 %r647, %r648, %r638, %r650, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r651, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r652, %r650, %r651;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r655, %r647, %r652;
	// end inline asm
	shr.u32 	%r660, %r638, 8;
	// begin inline asm
	lop3.b32 %r658, %r637, %r660, %r639, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r662, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r663, %r639, %r662;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r666, %r658, %r663;
	// end inline asm
	// begin inline asm
	lop3.b32 %r669, %r648, %r660, %r650, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r673, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r674, %r650, %r673;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r677, %r669, %r674;
	// end inline asm
	// begin inline asm
	mov.b32 %r685, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r696, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r684, %r2555, -2004318072;
	// begin inline asm
	lop3.b32 %r682, %r637, %r684, %r685, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r686, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r687, %r685, %r686;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r690, %r682, %r687;
	// end inline asm
	// begin inline asm
	lop3.b32 %r693, %r648, %r684, %r696, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r697, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r698, %r696, %r697;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r701, %r693, %r698;
	// end inline asm
	shr.u32 	%r706, %r684, 8;
	// begin inline asm
	lop3.b32 %r704, %r637, %r706, %r685, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r708, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r709, %r685, %r708;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r712, %r704, %r709;
	// end inline asm
	// begin inline asm
	lop3.b32 %r715, %r648, %r706, %r696, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r719, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r720, %r696, %r719;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r723, %r715, %r720;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r726, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r728, %r726, %r644;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r731, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r733, %r731, %r655;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r736, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r738, %r736, %r666;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r741, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r743, %r741, %r677;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r746, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r748, %r746, %r690;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r751, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r753, %r751, %r701;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r756, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r758, %r756, %r712;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r761, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r763, %r761, %r723;
	// end inline asm
	// begin inline asm
	mov.b32 %r771, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r782, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r770, %r2572, -2004318072;
	// begin inline asm
	lop3.b32 %r768, %r637, %r770, %r771, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r772, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r773, %r771, %r772;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r776, %r768, %r773;
	// end inline asm
	// begin inline asm
	lop3.b32 %r779, %r648, %r770, %r782, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r783, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r784, %r782, %r783;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r787, %r779, %r784;
	// end inline asm
	shr.u32 	%r792, %r770, 8;
	// begin inline asm
	lop3.b32 %r790, %r637, %r792, %r771, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r794, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r795, %r771, %r794;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r798, %r790, %r795;
	// end inline asm
	// begin inline asm
	lop3.b32 %r801, %r648, %r792, %r782, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r805, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r806, %r782, %r805;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r809, %r801, %r806;
	// end inline asm
	// begin inline asm
	mov.b32 %r817, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r828, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r816, %r2571, -2004318072;
	// begin inline asm
	lop3.b32 %r814, %r637, %r816, %r817, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r818, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r819, %r817, %r818;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r822, %r814, %r819;
	// end inline asm
	// begin inline asm
	lop3.b32 %r825, %r648, %r816, %r828, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r829, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r830, %r828, %r829;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r833, %r825, %r830;
	// end inline asm
	shr.u32 	%r838, %r816, 8;
	// begin inline asm
	lop3.b32 %r836, %r637, %r838, %r817, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r840, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r841, %r817, %r840;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r844, %r836, %r841;
	// end inline asm
	// begin inline asm
	lop3.b32 %r847, %r648, %r838, %r828, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r851, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r852, %r828, %r851;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r855, %r847, %r852;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r858, %r186, %r776, %r728;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r862, %r186, %r787, %r733;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r866, %r186, %r798, %r738;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r870, %r186, %r809, %r743;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r874, %r186, %r822, %r748;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r878, %r186, %r833, %r753;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r882, %r186, %r844, %r758;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r886, %r186, %r855, %r763;
	// end inline asm
	// begin inline asm
	mov.b32 %r895, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r906, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r894, %r2570, -2004318072;
	// begin inline asm
	lop3.b32 %r892, %r637, %r894, %r895, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r896, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r897, %r895, %r896;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r900, %r892, %r897;
	// end inline asm
	// begin inline asm
	lop3.b32 %r903, %r648, %r894, %r906, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r907, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r908, %r906, %r907;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r911, %r903, %r908;
	// end inline asm
	shr.u32 	%r916, %r894, 8;
	// begin inline asm
	lop3.b32 %r914, %r637, %r916, %r895, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r918, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r919, %r895, %r918;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r922, %r914, %r919;
	// end inline asm
	// begin inline asm
	lop3.b32 %r925, %r648, %r916, %r906, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r929, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r930, %r906, %r929;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r933, %r925, %r930;
	// end inline asm
	// begin inline asm
	mov.b32 %r941, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r952, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r940, %r2569, -2004318072;
	// begin inline asm
	lop3.b32 %r938, %r637, %r940, %r941, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r942, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r943, %r941, %r942;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r946, %r938, %r943;
	// end inline asm
	// begin inline asm
	lop3.b32 %r949, %r648, %r940, %r952, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r953, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r954, %r952, %r953;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r957, %r949, %r954;
	// end inline asm
	shr.u32 	%r962, %r940, 8;
	// begin inline asm
	lop3.b32 %r960, %r637, %r962, %r941, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r964, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r965, %r941, %r964;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r968, %r960, %r965;
	// end inline asm
	// begin inline asm
	lop3.b32 %r971, %r648, %r962, %r952, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r975, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r976, %r952, %r975;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r979, %r971, %r976;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r982, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r984, %r982, %r900, %r858;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r988, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r990, %r988, %r911, %r862;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r994, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r996, %r994, %r922, %r866;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1000, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1002, %r1000, %r933, %r870;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1006, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1008, %r1006, %r946, %r874;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1012, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1014, %r1012, %r957, %r878;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1018, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1020, %r1018, %r968, %r882;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1024, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1026, %r1024, %r979, %r886;
	// end inline asm
	// begin inline asm
	mov.b32 %r1035, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1046, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1034, %r2552, -2004318072;
	// begin inline asm
	lop3.b32 %r1032, %r637, %r1034, %r1035, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1036, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1037, %r1035, %r1036;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1040, %r1032, %r1037;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1043, %r648, %r1034, %r1046, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1047, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1048, %r1046, %r1047;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1051, %r1043, %r1048;
	// end inline asm
	shr.u32 	%r1056, %r1034, 8;
	// begin inline asm
	lop3.b32 %r1054, %r637, %r1056, %r1035, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1058, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1059, %r1035, %r1058;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1062, %r1054, %r1059;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1065, %r648, %r1056, %r1046, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1069, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1070, %r1046, %r1069;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1073, %r1065, %r1070;
	// end inline asm
	// begin inline asm
	mov.b32 %r1081, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1092, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1080, %r2553, -2004318072;
	// begin inline asm
	lop3.b32 %r1078, %r637, %r1080, %r1081, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1082, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1083, %r1081, %r1082;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1086, %r1078, %r1083;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1089, %r648, %r1080, %r1092, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1093, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1094, %r1092, %r1093;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1097, %r1089, %r1094;
	// end inline asm
	shr.u32 	%r1102, %r1080, 8;
	// begin inline asm
	lop3.b32 %r1100, %r637, %r1102, %r1081, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1104, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1105, %r1081, %r1104;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1108, %r1100, %r1105;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1111, %r648, %r1102, %r1092, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1115, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1116, %r1092, %r1115;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1119, %r1111, %r1116;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1161, %r222, %r1040, %r984;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1158, %r222, %r1051, %r990;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1170, %r222, %r1062, %r996;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1167, %r222, %r1073, %r1002;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1179, %r222, %r1086, %r1008;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1176, %r222, %r1097, %r1014;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1188, %r222, %r1108, %r1020;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1185, %r222, %r1119, %r1026;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1154, %r246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1156, %r1154, %r1158;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1159, %r243, %r1161, %r1156;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1163, %r246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1165, %r1163, %r1167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1168, %r243, %r1170, %r1165;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1172, %r246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1174, %r1172, %r1176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1177, %r243, %r1179, %r1174;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1181, %r246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1183, %r1181, %r1185;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1186, %r243, %r1188, %r1183;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1190, %r246, %r1161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1193, %r243, %r1158, %r1190;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1197, %r246, %r1170;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1200, %r243, %r1167, %r1197;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1204, %r246, %r1179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1207, %r243, %r1176, %r1204;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1211, %r246, %r1188;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1214, %r243, %r1185, %r1211;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1265, %r1262}, {%r303, %r309, %r306, %r312}, {%r1159, %r1193}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1274, %r1271}, {%r303, %r309, %r306, %r312}, {%r1168, %r1200}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1283, %r1280}, {%r303, %r309, %r306, %r312}, {%r1177, %r1207}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1292, %r1289}, {%r303, %r309, %r306, %r312}, {%r1186, %r1214}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1258, %r353;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1260, %r1258, %r1262;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1263, %r350, %r1265, %r1260;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1267, %r353;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1269, %r1267, %r1271;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1272, %r350, %r1274, %r1269;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1276, %r353;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1278, %r1276, %r1280;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1281, %r350, %r1283, %r1278;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1285, %r353;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1287, %r1285, %r1289;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1290, %r350, %r1292, %r1287;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1294, %r353, %r1265;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1297, %r350, %r1262, %r1294;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1301, %r353, %r1274;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1304, %r350, %r1271, %r1301;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1308, %r353, %r1283;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1311, %r350, %r1280, %r1308;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1315, %r353, %r1292;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1318, %r350, %r1289, %r1315;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1322, %r1323}, {%r390, %r396, %r393, %r399}, {%r1263, %r1297}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1332, %r1333}, {%r390, %r396, %r393, %r399}, {%r1272, %r1304}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1342, %r1343}, {%r390, %r396, %r393, %r399}, {%r1281, %r1311}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1352, %r1353}, {%r390, %r396, %r393, %r399}, {%r1290, %r1318}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1362, %r78, %r1322;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1365, %r78, %r1323;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1368, %r78, %r1332;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1371, %r78, %r1333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1374, %r78, %r1342;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1377, %r78, %r1343;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1380, %r78, %r1352;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1383, %r78, %r1353;
	// end inline asm
	// begin inline asm
	mov.b32 %r1386, {%rs274, %rs274};
	// end inline asm
	mov.u16 	%rs99, 18176;
	// begin inline asm
	mov.b32 %r1387, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1388, %r1362, %r1386;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1391, %r1388, %r1387;
	// end inline asm
	// begin inline asm
	mov.b32 %r1394, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1395, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1396, %r1365, %r1394;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1399, %r1396, %r1395;
	// end inline asm
	// begin inline asm
	mov.b32 %r1402, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1403, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1404, %r1368, %r1402;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1407, %r1404, %r1403;
	// end inline asm
	// begin inline asm
	mov.b32 %r1410, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1411, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1412, %r1371, %r1410;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1415, %r1412, %r1411;
	// end inline asm
	// begin inline asm
	mov.b32 %r1418, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1419, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1420, %r1374, %r1418;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1423, %r1420, %r1419;
	// end inline asm
	// begin inline asm
	mov.b32 %r1426, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1427, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1428, %r1377, %r1426;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1431, %r1428, %r1427;
	// end inline asm
	// begin inline asm
	mov.b32 %r1434, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1435, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1436, %r1380, %r1434;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1439, %r1436, %r1435;
	// end inline asm
	// begin inline asm
	mov.b32 %r1442, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1443, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1444, %r1383, %r1442;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1447, %r1444, %r1443;
	// end inline asm
	// begin inline asm
	mov.b32 %r1453, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1451, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1452, %r1453, %r1451;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1455, %r1391, %r1452;
	// end inline asm
	// begin inline asm
	mov.b32 %r1458, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1459, %r1453, %r1458;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1462, %r1399, %r1459;
	// end inline asm
	// begin inline asm
	mov.b32 %r1465, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1466, %r1453, %r1465;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1469, %r1407, %r1466;
	// end inline asm
	// begin inline asm
	mov.b32 %r1472, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1473, %r1453, %r1472;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1476, %r1415, %r1473;
	// end inline asm
	mov.u32 	%r1482, 25152;
	// begin inline asm
	prmt.b32 %r1479, %r1455, %r1469, %r1482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1483, %r1462, %r1476, %r1482;
	// end inline asm
	shl.b32 	%r1490, %r1483, 4;
	mov.u32 	%r1488, 252645135;
	// begin inline asm
	lop3.b32 %r1487, %r1488, %r1479, %r1490, 202;
	// end inline asm
	xor.b32  	%r2447, %r1487, -2004318072;
	// begin inline asm
	mov.b32 %r1494, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1492, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1493, %r1494, %r1492;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1496, %r1423, %r1493;
	// end inline asm
	// begin inline asm
	mov.b32 %r1499, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1500, %r1494, %r1499;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1503, %r1431, %r1500;
	// end inline asm
	// begin inline asm
	mov.b32 %r1506, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1507, %r1494, %r1506;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1510, %r1439, %r1507;
	// end inline asm
	// begin inline asm
	mov.b32 %r1513, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1514, %r1494, %r1513;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1517, %r1447, %r1514;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1520, %r1496, %r1510, %r1482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1524, %r1503, %r1517, %r1482;
	// end inline asm
	shl.b32 	%r1531, %r1524, 4;
	// begin inline asm
	lop3.b32 %r1528, %r1488, %r1520, %r1531, 202;
	// end inline asm
	xor.b32  	%r2448, %r1528, -2004318072;
	st.shared.u32 	[%rd135], %r2447;
	st.shared.u32 	[%rd136], %r2448;
	ld.shared.u32 	%r2566, [%rd92];
	ld.shared.u32 	%r2567, [%rd94];
	// begin inline asm
	mov.b32 %r1537, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1548, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1536, %r2566, -2004318072;
	// begin inline asm
	lop3.b32 %r1534, %r637, %r1536, %r1537, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1538, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1539, %r1537, %r1538;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1542, %r1534, %r1539;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1545, %r648, %r1536, %r1548, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1549, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1550, %r1548, %r1549;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1553, %r1545, %r1550;
	// end inline asm
	shr.u32 	%r1558, %r1536, 8;
	// begin inline asm
	lop3.b32 %r1556, %r637, %r1558, %r1537, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1560, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1561, %r1537, %r1560;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1564, %r1556, %r1561;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1567, %r648, %r1558, %r1548, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1571, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1572, %r1548, %r1571;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1575, %r1567, %r1572;
	// end inline asm
	// begin inline asm
	mov.b32 %r1583, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1594, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1582, %r2567, -2004318072;
	// begin inline asm
	lop3.b32 %r1580, %r637, %r1582, %r1583, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1584, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1585, %r1583, %r1584;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1588, %r1580, %r1585;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1591, %r648, %r1582, %r1594, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1595, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1596, %r1594, %r1595;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1599, %r1591, %r1596;
	// end inline asm
	shr.u32 	%r1604, %r1582, 8;
	// begin inline asm
	lop3.b32 %r1602, %r637, %r1604, %r1583, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1606, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1607, %r1583, %r1606;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1610, %r1602, %r1607;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1613, %r648, %r1604, %r1594, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1617, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1618, %r1594, %r1617;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1621, %r1613, %r1618;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1624, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1626, %r1624, %r1542;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1629, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1631, %r1629, %r1553;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1634, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1636, %r1634, %r1564;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1639, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1641, %r1639, %r1575;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1644, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1646, %r1644, %r1588;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1649, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1651, %r1649, %r1599;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1654, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1656, %r1654, %r1610;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1659, %r240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1661, %r1659, %r1621;
	// end inline asm
	// begin inline asm
	mov.b32 %r1669, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1680, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1666, %r637, %r894, %r1669, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1670, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1671, %r1669, %r1670;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1674, %r1666, %r1671;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1677, %r648, %r894, %r1680, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1681, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1682, %r1680, %r1681;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1685, %r1677, %r1682;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1688, %r637, %r916, %r1669, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1692, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1693, %r1669, %r1692;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1696, %r1688, %r1693;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1699, %r648, %r916, %r1680, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1703, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1704, %r1680, %r1703;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1707, %r1699, %r1704;
	// end inline asm
	// begin inline asm
	mov.b32 %r1715, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1726, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1712, %r637, %r940, %r1715, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1716, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1717, %r1715, %r1716;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1720, %r1712, %r1717;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1723, %r648, %r940, %r1726, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1727, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1728, %r1726, %r1727;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1731, %r1723, %r1728;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1734, %r637, %r962, %r1715, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1738, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1739, %r1715, %r1738;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1742, %r1734, %r1739;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1745, %r648, %r962, %r1726, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1749, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1750, %r1726, %r1749;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1753, %r1745, %r1750;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1756, %r186, %r1674, %r1626;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1760, %r186, %r1685, %r1631;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1764, %r186, %r1696, %r1636;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1768, %r186, %r1707, %r1641;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1772, %r186, %r1720, %r1646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1776, %r186, %r1731, %r1651;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1780, %r186, %r1742, %r1656;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1784, %r186, %r1753, %r1661;
	// end inline asm
	// begin inline asm
	mov.b32 %r1793, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1804, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1790, %r637, %r1034, %r1793, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1794, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1795, %r1793, %r1794;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1798, %r1790, %r1795;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1801, %r648, %r1034, %r1804, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1805, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1806, %r1804, %r1805;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1809, %r1801, %r1806;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1812, %r637, %r1056, %r1793, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1816, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1817, %r1793, %r1816;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1820, %r1812, %r1817;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1823, %r648, %r1056, %r1804, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1827, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1828, %r1804, %r1827;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1831, %r1823, %r1828;
	// end inline asm
	// begin inline asm
	mov.b32 %r1839, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1850, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1836, %r637, %r1080, %r1839, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1840, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1841, %r1839, %r1840;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1844, %r1836, %r1841;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1847, %r648, %r1080, %r1850, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1851, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1852, %r1850, %r1851;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1855, %r1847, %r1852;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1858, %r637, %r1102, %r1839, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1862, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1863, %r1839, %r1862;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1866, %r1858, %r1863;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1869, %r648, %r1102, %r1850, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1873, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1874, %r1850, %r1873;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1877, %r1869, %r1874;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1880, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1882, %r1880, %r1798, %r1756;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1886, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1888, %r1886, %r1809, %r1760;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1892, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1894, %r1892, %r1820, %r1764;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1898, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1900, %r1898, %r1831, %r1768;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1904, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1906, %r1904, %r1844, %r1772;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1910, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1912, %r1910, %r1855, %r1776;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1916, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1918, %r1916, %r1866, %r1780;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1922, %r204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1924, %r1922, %r1877, %r1784;
	// end inline asm
	// begin inline asm
	mov.b32 %r1933, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1944, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1930, %r637, %r638, %r1933, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1934, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1935, %r1933, %r1934;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1938, %r1930, %r1935;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1941, %r648, %r638, %r1944, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1945, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1946, %r1944, %r1945;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1949, %r1941, %r1946;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1952, %r637, %r660, %r1933, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1956, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1957, %r1933, %r1956;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1960, %r1952, %r1957;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1963, %r648, %r660, %r1944, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1967, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1968, %r1944, %r1967;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1971, %r1963, %r1968;
	// end inline asm
	// begin inline asm
	mov.b32 %r1979, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1990, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1976, %r637, %r684, %r1979, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1980, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1981, %r1979, %r1980;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1984, %r1976, %r1981;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1987, %r648, %r684, %r1990, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1991, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1992, %r1990, %r1991;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1995, %r1987, %r1992;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1998, %r637, %r706, %r1979, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2002, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2003, %r1979, %r2002;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2006, %r1998, %r2003;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2009, %r648, %r706, %r1990, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2013, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2014, %r1990, %r2013;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2017, %r2009, %r2014;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2059, %r222, %r1938, %r1882;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2056, %r222, %r1949, %r1888;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2068, %r222, %r1960, %r1894;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2065, %r222, %r1971, %r1900;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2077, %r222, %r1984, %r1906;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2074, %r222, %r1995, %r1912;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2086, %r222, %r2006, %r1918;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2083, %r222, %r2017, %r1924;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2052, %r246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2054, %r2052, %r2056;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2057, %r243, %r2059, %r2054;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2061, %r246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2063, %r2061, %r2065;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2066, %r243, %r2068, %r2063;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2070, %r246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2072, %r2070, %r2074;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2075, %r243, %r2077, %r2072;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2079, %r246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2081, %r2079, %r2083;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2084, %r243, %r2086, %r2081;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2088, %r246, %r2059;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2091, %r243, %r2056, %r2088;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2095, %r246, %r2068;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2098, %r243, %r2065, %r2095;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2102, %r246, %r2077;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2105, %r243, %r2074, %r2102;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2109, %r246, %r2086;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2112, %r243, %r2083, %r2109;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2163, %r2160}, {%r303, %r309, %r306, %r312}, {%r2057, %r2091}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2172, %r2169}, {%r303, %r309, %r306, %r312}, {%r2066, %r2098}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2181, %r2178}, {%r303, %r309, %r306, %r312}, {%r2075, %r2105}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2190, %r2187}, {%r303, %r309, %r306, %r312}, {%r2084, %r2112}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2156, %r353;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2158, %r2156, %r2160;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2161, %r350, %r2163, %r2158;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2165, %r353;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2167, %r2165, %r2169;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2170, %r350, %r2172, %r2167;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2174, %r353;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2176, %r2174, %r2178;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2179, %r350, %r2181, %r2176;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2183, %r353;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2185, %r2183, %r2187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2188, %r350, %r2190, %r2185;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2192, %r353, %r2163;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2195, %r350, %r2160, %r2192;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2199, %r353, %r2172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2202, %r350, %r2169, %r2199;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2206, %r353, %r2181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2209, %r350, %r2178, %r2206;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2213, %r353, %r2190;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2216, %r350, %r2187, %r2213;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2220, %r2221}, {%r390, %r396, %r393, %r399}, {%r2161, %r2195}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2230, %r2231}, {%r390, %r396, %r393, %r399}, {%r2170, %r2202}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2240, %r2241}, {%r390, %r396, %r393, %r399}, {%r2179, %r2209}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2250, %r2251}, {%r390, %r396, %r393, %r399}, {%r2188, %r2216}, {%r2544, %r2544};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2260, %r78, %r2220;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2263, %r78, %r2221;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2266, %r78, %r2230;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2269, %r78, %r2231;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2272, %r78, %r2240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2275, %r78, %r2241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2278, %r78, %r2250;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2281, %r78, %r2251;
	// end inline asm
	// begin inline asm
	mov.b32 %r2284, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2285, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2286, %r2260, %r2284;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2289, %r2286, %r2285;
	// end inline asm
	// begin inline asm
	mov.b32 %r2292, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2293, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2294, %r2263, %r2292;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2297, %r2294, %r2293;
	// end inline asm
	// begin inline asm
	mov.b32 %r2300, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2301, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2302, %r2266, %r2300;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2305, %r2302, %r2301;
	// end inline asm
	// begin inline asm
	mov.b32 %r2308, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2309, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2310, %r2269, %r2308;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2313, %r2310, %r2309;
	// end inline asm
	// begin inline asm
	mov.b32 %r2316, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2317, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2318, %r2272, %r2316;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2321, %r2318, %r2317;
	// end inline asm
	// begin inline asm
	mov.b32 %r2324, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2325, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2326, %r2275, %r2324;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2329, %r2326, %r2325;
	// end inline asm
	// begin inline asm
	mov.b32 %r2332, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2333, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2334, %r2278, %r2332;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2337, %r2334, %r2333;
	// end inline asm
	// begin inline asm
	mov.b32 %r2340, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2341, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2342, %r2281, %r2340;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2345, %r2342, %r2341;
	// end inline asm
	// begin inline asm
	mov.b32 %r2351, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2349, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2350, %r2351, %r2349;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2353, %r2289, %r2350;
	// end inline asm
	// begin inline asm
	mov.b32 %r2356, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2357, %r2351, %r2356;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2360, %r2297, %r2357;
	// end inline asm
	// begin inline asm
	mov.b32 %r2363, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2364, %r2351, %r2363;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2367, %r2305, %r2364;
	// end inline asm
	// begin inline asm
	mov.b32 %r2370, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2371, %r2351, %r2370;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2374, %r2313, %r2371;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2377, %r2353, %r2367, %r1482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2381, %r2360, %r2374, %r1482;
	// end inline asm
	shl.b32 	%r2388, %r2381, 4;
	// begin inline asm
	lop3.b32 %r2385, %r1488, %r2377, %r2388, 202;
	// end inline asm
	xor.b32  	%r2449, %r2385, -2004318072;
	// begin inline asm
	mov.b32 %r2392, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2390, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2391, %r2392, %r2390;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2394, %r2321, %r2391;
	// end inline asm
	// begin inline asm
	mov.b32 %r2397, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2398, %r2392, %r2397;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2401, %r2329, %r2398;
	// end inline asm
	// begin inline asm
	mov.b32 %r2404, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2405, %r2392, %r2404;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2408, %r2337, %r2405;
	// end inline asm
	// begin inline asm
	mov.b32 %r2411, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2412, %r2392, %r2411;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2415, %r2345, %r2412;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2418, %r2394, %r2408, %r1482;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2422, %r2401, %r2415, %r1482;
	// end inline asm
	shl.b32 	%r2429, %r2422, 4;
	// begin inline asm
	lop3.b32 %r2426, %r1488, %r2418, %r2429, 202;
	// end inline asm
	xor.b32  	%r2450, %r2426, -2004318072;
	st.shared.u32 	[%rd135], %r2449;
	st.shared.u32 	[%rd136], %r2450;
	add.s32 	%r2568, %r2568, 32;
	add.s64 	%rd136, %rd136, 4228;
	add.s64 	%rd135, %rd135, 4228;
	add.s32 	%r2565, %r2565, 1;
	setp.eq.s32 	%p217, %r2568, 256;
	mov.u32 	%r2569, %r2555;
	mov.u32 	%r2570, %r2554;
	mov.u32 	%r2571, %r2553;
	mov.u32 	%r2572, %r2552;
	@%p217 bra 	$L__BB0_85;
	bra.uni 	$L__BB0_84;
$L__BB0_85:                             // %guard_exit10491
                                        //   in Loop: Header=BB0_83 Depth=1
	bar.sync 	0;
	or.b32  	%r127, %r71, %r56;
	ld.shared.u32 	%r2456, [%rd14];
	ld.shared.u32 	%r2457, [%rd15+128];
	ld.shared.u32 	%r2464, [%rd15+4];
	ld.shared.u32 	%r2465, [%rd15+132];
	ld.shared.u32 	%r2472, [%rd16];
	ld.shared.u32 	%r2473, [%rd17+128];
	ld.shared.u32 	%r2480, [%rd17+4];
	ld.shared.u32 	%r2481, [%rd17+132];
	ld.shared.u32 	%r2488, [%rd18];
	ld.shared.u32 	%r2489, [%rd19+128];
	ld.shared.u32 	%r2496, [%rd19+4];
	ld.shared.u32 	%r2497, [%rd19+132];
	ld.shared.u32 	%r2504, [%rd20];
	ld.shared.u32 	%r2505, [%rd21+128];
	ld.shared.u32 	%r2512, [%rd21+4];
	ld.shared.u32 	%r2513, [%rd21+132];
	// begin inline asm
	prmt.b32 %r2451, %r2456, %r2457, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2455, %r2456, %r2457, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2459, %r2464, %r2465, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2463, %r2464, %r2465, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2467, %r2472, %r2473, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2471, %r2472, %r2473, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2475, %r2480, %r2481, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2479, %r2480, %r2481, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2483, %r2488, %r2489, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2487, %r2488, %r2489, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2491, %r2496, %r2497, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2495, %r2496, %r2497, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2499, %r2504, %r2505, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2503, %r2504, %r2505, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2507, %r2512, %r2513, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2511, %r2512, %r2513, %r549;
	// end inline asm
	selp.b32 	%r2515, %r2455, %r2451, %p204;
	shfl.sync.bfly.b32	%r2516, %r2515, 8, 31, -1;
	selp.b32 	%r2517, %r2463, %r2459, %p204;
	shfl.sync.bfly.b32	%r2518, %r2517, 8, 31, -1;
	selp.b32 	%r2519, %r2471, %r2467, %p204;
	shfl.sync.bfly.b32	%r132, %r2519, 8, 31, -1;
	selp.b32 	%r2520, %r2479, %r2475, %p204;
	shfl.sync.bfly.b32	%r133, %r2520, 8, 31, -1;
	selp.b32 	%r2521, %r2487, %r2483, %p204;
	shfl.sync.bfly.b32	%r2522, %r2521, 8, 31, -1;
	selp.b32 	%r134, %r2483, %r2522, %p204;
	selp.b32 	%r135, %r2522, %r2487, %p204;
	selp.b32 	%r2523, %r2495, %r2491, %p204;
	shfl.sync.bfly.b32	%r2524, %r2523, 8, 31, -1;
	selp.b32 	%r136, %r2491, %r2524, %p204;
	selp.b32 	%r137, %r2524, %r2495, %p204;
	selp.b32 	%r2525, %r2503, %r2499, %p204;
	shfl.sync.bfly.b32	%r2526, %r2525, 8, 31, -1;
	selp.b32 	%r138, %r2499, %r2526, %p204;
	selp.b32 	%r139, %r2526, %r2503, %p204;
	selp.b32 	%r2527, %r2511, %r2507, %p204;
	shfl.sync.bfly.b32	%r2528, %r2527, 8, 31, -1;
	selp.b32 	%r140, %r2507, %r2528, %p204;
	selp.b32 	%r141, %r2528, %r2511, %p204;
	shl.b32 	%r2545, %r127, 13;
	@%p218 bra 	$L__BB0_117;
// %bb.86:                              // %guard_exit10491.pass10129_crit_edge
                                        //   in Loop: Header=BB0_83 Depth=1
	or.b32  	%r2537, %r2545, %r61;
	or.b32  	%r2573, %r2537, %r62;
	bra.uni 	$L__BB0_118;
$L__BB0_119:                            // %L23855
	st.global.u32 	[%rd4], %r2544;
	ret;
$L__BB0_7:                              // %L166
	mov.u32 	%r2543, 2;
	st.global.u32 	[%rd4], %r2543;
	mov.u64 	%rd133, exception2086;
	cvta.global.u64 	%rd134, %rd133;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd134;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r143;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r2542, 3;
	st.global.u32 	[%rd4], %r2542;
	mov.u64 	%rd131, exception2086;
	cvta.global.u64 	%rd132, %rd131;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd132;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r143;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd35, exception1;
	cvta.global.u64 	%rd36, %rd35;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd36;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r143;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
