// Seed: 280730712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1 or 1) id_4 = id_5;
  wire id_6;
  assign id_5 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output wand  id_1,
    output wand  id_2,
    input  wire  id_3,
    input  wor   id_4,
    output wand  id_5,
    input  tri   id_6
    , id_14,
    input  uwire id_7,
    output tri   id_8
    , id_15,
    output wand  id_9,
    input  wand  id_10,
    output wire  id_11,
    input  wor   id_12
);
  module_0(
      id_14, id_15, id_15, id_14, id_14
  );
endmodule
