Total Cycles:                              933392 (1.86678 msec)
Execution Cycles:                          799969 ( 85.71%)
Stall Cycles:                              133423 ( 14.29%)
Nops:                                      122236 ( 13.10%)
Executed operations:                      1096825

Executed branches:                         154458 ( 14.08% ops)(19.31% insts)
Not taken branches:                         34229 (  3.12% ops)( 4.28% insts)(22.16% br)
Taken branches:                            120229 ( 10.96% ops)(15.03% insts)(77.84% br)
  Taken uncond branches:                    64437 (  5.87% ops)( 8.05% insts)(41.72% br)
  Taken cond branches:                      55792 (  5.09% ops)( 6.97% insts)(36.12% br)
Size of Loaded Code:                        28800 Bytes

Instruction Memory Operations:
  Accesses:                                714086
    Hits (Hit Rate):                       713922 ( 99.98%)
    Misses (Miss Rate):                       164 (  0.02%)
Instruction Memory Stall Cycles
  Total (in cycles):                         7623 (100.00%)
    Due to Misses:                           7380 ( 96.81%)
    Due to Bus Conflicts:                     243 (  3.19%)

Data Memory Operations:                     Cache          
  Accesses:                                367463 (100.00%)
    Hits (Hit Rate):                       367309 ( 99.96%)
    Misses (Miss Rate):                       154 (  0.04%)
  Write Backs (% of Misses):                   32 ( 20.78%)
Data Memory Stall Cycles
  Total (in cycles):                         5571 (100.00%)
    Due to Misses:                           5544 ( 99.52%)
    Due to Bus Conflicts:                      27 (  0.48%)

Percentage Bus Bandwidth Consumed:           1.50%


Avg. IPC (no stalls):   1.37
Avg. IPC (with stalls): 1.18

  cycle counter =       799969
  total ops     =      1096825
   width[ 0] =        11883
   width[ 1] =       373401
   width[ 2] =       192934
   width[ 3] =        60504
   width[ 4] =        39011

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
      357333    38.28       319167    39.90          432     0.05         2430     0.30 _vfprintf_r
      234017    25.07       205068    25.63           72     0.01          675     0.08 __sfvwrite
       90238     9.67        69632     8.70           36     0.00           90     0.01 mbtowc
       48819     5.23        38581     4.82         1152     0.14          270     0.03 _bcopy
       36014     3.86        28226     3.53           -0    -0.00           90     0.01 __wrap_memmove
       32858     3.52        26624     3.33           -0    -0.00           90     0.01 __sprint
       27918     2.99        25600     3.20          180     0.02           90     0.01 printf
       20985     2.25        20241     2.53           -0    -0.00          225     0.03 _i_udiv
       20556     2.20        19722     2.47           -0    -0.00          270     0.03 _i_urem
       11435     1.23         9216     1.15           36     0.00           90     0.01 vfprintf
       10366     1.11         8192     1.02           36     0.00           90     0.01 localeconv
        3117     0.33         2048     0.26            0     0.00           45     0.01 _localeconv_r
         675     0.07          357     0.04            0     0.00          270     0.03 fflush
         624     0.07           56     0.01          108     0.01          405     0.05 __smakebuf
         475     0.05           64     0.01           72     0.01          315     0.04 _malloc_r
         390     0.04           45     0.01          252     0.03           90     0.01 std
         327     0.04          100     0.01           72     0.01          135     0.02 _write_r
         318     0.03           49     0.01           36     0.00          225     0.03 _morecore_r
         292     0.03           18     0.00          108     0.01          135     0.02 _fstat_r
         283     0.03           52     0.01            0     0.00          225     0.03 __swsetup
         265     0.03          110     0.01           -0    -0.00          135     0.02 __swrite
         250     0.03           21     0.00           -0    -0.00          180     0.02 __sinit
         248     0.03           27     0.00           36     0.00          180     0.02 exit
         199     0.02           54     0.01            0     0.00          135     0.02 _fwalk
         186     0.02           48     0.01           36     0.00           90     0.01 _sbrk_r
          54     0.01            7     0.00            0     0.00           45     0.01 _cleanup_r
       35150          2880           360  (others not profiled)

Simulation time  =     0.1378 s
Simulation speed =     7.9607 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


