Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/juan/Proyecto final/utn_rfid/VERILOG/Manchester/ISE Manchester/proyecto/tb_man_mod_isim_beh.exe -prj /home/juan/Proyecto final/utn_rfid/VERILOG/Manchester/ISE Manchester/proyecto/tb_man_mod_beh.prj tb_man_mod work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/juan/Proyecto final/utn_rfid/VERILOG/Manchester/ISE Manchester/proyecto/manch_mod.v" into library work
Analyzing Verilog file "/home/juan/Proyecto final/utn_rfid/VERILOG/Manchester/ISE Manchester/proyecto/tb_man_mod.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94684 KB
Fuse CPU Usage: 1370 ms
Compiling module man_mod
Compiling module tb_man_mod
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/juan/Proyecto final/utn_rfid/VERILOG/Manchester/ISE Manchester/proyecto/tb_man_mod_isim_beh.exe
Fuse Memory Usage: 654924 KB
Fuse CPU Usage: 1380 ms
GCC CPU Usage: 1240 ms
