
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000073a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  0000073a  000007ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  00800066  00800066  000007d4  2**0
                  ALLOC
  3 .stab         00000ca8  00000000  00000000  000007d4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000095f  00000000  00000000  0000147c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	47 c0       	rjmp	.+142    	; 0x92 <__vector_1>
   4:	29 c0       	rjmp	.+82     	; 0x58 <__bad_interrupt>
   6:	28 c0       	rjmp	.+80     	; 0x58 <__bad_interrupt>
   8:	27 c0       	rjmp	.+78     	; 0x58 <__bad_interrupt>
   a:	26 c0       	rjmp	.+76     	; 0x58 <__bad_interrupt>
   c:	a3 c0       	rjmp	.+326    	; 0x154 <__vector_6>
   e:	24 c0       	rjmp	.+72     	; 0x58 <__bad_interrupt>
  10:	23 c0       	rjmp	.+70     	; 0x58 <__bad_interrupt>
  12:	22 c0       	rjmp	.+68     	; 0x58 <__bad_interrupt>
  14:	21 c0       	rjmp	.+66     	; 0x58 <__bad_interrupt>
  16:	20 c0       	rjmp	.+64     	; 0x58 <__bad_interrupt>
  18:	1f c0       	rjmp	.+62     	; 0x58 <__bad_interrupt>
  1a:	1e c0       	rjmp	.+60     	; 0x58 <__bad_interrupt>
  1c:	1d c0       	rjmp	.+58     	; 0x58 <__bad_interrupt>
  1e:	1c c0       	rjmp	.+56     	; 0x58 <__bad_interrupt>
  20:	1b c0       	rjmp	.+54     	; 0x58 <__bad_interrupt>
  22:	1a c0       	rjmp	.+52     	; 0x58 <__bad_interrupt>
  24:	19 c0       	rjmp	.+50     	; 0x58 <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf ed       	ldi	r28, 0xDF	; 223
  2c:	cd bf       	out	0x3d, r28	; 61

0000002e <__do_copy_data>:
  2e:	10 e0       	ldi	r17, 0x00	; 0
  30:	a0 e6       	ldi	r26, 0x60	; 96
  32:	b0 e0       	ldi	r27, 0x00	; 0
  34:	ea e3       	ldi	r30, 0x3A	; 58
  36:	f7 e0       	ldi	r31, 0x07	; 7
  38:	02 c0       	rjmp	.+4      	; 0x3e <.do_copy_data_start>

0000003a <.do_copy_data_loop>:
  3a:	05 90       	lpm	r0, Z+
  3c:	0d 92       	st	X+, r0

0000003e <.do_copy_data_start>:
  3e:	a6 36       	cpi	r26, 0x66	; 102
  40:	b1 07       	cpc	r27, r17
  42:	d9 f7       	brne	.-10     	; 0x3a <.do_copy_data_loop>

00000044 <__do_clear_bss>:
  44:	10 e0       	ldi	r17, 0x00	; 0
  46:	a6 e6       	ldi	r26, 0x66	; 102
  48:	b0 e0       	ldi	r27, 0x00	; 0
  4a:	01 c0       	rjmp	.+2      	; 0x4e <.do_clear_bss_start>

0000004c <.do_clear_bss_loop>:
  4c:	1d 92       	st	X+, r1

0000004e <.do_clear_bss_start>:
  4e:	aa 36       	cpi	r26, 0x6A	; 106
  50:	b1 07       	cpc	r27, r17
  52:	e1 f7       	brne	.-8      	; 0x4c <.do_clear_bss_loop>
  54:	ef d2       	rcall	.+1502   	; 0x634 <main>
  56:	6f c3       	rjmp	.+1758   	; 0x736 <_exit>

00000058 <__bad_interrupt>:
  58:	d3 cf       	rjmp	.-90     	; 0x0 <__vectors>

0000005a <vTIMER0_ini>:
//void vLED_off_all (void);
//void vUSART1_ini (void);

void vTIMER0_ini (void)
{
	TCCR0A = 0x00 | (0 << COM0A1) | (0 << COM0A0) | (0 << COM0B1) | (0 << COM0B0) | (0 << WGM01) | (0 << WGM00);
  5a:	10 be       	out	0x30, r1	; 48
	// TCCR0A = 0x00
	TCCR0B = 0x00 | (0 << FOC0A) | (0 << FOC0B) | (0 << WGM02) | (0 << CS02) | (1 << CS01) | (0 << CS00); //010 - 8 prescaler
  5c:	82 e0       	ldi	r24, 0x02	; 2
  5e:	83 bf       	out	0x33, r24	; 51
	// TCCR0B = 0x01
	TCNT0 = 0x00;
  60:	12 be       	out	0x32, r1	; 50
	// TCNT0 = 0
	TIMSK |= (0 << OCIE0B) | (1 << TOIE0) | (0 << OCIE0A);
  62:	89 b7       	in	r24, 0x39	; 57
  64:	82 60       	ori	r24, 0x02	; 2
  66:	89 bf       	out	0x39, r24	; 57
	// TIMSK = 0x02
}
  68:	08 95       	ret

0000006a <vINT0_ini>:

void vINT0_ini (void)
{
	GIMSK |= (0x01 << 6);
  6a:	8b b7       	in	r24, 0x3b	; 59
  6c:	80 64       	ori	r24, 0x40	; 64
  6e:	8b bf       	out	0x3b, r24	; 59
	//Interrupt enable INT0
	MCUCR |= (0x01 << ISC01) | (0x00 << ISC00);
  70:	85 b7       	in	r24, 0x35	; 53
  72:	82 60       	ori	r24, 0x02	; 2
  74:	85 bf       	out	0x35, r24	; 53
	//ISC01 = 1, ISC00 = 0: Iterrupt flag on rising edge
}
  76:	08 95       	ret

00000078 <vPORTS_ini>:

void vPORTS_ini (void)
{
	PORT_INI_LED1 |= (0x01 << PIN_LED1);
  78:	b8 9a       	sbi	0x17, 0	; 23
	PORT_INI_LED2 |= (0x01 << PIN_LED2);
  7a:	b9 9a       	sbi	0x17, 1	; 23
	PORT_INI_LED3 |= (0x01 << PIN_LED3);
  7c:	ba 9a       	sbi	0x17, 2	; 23
	PORT_INI_LED4 |= (0x01 << PIN_LED4);
  7e:	bb 9a       	sbi	0x17, 3	; 23
	PORT_INI_LED5 |= (0x01 << PIN_LED5);
  80:	bc 9a       	sbi	0x17, 4	; 23
	PORT_INI_LED6 |= (0x01 << PIN_LED6);
  82:	bd 9a       	sbi	0x17, 5	; 23
	PORT_INI_LED7 |= (0x01 << PIN_LED7);
  84:	be 9a       	sbi	0x17, 6	; 23
	PORT_INI_LED8 |= (0x01 << PIN_LED8);
  86:	bf 9a       	sbi	0x17, 7	; 23
	PORT_INI_LED9 |= (0x01 << PIN_LED9);
  88:	8b 9a       	sbi	0x11, 3	; 17
	PORT_INI_LED10 |= (0x01 << PIN_LED10);
  8a:	8c 9a       	sbi	0x11, 4	; 17
	PORT_INI_LED11 |= (0x01 << PIN_LED11);
  8c:	8d 9a       	sbi	0x11, 5	; 17
	PORT_INI_LED12 |= (0x01 << PIN_LED12);
  8e:	8e 9a       	sbi	0x11, 6	; 17
}
  90:	08 95       	ret

00000092 <__vector_1>:
//   12|##|  |  |  |  |  |  |  |  |##|##|##|
//   --+--+--+--+--+--+--+--+--+--+--+--+--+


SIGNAL (INT0_vect)
{
  92:	1f 92       	push	r1
  94:	0f 92       	push	r0
  96:	0f b6       	in	r0, 0x3f	; 63
  98:	0f 92       	push	r0
  9a:	11 24       	eor	r1, r1
  9c:	2f 93       	push	r18
  9e:	3f 93       	push	r19
  a0:	4f 93       	push	r20
  a2:	5f 93       	push	r21
  a4:	6f 93       	push	r22
  a6:	7f 93       	push	r23
  a8:	8f 93       	push	r24
  aa:	9f 93       	push	r25
  ac:	af 93       	push	r26
  ae:	bf 93       	push	r27
  b0:	ef 93       	push	r30
  b2:	ff 93       	push	r31
	if (ovrflw_cnt > 20)	// Debouncing (~10,24ms)
  b4:	80 91 66 00 	lds	r24, 0x0066
  b8:	90 91 67 00 	lds	r25, 0x0067
  bc:	a0 91 68 00 	lds	r26, 0x0068
  c0:	b0 91 69 00 	lds	r27, 0x0069
  c4:	45 97       	sbiw	r24, 0x15	; 21
  c6:	a1 05       	cpc	r26, r1
  c8:	b1 05       	cpc	r27, r1
  ca:	98 f1       	brcs	.+102    	; 0x132 <__stack+0x53>
	{
		//Calculate the time for one segment, 12 segments equal one revolution
		segment_times = ovrflw_cnt / 12;
  cc:	60 91 66 00 	lds	r22, 0x0066
  d0:	70 91 67 00 	lds	r23, 0x0067
  d4:	80 91 68 00 	lds	r24, 0x0068
  d8:	90 91 69 00 	lds	r25, 0x0069
  dc:	2c e0       	ldi	r18, 0x0C	; 12
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	40 e0       	ldi	r20, 0x00	; 0
  e2:	50 e0       	ldi	r21, 0x00	; 0
  e4:	eb d2       	rcall	.+1494   	; 0x6bc <__udivmodsi4>
  e6:	c9 01       	movw	r24, r18
  e8:	da 01       	movw	r26, r20
  ea:	80 93 60 00 	sts	0x0060, r24
  ee:	90 93 61 00 	sts	0x0061, r25
  f2:	a0 93 62 00 	sts	0x0062, r26
  f6:	b0 93 63 00 	sts	0x0063, r27
		//Reset counter, time for the next revolution is measured
		ovrflw_cnt = 0;
  fa:	10 92 66 00 	sts	0x0066, r1
  fe:	10 92 67 00 	sts	0x0067, r1
 102:	10 92 68 00 	sts	0x0068, r1
 106:	10 92 69 00 	sts	0x0069, r1
		//Start of time segment 00
		if (switche_on == 1)
 10a:	80 91 64 00 	lds	r24, 0x0064
 10e:	81 30       	cpi	r24, 0x01	; 1
 110:	81 f4       	brne	.+32     	; 0x132 <__stack+0x53>
		{
			mLEDs_off();	//Reset all LEDs to start fresh
 112:	c0 98       	cbi	0x18, 0	; 24
 114:	c1 98       	cbi	0x18, 1	; 24
 116:	c2 98       	cbi	0x18, 2	; 24
 118:	c3 98       	cbi	0x18, 3	; 24
 11a:	c4 98       	cbi	0x18, 4	; 24
 11c:	c5 98       	cbi	0x18, 5	; 24
 11e:	c6 98       	cbi	0x18, 6	; 24
 120:	c7 98       	cbi	0x18, 7	; 24
 122:	93 98       	cbi	0x12, 3	; 18
 124:	94 98       	cbi	0x12, 4	; 18
 126:	95 98       	cbi	0x12, 5	; 18
 128:	96 98       	cbi	0x12, 6	; 18
			mLED11_on();		
 12a:	95 9a       	sbi	0x12, 5	; 18
			mLED10_on();
 12c:	94 9a       	sbi	0x12, 4	; 18
			mLED9_on();
 12e:	93 9a       	sbi	0x12, 3	; 18
			mLED8_on();
 130:	c7 9a       	sbi	0x18, 7	; 24
		}
	}
}
 132:	ff 91       	pop	r31
 134:	ef 91       	pop	r30
 136:	bf 91       	pop	r27
 138:	af 91       	pop	r26
 13a:	9f 91       	pop	r25
 13c:	8f 91       	pop	r24
 13e:	7f 91       	pop	r23
 140:	6f 91       	pop	r22
 142:	5f 91       	pop	r21
 144:	4f 91       	pop	r20
 146:	3f 91       	pop	r19
 148:	2f 91       	pop	r18
 14a:	0f 90       	pop	r0
 14c:	0f be       	out	0x3f, r0	; 63
 14e:	0f 90       	pop	r0
 150:	1f 90       	pop	r1
 152:	18 95       	reti

00000154 <__vector_6>:

SIGNAL (SIG_TIMER0_OVF) //8*0.064ms
{
 154:	1f 92       	push	r1
 156:	0f 92       	push	r0
 158:	0f b6       	in	r0, 0x3f	; 63
 15a:	0f 92       	push	r0
 15c:	11 24       	eor	r1, r1
 15e:	ef 92       	push	r14
 160:	ff 92       	push	r15
 162:	0f 93       	push	r16
 164:	1f 93       	push	r17
 166:	2f 93       	push	r18
 168:	3f 93       	push	r19
 16a:	4f 93       	push	r20
 16c:	5f 93       	push	r21
 16e:	6f 93       	push	r22
 170:	7f 93       	push	r23
 172:	8f 93       	push	r24
 174:	9f 93       	push	r25
 176:	af 93       	push	r26
 178:	bf 93       	push	r27
 17a:	ef 93       	push	r30
 17c:	ff 93       	push	r31
	ovrflw_cnt++;
 17e:	80 91 66 00 	lds	r24, 0x0066
 182:	90 91 67 00 	lds	r25, 0x0067
 186:	a0 91 68 00 	lds	r26, 0x0068
 18a:	b0 91 69 00 	lds	r27, 0x0069
 18e:	01 96       	adiw	r24, 0x01	; 1
 190:	a1 1d       	adc	r26, r1
 192:	b1 1d       	adc	r27, r1
 194:	80 93 66 00 	sts	0x0066, r24
 198:	90 93 67 00 	sts	0x0067, r25
 19c:	a0 93 68 00 	sts	0x0068, r26
 1a0:	b0 93 69 00 	sts	0x0069, r27
	if (switche_on == 1)
 1a4:	80 91 64 00 	lds	r24, 0x0064
 1a8:	81 30       	cpi	r24, 0x01	; 1
 1aa:	09 f0       	breq	.+2      	; 0x1ae <__vector_6+0x5a>
 1ac:	4f c1       	rjmp	.+670    	; 0x44c <__vector_6+0x2f8>
	{
		if (ovrflw_cnt == (segment_times * 1))		//Start of time segment 01
 1ae:	20 91 66 00 	lds	r18, 0x0066
 1b2:	30 91 67 00 	lds	r19, 0x0067
 1b6:	40 91 68 00 	lds	r20, 0x0068
 1ba:	50 91 69 00 	lds	r21, 0x0069
 1be:	80 91 60 00 	lds	r24, 0x0060
 1c2:	90 91 61 00 	lds	r25, 0x0061
 1c6:	a0 91 62 00 	lds	r26, 0x0062
 1ca:	b0 91 63 00 	lds	r27, 0x0063
 1ce:	28 17       	cp	r18, r24
 1d0:	39 07       	cpc	r19, r25
 1d2:	4a 07       	cpc	r20, r26
 1d4:	5b 07       	cpc	r21, r27
 1d6:	11 f4       	brne	.+4      	; 0x1dc <__vector_6+0x88>
		{
			mLED12_on();
 1d8:	96 9a       	sbi	0x12, 6	; 18
			mLED8_off();
 1da:	c7 98       	cbi	0x18, 7	; 24
		} 
		if (ovrflw_cnt == (segment_times * 2))		//Start of time segment 02
 1dc:	20 91 66 00 	lds	r18, 0x0066
 1e0:	30 91 67 00 	lds	r19, 0x0067
 1e4:	40 91 68 00 	lds	r20, 0x0068
 1e8:	50 91 69 00 	lds	r21, 0x0069
 1ec:	80 91 60 00 	lds	r24, 0x0060
 1f0:	90 91 61 00 	lds	r25, 0x0061
 1f4:	a0 91 62 00 	lds	r26, 0x0062
 1f8:	b0 91 63 00 	lds	r27, 0x0063
 1fc:	88 0f       	add	r24, r24
 1fe:	99 1f       	adc	r25, r25
 200:	aa 1f       	adc	r26, r26
 202:	bb 1f       	adc	r27, r27
 204:	28 17       	cp	r18, r24
 206:	39 07       	cpc	r19, r25
 208:	4a 07       	cpc	r20, r26
 20a:	5b 07       	cpc	r21, r27
 20c:	11 f4       	brne	.+4      	; 0x212 <__vector_6+0xbe>
		{
			mLED1_on();
 20e:	c0 9a       	sbi	0x18, 0	; 24
			mLED9_off();
 210:	93 98       	cbi	0x12, 3	; 18
		} 
		if (ovrflw_cnt == (segment_times * 3))		//Start of time segment 03
 212:	e0 90 66 00 	lds	r14, 0x0066
 216:	f0 90 67 00 	lds	r15, 0x0067
 21a:	00 91 68 00 	lds	r16, 0x0068
 21e:	10 91 69 00 	lds	r17, 0x0069
 222:	20 91 60 00 	lds	r18, 0x0060
 226:	30 91 61 00 	lds	r19, 0x0061
 22a:	40 91 62 00 	lds	r20, 0x0062
 22e:	50 91 63 00 	lds	r21, 0x0063
 232:	da 01       	movw	r26, r20
 234:	c9 01       	movw	r24, r18
 236:	88 0f       	add	r24, r24
 238:	99 1f       	adc	r25, r25
 23a:	aa 1f       	adc	r26, r26
 23c:	bb 1f       	adc	r27, r27
 23e:	82 0f       	add	r24, r18
 240:	93 1f       	adc	r25, r19
 242:	a4 1f       	adc	r26, r20
 244:	b5 1f       	adc	r27, r21
 246:	e8 16       	cp	r14, r24
 248:	f9 06       	cpc	r15, r25
 24a:	0a 07       	cpc	r16, r26
 24c:	1b 07       	cpc	r17, r27
 24e:	11 f4       	brne	.+4      	; 0x254 <__vector_6+0x100>
		{
			mLED2_on();
 250:	c1 9a       	sbi	0x18, 1	; 24
			mLED10_off();
 252:	94 98       	cbi	0x12, 4	; 18
		} 
		if (ovrflw_cnt == (segment_times * 4))		//Start of time segment 04
 254:	20 91 66 00 	lds	r18, 0x0066
 258:	30 91 67 00 	lds	r19, 0x0067
 25c:	40 91 68 00 	lds	r20, 0x0068
 260:	50 91 69 00 	lds	r21, 0x0069
 264:	80 91 60 00 	lds	r24, 0x0060
 268:	90 91 61 00 	lds	r25, 0x0061
 26c:	a0 91 62 00 	lds	r26, 0x0062
 270:	b0 91 63 00 	lds	r27, 0x0063
 274:	12 e0       	ldi	r17, 0x02	; 2
 276:	88 0f       	add	r24, r24
 278:	99 1f       	adc	r25, r25
 27a:	aa 1f       	adc	r26, r26
 27c:	bb 1f       	adc	r27, r27
 27e:	1a 95       	dec	r17
 280:	d1 f7       	brne	.-12     	; 0x276 <__vector_6+0x122>
 282:	28 17       	cp	r18, r24
 284:	39 07       	cpc	r19, r25
 286:	4a 07       	cpc	r20, r26
 288:	5b 07       	cpc	r21, r27
 28a:	11 f4       	brne	.+4      	; 0x290 <__vector_6+0x13c>
		{
			mLED3_on();
 28c:	c2 9a       	sbi	0x18, 2	; 24
			mLED11_off();
 28e:	95 98       	cbi	0x12, 5	; 18
		} 
		if (ovrflw_cnt == (segment_times * 5))		//Start of time segment 05
 290:	e0 90 66 00 	lds	r14, 0x0066
 294:	f0 90 67 00 	lds	r15, 0x0067
 298:	00 91 68 00 	lds	r16, 0x0068
 29c:	10 91 69 00 	lds	r17, 0x0069
 2a0:	20 91 60 00 	lds	r18, 0x0060
 2a4:	30 91 61 00 	lds	r19, 0x0061
 2a8:	40 91 62 00 	lds	r20, 0x0062
 2ac:	50 91 63 00 	lds	r21, 0x0063
 2b0:	da 01       	movw	r26, r20
 2b2:	c9 01       	movw	r24, r18
 2b4:	f2 e0       	ldi	r31, 0x02	; 2
 2b6:	88 0f       	add	r24, r24
 2b8:	99 1f       	adc	r25, r25
 2ba:	aa 1f       	adc	r26, r26
 2bc:	bb 1f       	adc	r27, r27
 2be:	fa 95       	dec	r31
 2c0:	d1 f7       	brne	.-12     	; 0x2b6 <__vector_6+0x162>
 2c2:	82 0f       	add	r24, r18
 2c4:	93 1f       	adc	r25, r19
 2c6:	a4 1f       	adc	r26, r20
 2c8:	b5 1f       	adc	r27, r21
 2ca:	e8 16       	cp	r14, r24
 2cc:	f9 06       	cpc	r15, r25
 2ce:	0a 07       	cpc	r16, r26
 2d0:	1b 07       	cpc	r17, r27
 2d2:	11 f4       	brne	.+4      	; 0x2d8 <__vector_6+0x184>
		{
			mLED4_on();
 2d4:	c3 9a       	sbi	0x18, 3	; 24
			mLED12_off();
 2d6:	96 98       	cbi	0x12, 6	; 18
		}
		if (ovrflw_cnt == (segment_times * 6))		//Start of time segment 06
 2d8:	e0 90 66 00 	lds	r14, 0x0066
 2dc:	f0 90 67 00 	lds	r15, 0x0067
 2e0:	00 91 68 00 	lds	r16, 0x0068
 2e4:	10 91 69 00 	lds	r17, 0x0069
 2e8:	60 91 60 00 	lds	r22, 0x0060
 2ec:	70 91 61 00 	lds	r23, 0x0061
 2f0:	80 91 62 00 	lds	r24, 0x0062
 2f4:	90 91 63 00 	lds	r25, 0x0063
 2f8:	26 e0       	ldi	r18, 0x06	; 6
 2fa:	30 e0       	ldi	r19, 0x00	; 0
 2fc:	40 e0       	ldi	r20, 0x00	; 0
 2fe:	50 e0       	ldi	r21, 0x00	; 0
 300:	c4 d1       	rcall	.+904    	; 0x68a <__mulsi3>
 302:	e6 16       	cp	r14, r22
 304:	f7 06       	cpc	r15, r23
 306:	08 07       	cpc	r16, r24
 308:	19 07       	cpc	r17, r25
 30a:	11 f4       	brne	.+4      	; 0x310 <__vector_6+0x1bc>
		{
			mLED5_on();
 30c:	c4 9a       	sbi	0x18, 4	; 24
			mLED1_off();
 30e:	c0 98       	cbi	0x18, 0	; 24
		} 
		if (ovrflw_cnt == (segment_times * 7))		//Start of time segment 07
 310:	e0 90 66 00 	lds	r14, 0x0066
 314:	f0 90 67 00 	lds	r15, 0x0067
 318:	00 91 68 00 	lds	r16, 0x0068
 31c:	10 91 69 00 	lds	r17, 0x0069
 320:	20 91 60 00 	lds	r18, 0x0060
 324:	30 91 61 00 	lds	r19, 0x0061
 328:	40 91 62 00 	lds	r20, 0x0062
 32c:	50 91 63 00 	lds	r21, 0x0063
 330:	da 01       	movw	r26, r20
 332:	c9 01       	movw	r24, r18
 334:	e3 e0       	ldi	r30, 0x03	; 3
 336:	88 0f       	add	r24, r24
 338:	99 1f       	adc	r25, r25
 33a:	aa 1f       	adc	r26, r26
 33c:	bb 1f       	adc	r27, r27
 33e:	ea 95       	dec	r30
 340:	d1 f7       	brne	.-12     	; 0x336 <__vector_6+0x1e2>
 342:	82 1b       	sub	r24, r18
 344:	93 0b       	sbc	r25, r19
 346:	a4 0b       	sbc	r26, r20
 348:	b5 0b       	sbc	r27, r21
 34a:	e8 16       	cp	r14, r24
 34c:	f9 06       	cpc	r15, r25
 34e:	0a 07       	cpc	r16, r26
 350:	1b 07       	cpc	r17, r27
 352:	11 f4       	brne	.+4      	; 0x358 <__vector_6+0x204>
		{
			mLED6_on();
 354:	c5 9a       	sbi	0x18, 5	; 24
			mLED2_off();
 356:	c1 98       	cbi	0x18, 1	; 24
		} 
		if (ovrflw_cnt == (segment_times * 8))		//Start of time segment 08
 358:	20 91 66 00 	lds	r18, 0x0066
 35c:	30 91 67 00 	lds	r19, 0x0067
 360:	40 91 68 00 	lds	r20, 0x0068
 364:	50 91 69 00 	lds	r21, 0x0069
 368:	80 91 60 00 	lds	r24, 0x0060
 36c:	90 91 61 00 	lds	r25, 0x0061
 370:	a0 91 62 00 	lds	r26, 0x0062
 374:	b0 91 63 00 	lds	r27, 0x0063
 378:	73 e0       	ldi	r23, 0x03	; 3
 37a:	88 0f       	add	r24, r24
 37c:	99 1f       	adc	r25, r25
 37e:	aa 1f       	adc	r26, r26
 380:	bb 1f       	adc	r27, r27
 382:	7a 95       	dec	r23
 384:	d1 f7       	brne	.-12     	; 0x37a <__vector_6+0x226>
 386:	28 17       	cp	r18, r24
 388:	39 07       	cpc	r19, r25
 38a:	4a 07       	cpc	r20, r26
 38c:	5b 07       	cpc	r21, r27
 38e:	11 f4       	brne	.+4      	; 0x394 <__vector_6+0x240>
		{
			mLED7_on();
 390:	c6 9a       	sbi	0x18, 6	; 24
			mLED3_off();
 392:	c2 98       	cbi	0x18, 2	; 24
		} 
		if (ovrflw_cnt == (segment_times * 9))		//Start of time segment 09
 394:	e0 90 66 00 	lds	r14, 0x0066
 398:	f0 90 67 00 	lds	r15, 0x0067
 39c:	00 91 68 00 	lds	r16, 0x0068
 3a0:	10 91 69 00 	lds	r17, 0x0069
 3a4:	20 91 60 00 	lds	r18, 0x0060
 3a8:	30 91 61 00 	lds	r19, 0x0061
 3ac:	40 91 62 00 	lds	r20, 0x0062
 3b0:	50 91 63 00 	lds	r21, 0x0063
 3b4:	da 01       	movw	r26, r20
 3b6:	c9 01       	movw	r24, r18
 3b8:	63 e0       	ldi	r22, 0x03	; 3
 3ba:	88 0f       	add	r24, r24
 3bc:	99 1f       	adc	r25, r25
 3be:	aa 1f       	adc	r26, r26
 3c0:	bb 1f       	adc	r27, r27
 3c2:	6a 95       	dec	r22
 3c4:	d1 f7       	brne	.-12     	; 0x3ba <__vector_6+0x266>
 3c6:	82 0f       	add	r24, r18
 3c8:	93 1f       	adc	r25, r19
 3ca:	a4 1f       	adc	r26, r20
 3cc:	b5 1f       	adc	r27, r21
 3ce:	e8 16       	cp	r14, r24
 3d0:	f9 06       	cpc	r15, r25
 3d2:	0a 07       	cpc	r16, r26
 3d4:	1b 07       	cpc	r17, r27
 3d6:	11 f4       	brne	.+4      	; 0x3dc <__vector_6+0x288>
		{
			mLED8_on();
 3d8:	c7 9a       	sbi	0x18, 7	; 24
			mLED4_off();
 3da:	c3 98       	cbi	0x18, 3	; 24
		} 
		if (ovrflw_cnt == (segment_times * 10))	//Start of time segment 10
 3dc:	e0 90 66 00 	lds	r14, 0x0066
 3e0:	f0 90 67 00 	lds	r15, 0x0067
 3e4:	00 91 68 00 	lds	r16, 0x0068
 3e8:	10 91 69 00 	lds	r17, 0x0069
 3ec:	60 91 60 00 	lds	r22, 0x0060
 3f0:	70 91 61 00 	lds	r23, 0x0061
 3f4:	80 91 62 00 	lds	r24, 0x0062
 3f8:	90 91 63 00 	lds	r25, 0x0063
 3fc:	2a e0       	ldi	r18, 0x0A	; 10
 3fe:	30 e0       	ldi	r19, 0x00	; 0
 400:	40 e0       	ldi	r20, 0x00	; 0
 402:	50 e0       	ldi	r21, 0x00	; 0
 404:	42 d1       	rcall	.+644    	; 0x68a <__mulsi3>
 406:	e6 16       	cp	r14, r22
 408:	f7 06       	cpc	r15, r23
 40a:	08 07       	cpc	r16, r24
 40c:	19 07       	cpc	r17, r25
 40e:	11 f4       	brne	.+4      	; 0x414 <__vector_6+0x2c0>
		{
			mLED9_on();
 410:	93 9a       	sbi	0x12, 3	; 18
			mLED5_off();
 412:	c4 98       	cbi	0x18, 4	; 24
		} 
		if (ovrflw_cnt == (segment_times * 11))	//Start of time segment 11
 414:	e0 90 66 00 	lds	r14, 0x0066
 418:	f0 90 67 00 	lds	r15, 0x0067
 41c:	00 91 68 00 	lds	r16, 0x0068
 420:	10 91 69 00 	lds	r17, 0x0069
 424:	60 91 60 00 	lds	r22, 0x0060
 428:	70 91 61 00 	lds	r23, 0x0061
 42c:	80 91 62 00 	lds	r24, 0x0062
 430:	90 91 63 00 	lds	r25, 0x0063
 434:	2b e0       	ldi	r18, 0x0B	; 11
 436:	30 e0       	ldi	r19, 0x00	; 0
 438:	40 e0       	ldi	r20, 0x00	; 0
 43a:	50 e0       	ldi	r21, 0x00	; 0
 43c:	26 d1       	rcall	.+588    	; 0x68a <__mulsi3>
 43e:	e6 16       	cp	r14, r22
 440:	f7 06       	cpc	r15, r23
 442:	08 07       	cpc	r16, r24
 444:	19 07       	cpc	r17, r25
 446:	11 f4       	brne	.+4      	; 0x44c <__vector_6+0x2f8>
		{
			mLED10_on();
 448:	94 9a       	sbi	0x12, 4	; 18
			mLED6_off();
 44a:	c5 98       	cbi	0x18, 5	; 24
		}
	}
	if (switche_on == 0)
 44c:	80 91 64 00 	lds	r24, 0x0064
 450:	88 23       	and	r24, r24
 452:	61 f4       	brne	.+24     	; 0x46c <__vector_6+0x318>
	{
		mLEDs_off();
 454:	c0 98       	cbi	0x18, 0	; 24
 456:	c1 98       	cbi	0x18, 1	; 24
 458:	c2 98       	cbi	0x18, 2	; 24
 45a:	c3 98       	cbi	0x18, 3	; 24
 45c:	c4 98       	cbi	0x18, 4	; 24
 45e:	c5 98       	cbi	0x18, 5	; 24
 460:	c6 98       	cbi	0x18, 6	; 24
 462:	c7 98       	cbi	0x18, 7	; 24
 464:	93 98       	cbi	0x12, 3	; 18
 466:	94 98       	cbi	0x12, 4	; 18
 468:	95 98       	cbi	0x12, 5	; 18
 46a:	96 98       	cbi	0x12, 6	; 18
	}
 46c:	ff 91       	pop	r31
 46e:	ef 91       	pop	r30
 470:	bf 91       	pop	r27
 472:	af 91       	pop	r26
 474:	9f 91       	pop	r25
 476:	8f 91       	pop	r24
 478:	7f 91       	pop	r23
 47a:	6f 91       	pop	r22
 47c:	5f 91       	pop	r21
 47e:	4f 91       	pop	r20
 480:	3f 91       	pop	r19
 482:	2f 91       	pop	r18
 484:	1f 91       	pop	r17
 486:	0f 91       	pop	r16
 488:	ff 90       	pop	r15
 48a:	ef 90       	pop	r14
 48c:	0f 90       	pop	r0
 48e:	0f be       	out	0x3f, r0	; 63
 490:	0f 90       	pop	r0
 492:	1f 90       	pop	r1
 494:	18 95       	reti

00000496 <rf12_trans>:
//void rf12_txdata(unsigned char *data, unsigned char number);		// transmit number of bytes from array
void rf12_rxdata(unsigned char *data, unsigned char number);		// receive number of bytes into array
void rf12_ready(void);											// wait until FIFO ready (to transmit/read data)

unsigned short rf12_trans(unsigned short wert)
{	
 496:	9c 01       	movw	r18, r24
	unsigned char i;

	clr_CS();
 498:	90 98       	cbi	0x12, 0	; 18
 49a:	80 e0       	ldi	r24, 0x00	; 0
	
	for (i = 0; i < 16; i++)
	{	
		if (wert & 0x8000)
 49c:	37 ff       	sbrs	r19, 7
 49e:	02 c0       	rjmp	.+4      	; 0x4a4 <rf12_trans+0xe>
		{
			set_SDI();	//send '1'
 4a0:	d9 9a       	sbi	0x1b, 1	; 27
 4a2:	01 c0       	rjmp	.+2      	; 0x4a6 <rf12_trans+0x10>
		}
		else
		{
			clr_SDI();	//send '0'
 4a4:	d9 98       	cbi	0x1b, 1	; 27
		}
		wert <<= 1;		//shift
 4a6:	22 0f       	add	r18, r18
 4a8:	33 1f       	adc	r19, r19
		
		if (SDO_PIN & (1 << SDO))
 4aa:	c8 99       	sbic	0x19, 0	; 25
		{
			wert |= 1;
 4ac:	21 60       	ori	r18, 0x01	; 1
		}
		// generate clock signal SCK
		set_SCK();
 4ae:	91 9a       	sbi	0x12, 1	; 18
		asm("nop");
 4b0:	00 00       	nop
		asm("nop");
 4b2:	00 00       	nop
		clr_SCK();
 4b4:	91 98       	cbi	0x12, 1	; 18
{	
	unsigned char i;

	clr_CS();
	
	for (i = 0; i < 16; i++)
 4b6:	8f 5f       	subi	r24, 0xFF	; 255
 4b8:	80 31       	cpi	r24, 0x10	; 16
 4ba:	81 f7       	brne	.-32     	; 0x49c <rf12_trans+0x6>
		set_SCK();
		asm("nop");
		asm("nop");
		clr_SCK();
	}
	set_CS();
 4bc:	90 9a       	sbi	0x12, 0	; 18
	return wert;
}
 4be:	c9 01       	movw	r24, r18
 4c0:	08 95       	ret

000004c2 <rf12_setbandwidth>:
}

void rf12_setbandwidth(void)
{
	// Receiver Control Command
	rf12_trans(0x9000 
 4c2:	8c e8       	ldi	r24, 0x8C	; 140
 4c4:	94 e9       	ldi	r25, 0x94	; 148
 4c6:	e7 df       	rcall	.-50     	; 0x496 <rf12_trans>
						| ((0x04) << 8) 	/* P16 = 1: VDI Output, d1..d0 = 0x00: Responsetime fast */  
						| ((0x04) << 5) 	/* i2..i0 = 0x04: 200kHz */ 
						| ((0x01) << 3)	/* g1..g0 = 0x01: -6dB */ 
						| (0x04));  		/*r2..r0 = 0x04: -79dBm */ 
}
 4c8:	08 95       	ret

000004ca <rf12_setfreq>:
	else if (freq > 3903)			// 868...MHz
	{
		freq = 3903;
	} */
	
	rf12_trans(0xA000 | freq); //set freq
 4ca:	90 6a       	ori	r25, 0xA0	; 160
 4cc:	e4 df       	rcall	.-56     	; 0x496 <rf12_trans>
}
 4ce:	08 95       	ret

000004d0 <rf12_setbaud>:

void rf12_setbaud(unsigned short baud)
{
	if (baud < 664)
 4d0:	22 e0       	ldi	r18, 0x02	; 2
 4d2:	88 39       	cpi	r24, 0x98	; 152
 4d4:	92 07       	cpc	r25, r18
 4d6:	18 f4       	brcc	.+6      	; 0x4de <rf12_setbaud+0xe>
 4d8:	88 e9       	ldi	r24, 0x98	; 152
 4da:	92 e0       	ldi	r25, 0x02	; 2
 4dc:	04 c0       	rjmp	.+8      	; 0x4e6 <rf12_setbaud+0x16>
	{
		baud = 664;
	}
	if (baud < 5400)					// Baudrate= 344827,58621/(R+1)/(1+CS*7)
 4de:	25 e1       	ldi	r18, 0x15	; 21
 4e0:	88 31       	cpi	r24, 0x18	; 24
 4e2:	92 07       	cpc	r25, r18
 4e4:	70 f4       	brcc	.+28     	; 0x502 <rf12_setbaud+0x32>
	{
		rf12_trans(0xC680 | ((43104 / baud) - 1));	// R=(344828/8)/Baud-1
 4e6:	9c 01       	movw	r18, r24
 4e8:	40 e0       	ldi	r20, 0x00	; 0
 4ea:	50 e0       	ldi	r21, 0x00	; 0
 4ec:	60 e6       	ldi	r22, 0x60	; 96
 4ee:	78 ea       	ldi	r23, 0xA8	; 168
 4f0:	80 e0       	ldi	r24, 0x00	; 0
 4f2:	90 e0       	ldi	r25, 0x00	; 0
 4f4:	05 d1       	rcall	.+522    	; 0x700 <__divmodsi4>
 4f6:	da 01       	movw	r26, r20
 4f8:	c9 01       	movw	r24, r18
 4fa:	01 97       	sbiw	r24, 0x01	; 1
 4fc:	80 68       	ori	r24, 0x80	; 128
 4fe:	96 6c       	ori	r25, 0xC6	; 198
 500:	0c c0       	rjmp	.+24     	; 0x51a <rf12_setbaud+0x4a>
	}
	else
	{
		rf12_trans(0xC600 | ((344828UL / baud) - 1));	// R=344828/Baud-1
 502:	9c 01       	movw	r18, r24
 504:	40 e0       	ldi	r20, 0x00	; 0
 506:	50 e0       	ldi	r21, 0x00	; 0
 508:	6c ef       	ldi	r22, 0xFC	; 252
 50a:	72 e4       	ldi	r23, 0x42	; 66
 50c:	85 e0       	ldi	r24, 0x05	; 5
 50e:	90 e0       	ldi	r25, 0x00	; 0
 510:	d5 d0       	rcall	.+426    	; 0x6bc <__udivmodsi4>
 512:	da 01       	movw	r26, r20
 514:	c9 01       	movw	r24, r18
 516:	01 97       	sbiw	r24, 0x01	; 1
 518:	96 6c       	ori	r25, 0xC6	; 198
 51a:	bd df       	rcall	.-134    	; 0x496 <rf12_trans>
 51c:	08 95       	ret

0000051e <rf12_setpower>:
	}
}

void rf12_setpower(unsigned char power, unsigned char mod)
{	
	rf12_trans(0x9800 | (power & 7) | ((mod & 15) << 4));
 51e:	90 e0       	ldi	r25, 0x00	; 0
 520:	87 70       	andi	r24, 0x07	; 7
 522:	90 70       	andi	r25, 0x00	; 0
 524:	98 69       	ori	r25, 0x98	; 152
 526:	70 e0       	ldi	r23, 0x00	; 0
 528:	f4 e0       	ldi	r31, 0x04	; 4
 52a:	66 0f       	add	r22, r22
 52c:	77 1f       	adc	r23, r23
 52e:	fa 95       	dec	r31
 530:	e1 f7       	brne	.-8      	; 0x52a <rf12_setpower+0xc>
 532:	70 70       	andi	r23, 0x00	; 0
 534:	86 2b       	or	r24, r22
 536:	97 2b       	or	r25, r23
 538:	ae df       	rcall	.-164    	; 0x496 <rf12_trans>
}
 53a:	08 95       	ret

0000053c <rf12_init>:
}

void rf12_init(void)
{
	// Init Prots and Pins
	SDI_DDR |= (1 << SDI);
 53c:	d1 9a       	sbi	0x1a, 1	; 26
	SCK_DDR |= (1 << SCK);
 53e:	89 9a       	sbi	0x11, 1	; 17
	CS_DDR |= (1 << CS);
 540:	88 9a       	sbi	0x11, 0	; 17
	SDO_DDR &= ~(1 << SDO);
 542:	d0 98       	cbi	0x1a, 0	; 26
	
	CS_PORT |= (1 << CS);
 544:	90 9a       	sbi	0x12, 0	; 18
 546:	20 e0       	ldi	r18, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 548:	40 e2       	ldi	r20, 0x20	; 32
 54a:	5e e4       	ldi	r21, 0x4E	; 78
 54c:	ca 01       	movw	r24, r20
 54e:	01 97       	sbiw	r24, 0x01	; 1
 550:	f1 f7       	brne	.-4      	; 0x54e <rf12_init+0x12>

	for (unsigned char i = 0; i < 50; i++)
 552:	2f 5f       	subi	r18, 0xFF	; 255
 554:	22 33       	cpi	r18, 0x32	; 50
 556:	d1 f7       	brne	.-12     	; 0x54c <rf12_init+0x10>
	{
		_delay_ms(10);			// wait until POR done
	}
	rf12_trans(0xC0E0);			// AVR CLK: 10MHz
 558:	80 ee       	ldi	r24, 0xE0	; 224
 55a:	90 ec       	ldi	r25, 0xC0	; 192
 55c:	9c df       	rcall	.-200    	; 0x496 <rf12_trans>
	rf12_trans(0x80E7);			// Enable FIFO
 55e:	87 ee       	ldi	r24, 0xE7	; 231
 560:	90 e8       	ldi	r25, 0x80	; 128
 562:	99 df       	rcall	.-206    	; 0x496 <rf12_trans>
	rf12_trans(0xC2AB);			// Data Filter: internal
 564:	8b ea       	ldi	r24, 0xAB	; 171
 566:	92 ec       	ldi	r25, 0xC2	; 194
 568:	96 df       	rcall	.-212    	; 0x496 <rf12_trans>
	rf12_trans(0xCA81);			// Set FIFO mode
 56a:	81 e8       	ldi	r24, 0x81	; 129
 56c:	9a ec       	ldi	r25, 0xCA	; 202
 56e:	93 df       	rcall	.-218    	; 0x496 <rf12_trans>
	rf12_trans(0xE000);			// disable wakeuptimer
 570:	80 e0       	ldi	r24, 0x00	; 0
 572:	90 ee       	ldi	r25, 0xE0	; 224
 574:	90 df       	rcall	.-224    	; 0x496 <rf12_trans>
	rf12_trans(0xC800);			// disable low duty cycle
 576:	80 e0       	ldi	r24, 0x00	; 0
 578:	98 ec       	ldi	r25, 0xC8	; 200
 57a:	8d df       	rcall	.-230    	; 0x496 <rf12_trans>
	rf12_trans(0xC4F7);			// AFC settings: autotuning: -10kHz...+7,5kHz
 57c:	87 ef       	ldi	r24, 0xF7	; 247
 57e:	94 ec       	ldi	r25, 0xC4	; 196
 580:	8a df       	rcall	.-236    	; 0x496 <rf12_trans>
	
	rf12_setfreq(RF12FREQ(868.3));	// Sende/Empfangsfrequenz auf 868.3MHz einstellen
 582:	8b e7       	ldi	r24, 0x7B	; 123
 584:	96 e0       	ldi	r25, 0x06	; 6
 586:	a1 df       	rcall	.-190    	; 0x4ca <rf12_setfreq>
	rf12_setbandwidth();			// 200kHz Bandbreite, -6dB Verstärkung, DRSSI threshold: -79dBm 
 588:	9c df       	rcall	.-200    	; 0x4c2 <rf12_setbandwidth>
	rf12_setbaud(19200);			// 19200 baud
 58a:	80 e0       	ldi	r24, 0x00	; 0
 58c:	9b e4       	ldi	r25, 0x4B	; 75
 58e:	a0 df       	rcall	.-192    	; 0x4d0 <rf12_setbaud>
	rf12_setpower(0, 6);			// 1mW Ausgangangsleistung, 120kHz Frequenzshift
 590:	80 e0       	ldi	r24, 0x00	; 0
 592:	66 e0       	ldi	r22, 0x06	; 6
 594:	c4 df       	rcall	.-120    	; 0x51e <rf12_setpower>
}
 596:	08 95       	ret

00000598 <rf12_ready>:

void rf12_ready(void)
{	
	unsigned long timeout = 0;

 	clr_SDI();
 598:	d9 98       	cbi	0x1b, 1	; 27
	clr_CS();
 59a:	90 98       	cbi	0x12, 0	; 18
  	asm("nop");
 59c:	00 00       	nop
 59e:	80 e0       	ldi	r24, 0x00	; 0
 5a0:	90 e0       	ldi	r25, 0x00	; 0
 5a2:	a0 e0       	ldi	r26, 0x00	; 0
 5a4:	b0 e0       	ldi	r27, 0x00	; 0
 5a6:	0b c0       	rjmp	.+22     	; 0x5be <rf12_ready+0x26>
    //wait until FIFO ready or timeout
  	while (!(SDO_PIN & (1 << SDO)))
  	{
		if (((timeout++) > 70000))
 5a8:	81 37       	cpi	r24, 0x71	; 113
 5aa:	21 e1       	ldi	r18, 0x11	; 17
 5ac:	92 07       	cpc	r25, r18
 5ae:	21 e0       	ldi	r18, 0x01	; 1
 5b0:	a2 07       	cpc	r26, r18
 5b2:	20 e0       	ldi	r18, 0x00	; 0
 5b4:	b2 07       	cpc	r27, r18
 5b6:	29 f0       	breq	.+10     	; 0x5c2 <rf12_ready+0x2a>
 5b8:	01 96       	adiw	r24, 0x01	; 1
 5ba:	a1 1d       	adc	r26, r1
 5bc:	b1 1d       	adc	r27, r1

 	clr_SDI();
	clr_CS();
  	asm("nop");
    //wait until FIFO ready or timeout
  	while (!(SDO_PIN & (1 << SDO)))
 5be:	c8 9b       	sbis	0x19, 0	; 25
 5c0:	f3 cf       	rjmp	.-26     	; 0x5a8 <rf12_ready+0x10>
 5c2:	08 95       	ret

000005c4 <rf12_rxdata>:
	_delay_us(10);
	rf12_trans(0x8208);			// TX off
}
*/
void rf12_rxdata(unsigned char *data, unsigned char number)
{	
 5c4:	ff 92       	push	r15
 5c6:	0f 93       	push	r16
 5c8:	1f 93       	push	r17
 5ca:	cf 93       	push	r28
 5cc:	df 93       	push	r29
 5ce:	8c 01       	movw	r16, r24
 5d0:	f6 2e       	mov	r15, r22
	unsigned char i;
	
	rf12_trans(0x82C8);			// RX on
 5d2:	88 ec       	ldi	r24, 0xC8	; 200
 5d4:	92 e8       	ldi	r25, 0x82	; 130
 5d6:	5f df       	rcall	.-322    	; 0x496 <rf12_trans>
	rf12_trans(0xCA81);			// set FIFO mode
 5d8:	81 e8       	ldi	r24, 0x81	; 129
 5da:	9a ec       	ldi	r25, 0xCA	; 202
 5dc:	5c df       	rcall	.-328    	; 0x496 <rf12_trans>
	rf12_trans(0xCA83);			// enable FIFO
 5de:	83 e8       	ldi	r24, 0x83	; 131
 5e0:	9a ec       	ldi	r25, 0xCA	; 202
 5e2:	59 df       	rcall	.-334    	; 0x496 <rf12_trans>
 5e4:	e8 01       	movw	r28, r16
 5e6:	19 c0       	rjmp	.+50     	; 0x61a <rf12_rxdata+0x56>

void rf12_ready(void)
{	
	unsigned long timeout = 0;

 	clr_SDI();
 5e8:	d9 98       	cbi	0x1b, 1	; 27
	clr_CS();
 5ea:	90 98       	cbi	0x12, 0	; 18
  	asm("nop");
 5ec:	00 00       	nop
 5ee:	80 e0       	ldi	r24, 0x00	; 0
 5f0:	90 e0       	ldi	r25, 0x00	; 0
 5f2:	a0 e0       	ldi	r26, 0x00	; 0
 5f4:	b0 e0       	ldi	r27, 0x00	; 0
 5f6:	0b c0       	rjmp	.+22     	; 0x60e <rf12_rxdata+0x4a>
    //wait until FIFO ready or timeout
  	while (!(SDO_PIN & (1 << SDO)))
  	{
		if (((timeout++) > 70000))
 5f8:	81 37       	cpi	r24, 0x71	; 113
 5fa:	21 e1       	ldi	r18, 0x11	; 17
 5fc:	92 07       	cpc	r25, r18
 5fe:	21 e0       	ldi	r18, 0x01	; 1
 600:	a2 07       	cpc	r26, r18
 602:	20 e0       	ldi	r18, 0x00	; 0
 604:	b2 07       	cpc	r27, r18
 606:	29 f0       	breq	.+10     	; 0x612 <rf12_rxdata+0x4e>
 608:	01 96       	adiw	r24, 0x01	; 1
 60a:	a1 1d       	adc	r26, r1
 60c:	b1 1d       	adc	r27, r1

 	clr_SDI();
	clr_CS();
  	asm("nop");
    //wait until FIFO ready or timeout
  	while (!(SDO_PIN & (1 << SDO)))
 60e:	c8 9b       	sbis	0x19, 0	; 25
 610:	f3 cf       	rjmp	.-26     	; 0x5f8 <rf12_rxdata+0x34>
	rf12_trans(0xCA81);			// set FIFO mode
	rf12_trans(0xCA83);			// enable FIFO
	for (i = 0; i < number; i++)
	{	
		rf12_ready();
		*data++ = rf12_trans(0xB000);
 612:	80 e0       	ldi	r24, 0x00	; 0
 614:	90 eb       	ldi	r25, 0xB0	; 176
 616:	3f df       	rcall	.-386    	; 0x496 <rf12_trans>
 618:	89 93       	st	Y+, r24
	unsigned char i;
	
	rf12_trans(0x82C8);			// RX on
	rf12_trans(0xCA81);			// set FIFO mode
	rf12_trans(0xCA83);			// enable FIFO
	for (i = 0; i < number; i++)
 61a:	9e 01       	movw	r18, r28
 61c:	20 1b       	sub	r18, r16
 61e:	2f 15       	cp	r18, r15
 620:	18 f3       	brcs	.-58     	; 0x5e8 <rf12_rxdata+0x24>
	{	
		rf12_ready();
		*data++ = rf12_trans(0xB000);
	}
	rf12_trans(0x8208);			// RX off
 622:	88 e0       	ldi	r24, 0x08	; 8
 624:	92 e8       	ldi	r25, 0x82	; 130
 626:	37 df       	rcall	.-402    	; 0x496 <rf12_trans>
}
 628:	df 91       	pop	r29
 62a:	cf 91       	pop	r28
 62c:	1f 91       	pop	r17
 62e:	0f 91       	pop	r16
 630:	ff 90       	pop	r15
 632:	08 95       	ret

00000634 <main>:
#include <avr/io.h>
#include <util/delay.h>
#include "rf12.c" 

int main(void)
{
 634:	0f 93       	push	r16
 636:	1f 93       	push	r17
 638:	df 93       	push	r29
 63a:	cf 93       	push	r28
 63c:	0f 92       	push	r0
 63e:	cd b7       	in	r28, 0x3d	; 61
 640:	de b7       	in	r29, 0x3e	; 62
	unsigned char chr = '1';
 642:	81 e3       	ldi	r24, 0x31	; 49
 644:	89 83       	std	Y+1, r24	; 0x01
//void vLED_off_all (void);
//void vUSART1_ini (void);

void vTIMER0_ini (void)
{
	TCCR0A = 0x00 | (0 << COM0A1) | (0 << COM0A0) | (0 << COM0B1) | (0 << COM0B0) | (0 << WGM01) | (0 << WGM00);
 646:	10 be       	out	0x30, r1	; 48
	// TCCR0A = 0x00
	TCCR0B = 0x00 | (0 << FOC0A) | (0 << FOC0B) | (0 << WGM02) | (0 << CS02) | (1 << CS01) | (0 << CS00); //010 - 8 prescaler
 648:	82 e0       	ldi	r24, 0x02	; 2
 64a:	83 bf       	out	0x33, r24	; 51
	// TCCR0B = 0x01
	TCNT0 = 0x00;
 64c:	12 be       	out	0x32, r1	; 50
	// TCNT0 = 0
	TIMSK |= (0 << OCIE0B) | (1 << TOIE0) | (0 << OCIE0A);
 64e:	89 b7       	in	r24, 0x39	; 57
 650:	82 60       	ori	r24, 0x02	; 2
 652:	89 bf       	out	0x39, r24	; 57

	vTIMER0_ini();	//Initialize ans start timer 0 (overflow after 8*0.064ms), 8bit timer, prescaler 8, interrupt enable, no preload
	vPORTS_ini();	//Initialize all ports for LED usage
 654:	11 dd       	rcall	.-1502   	; 0x78 <vPORTS_ini>
	// TIMSK = 0x02
}

void vINT0_ini (void)
{
	GIMSK |= (0x01 << 6);
 656:	8b b7       	in	r24, 0x3b	; 59
 658:	80 64       	ori	r24, 0x40	; 64
 65a:	8b bf       	out	0x3b, r24	; 59
	//Interrupt enable INT0
	MCUCR |= (0x01 << ISC01) | (0x00 << ISC00);
 65c:	85 b7       	in	r24, 0x35	; 53
 65e:	82 60       	ori	r24, 0x02	; 2
 660:	85 bf       	out	0x35, r24	; 53
	vINT0_ini();	//Initialize external interrupt 0 (int0)
	sei();			//Global interrupt enable on	
 662:	78 94       	sei
	rf12_init();
 664:	6b df       	rcall	.-298    	; 0x53c <rf12_init>
	
	while(1)		//Endless loop
	{
		rf12_rxdata(&chr, 1);
 666:	8e 01       	movw	r16, r28
 668:	0f 5f       	subi	r16, 0xFF	; 255
 66a:	1f 4f       	sbci	r17, 0xFF	; 255
 66c:	c8 01       	movw	r24, r16
 66e:	61 e0       	ldi	r22, 0x01	; 1
 670:	a9 df       	rcall	.-174    	; 0x5c4 <rf12_rxdata>
		if (chr == '1')
 672:	89 81       	ldd	r24, Y+1	; 0x01
 674:	81 33       	cpi	r24, 0x31	; 49
 676:	21 f4       	brne	.+8      	; 0x680 <main+0x4c>
		{
			switche_on = 1;
 678:	81 e0       	ldi	r24, 0x01	; 1
 67a:	80 93 64 00 	sts	0x0064, r24
 67e:	f6 cf       	rjmp	.-20     	; 0x66c <main+0x38>
		}
		if (chr == '0')
 680:	80 33       	cpi	r24, 0x30	; 48
 682:	a1 f7       	brne	.-24     	; 0x66c <main+0x38>
		{
			switche_on = 0;
 684:	10 92 64 00 	sts	0x0064, r1
 688:	f1 cf       	rjmp	.-30     	; 0x66c <main+0x38>

0000068a <__mulsi3>:
 68a:	ff 27       	eor	r31, r31
 68c:	ee 27       	eor	r30, r30
 68e:	bb 27       	eor	r27, r27
 690:	aa 27       	eor	r26, r26

00000692 <__mulsi3_loop>:
 692:	60 ff       	sbrs	r22, 0
 694:	04 c0       	rjmp	.+8      	; 0x69e <__mulsi3_skip1>
 696:	a2 0f       	add	r26, r18
 698:	b3 1f       	adc	r27, r19
 69a:	e4 1f       	adc	r30, r20
 69c:	f5 1f       	adc	r31, r21

0000069e <__mulsi3_skip1>:
 69e:	22 0f       	add	r18, r18
 6a0:	33 1f       	adc	r19, r19
 6a2:	44 1f       	adc	r20, r20
 6a4:	55 1f       	adc	r21, r21
 6a6:	96 95       	lsr	r25
 6a8:	87 95       	ror	r24
 6aa:	77 95       	ror	r23
 6ac:	67 95       	ror	r22
 6ae:	89 f7       	brne	.-30     	; 0x692 <__mulsi3_loop>
 6b0:	00 97       	sbiw	r24, 0x00	; 0
 6b2:	76 07       	cpc	r23, r22
 6b4:	71 f7       	brne	.-36     	; 0x692 <__mulsi3_loop>

000006b6 <__mulsi3_exit>:
 6b6:	cf 01       	movw	r24, r30
 6b8:	bd 01       	movw	r22, r26
 6ba:	08 95       	ret

000006bc <__udivmodsi4>:
 6bc:	a1 e2       	ldi	r26, 0x21	; 33
 6be:	1a 2e       	mov	r1, r26
 6c0:	aa 1b       	sub	r26, r26
 6c2:	bb 1b       	sub	r27, r27
 6c4:	fd 01       	movw	r30, r26
 6c6:	0d c0       	rjmp	.+26     	; 0x6e2 <__udivmodsi4_ep>

000006c8 <__udivmodsi4_loop>:
 6c8:	aa 1f       	adc	r26, r26
 6ca:	bb 1f       	adc	r27, r27
 6cc:	ee 1f       	adc	r30, r30
 6ce:	ff 1f       	adc	r31, r31
 6d0:	a2 17       	cp	r26, r18
 6d2:	b3 07       	cpc	r27, r19
 6d4:	e4 07       	cpc	r30, r20
 6d6:	f5 07       	cpc	r31, r21
 6d8:	20 f0       	brcs	.+8      	; 0x6e2 <__udivmodsi4_ep>
 6da:	a2 1b       	sub	r26, r18
 6dc:	b3 0b       	sbc	r27, r19
 6de:	e4 0b       	sbc	r30, r20
 6e0:	f5 0b       	sbc	r31, r21

000006e2 <__udivmodsi4_ep>:
 6e2:	66 1f       	adc	r22, r22
 6e4:	77 1f       	adc	r23, r23
 6e6:	88 1f       	adc	r24, r24
 6e8:	99 1f       	adc	r25, r25
 6ea:	1a 94       	dec	r1
 6ec:	69 f7       	brne	.-38     	; 0x6c8 <__udivmodsi4_loop>
 6ee:	60 95       	com	r22
 6f0:	70 95       	com	r23
 6f2:	80 95       	com	r24
 6f4:	90 95       	com	r25
 6f6:	9b 01       	movw	r18, r22
 6f8:	ac 01       	movw	r20, r24
 6fa:	bd 01       	movw	r22, r26
 6fc:	cf 01       	movw	r24, r30
 6fe:	08 95       	ret

00000700 <__divmodsi4>:
 700:	97 fb       	bst	r25, 7
 702:	09 2e       	mov	r0, r25
 704:	05 26       	eor	r0, r21
 706:	0e d0       	rcall	.+28     	; 0x724 <__divmodsi4_neg1>
 708:	57 fd       	sbrc	r21, 7
 70a:	04 d0       	rcall	.+8      	; 0x714 <__divmodsi4_neg2>
 70c:	d7 df       	rcall	.-82     	; 0x6bc <__udivmodsi4>
 70e:	0a d0       	rcall	.+20     	; 0x724 <__divmodsi4_neg1>
 710:	00 1c       	adc	r0, r0
 712:	38 f4       	brcc	.+14     	; 0x722 <__divmodsi4_exit>

00000714 <__divmodsi4_neg2>:
 714:	50 95       	com	r21
 716:	40 95       	com	r20
 718:	30 95       	com	r19
 71a:	21 95       	neg	r18
 71c:	3f 4f       	sbci	r19, 0xFF	; 255
 71e:	4f 4f       	sbci	r20, 0xFF	; 255
 720:	5f 4f       	sbci	r21, 0xFF	; 255

00000722 <__divmodsi4_exit>:
 722:	08 95       	ret

00000724 <__divmodsi4_neg1>:
 724:	f6 f7       	brtc	.-4      	; 0x722 <__divmodsi4_exit>
 726:	90 95       	com	r25
 728:	80 95       	com	r24
 72a:	70 95       	com	r23
 72c:	61 95       	neg	r22
 72e:	7f 4f       	sbci	r23, 0xFF	; 255
 730:	8f 4f       	sbci	r24, 0xFF	; 255
 732:	9f 4f       	sbci	r25, 0xFF	; 255
 734:	08 95       	ret

00000736 <_exit>:
 736:	f8 94       	cli

00000738 <__stop_program>:
 738:	ff cf       	rjmp	.-2      	; 0x738 <__stop_program>
