module Clk_Div
(
    input  wire Clk_In,En,
    output wire Clk_Out ,
    output wire Led_clk 
);
    
    reg [22:0] Counter;
    reg Inner_Clk;
    assign Clk_Out = Inner_Clk;
    assign Led_clk = Inner_Clk;
    initial 

      begin
      Counter = 0;
      Inner_Clk = 1;  

        end

        always @(posedge Clk_In , negedge En) begin
            if(!En)
            begin
            Inner_Clk <= 0;
				Counter <= 0;
            end
            else
            begin
           Counter = Counter + 1;
           if (Counter>8333333) 
           begin
            Inner_Clk = ~Inner_Clk;
				
           end
           end 
        end
		  endmodule