------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -2.211
TNS   : -40.505

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK2_50'
Slack : -0.409
TNS   : -2.155

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 14.228
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1659.580
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK2_50'
Slack : 0.385
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.423
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.435
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.444
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'FPGA_CLK2_50'
Slack : 16.478
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'FPGA_CLK2_50'
Slack : 1.569
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 0.617
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 2.353
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.774
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK2_50'
Slack : 9.171
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 832.589
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -2.099
TNS   : -34.434

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK2_50'
Slack : 0.092
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 13.920
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1659.756
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK2_50'
Slack : 0.364
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.441
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.446
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.455
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'FPGA_CLK2_50'
Slack : 16.593
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'FPGA_CLK2_50'
Slack : 1.489
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 0.617
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 2.298
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.765
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK2_50'
Slack : 9.287
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 832.505
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 1.748
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK2_50'
Slack : 2.067
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 16.647
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1662.470
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK2_50'
Slack : 0.179
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.182
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.204
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.209
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'FPGA_CLK2_50'
Slack : 17.873
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'FPGA_CLK2_50'
Slack : 0.837
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 0.617
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 2.637
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.747
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK2_50'
Slack : 9.108
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 832.885
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 2.272
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK2_50'
Slack : 3.111
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 16.959
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1663.202
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK2_50'
Slack : 0.070
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.165
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.190
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'FPGA_CLK2_50'
Slack : 18.238
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'FPGA_CLK2_50'
Slack : 0.716
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 0.617
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 2.630
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.719
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK2_50'
Slack : 9.048
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 832.876
TNS   : 0.000

------------------------------------------------------------
