<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_pfm_csr</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_pfm_csr'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_pfm_csr')">kv_pfm_csr</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.97</td>
<td class="s7 cl rt"><a href="mod323.html#Line" > 71.07</a></td>
<td class="s5 cl rt"><a href="mod323.html#Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod323.html#Toggle" > 29.35</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod323.html#Branch" > 57.47</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod323.html#inst_tag_13233"  onclick="showContent('inst_tag_13233')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_csr.kv_pfm_csr</a></td>
<td class="s5 cl rt"> 51.97</td>
<td class="s7 cl rt"><a href="mod323.html#Line" > 71.07</a></td>
<td class="s5 cl rt"><a href="mod323.html#Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod323.html#Toggle" > 29.35</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod323.html#Branch" > 57.47</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_pfm_csr'>
<hr>
<a name="inst_tag_13233"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_13233" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_csr.kv_pfm_csr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.97</td>
<td class="s7 cl rt"><a href="mod323.html#Line" > 71.07</a></td>
<td class="s5 cl rt"><a href="mod323.html#Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod323.html#Toggle" > 29.35</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod323.html#Branch" > 57.47</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.97</td>
<td class="s7 cl rt"> 71.07</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 29.35</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.47</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 64.95</td>
<td class="s8 cl rt"> 82.20</td>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 20.91</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.21</td>
<td class="wht cl rt"></td>
<td><a href="mod2527.html#inst_tag_182868" >kv_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_pfm_csr'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod323.html" >kv_pfm_csr</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>242</td><td>172</td><td>71.07</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>35097</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>35145</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35177</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35187</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35197</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35207</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35217</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35250</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35260</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35270</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35280</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35290</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35300</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35333</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35343</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35353</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35363</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35373</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35383</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>35442</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35596</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35629</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35639</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35660</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35670</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35691</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35701</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35722</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35732</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>35756</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>35770</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>35784</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>35798</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>35812</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>35826</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35851</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35861</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35871</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35881</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35891</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35901</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35923</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35933</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35943</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35963</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35973</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
35096                           always @(posedge core_clk or negedge core_reset_n) begin
35097      1/1                      if (!core_reset_n) begin
35098      1/1                          s150 &lt;= 1'b0;
35099      1/1                          s151 &lt;= 1'b0;
35100      1/1                          s152 &lt;= 1'b0;
35101      1/1                          s153 &lt;= 1'b0;
35102      1/1                          s154 &lt;= 1'b0;
35103      1/1                          s155 &lt;= 1'b0;
35104      1/1                          s156 &lt;= 1'b0;
35105                               end
35106      1/1                      else if (s13) begin
35107      <font color = "red">0/1     ==>                  s150 &lt;= csr_wdata[0];</font>
35108      <font color = "red">0/1     ==>                  s151 &lt;= csr_wdata[1];</font>
35109      <font color = "red">0/1     ==>                  s152 &lt;= csr_wdata[2];</font>
35110      <font color = "red">0/1     ==>                  s153 &lt;= csr_wdata[3];</font>
35111      <font color = "red">0/1     ==>                  s154 &lt;= csr_wdata[4];</font>
35112      <font color = "red">0/1     ==>                  s155 &lt;= csr_wdata[5];</font>
35113      <font color = "red">0/1     ==>                  s156 &lt;= csr_wdata[6];</font>
35114                               end
                        MISSING_ELSE
35115                           end
35116                   
35117                           assign s94 = s150;
35118                           assign s95 = s151;
35119                           assign s96 = s152;
35120                           assign s97 = s153;
35121                           assign s98 = s154;
35122                           assign s99 = s155;
35123                           assign s100 = s156;
35124                       end
35125                       else begin:gen_csr_mcounteren_no
35126                           assign s94 = 1'b0;
35127                           assign s95 = 1'b0;
35128                           assign s96 = 1'b0;
35129                           assign s97 = 1'b0;
35130                           assign s98 = 1'b0;
35131                           assign s99 = 1'b0;
35132                           assign s100 = 1'b0;
35133                           wire nds_unused_csr_mcounteren_we = s13;
35134                       end
35135                   endgenerate
35136                   generate
35137                       if ((PERFORMANCE_MONITOR_INT == 1) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 1)) begin:gen_csr_mcounter_yes
35138                           reg s157;
35139                           reg s158;
35140                           reg s159;
35141                           reg s160;
35142                           reg s161;
35143                           reg s162;
35144                           always @(posedge core_clk or negedge core_reset_n) begin
35145      1/1                      if (!core_reset_n) begin
35146      1/1                          s157 &lt;= 1'b0;
35147      1/1                          s158 &lt;= 1'b0;
35148      1/1                          s159 &lt;= 1'b0;
35149      1/1                          s160 &lt;= 1'b0;
35150      1/1                          s161 &lt;= 1'b0;
35151      1/1                          s162 &lt;= 1'b0;
35152                               end
35153      1/1                      else if (s19) begin
35154      <font color = "red">0/1     ==>                  s157 &lt;= csr_wdata[0];</font>
35155      <font color = "red">0/1     ==>                  s158 &lt;= csr_wdata[2];</font>
35156      <font color = "red">0/1     ==>                  s159 &lt;= csr_wdata[3];</font>
35157      <font color = "red">0/1     ==>                  s160 &lt;= csr_wdata[4];</font>
35158      <font color = "red">0/1     ==>                  s161 &lt;= csr_wdata[5];</font>
35159      <font color = "red">0/1     ==>                  s162 &lt;= csr_wdata[6];</font>
35160                               end
                        MISSING_ELSE
35161                           end
35162                   
35163                           assign s101 = s157;
35164                           assign s102 = s158;
35165                           assign s103 = s159;
35166                           assign s104 = s160;
35167                           assign s105 = s161;
35168                           assign s106 = s162;
35169                           reg s163;
35170                           reg s164;
35171                           reg s165;
35172                           reg s166;
35173                           reg s167;
35174                           reg s168;
35175                           wire s169 = s15 | (s39 &amp; s101);
35176                           always @(posedge core_clk or negedge core_reset_n) begin
35177      1/1                      if (!core_reset_n) begin
35178      1/1                          s163 &lt;= 1'b0;
35179                               end
35180      1/1                      else if (s169) begin
35181      <font color = "red">0/1     ==>                  s163 &lt;= csr_wdata[0];</font>
35182                               end
                        MISSING_ELSE
35183                           end
35184                   
35185                           wire s170 = s15 | (s39 &amp; s102);
35186                           always @(posedge core_clk or negedge core_reset_n) begin
35187      1/1                      if (!core_reset_n) begin
35188      1/1                          s164 &lt;= 1'b0;
35189                               end
35190      1/1                      else if (s170) begin
35191      <font color = "red">0/1     ==>                  s164 &lt;= csr_wdata[2];</font>
35192                               end
                        MISSING_ELSE
35193                           end
35194                   
35195                           wire s171 = s15 | (s39 &amp; s103);
35196                           always @(posedge core_clk or negedge core_reset_n) begin
35197      1/1                      if (!core_reset_n) begin
35198      1/1                          s165 &lt;= 1'b0;
35199                               end
35200      1/1                      else if (s171) begin
35201      <font color = "red">0/1     ==>                  s165 &lt;= csr_wdata[3];</font>
35202                               end
                        MISSING_ELSE
35203                           end
35204                   
35205                           wire s172 = s15 | (s39 &amp; s104);
35206                           always @(posedge core_clk or negedge core_reset_n) begin
35207      1/1                      if (!core_reset_n) begin
35208      1/1                          s166 &lt;= 1'b0;
35209                               end
35210      1/1                      else if (s172) begin
35211      <font color = "red">0/1     ==>                  s166 &lt;= csr_wdata[4];</font>
35212                               end
                        MISSING_ELSE
35213                           end
35214                   
35215                           wire s173 = s15 | (s39 &amp; s105);
35216                           always @(posedge core_clk or negedge core_reset_n) begin
35217      1/1                      if (!core_reset_n) begin
35218      1/1                          s167 &lt;= 1'b0;
35219                               end
35220      1/1                      else if (s173) begin
35221      <font color = "red">0/1     ==>                  s167 &lt;= csr_wdata[5];</font>
35222                               end
                        MISSING_ELSE
35223                           end
35224                   
35225                           wire s174 = s15 | (s39 &amp; s106);
35226                           always @(posedge core_clk or negedge core_reset_n) begin
35227      1/1                      if (!core_reset_n) begin
35228      1/1                          s168 &lt;= 1'b0;
35229                               end
35230      1/1                      else if (s174) begin
35231      <font color = "red">0/1     ==>                  s168 &lt;= csr_wdata[6];</font>
35232                               end
                        MISSING_ELSE
35233                           end
35234                   
35235                           assign s107 = s163;
35236                           assign s108 = s164;
35237                           assign s109 = s165;
35238                           assign s110 = s166;
35239                           assign s111 = s167;
35240                           assign s112 = s168;
35241                           if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_reg_csr_mcountermask_s
35242                               reg s175;
35243                               reg s176;
35244                               reg s177;
35245                               reg s178;
35246                               reg s179;
35247                               reg s180;
35248                               wire s181 = s16 | (s40 &amp; s101);
35249                               always @(posedge core_clk or negedge core_reset_n) begin
35250      1/1                          if (!core_reset_n) begin
35251      1/1                              s175 &lt;= 1'b0;
35252                                   end
35253      1/1                          else if (s181) begin
35254      <font color = "red">0/1     ==>                      s175 &lt;= csr_wdata[0];</font>
35255                                   end
                        MISSING_ELSE
35256                               end
35257                   
35258                               wire s182 = s16 | (s40 &amp; s102);
35259                               always @(posedge core_clk or negedge core_reset_n) begin
35260      1/1                          if (!core_reset_n) begin
35261      1/1                              s176 &lt;= 1'b0;
35262                                   end
35263      1/1                          else if (s182) begin
35264      <font color = "red">0/1     ==>                      s176 &lt;= csr_wdata[2];</font>
35265                                   end
                        MISSING_ELSE
35266                               end
35267                   
35268                               wire s183 = s16 | (s40 &amp; s103);
35269                               always @(posedge core_clk or negedge core_reset_n) begin
35270      1/1                          if (!core_reset_n) begin
35271      1/1                              s177 &lt;= 1'b0;
35272                                   end
35273      1/1                          else if (s183) begin
35274      <font color = "red">0/1     ==>                      s177 &lt;= csr_wdata[3];</font>
35275                                   end
                        MISSING_ELSE
35276                               end
35277                   
35278                               wire s184 = s16 | (s40 &amp; s104);
35279                               always @(posedge core_clk or negedge core_reset_n) begin
35280      1/1                          if (!core_reset_n) begin
35281      1/1                              s178 &lt;= 1'b0;
35282                                   end
35283      1/1                          else if (s184) begin
35284      <font color = "red">0/1     ==>                      s178 &lt;= csr_wdata[4];</font>
35285                                   end
                        MISSING_ELSE
35286                               end
35287                   
35288                               wire s185 = s16 | (s40 &amp; s105);
35289                               always @(posedge core_clk or negedge core_reset_n) begin
35290      1/1                          if (!core_reset_n) begin
35291      1/1                              s179 &lt;= 1'b0;
35292                                   end
35293      1/1                          else if (s185) begin
35294      <font color = "red">0/1     ==>                      s179 &lt;= csr_wdata[5];</font>
35295                                   end
                        MISSING_ELSE
35296                               end
35297                   
35298                               wire s186 = s16 | (s40 &amp; s106);
35299                               always @(posedge core_clk or negedge core_reset_n) begin
35300      1/1                          if (!core_reset_n) begin
35301      1/1                              s180 &lt;= 1'b0;
35302                                   end
35303      1/1                          else if (s186) begin
35304      <font color = "red">0/1     ==>                      s180 &lt;= csr_wdata[6];</font>
35305                                   end
                        MISSING_ELSE
35306                               end
35307                   
35308                               assign s113 = s175;
35309                               assign s114 = s176;
35310                               assign s115 = s177;
35311                               assign s116 = s178;
35312                               assign s117 = s179;
35313                               assign s118 = s180;
35314                           end
35315                           else begin:gen_no_reg_csr_mcountermask_s
35316                               assign s113 = 1'b0;
35317                               assign s114 = 1'b0;
35318                               assign s115 = 1'b0;
35319                               assign s116 = 1'b0;
35320                               assign s117 = 1'b0;
35321                               assign s118 = 1'b0;
35322                               wire nds_unused_csr_mcountermask_s_we = s16;
35323                               wire nds_unused_csr_scountermask_s_we = s40;
35324                           end
35325                           reg s187;
35326                           reg s188;
35327                           reg s189;
35328                           reg s190;
35329                           reg s191;
35330                           reg s192;
35331                           wire s193 = s17 | (s41 &amp; s101);
35332                           always @(posedge core_clk or negedge core_reset_n) begin
35333      1/1                      if (!core_reset_n) begin
35334      1/1                          s187 &lt;= 1'b0;
35335                               end
35336      1/1                      else if (s193) begin
35337      <font color = "red">0/1     ==>                  s187 &lt;= csr_wdata[0];</font>
35338                               end
                        MISSING_ELSE
35339                           end
35340                   
35341                           wire s194 = s17 | (s41 &amp; s102);
35342                           always @(posedge core_clk or negedge core_reset_n) begin
35343      1/1                      if (!core_reset_n) begin
35344      1/1                          s188 &lt;= 1'b0;
35345                               end
35346      1/1                      else if (s194) begin
35347      <font color = "red">0/1     ==>                  s188 &lt;= csr_wdata[2];</font>
35348                               end
                        MISSING_ELSE
35349                           end
35350                   
35351                           wire s195 = s17 | (s41 &amp; s103);
35352                           always @(posedge core_clk or negedge core_reset_n) begin
35353      1/1                      if (!core_reset_n) begin
35354      1/1                          s189 &lt;= 1'b0;
35355                               end
35356      1/1                      else if (s195) begin
35357      <font color = "red">0/1     ==>                  s189 &lt;= csr_wdata[3];</font>
35358                               end
                        MISSING_ELSE
35359                           end
35360                   
35361                           wire s196 = s17 | (s41 &amp; s104);
35362                           always @(posedge core_clk or negedge core_reset_n) begin
35363      1/1                      if (!core_reset_n) begin
35364      1/1                          s190 &lt;= 1'b0;
35365                               end
35366      1/1                      else if (s196) begin
35367      <font color = "red">0/1     ==>                  s190 &lt;= csr_wdata[4];</font>
35368                               end
                        MISSING_ELSE
35369                           end
35370                   
35371                           wire s197 = s17 | (s41 &amp; s105);
35372                           always @(posedge core_clk or negedge core_reset_n) begin
35373      1/1                      if (!core_reset_n) begin
35374      1/1                          s191 &lt;= 1'b0;
35375                               end
35376      1/1                      else if (s197) begin
35377      <font color = "red">0/1     ==>                  s191 &lt;= csr_wdata[5];</font>
35378                               end
                        MISSING_ELSE
35379                           end
35380                   
35381                           wire s198 = s17 | (s41 &amp; s106);
35382                           always @(posedge core_clk or negedge core_reset_n) begin
35383      1/1                      if (!core_reset_n) begin
35384      1/1                          s192 &lt;= 1'b0;
35385                               end
35386      1/1                      else if (s198) begin
35387      <font color = "red">0/1     ==>                  s192 &lt;= csr_wdata[6];</font>
35388                               end
                        MISSING_ELSE
35389                           end
35390                   
35391                           assign s119 = s187;
35392                           assign s120 = s188;
35393                           assign s121 = s189;
35394                           assign s122 = s190;
35395                           assign s123 = s191;
35396                           assign s124 = s192;
35397                       end
35398                       else begin:gen_csr_mcounter_no
35399                           assign s101 = 1'b0;
35400                           assign s102 = 1'b0;
35401                           assign s103 = 1'b0;
35402                           assign s104 = 1'b0;
35403                           assign s105 = 1'b0;
35404                           assign s106 = 1'b0;
35405                           assign s107 = 1'b0;
35406                           assign s108 = 1'b0;
35407                           assign s109 = 1'b0;
35408                           assign s110 = 1'b0;
35409                           assign s111 = 1'b0;
35410                           assign s112 = 1'b0;
35411                           assign s113 = 1'b0;
35412                           assign s114 = 1'b0;
35413                           assign s115 = 1'b0;
35414                           assign s116 = 1'b0;
35415                           assign s117 = 1'b0;
35416                           assign s118 = 1'b0;
35417                           assign s119 = 1'b0;
35418                           assign s120 = 1'b0;
35419                           assign s121 = 1'b0;
35420                           assign s122 = 1'b0;
35421                           assign s123 = 1'b0;
35422                           assign s124 = 1'b0;
35423                           wire nds_unused_csr_scountermask_m_we = s39;
35424                           wire nds_unused_csr_mcountermask_s_we = s16;
35425                           wire nds_unused_csr_mcountermask_u_we = s17;
35426                           wire nds_unused_csr_mcounterwen_we = s19;
35427                           wire nds_unused_csr_scountermask_u_we = s41;
35428                           wire nds_unused_csr_mcountermask_m_we = s15;
35429                           wire nds_unused_csr_scountermask_s_we = s40;
35430                       end
35431                   endgenerate
35432                   generate
35433                       if ((PERFORMANCE_MONITOR_INT == 1) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 2)) begin:gen_csr_scounteren_yes
35434                           reg s199;
35435                           reg s200;
35436                           reg s201;
35437                           reg s202;
35438                           reg s203;
35439                           reg s204;
35440                           reg s205;
35441                           always @(posedge core_clk or negedge core_reset_n) begin
35442      1/1                      if (!core_reset_n) begin
35443      1/1                          s199 &lt;= 1'b0;
35444      1/1                          s200 &lt;= 1'b0;
35445      1/1                          s201 &lt;= 1'b0;
35446      1/1                          s202 &lt;= 1'b0;
35447      1/1                          s203 &lt;= 1'b0;
35448      1/1                          s204 &lt;= 1'b0;
35449      1/1                          s205 &lt;= 1'b0;
35450                               end
35451      1/1                      else if (s37) begin
35452      <font color = "red">0/1     ==>                  s199 &lt;= csr_wdata[0];</font>
35453      <font color = "red">0/1     ==>                  s200 &lt;= csr_wdata[1];</font>
35454      <font color = "red">0/1     ==>                  s201 &lt;= csr_wdata[2];</font>
35455      <font color = "red">0/1     ==>                  s202 &lt;= csr_wdata[3];</font>
35456      <font color = "red">0/1     ==>                  s203 &lt;= csr_wdata[4];</font>
35457      <font color = "red">0/1     ==>                  s204 &lt;= csr_wdata[5];</font>
35458      <font color = "red">0/1     ==>                  s205 &lt;= csr_wdata[6];</font>
35459                               end
                        MISSING_ELSE
35460                           end
35461                   
35462                           assign s143 = s199;
35463                           assign s144 = s200;
35464                           assign s145 = s201;
35465                           assign s146 = s202;
35466                           assign s147 = s203;
35467                           assign s148 = s204;
35468                           assign s149 = s205;
35469                       end
35470                       else begin:gen_csr_scounteren_no
35471                           assign s143 = 1'b0;
35472                           assign s144 = 1'b0;
35473                           assign s145 = 1'b0;
35474                           assign s146 = 1'b0;
35475                           assign s147 = 1'b0;
35476                           assign s148 = 1'b0;
35477                           assign s149 = 1'b0;
35478                           wire nds_unused_csr_scounteren_we = s37;
35479                       end
35480                   endgenerate
35481                   generate
35482                       if (PERFORMANCE_MONITOR_INT == 1) begin:gen_performance_monitor_regs
35483                           wire s206 = |ipipe_csr_pfm_inst_retire;
35484                           reg [63:0] s207;
35485                           wire s208;
35486                           wire [63:0] s209;
35487                           wire s210;
35488                           wire s211;
35489                           wire [63:0] s212 = s207 + 64'd1;
35490                           wire [63:0] s213 = {32'd0,s207[63:32]};
35491                           reg [63:0] s214;
35492                           wire s215;
35493                           wire [63:0] s216;
35494                           wire s217;
35495                           wire s218;
35496                           wire [63:0] s219 = {32'd0,s214[63:32]};
35497                           wire [1:0] s220 = {wb_i1_instr_event[17],wb_i0_instr_event[17]};
35498                           wire [1:0] s221 = {(wb_i1_instr_event[0] &amp; wb_i1_instr_event[17] &amp; ~wb_i1_instr_event[18]),(wb_i0_instr_event[0] &amp; wb_i0_instr_event[17] &amp; ~wb_i0_instr_event[18])};
35499                           wire [1:0] s222 = s220 | s221;
35500                           wire [63:0] s223 = s214 + {61'b0,&amp;s222,^s222 | &amp;ipipe_csr_pfm_inst_retire,^ipipe_csr_pfm_inst_retire};
35501                           wire s224 = hint_event[27] ^ hint_event[28];
35502                           wire s225 = hint_event[29] ^ hint_event[30];
35503                           wire [3:0] s226 = {hint_event[30],hint_event[29],hint_event[28],hint_event[27]};
35504                           wire s227 = s224 ^ s225;
35505                           wire s228 = ~(s226 == 4'b0000) &amp; ~(s226 == 4'b0001) &amp; ~(s226 == 4'b0010) &amp; ~(s226 == 4'b0100) &amp; ~(s226 == 4'b1000);
35506                           wire s229 = &amp;s226;
35507                           reg [8:0] s230;
35508                           wire s231;
35509                           wire [1:0] s232;
35510                           wire [1:0] s233;
35511                           wire s234;
35512                           reg [63:0] s235;
35513                           wire [63:0] s236;
35514                           wire s237;
35515                           wire s238;
35516                           wire [1:0] s239 = ~s233 &amp; s232;
35517                           wire [1:0] s240 = s233;
35518                           wire s241 = (s230 == {5'd1,4'd1});
35519                           wire [3:0] s242;
35520                           wire s243 = s241 &amp; s227;
35521                           wire s244 = s241 &amp; s228;
35522                           wire s245 = s241 &amp; s229;
35523                           wire s246 = s234 ? s242[3] : 1'b0;
35524                           wire s247 = s234 ? s242[2] : (s245 | (&amp;s240));
35525                           wire s248 = s234 ? s242[1] : (^s240 | &amp;s239 | s244);
35526                           wire s249 = s234 ? s242[0] : ((^s239) | s243);
35527                           wire [63:0] s250 = s235 + {60'b0,s246,s247,s248,s249};
35528                           wire [63:0] s251 = {32'd0,s235[63:32]};
35529                           reg [8:0] s252;
35530                           wire s253;
35531                           wire [1:0] s254;
35532                           wire [1:0] s255;
35533                           wire s256;
35534                           reg [63:0] s257;
35535                           wire [63:0] s258;
35536                           wire s259;
35537                           wire s260;
35538                           wire [1:0] s261 = ~s255 &amp; s254;
35539                           wire [1:0] s262 = s255;
35540                           wire s263 = (s252 == {5'd1,4'd1});
35541                           wire [3:0] s264;
35542                           wire s265 = s263 &amp; s227;
35543                           wire s266 = s263 &amp; s228;
35544                           wire s267 = s263 &amp; s229;
35545                           wire s268 = s256 ? s264[3] : 1'b0;
35546                           wire s269 = s256 ? s264[2] : (s267 | (&amp;s262));
35547                           wire s270 = s256 ? s264[1] : (^s262 | &amp;s261 | s266);
35548                           wire s271 = s256 ? s264[0] : ((^s261) | s265);
35549                           wire [63:0] s272 = s257 + {60'b0,s268,s269,s270,s271};
35550                           wire [63:0] s273 = {32'd0,s257[63:32]};
35551                           reg [8:0] s274;
35552                           wire s275;
35553                           wire [1:0] s276;
35554                           wire [1:0] s277;
35555                           wire s278;
35556                           reg [63:0] s279;
35557                           wire [63:0] s280;
35558                           wire s281;
35559                           wire s282;
35560                           wire [1:0] s283 = ~s277 &amp; s276;
35561                           wire [1:0] s284 = s277;
35562                           wire s285 = (s274 == {5'd1,4'd1});
35563                           wire [3:0] s286;
35564                           wire s287 = s285 &amp; s227;
35565                           wire s288 = s285 &amp; s228;
35566                           wire s289 = s285 &amp; s229;
35567                           wire s290 = s278 ? s286[3] : 1'b0;
35568                           wire s291 = s278 ? s286[2] : (s289 | (&amp;s284));
35569                           wire s292 = s278 ? s286[1] : (^s284 | &amp;s283 | s288);
35570                           wire s293 = s278 ? s286[0] : ((^s283) | s287);
35571                           wire [63:0] s294 = s279 + {60'b0,s290,s291,s292,s293};
35572                           wire [63:0] s295 = {32'd0,s279[63:32]};
35573                           reg [8:0] s296;
35574                           wire s297;
35575                           wire [1:0] s298;
35576                           wire [1:0] s299;
35577                           wire s300;
35578                           reg [63:0] s301;
35579                           wire [63:0] s302;
35580                           wire s303;
35581                           wire s304;
35582                           wire [1:0] s305 = ~s299 &amp; s298;
35583                           wire [1:0] s306 = s299;
35584                           wire s307 = (s296 == {5'd1,4'd1});
35585                           wire [3:0] s308;
35586                           wire s309 = s307 &amp; s227;
35587                           wire s310 = s307 &amp; s228;
35588                           wire s311 = s307 &amp; s229;
35589                           wire s312 = s300 ? s308[3] : 1'b0;
35590                           wire s313 = s300 ? s308[2] : (s311 | (&amp;s306));
35591                           wire s314 = s300 ? s308[1] : (^s306 | &amp;s305 | s310);
35592                           wire s315 = s300 ? s308[0] : ((^s305) | s309);
35593                           wire [63:0] s316 = s301 + {60'b0,s312,s313,s314,s315};
35594                           wire [63:0] s317 = {32'd0,s301[63:32]};
35595                           always @(posedge core_clk or negedge core_reset_n) begin
35596      1/1                      if (!core_reset_n) begin
35597      1/1                          s207 &lt;= 64'd0;
35598                               end
35599      1/1                      else if (s210) begin
35600      1/1                          s207 &lt;= s209;
35601                               end
                   <font color = "red">==>  MISSING_ELSE</font>
35602                           end
35603                   
35604                           assign s208 = ~s211 &amp; ~(s21 | s22 | s1 | s2) &amp; (&amp;s207);
35605                           always @(posedge core_clk or negedge core_reset_n) begin
35606      1/1                      if (!core_reset_n) begin
35607      1/1                          s214 &lt;= 64'd0;
35608                               end
35609      1/1                      else if (s217) begin
35610      1/1                          s214 &lt;= s216;
35611                               end
                        MISSING_ELSE
35612                           end
35613                   
35614                           assign s215 = (s206 &amp; ~s218) &amp; ~(s35 | s36 | s11 | s12) &amp; (&amp;s214[63:3]) &amp; (((&amp;s222) &amp; s214[2]) | (((^s222) &amp; (^ipipe_csr_pfm_inst_retire)) &amp; s214[2] &amp; (|s214[1:0])) | (((^s222) | (&amp;ipipe_csr_pfm_inst_retire)) &amp; (&amp;s214[2:1])) | ((|ipipe_csr_pfm_inst_retire) &amp; (&amp;s214[2:0])));
35615                           assign s209[31:0] = (s21 | s1) ? csr_wdata[31:0] : (s211 ? s207[31:0] : s212[31:0]);
35616                           assign s209[63:32] = ((s22) | s2) ? csr_wdata[31:0] : (s211 ? s207[63:32] : s212[63:32]);
35617                           assign s211 = (csr_halt_mode &amp; csr_dcsr_stopcount) | (cur_privilege_m &amp; s107) | (cur_privilege_s &amp; s113) | (cur_privilege_u &amp; s119) | s137 | (s21 | s22 | s1 | s2);
35618                           assign s210 = s21 | s22 | s1 | s2 | ~s211;
35619                           assign s218 = (csr_halt_mode &amp; csr_dcsr_stopcount) | (cur_privilege_m &amp; s108) | (cur_privilege_s &amp; s114) | (cur_privilege_u &amp; s120) | s138 | (s35 | s36 | s11 | s12);
35620                           assign s217 = s35 | s36 | s11 | s12 | (s206 &amp; ~s218);
35621                           assign s216[31:0] = (s35 | s11) ? csr_wdata[31:0] : (s218 ? s214[31:0] : s223[31:0]);
35622                           assign s216[63:32] = ((s36) | s12) ? csr_wdata[31:0] : (s218 ? s214[63:32] : s223[63:32]);
35623                           assign s237 = (csr_halt_mode &amp; csr_dcsr_stopcount) | (cur_privilege_m &amp; s109) | (cur_privilege_s &amp; s115) | (cur_privilege_u &amp; s121) | s139 | (s23 | s24 | s3 | s4);
35624                           assign s231 = (~s237) &amp; (&amp;s235[63:3]) &amp; ((s247 &amp; s235[2]) | (s248 &amp; s249 &amp; s235[2] &amp; (|s235[1:0])) | (s248 &amp; ~s249 &amp; (&amp;s235[2:1])) | (s249 &amp; (&amp;s235[2:0])));
35625                           assign s238 = (|s232 &amp; ~s237) | s23 | s24 | s3 | s4;
35626                           assign s236[31:0] = (s23 | s3) ? csr_wdata[31:0] : (s237 ? s235[31:0] : s250[31:0]);
35627                           assign s236[63:32] = ((s24 | s4)) ? csr_wdata[31:0] : (s237 ? s235[63:32] : s250[63:32]);
35628                           always @(posedge core_clk or negedge core_reset_n) begin
35629      1/1                      if (!core_reset_n) begin
35630      1/1                          s235 &lt;= 64'b0;
35631                               end
35632      1/1                      else if (s238) begin
35633      <font color = "red">0/1     ==>                  s235 &lt;= s236;</font>
35634                               end
                        MISSING_ELSE
35635                           end
35636                   
35637                           wire s318 = s31 | (s44 &amp; s103);
35638                           always @(posedge core_clk or negedge core_reset_n) begin
35639      1/1                      if (!core_reset_n) begin
35640      1/1                          s230 &lt;= 9'b0;
35641                               end
35642      1/1                      else if (s318) begin
35643      <font color = "red">0/1     ==>                  s230 &lt;= csr_wdata[8:0];</font>
35644                               end
                        MISSING_ELSE
35645                           end
35646                   
35647                           assign s71 = s251[31:0];
35648                           assign s70 = s235[31:0];
35649                           assign s78 = {{23{1'b0}},s230};
35650                           assign s232 = (({2{(s230 == {5'd1,4'd0})}} &amp; 2'b01)) | ({2{(s230 == {5'd2,4'd0})}} &amp; ipipe_csr_pfm_inst_retire) | ({2{(s230 == {5'd3,4'd0})}} &amp; {wb_i1_instr_event[21],wb_i0_instr_event[21]}) | ({2{(s230 == {5'd4,4'd0})}} &amp; {wb_i1_instr_event[39],wb_i0_instr_event[39]}) | ({2{(s230 == {5'd5,4'd0})}} &amp; {wb_i1_instr_event[1],wb_i0_instr_event[1]}) | ({2{(s230 == {5'd6,4'd0})}} &amp; {wb_i1_instr_event[40],wb_i0_instr_event[40]}) | ({2{(s230 == {5'd7,4'd0})}} &amp; {wb_i1_instr_event[0],wb_i0_instr_event[0]}) | ({2{(s230 == {5'd8,4'd0})}} &amp; {wb_i1_instr_event[2],wb_i0_instr_event[2]}) | ({2{(s230 == {5'd9,4'd0})}} &amp; {wb_i1_instr_event[4],wb_i0_instr_event[4]}) | ({2{(s230 == {5'd10,4'd0})}} &amp; {wb_i1_instr_event[19],wb_i0_instr_event[19]}) | ({2{(s230 == {5'd11,4'd0})}} &amp; {wb_i1_instr_event[20],wb_i0_instr_event[20]}) | ({2{(s230 == {5'd12,4'd0})}} &amp; {wb_i1_instr_event[37],wb_i0_instr_event[37]}) | ({2{(s230 == {5'd13,4'd0})}} &amp; {wb_i1_instr_event[6],wb_i0_instr_event[6]}) | ({2{(s230 == {5'd14,4'd0})}} &amp; {wb_i1_instr_event[9],wb_i0_instr_event[9]}) | ({2{(s230 == {5'd15,4'd0})}} &amp; {wb_i1_instr_event[24],wb_i0_instr_event[24]}) | ({2{(s230 == {5'd24,4'd0})}} &amp; {wb_i1_instr_event[23],wb_i0_instr_event[23]}) | ({2{(s230 == {5'd16,4'd0})}} &amp; {wb_i1_instr_event[8],wb_i0_instr_event[8]}) | ({2{(s230 == {5'd17,4'd0})}} &amp; {wb_i1_instr_event[13],wb_i0_instr_event[13]}) | ({2{(s230 == {5'd18,4'd0})}} &amp; {wb_i1_instr_event[16],wb_i0_instr_event[16]}) | ({2{(s230 == {5'd19,4'd0})}} &amp; {wb_i1_instr_event[10],wb_i0_instr_event[10]}) | ({2{(s230 == {5'd20,4'd0})}} &amp; {wb_i1_instr_event[14],wb_i0_instr_event[14]}) | ({2{(s230 == {5'd21,4'd0})}} &amp; {wb_i1_instr_event[12],wb_i0_instr_event[12]}) | ({2{(s230 == {5'd22,4'd0})}} &amp; {wb_i1_instr_event[11],wb_i0_instr_event[11]}) | ({2{(s230 == {5'd23,4'd0})}} &amp; {wb_i1_instr_event[15],wb_i0_instr_event[15]}) | ({2{(s230 == {5'd25,4'd0})}} &amp; ipipe_csr_pfm_inst_retire) | ({2{(s230 == {5'd26,4'd0})}} &amp; {wb_i1_instr_event[36],wb_i0_instr_event[36]}) | ({2{(s230 == {5'd27,4'd0})}} &amp; {wb_i1_instr_event[25],wb_i0_instr_event[25]}) | ({2{(s230 == {5'd28,4'd0})}} &amp; {wb_i1_instr_event[26],wb_i0_instr_event[26]}) | ({2{(s230 == {5'd0,4'd1})}} &amp; {1'b0,hint_event[37]}) | ({2{(s230 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[27]}) | ({2{(s230 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[28]}) | ({2{(s230 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[29]}) | ({2{(s230 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[30]}) | ({2{(s230 == {5'd2,4'd1})}} &amp; {1'b0,hint_event[32]}) | ({2{(s230 == {5'd3,4'd1})}} &amp; {1'b0,hint_event[34]}) | ({2{(s230 == {5'd4,4'd1})}} &amp; {1'b0,hint_event[19]}) | ({2{(s230 == {5'd5,4'd1})}} &amp; {1'b0,hint_event[22]}) | ({2{(s230 == {5'd6,4'd1})}} &amp; {1'b0,hint_event[20]}) | ({2{(s230 == {5'd7,4'd1})}} &amp; {1'b0,hint_event[21]}) | ({2{(s230 == {5'd8,4'd1})}} &amp; {1'b0,hint_event[24]}) | ({2{(s230 == {5'd9,4'd1})}} &amp; {1'b0,hint_event[25]}) | ({2{(s230 == {5'd11,4'd1})}} &amp; {1'b0,hint_event[33]}) | ({2{(s230 == {5'd12,4'd1})}} &amp; {1'b0,hint_event[23]}) | ({2{(s230 == {5'd13,4'd1})}} &amp; {1'b0,hint_event[35]}) | ({2{(s230 == {5'd14,4'd1})}} &amp; {1'b0,hint_event[17]}) | ({2{(s230 == {5'd15,4'd1})}} &amp; {1'b0,hint_event[36]}) | ({2{(s230 == {5'd16,4'd1})}} &amp; {1'b0,hint_event[18]}) | ({2{(s230 == {5'd17,4'd1})}} &amp; {1'b0,hint_event[41]}) | ({2{(s230 == {5'd18,4'd1})}} &amp; {1'b0,hint_event[42]}) | ({2{(s230 == {5'd19,4'd1})}} &amp; {1'b0,hint_event[38]}) | ({2{(s230 == {5'd20,4'd1})}} &amp; {1'b0,hint_event[39]}) | ({2{(s230 == {5'd21,4'd1})}} &amp; {1'b0,hint_event[43]}) | ({2{(s230 == {5'd22,4'd1})}} &amp; {1'b0,hint_event[40]}) | ({2{(s230 == {5'd23,4'd1})}} &amp; {1'b0,hint_event[31]}) | ({2{(s230 == {5'd24,4'd1})}} &amp; {1'b0,hint_event[16]}) | ({2{(s230 == {5'd10,4'd1})}} &amp; {1'b0,hint_event[26]}) | ({2{(s230 == {5'd0,4'd3})}} &amp; {1'b0,hint_event[0]}) | ({2{(s230 == {5'd1,4'd3})}} &amp; {1'b0,hint_event[2]}) | ({2{(s230 == {5'd2,4'd3})}} &amp; {1'b0,hint_event[4]}) | ({2{(s230 == {5'd3,4'd3})}} &amp; {1'b0,hint_event[6]}) | ({2{(s230 == {5'd4,4'd3})}} &amp; {1'b0,hint_event[8]}) | ({2{(s230 == {5'd5,4'd3})}} &amp; {1'b0,hint_event[10]}) | ({2{(s230 == {5'd6,4'd3})}} &amp; {1'b0,hint_event[12]}) | ({2{(s230 == {5'd7,4'd3})}} &amp; {1'b0,hint_event[14]}) | ({2{(s230 == {5'd0,4'd4})}} &amp; {1'b0,hint_event[1]}) | ({2{(s230 == {5'd1,4'd4})}} &amp; {1'b0,hint_event[3]}) | ({2{(s230 == {5'd2,4'd4})}} &amp; {1'b0,hint_event[5]}) | ({2{(s230 == {5'd3,4'd4})}} &amp; {1'b0,hint_event[7]}) | ({2{(s230 == {5'd4,4'd4})}} &amp; {1'b0,hint_event[9]}) | ({2{(s230 == {5'd5,4'd4})}} &amp; {1'b0,hint_event[11]}) | ({2{(s230 == {5'd6,4'd4})}} &amp; {1'b0,hint_event[13]}) | ({2{(s230 == {5'd7,4'd4})}} &amp; {1'b0,hint_event[15]}) | ({2{(s230 == {5'd0,4'd2})}} &amp; {wb_i1_instr_event[3],wb_i0_instr_event[3]}) | ({2{(s230 == {5'd1,4'd2})}} &amp; {wb_i1_instr_event[5],wb_i0_instr_event[5]}) | ({2{(s230 == {5'd2,4'd2})}} &amp; {wb_i1_instr_event[38],wb_i0_instr_event[38]}) | ({2{(s230 == {5'd3,4'd2})}} &amp; {wb_i1_instr_event[22],wb_i0_instr_event[22]});
35651                           assign s233 = (({2{(s230 == {5'd2,4'd0})}} &amp; s220)) | ({2{(s230 == {5'd7,4'd0})}} &amp; s221) | ({2{(s230 == {5'd25,4'd0})}} &amp; {wb_i1_instr_event[12],wb_i0_instr_event[12]});
35652                           assign s234 = (((s230 == {5'd3,4'd0}) &amp; wb_i0_instr_event[25])) | ((s230 == {5'd3,4'd0}) &amp; wb_i0_instr_event[26]) | ((s230 == {5'd4,4'd0}) &amp; wb_i0_instr_event[36]) | ((s230 == {5'd25,4'd0}) &amp; wb_i0_instr_event[27]);
35653                           assign s242 = (({4{(s230 == {5'd3,4'd0})}} &amp; wb_i0_instr_event[28 +:4])) | ({4{(s230 == {5'd4,4'd0})}} &amp; wb_i0_instr_event[28 +:4]) | ({4{(s230 == {5'd25,4'd0})}} &amp; wb_i0_instr_event[32 +:4]);
35654                           assign s259 = (csr_halt_mode &amp; csr_dcsr_stopcount) | (cur_privilege_m &amp; s110) | (cur_privilege_s &amp; s116) | (cur_privilege_u &amp; s122) | s140 | (s25 | s26 | s5 | s6);
35655                           assign s253 = (~s259) &amp; (&amp;s257[63:3]) &amp; ((s269 &amp; s257[2]) | (s270 &amp; s271 &amp; s257[2] &amp; (|s257[1:0])) | (s270 &amp; ~s271 &amp; (&amp;s257[2:1])) | (s271 &amp; (&amp;s257[2:0])));
35656                           assign s260 = (|s254 &amp; ~s259) | s25 | s26 | s5 | s6;
35657                           assign s258[31:0] = (s25 | s5) ? csr_wdata[31:0] : (s259 ? s257[31:0] : s272[31:0]);
35658                           assign s258[63:32] = ((s26 | s6)) ? csr_wdata[31:0] : (s259 ? s257[63:32] : s272[63:32]);
35659                           always @(posedge core_clk or negedge core_reset_n) begin
35660      1/1                      if (!core_reset_n) begin
35661      1/1                          s257 &lt;= 64'b0;
35662                               end
35663      1/1                      else if (s260) begin
35664      <font color = "red">0/1     ==>                  s257 &lt;= s258;</font>
35665                               end
                        MISSING_ELSE
35666                           end
35667                   
35668                           wire s319 = s32 | (s45 &amp; s104);
35669                           always @(posedge core_clk or negedge core_reset_n) begin
35670      1/1                      if (!core_reset_n) begin
35671      1/1                          s252 &lt;= 9'b0;
35672                               end
35673      1/1                      else if (s319) begin
35674      <font color = "red">0/1     ==>                  s252 &lt;= csr_wdata[8:0];</font>
35675                               end
                        MISSING_ELSE
35676                           end
35677                   
35678                           assign s73 = s273[31:0];
35679                           assign s72 = s257[31:0];
35680                           assign s79 = {{23{1'b0}},s252};
35681                           assign s254 = (({2{(s252 == {5'd1,4'd0})}} &amp; 2'b01)) | ({2{(s252 == {5'd2,4'd0})}} &amp; ipipe_csr_pfm_inst_retire) | ({2{(s252 == {5'd3,4'd0})}} &amp; {wb_i1_instr_event[21],wb_i0_instr_event[21]}) | ({2{(s252 == {5'd4,4'd0})}} &amp; {wb_i1_instr_event[39],wb_i0_instr_event[39]}) | ({2{(s252 == {5'd5,4'd0})}} &amp; {wb_i1_instr_event[1],wb_i0_instr_event[1]}) | ({2{(s252 == {5'd6,4'd0})}} &amp; {wb_i1_instr_event[40],wb_i0_instr_event[40]}) | ({2{(s252 == {5'd7,4'd0})}} &amp; {wb_i1_instr_event[0],wb_i0_instr_event[0]}) | ({2{(s252 == {5'd8,4'd0})}} &amp; {wb_i1_instr_event[2],wb_i0_instr_event[2]}) | ({2{(s252 == {5'd9,4'd0})}} &amp; {wb_i1_instr_event[4],wb_i0_instr_event[4]}) | ({2{(s252 == {5'd10,4'd0})}} &amp; {wb_i1_instr_event[19],wb_i0_instr_event[19]}) | ({2{(s252 == {5'd11,4'd0})}} &amp; {wb_i1_instr_event[20],wb_i0_instr_event[20]}) | ({2{(s252 == {5'd12,4'd0})}} &amp; {wb_i1_instr_event[37],wb_i0_instr_event[37]}) | ({2{(s252 == {5'd13,4'd0})}} &amp; {wb_i1_instr_event[6],wb_i0_instr_event[6]}) | ({2{(s252 == {5'd14,4'd0})}} &amp; {wb_i1_instr_event[9],wb_i0_instr_event[9]}) | ({2{(s252 == {5'd15,4'd0})}} &amp; {wb_i1_instr_event[24],wb_i0_instr_event[24]}) | ({2{(s252 == {5'd24,4'd0})}} &amp; {wb_i1_instr_event[23],wb_i0_instr_event[23]}) | ({2{(s252 == {5'd16,4'd0})}} &amp; {wb_i1_instr_event[8],wb_i0_instr_event[8]}) | ({2{(s252 == {5'd17,4'd0})}} &amp; {wb_i1_instr_event[13],wb_i0_instr_event[13]}) | ({2{(s252 == {5'd18,4'd0})}} &amp; {wb_i1_instr_event[16],wb_i0_instr_event[16]}) | ({2{(s252 == {5'd19,4'd0})}} &amp; {wb_i1_instr_event[10],wb_i0_instr_event[10]}) | ({2{(s252 == {5'd20,4'd0})}} &amp; {wb_i1_instr_event[14],wb_i0_instr_event[14]}) | ({2{(s252 == {5'd21,4'd0})}} &amp; {wb_i1_instr_event[12],wb_i0_instr_event[12]}) | ({2{(s252 == {5'd22,4'd0})}} &amp; {wb_i1_instr_event[11],wb_i0_instr_event[11]}) | ({2{(s252 == {5'd23,4'd0})}} &amp; {wb_i1_instr_event[15],wb_i0_instr_event[15]}) | ({2{(s252 == {5'd25,4'd0})}} &amp; ipipe_csr_pfm_inst_retire) | ({2{(s252 == {5'd26,4'd0})}} &amp; {wb_i1_instr_event[36],wb_i0_instr_event[36]}) | ({2{(s252 == {5'd27,4'd0})}} &amp; {wb_i1_instr_event[25],wb_i0_instr_event[25]}) | ({2{(s252 == {5'd28,4'd0})}} &amp; {wb_i1_instr_event[26],wb_i0_instr_event[26]}) | ({2{(s252 == {5'd0,4'd1})}} &amp; {1'b0,hint_event[37]}) | ({2{(s252 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[27]}) | ({2{(s252 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[28]}) | ({2{(s252 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[29]}) | ({2{(s252 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[30]}) | ({2{(s252 == {5'd2,4'd1})}} &amp; {1'b0,hint_event[32]}) | ({2{(s252 == {5'd3,4'd1})}} &amp; {1'b0,hint_event[34]}) | ({2{(s252 == {5'd4,4'd1})}} &amp; {1'b0,hint_event[19]}) | ({2{(s252 == {5'd5,4'd1})}} &amp; {1'b0,hint_event[22]}) | ({2{(s252 == {5'd6,4'd1})}} &amp; {1'b0,hint_event[20]}) | ({2{(s252 == {5'd7,4'd1})}} &amp; {1'b0,hint_event[21]}) | ({2{(s252 == {5'd8,4'd1})}} &amp; {1'b0,hint_event[24]}) | ({2{(s252 == {5'd9,4'd1})}} &amp; {1'b0,hint_event[25]}) | ({2{(s252 == {5'd11,4'd1})}} &amp; {1'b0,hint_event[33]}) | ({2{(s252 == {5'd12,4'd1})}} &amp; {1'b0,hint_event[23]}) | ({2{(s252 == {5'd13,4'd1})}} &amp; {1'b0,hint_event[35]}) | ({2{(s252 == {5'd14,4'd1})}} &amp; {1'b0,hint_event[17]}) | ({2{(s252 == {5'd15,4'd1})}} &amp; {1'b0,hint_event[36]}) | ({2{(s252 == {5'd16,4'd1})}} &amp; {1'b0,hint_event[18]}) | ({2{(s252 == {5'd17,4'd1})}} &amp; {1'b0,hint_event[41]}) | ({2{(s252 == {5'd18,4'd1})}} &amp; {1'b0,hint_event[42]}) | ({2{(s252 == {5'd19,4'd1})}} &amp; {1'b0,hint_event[38]}) | ({2{(s252 == {5'd20,4'd1})}} &amp; {1'b0,hint_event[39]}) | ({2{(s252 == {5'd21,4'd1})}} &amp; {1'b0,hint_event[43]}) | ({2{(s252 == {5'd22,4'd1})}} &amp; {1'b0,hint_event[40]}) | ({2{(s252 == {5'd23,4'd1})}} &amp; {1'b0,hint_event[31]}) | ({2{(s252 == {5'd24,4'd1})}} &amp; {1'b0,hint_event[16]}) | ({2{(s252 == {5'd10,4'd1})}} &amp; {1'b0,hint_event[26]}) | ({2{(s252 == {5'd0,4'd3})}} &amp; {1'b0,hint_event[0]}) | ({2{(s252 == {5'd1,4'd3})}} &amp; {1'b0,hint_event[2]}) | ({2{(s252 == {5'd2,4'd3})}} &amp; {1'b0,hint_event[4]}) | ({2{(s252 == {5'd3,4'd3})}} &amp; {1'b0,hint_event[6]}) | ({2{(s252 == {5'd4,4'd3})}} &amp; {1'b0,hint_event[8]}) | ({2{(s252 == {5'd5,4'd3})}} &amp; {1'b0,hint_event[10]}) | ({2{(s252 == {5'd6,4'd3})}} &amp; {1'b0,hint_event[12]}) | ({2{(s252 == {5'd7,4'd3})}} &amp; {1'b0,hint_event[14]}) | ({2{(s252 == {5'd0,4'd4})}} &amp; {1'b0,hint_event[1]}) | ({2{(s252 == {5'd1,4'd4})}} &amp; {1'b0,hint_event[3]}) | ({2{(s252 == {5'd2,4'd4})}} &amp; {1'b0,hint_event[5]}) | ({2{(s252 == {5'd3,4'd4})}} &amp; {1'b0,hint_event[7]}) | ({2{(s252 == {5'd4,4'd4})}} &amp; {1'b0,hint_event[9]}) | ({2{(s252 == {5'd5,4'd4})}} &amp; {1'b0,hint_event[11]}) | ({2{(s252 == {5'd6,4'd4})}} &amp; {1'b0,hint_event[13]}) | ({2{(s252 == {5'd7,4'd4})}} &amp; {1'b0,hint_event[15]}) | ({2{(s252 == {5'd0,4'd2})}} &amp; {wb_i1_instr_event[3],wb_i0_instr_event[3]}) | ({2{(s252 == {5'd1,4'd2})}} &amp; {wb_i1_instr_event[5],wb_i0_instr_event[5]}) | ({2{(s252 == {5'd2,4'd2})}} &amp; {wb_i1_instr_event[38],wb_i0_instr_event[38]}) | ({2{(s252 == {5'd3,4'd2})}} &amp; {wb_i1_instr_event[22],wb_i0_instr_event[22]});
35682                           assign s255 = (({2{(s252 == {5'd2,4'd0})}} &amp; s220)) | ({2{(s252 == {5'd7,4'd0})}} &amp; s221) | ({2{(s252 == {5'd25,4'd0})}} &amp; {wb_i1_instr_event[12],wb_i0_instr_event[12]});
35683                           assign s256 = (((s252 == {5'd3,4'd0}) &amp; wb_i0_instr_event[25])) | ((s252 == {5'd3,4'd0}) &amp; wb_i0_instr_event[26]) | ((s252 == {5'd4,4'd0}) &amp; wb_i0_instr_event[36]) | ((s252 == {5'd25,4'd0}) &amp; wb_i0_instr_event[27]);
35684                           assign s264 = (({4{(s252 == {5'd3,4'd0})}} &amp; wb_i0_instr_event[28 +:4])) | ({4{(s252 == {5'd4,4'd0})}} &amp; wb_i0_instr_event[28 +:4]) | ({4{(s252 == {5'd25,4'd0})}} &amp; wb_i0_instr_event[32 +:4]);
35685                           assign s281 = (csr_halt_mode &amp; csr_dcsr_stopcount) | (cur_privilege_m &amp; s111) | (cur_privilege_s &amp; s117) | (cur_privilege_u &amp; s123) | s141 | (s27 | s28 | s7 | s8);
35686                           assign s275 = (~s281) &amp; (&amp;s279[63:3]) &amp; ((s291 &amp; s279[2]) | (s292 &amp; s293 &amp; s279[2] &amp; (|s279[1:0])) | (s292 &amp; ~s293 &amp; (&amp;s279[2:1])) | (s293 &amp; (&amp;s279[2:0])));
35687                           assign s282 = (|s276 &amp; ~s281) | s27 | s28 | s7 | s8;
35688                           assign s280[31:0] = (s27 | s7) ? csr_wdata[31:0] : (s281 ? s279[31:0] : s294[31:0]);
35689                           assign s280[63:32] = ((s28 | s8)) ? csr_wdata[31:0] : (s281 ? s279[63:32] : s294[63:32]);
35690                           always @(posedge core_clk or negedge core_reset_n) begin
35691      1/1                      if (!core_reset_n) begin
35692      1/1                          s279 &lt;= 64'b0;
35693                               end
35694      1/1                      else if (s282) begin
35695      <font color = "red">0/1     ==>                  s279 &lt;= s280;</font>
35696                               end
                        MISSING_ELSE
35697                           end
35698                   
35699                           wire s320 = s33 | (s46 &amp; s105);
35700                           always @(posedge core_clk or negedge core_reset_n) begin
35701      1/1                      if (!core_reset_n) begin
35702      1/1                          s274 &lt;= 9'b0;
35703                               end
35704      1/1                      else if (s320) begin
35705      <font color = "red">0/1     ==>                  s274 &lt;= csr_wdata[8:0];</font>
35706                               end
                        MISSING_ELSE
35707                           end
35708                   
35709                           assign s75 = s295[31:0];
35710                           assign s74 = s279[31:0];
35711                           assign s80 = {{23{1'b0}},s274};
35712                           assign s276 = (({2{(s274 == {5'd1,4'd0})}} &amp; 2'b01)) | ({2{(s274 == {5'd2,4'd0})}} &amp; ipipe_csr_pfm_inst_retire) | ({2{(s274 == {5'd3,4'd0})}} &amp; {wb_i1_instr_event[21],wb_i0_instr_event[21]}) | ({2{(s274 == {5'd4,4'd0})}} &amp; {wb_i1_instr_event[39],wb_i0_instr_event[39]}) | ({2{(s274 == {5'd5,4'd0})}} &amp; {wb_i1_instr_event[1],wb_i0_instr_event[1]}) | ({2{(s274 == {5'd6,4'd0})}} &amp; {wb_i1_instr_event[40],wb_i0_instr_event[40]}) | ({2{(s274 == {5'd7,4'd0})}} &amp; {wb_i1_instr_event[0],wb_i0_instr_event[0]}) | ({2{(s274 == {5'd8,4'd0})}} &amp; {wb_i1_instr_event[2],wb_i0_instr_event[2]}) | ({2{(s274 == {5'd9,4'd0})}} &amp; {wb_i1_instr_event[4],wb_i0_instr_event[4]}) | ({2{(s274 == {5'd10,4'd0})}} &amp; {wb_i1_instr_event[19],wb_i0_instr_event[19]}) | ({2{(s274 == {5'd11,4'd0})}} &amp; {wb_i1_instr_event[20],wb_i0_instr_event[20]}) | ({2{(s274 == {5'd12,4'd0})}} &amp; {wb_i1_instr_event[37],wb_i0_instr_event[37]}) | ({2{(s274 == {5'd13,4'd0})}} &amp; {wb_i1_instr_event[6],wb_i0_instr_event[6]}) | ({2{(s274 == {5'd14,4'd0})}} &amp; {wb_i1_instr_event[9],wb_i0_instr_event[9]}) | ({2{(s274 == {5'd15,4'd0})}} &amp; {wb_i1_instr_event[24],wb_i0_instr_event[24]}) | ({2{(s274 == {5'd24,4'd0})}} &amp; {wb_i1_instr_event[23],wb_i0_instr_event[23]}) | ({2{(s274 == {5'd16,4'd0})}} &amp; {wb_i1_instr_event[8],wb_i0_instr_event[8]}) | ({2{(s274 == {5'd17,4'd0})}} &amp; {wb_i1_instr_event[13],wb_i0_instr_event[13]}) | ({2{(s274 == {5'd18,4'd0})}} &amp; {wb_i1_instr_event[16],wb_i0_instr_event[16]}) | ({2{(s274 == {5'd19,4'd0})}} &amp; {wb_i1_instr_event[10],wb_i0_instr_event[10]}) | ({2{(s274 == {5'd20,4'd0})}} &amp; {wb_i1_instr_event[14],wb_i0_instr_event[14]}) | ({2{(s274 == {5'd21,4'd0})}} &amp; {wb_i1_instr_event[12],wb_i0_instr_event[12]}) | ({2{(s274 == {5'd22,4'd0})}} &amp; {wb_i1_instr_event[11],wb_i0_instr_event[11]}) | ({2{(s274 == {5'd23,4'd0})}} &amp; {wb_i1_instr_event[15],wb_i0_instr_event[15]}) | ({2{(s274 == {5'd25,4'd0})}} &amp; ipipe_csr_pfm_inst_retire) | ({2{(s274 == {5'd26,4'd0})}} &amp; {wb_i1_instr_event[36],wb_i0_instr_event[36]}) | ({2{(s274 == {5'd27,4'd0})}} &amp; {wb_i1_instr_event[25],wb_i0_instr_event[25]}) | ({2{(s274 == {5'd28,4'd0})}} &amp; {wb_i1_instr_event[26],wb_i0_instr_event[26]}) | ({2{(s274 == {5'd0,4'd1})}} &amp; {1'b0,hint_event[37]}) | ({2{(s274 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[27]}) | ({2{(s274 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[28]}) | ({2{(s274 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[29]}) | ({2{(s274 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[30]}) | ({2{(s274 == {5'd2,4'd1})}} &amp; {1'b0,hint_event[32]}) | ({2{(s274 == {5'd3,4'd1})}} &amp; {1'b0,hint_event[34]}) | ({2{(s274 == {5'd4,4'd1})}} &amp; {1'b0,hint_event[19]}) | ({2{(s274 == {5'd5,4'd1})}} &amp; {1'b0,hint_event[22]}) | ({2{(s274 == {5'd6,4'd1})}} &amp; {1'b0,hint_event[20]}) | ({2{(s274 == {5'd7,4'd1})}} &amp; {1'b0,hint_event[21]}) | ({2{(s274 == {5'd8,4'd1})}} &amp; {1'b0,hint_event[24]}) | ({2{(s274 == {5'd9,4'd1})}} &amp; {1'b0,hint_event[25]}) | ({2{(s274 == {5'd11,4'd1})}} &amp; {1'b0,hint_event[33]}) | ({2{(s274 == {5'd12,4'd1})}} &amp; {1'b0,hint_event[23]}) | ({2{(s274 == {5'd13,4'd1})}} &amp; {1'b0,hint_event[35]}) | ({2{(s274 == {5'd14,4'd1})}} &amp; {1'b0,hint_event[17]}) | ({2{(s274 == {5'd15,4'd1})}} &amp; {1'b0,hint_event[36]}) | ({2{(s274 == {5'd16,4'd1})}} &amp; {1'b0,hint_event[18]}) | ({2{(s274 == {5'd17,4'd1})}} &amp; {1'b0,hint_event[41]}) | ({2{(s274 == {5'd18,4'd1})}} &amp; {1'b0,hint_event[42]}) | ({2{(s274 == {5'd19,4'd1})}} &amp; {1'b0,hint_event[38]}) | ({2{(s274 == {5'd20,4'd1})}} &amp; {1'b0,hint_event[39]}) | ({2{(s274 == {5'd21,4'd1})}} &amp; {1'b0,hint_event[43]}) | ({2{(s274 == {5'd22,4'd1})}} &amp; {1'b0,hint_event[40]}) | ({2{(s274 == {5'd23,4'd1})}} &amp; {1'b0,hint_event[31]}) | ({2{(s274 == {5'd24,4'd1})}} &amp; {1'b0,hint_event[16]}) | ({2{(s274 == {5'd10,4'd1})}} &amp; {1'b0,hint_event[26]}) | ({2{(s274 == {5'd0,4'd3})}} &amp; {1'b0,hint_event[0]}) | ({2{(s274 == {5'd1,4'd3})}} &amp; {1'b0,hint_event[2]}) | ({2{(s274 == {5'd2,4'd3})}} &amp; {1'b0,hint_event[4]}) | ({2{(s274 == {5'd3,4'd3})}} &amp; {1'b0,hint_event[6]}) | ({2{(s274 == {5'd4,4'd3})}} &amp; {1'b0,hint_event[8]}) | ({2{(s274 == {5'd5,4'd3})}} &amp; {1'b0,hint_event[10]}) | ({2{(s274 == {5'd6,4'd3})}} &amp; {1'b0,hint_event[12]}) | ({2{(s274 == {5'd7,4'd3})}} &amp; {1'b0,hint_event[14]}) | ({2{(s274 == {5'd0,4'd4})}} &amp; {1'b0,hint_event[1]}) | ({2{(s274 == {5'd1,4'd4})}} &amp; {1'b0,hint_event[3]}) | ({2{(s274 == {5'd2,4'd4})}} &amp; {1'b0,hint_event[5]}) | ({2{(s274 == {5'd3,4'd4})}} &amp; {1'b0,hint_event[7]}) | ({2{(s274 == {5'd4,4'd4})}} &amp; {1'b0,hint_event[9]}) | ({2{(s274 == {5'd5,4'd4})}} &amp; {1'b0,hint_event[11]}) | ({2{(s274 == {5'd6,4'd4})}} &amp; {1'b0,hint_event[13]}) | ({2{(s274 == {5'd7,4'd4})}} &amp; {1'b0,hint_event[15]}) | ({2{(s274 == {5'd0,4'd2})}} &amp; {wb_i1_instr_event[3],wb_i0_instr_event[3]}) | ({2{(s274 == {5'd1,4'd2})}} &amp; {wb_i1_instr_event[5],wb_i0_instr_event[5]}) | ({2{(s274 == {5'd2,4'd2})}} &amp; {wb_i1_instr_event[38],wb_i0_instr_event[38]}) | ({2{(s274 == {5'd3,4'd2})}} &amp; {wb_i1_instr_event[22],wb_i0_instr_event[22]});
35713                           assign s277 = (({2{(s274 == {5'd2,4'd0})}} &amp; s220)) | ({2{(s274 == {5'd7,4'd0})}} &amp; s221) | ({2{(s274 == {5'd25,4'd0})}} &amp; {wb_i1_instr_event[12],wb_i0_instr_event[12]});
35714                           assign s278 = (((s274 == {5'd3,4'd0}) &amp; wb_i0_instr_event[25])) | ((s274 == {5'd3,4'd0}) &amp; wb_i0_instr_event[26]) | ((s274 == {5'd4,4'd0}) &amp; wb_i0_instr_event[36]) | ((s274 == {5'd25,4'd0}) &amp; wb_i0_instr_event[27]);
35715                           assign s286 = (({4{(s274 == {5'd3,4'd0})}} &amp; wb_i0_instr_event[28 +:4])) | ({4{(s274 == {5'd4,4'd0})}} &amp; wb_i0_instr_event[28 +:4]) | ({4{(s274 == {5'd25,4'd0})}} &amp; wb_i0_instr_event[32 +:4]);
35716                           assign s303 = (csr_halt_mode &amp; csr_dcsr_stopcount) | (cur_privilege_m &amp; s112) | (cur_privilege_s &amp; s118) | (cur_privilege_u &amp; s124) | s142 | (s29 | s30 | s9 | s10);
35717                           assign s297 = (~s303) &amp; (&amp;s301[63:3]) &amp; ((s313 &amp; s301[2]) | (s314 &amp; s315 &amp; s301[2] &amp; (|s301[1:0])) | (s314 &amp; ~s315 &amp; (&amp;s301[2:1])) | (s315 &amp; (&amp;s301[2:0])));
35718                           assign s304 = (|s298 &amp; ~s303) | s29 | s30 | s9 | s10;
35719                           assign s302[31:0] = (s29 | s9) ? csr_wdata[31:0] : (s303 ? s301[31:0] : s316[31:0]);
35720                           assign s302[63:32] = ((s30 | s10)) ? csr_wdata[31:0] : (s303 ? s301[63:32] : s316[63:32]);
35721                           always @(posedge core_clk or negedge core_reset_n) begin
35722      1/1                      if (!core_reset_n) begin
35723      1/1                          s301 &lt;= 64'b0;
35724                               end
35725      1/1                      else if (s304) begin
35726      <font color = "red">0/1     ==>                  s301 &lt;= s302;</font>
35727                               end
                        MISSING_ELSE
35728                           end
35729                   
35730                           wire s321 = s34 | (s47 &amp; s106);
35731                           always @(posedge core_clk or negedge core_reset_n) begin
35732      1/1                      if (!core_reset_n) begin
35733      1/1                          s296 &lt;= 9'b0;
35734                               end
35735      1/1                      else if (s321) begin
35736      <font color = "red">0/1     ==>                  s296 &lt;= csr_wdata[8:0];</font>
35737                               end
                        MISSING_ELSE
35738                           end
35739                   
35740                           assign s77 = s317[31:0];
35741                           assign s76 = s301[31:0];
35742                           assign s81 = {{23{1'b0}},s296};
35743                           assign s298 = (({2{(s296 == {5'd1,4'd0})}} &amp; 2'b01)) | ({2{(s296 == {5'd2,4'd0})}} &amp; ipipe_csr_pfm_inst_retire) | ({2{(s296 == {5'd3,4'd0})}} &amp; {wb_i1_instr_event[21],wb_i0_instr_event[21]}) | ({2{(s296 == {5'd4,4'd0})}} &amp; {wb_i1_instr_event[39],wb_i0_instr_event[39]}) | ({2{(s296 == {5'd5,4'd0})}} &amp; {wb_i1_instr_event[1],wb_i0_instr_event[1]}) | ({2{(s296 == {5'd6,4'd0})}} &amp; {wb_i1_instr_event[40],wb_i0_instr_event[40]}) | ({2{(s296 == {5'd7,4'd0})}} &amp; {wb_i1_instr_event[0],wb_i0_instr_event[0]}) | ({2{(s296 == {5'd8,4'd0})}} &amp; {wb_i1_instr_event[2],wb_i0_instr_event[2]}) | ({2{(s296 == {5'd9,4'd0})}} &amp; {wb_i1_instr_event[4],wb_i0_instr_event[4]}) | ({2{(s296 == {5'd10,4'd0})}} &amp; {wb_i1_instr_event[19],wb_i0_instr_event[19]}) | ({2{(s296 == {5'd11,4'd0})}} &amp; {wb_i1_instr_event[20],wb_i0_instr_event[20]}) | ({2{(s296 == {5'd12,4'd0})}} &amp; {wb_i1_instr_event[37],wb_i0_instr_event[37]}) | ({2{(s296 == {5'd13,4'd0})}} &amp; {wb_i1_instr_event[6],wb_i0_instr_event[6]}) | ({2{(s296 == {5'd14,4'd0})}} &amp; {wb_i1_instr_event[9],wb_i0_instr_event[9]}) | ({2{(s296 == {5'd15,4'd0})}} &amp; {wb_i1_instr_event[24],wb_i0_instr_event[24]}) | ({2{(s296 == {5'd24,4'd0})}} &amp; {wb_i1_instr_event[23],wb_i0_instr_event[23]}) | ({2{(s296 == {5'd16,4'd0})}} &amp; {wb_i1_instr_event[8],wb_i0_instr_event[8]}) | ({2{(s296 == {5'd17,4'd0})}} &amp; {wb_i1_instr_event[13],wb_i0_instr_event[13]}) | ({2{(s296 == {5'd18,4'd0})}} &amp; {wb_i1_instr_event[16],wb_i0_instr_event[16]}) | ({2{(s296 == {5'd19,4'd0})}} &amp; {wb_i1_instr_event[10],wb_i0_instr_event[10]}) | ({2{(s296 == {5'd20,4'd0})}} &amp; {wb_i1_instr_event[14],wb_i0_instr_event[14]}) | ({2{(s296 == {5'd21,4'd0})}} &amp; {wb_i1_instr_event[12],wb_i0_instr_event[12]}) | ({2{(s296 == {5'd22,4'd0})}} &amp; {wb_i1_instr_event[11],wb_i0_instr_event[11]}) | ({2{(s296 == {5'd23,4'd0})}} &amp; {wb_i1_instr_event[15],wb_i0_instr_event[15]}) | ({2{(s296 == {5'd25,4'd0})}} &amp; ipipe_csr_pfm_inst_retire) | ({2{(s296 == {5'd26,4'd0})}} &amp; {wb_i1_instr_event[36],wb_i0_instr_event[36]}) | ({2{(s296 == {5'd27,4'd0})}} &amp; {wb_i1_instr_event[25],wb_i0_instr_event[25]}) | ({2{(s296 == {5'd28,4'd0})}} &amp; {wb_i1_instr_event[26],wb_i0_instr_event[26]}) | ({2{(s296 == {5'd0,4'd1})}} &amp; {1'b0,hint_event[37]}) | ({2{(s296 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[27]}) | ({2{(s296 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[28]}) | ({2{(s296 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[29]}) | ({2{(s296 == {5'd1,4'd1})}} &amp; {1'b0,hint_event[30]}) | ({2{(s296 == {5'd2,4'd1})}} &amp; {1'b0,hint_event[32]}) | ({2{(s296 == {5'd3,4'd1})}} &amp; {1'b0,hint_event[34]}) | ({2{(s296 == {5'd4,4'd1})}} &amp; {1'b0,hint_event[19]}) | ({2{(s296 == {5'd5,4'd1})}} &amp; {1'b0,hint_event[22]}) | ({2{(s296 == {5'd6,4'd1})}} &amp; {1'b0,hint_event[20]}) | ({2{(s296 == {5'd7,4'd1})}} &amp; {1'b0,hint_event[21]}) | ({2{(s296 == {5'd8,4'd1})}} &amp; {1'b0,hint_event[24]}) | ({2{(s296 == {5'd9,4'd1})}} &amp; {1'b0,hint_event[25]}) | ({2{(s296 == {5'd11,4'd1})}} &amp; {1'b0,hint_event[33]}) | ({2{(s296 == {5'd12,4'd1})}} &amp; {1'b0,hint_event[23]}) | ({2{(s296 == {5'd13,4'd1})}} &amp; {1'b0,hint_event[35]}) | ({2{(s296 == {5'd14,4'd1})}} &amp; {1'b0,hint_event[17]}) | ({2{(s296 == {5'd15,4'd1})}} &amp; {1'b0,hint_event[36]}) | ({2{(s296 == {5'd16,4'd1})}} &amp; {1'b0,hint_event[18]}) | ({2{(s296 == {5'd17,4'd1})}} &amp; {1'b0,hint_event[41]}) | ({2{(s296 == {5'd18,4'd1})}} &amp; {1'b0,hint_event[42]}) | ({2{(s296 == {5'd19,4'd1})}} &amp; {1'b0,hint_event[38]}) | ({2{(s296 == {5'd20,4'd1})}} &amp; {1'b0,hint_event[39]}) | ({2{(s296 == {5'd21,4'd1})}} &amp; {1'b0,hint_event[43]}) | ({2{(s296 == {5'd22,4'd1})}} &amp; {1'b0,hint_event[40]}) | ({2{(s296 == {5'd23,4'd1})}} &amp; {1'b0,hint_event[31]}) | ({2{(s296 == {5'd24,4'd1})}} &amp; {1'b0,hint_event[16]}) | ({2{(s296 == {5'd10,4'd1})}} &amp; {1'b0,hint_event[26]}) | ({2{(s296 == {5'd0,4'd3})}} &amp; {1'b0,hint_event[0]}) | ({2{(s296 == {5'd1,4'd3})}} &amp; {1'b0,hint_event[2]}) | ({2{(s296 == {5'd2,4'd3})}} &amp; {1'b0,hint_event[4]}) | ({2{(s296 == {5'd3,4'd3})}} &amp; {1'b0,hint_event[6]}) | ({2{(s296 == {5'd4,4'd3})}} &amp; {1'b0,hint_event[8]}) | ({2{(s296 == {5'd5,4'd3})}} &amp; {1'b0,hint_event[10]}) | ({2{(s296 == {5'd6,4'd3})}} &amp; {1'b0,hint_event[12]}) | ({2{(s296 == {5'd7,4'd3})}} &amp; {1'b0,hint_event[14]}) | ({2{(s296 == {5'd0,4'd4})}} &amp; {1'b0,hint_event[1]}) | ({2{(s296 == {5'd1,4'd4})}} &amp; {1'b0,hint_event[3]}) | ({2{(s296 == {5'd2,4'd4})}} &amp; {1'b0,hint_event[5]}) | ({2{(s296 == {5'd3,4'd4})}} &amp; {1'b0,hint_event[7]}) | ({2{(s296 == {5'd4,4'd4})}} &amp; {1'b0,hint_event[9]}) | ({2{(s296 == {5'd5,4'd4})}} &amp; {1'b0,hint_event[11]}) | ({2{(s296 == {5'd6,4'd4})}} &amp; {1'b0,hint_event[13]}) | ({2{(s296 == {5'd7,4'd4})}} &amp; {1'b0,hint_event[15]}) | ({2{(s296 == {5'd0,4'd2})}} &amp; {wb_i1_instr_event[3],wb_i0_instr_event[3]}) | ({2{(s296 == {5'd1,4'd2})}} &amp; {wb_i1_instr_event[5],wb_i0_instr_event[5]}) | ({2{(s296 == {5'd2,4'd2})}} &amp; {wb_i1_instr_event[38],wb_i0_instr_event[38]}) | ({2{(s296 == {5'd3,4'd2})}} &amp; {wb_i1_instr_event[22],wb_i0_instr_event[22]});
35744                           assign s299 = (({2{(s296 == {5'd2,4'd0})}} &amp; s220)) | ({2{(s296 == {5'd7,4'd0})}} &amp; s221) | ({2{(s296 == {5'd25,4'd0})}} &amp; {wb_i1_instr_event[12],wb_i0_instr_event[12]});
35745                           assign s300 = (((s296 == {5'd3,4'd0}) &amp; wb_i0_instr_event[25])) | ((s296 == {5'd3,4'd0}) &amp; wb_i0_instr_event[26]) | ((s296 == {5'd4,4'd0}) &amp; wb_i0_instr_event[36]) | ((s296 == {5'd25,4'd0}) &amp; wb_i0_instr_event[27]);
35746                           assign s308 = (({4{(s296 == {5'd3,4'd0})}} &amp; wb_i0_instr_event[28 +:4])) | ({4{(s296 == {5'd4,4'd0})}} &amp; wb_i0_instr_event[28 +:4]) | ({4{(s296 == {5'd25,4'd0})}} &amp; wb_i0_instr_event[32 +:4]);
35747                           reg s322;
35748                           reg s323;
35749                           reg s324;
35750                           reg s325;
35751                           reg s326;
35752                           reg s327;
35753                           wire s328 = (s18 &amp; ~csr_wdata[0]) | (s42 &amp; ~csr_wdata[0] &amp; s101);
35754                           wire s329 = s208;
35755                           always @(posedge core_clk or negedge core_reset_n) begin
35756      1/1                      if (!core_reset_n) begin
35757      1/1                          s322 &lt;= 1'b0;
35758                               end
35759      1/1                      else if (s328) begin
35760      <font color = "red">0/1     ==>                  s322 &lt;= 1'b0;</font>
35761                               end
35762      1/1                      else if (s329) begin
35763      <font color = "red">0/1     ==>                  s322 &lt;= 1'b1;</font>
35764                               end
                        MISSING_ELSE
35765                           end
35766                   
35767                           wire s330 = (s18 &amp; ~csr_wdata[2]) | (s42 &amp; ~csr_wdata[2] &amp; s102);
35768                           wire s331 = s215;
35769                           always @(posedge core_clk or negedge core_reset_n) begin
35770      1/1                      if (!core_reset_n) begin
35771      1/1                          s323 &lt;= 1'b0;
35772                               end
35773      1/1                      else if (s330) begin
35774      <font color = "red">0/1     ==>                  s323 &lt;= 1'b0;</font>
35775                               end
35776      1/1                      else if (s331) begin
35777      <font color = "red">0/1     ==>                  s323 &lt;= 1'b1;</font>
35778                               end
                        MISSING_ELSE
35779                           end
35780                   
35781                           wire s332 = (s18 &amp; ~csr_wdata[3]) | (s42 &amp; ~csr_wdata[3] &amp; s103);
35782                           wire s333 = s231;
35783                           always @(posedge core_clk or negedge core_reset_n) begin
35784      1/1                      if (!core_reset_n) begin
35785      1/1                          s324 &lt;= 1'b0;
35786                               end
35787      1/1                      else if (s332) begin
35788      <font color = "red">0/1     ==>                  s324 &lt;= 1'b0;</font>
35789                               end
35790      1/1                      else if (s333) begin
35791      <font color = "red">0/1     ==>                  s324 &lt;= 1'b1;</font>
35792                               end
                        MISSING_ELSE
35793                           end
35794                   
35795                           wire s334 = (s18 &amp; ~csr_wdata[4]) | (s42 &amp; ~csr_wdata[4] &amp; s104);
35796                           wire s335 = s253;
35797                           always @(posedge core_clk or negedge core_reset_n) begin
35798      1/1                      if (!core_reset_n) begin
35799      1/1                          s325 &lt;= 1'b0;
35800                               end
35801      1/1                      else if (s334) begin
35802      <font color = "red">0/1     ==>                  s325 &lt;= 1'b0;</font>
35803                               end
35804      1/1                      else if (s335) begin
35805      <font color = "red">0/1     ==>                  s325 &lt;= 1'b1;</font>
35806                               end
                        MISSING_ELSE
35807                           end
35808                   
35809                           wire s336 = (s18 &amp; ~csr_wdata[5]) | (s42 &amp; ~csr_wdata[5] &amp; s105);
35810                           wire s337 = s275;
35811                           always @(posedge core_clk or negedge core_reset_n) begin
35812      1/1                      if (!core_reset_n) begin
35813      1/1                          s326 &lt;= 1'b0;
35814                               end
35815      1/1                      else if (s336) begin
35816      <font color = "red">0/1     ==>                  s326 &lt;= 1'b0;</font>
35817                               end
35818      1/1                      else if (s337) begin
35819      <font color = "red">0/1     ==>                  s326 &lt;= 1'b1;</font>
35820                               end
                        MISSING_ELSE
35821                           end
35822                   
35823                           wire s338 = (s18 &amp; ~csr_wdata[6]) | (s42 &amp; ~csr_wdata[6] &amp; s106);
35824                           wire s339 = s297;
35825                           always @(posedge core_clk or negedge core_reset_n) begin
35826      1/1                      if (!core_reset_n) begin
35827      1/1                          s327 &lt;= 1'b0;
35828                               end
35829      1/1                      else if (s338) begin
35830      <font color = "red">0/1     ==>                  s327 &lt;= 1'b0;</font>
35831                               end
35832      1/1                      else if (s339) begin
35833      <font color = "red">0/1     ==>                  s327 &lt;= 1'b1;</font>
35834                               end
                        MISSING_ELSE
35835                           end
35836                   
35837                           assign s131 = s322;
35838                           assign s132 = s323;
35839                           assign s133 = s324;
35840                           assign s134 = s325;
35841                           assign s135 = s326;
35842                           assign s136 = s327;
35843                           reg s340;
35844                           reg s341;
35845                           reg s342;
35846                           reg s343;
35847                           reg s344;
35848                           reg s345;
35849                           wire s346 = (s14) | (s38 &amp; s101);
35850                           always @(posedge core_clk or negedge core_reset_n) begin
35851      1/1                      if (!core_reset_n) begin
35852      1/1                          s340 &lt;= 1'b0;
35853                               end
35854      1/1                      else if (s346) begin
35855      <font color = "red">0/1     ==>                  s340 &lt;= csr_wdata[0];</font>
35856                               end
                        MISSING_ELSE
35857                           end
35858                   
35859                           wire s347 = (s14) | (s38 &amp; s102);
35860                           always @(posedge core_clk or negedge core_reset_n) begin
35861      1/1                      if (!core_reset_n) begin
35862      1/1                          s341 &lt;= 1'b0;
35863                               end
35864      1/1                      else if (s347) begin
35865      <font color = "red">0/1     ==>                  s341 &lt;= csr_wdata[2];</font>
35866                               end
                        MISSING_ELSE
35867                           end
35868                   
35869                           wire s348 = (s14) | (s38 &amp; s103);
35870                           always @(posedge core_clk or negedge core_reset_n) begin
35871      1/1                      if (!core_reset_n) begin
35872      1/1                          s342 &lt;= 1'b0;
35873                               end
35874      1/1                      else if (s348) begin
35875      <font color = "red">0/1     ==>                  s342 &lt;= csr_wdata[3];</font>
35876                               end
                        MISSING_ELSE
35877                           end
35878                   
35879                           wire s349 = (s14) | (s38 &amp; s104);
35880                           always @(posedge core_clk or negedge core_reset_n) begin
35881      1/1                      if (!core_reset_n) begin
35882      1/1                          s343 &lt;= 1'b0;
35883                               end
35884      1/1                      else if (s349) begin
35885      <font color = "red">0/1     ==>                  s343 &lt;= csr_wdata[4];</font>
35886                               end
                        MISSING_ELSE
35887                           end
35888                   
35889                           wire s350 = (s14) | (s38 &amp; s105);
35890                           always @(posedge core_clk or negedge core_reset_n) begin
35891      1/1                      if (!core_reset_n) begin
35892      1/1                          s344 &lt;= 1'b0;
35893                               end
35894      1/1                      else if (s350) begin
35895      <font color = "red">0/1     ==>                  s344 &lt;= csr_wdata[5];</font>
35896                               end
                        MISSING_ELSE
35897                           end
35898                   
35899                           wire s351 = (s14) | (s38 &amp; s106);
35900                           always @(posedge core_clk or negedge core_reset_n) begin
35901      1/1                      if (!core_reset_n) begin
35902      1/1                          s345 &lt;= 1'b0;
35903                               end
35904      1/1                      else if (s351) begin
35905      <font color = "red">0/1     ==>                  s345 &lt;= csr_wdata[6];</font>
35906                               end
                        MISSING_ELSE
35907                           end
35908                   
35909                           assign s125 = s340;
35910                           assign s126 = s341;
35911                           assign s127 = s342;
35912                           assign s128 = s343;
35913                           assign s129 = s344;
35914                           assign s130 = s345;
35915                           reg s352;
35916                           reg s353;
35917                           reg s354;
35918                           reg s355;
35919                           reg s356;
35920                           reg s357;
35921                           wire s358 = (s20) | (s43 &amp; s101);
35922                           always @(posedge core_clk or negedge core_reset_n) begin
35923      1/1                      if (!core_reset_n) begin
35924      1/1                          s352 &lt;= 1'b0;
35925                               end
35926      1/1                      else if (s358) begin
35927      <font color = "red">0/1     ==>                  s352 &lt;= csr_wdata[0];</font>
35928                               end
                        MISSING_ELSE
35929                           end
35930                   
35931                           wire s359 = (s20) | (s43 &amp; s102);
35932                           always @(posedge core_clk or negedge core_reset_n) begin
35933      1/1                      if (!core_reset_n) begin
35934      1/1                          s353 &lt;= 1'b0;
35935                               end
35936      1/1                      else if (s359) begin
35937      <font color = "red">0/1     ==>                  s353 &lt;= csr_wdata[2];</font>
35938                               end
                        MISSING_ELSE
35939                           end
35940                   
35941                           wire s360 = (s20) | (s43 &amp; s103);
35942                           always @(posedge core_clk or negedge core_reset_n) begin
35943      1/1                      if (!core_reset_n) begin
35944      1/1                          s354 &lt;= 1'b0;
35945                               end
35946      1/1                      else if (s360) begin
35947      <font color = "red">0/1     ==>                  s354 &lt;= csr_wdata[3];</font>
35948                               end
                        MISSING_ELSE
35949                           end
35950                   
35951                           wire s361 = (s20) | (s43 &amp; s104);
35952                           always @(posedge core_clk or negedge core_reset_n) begin
35953      1/1                      if (!core_reset_n) begin
35954      1/1                          s355 &lt;= 1'b0;
35955                               end
35956      1/1                      else if (s361) begin
35957      <font color = "red">0/1     ==>                  s355 &lt;= csr_wdata[4];</font>
35958                               end
                        MISSING_ELSE
35959                           end
35960                   
35961                           wire s362 = (s20) | (s43 &amp; s105);
35962                           always @(posedge core_clk or negedge core_reset_n) begin
35963      1/1                      if (!core_reset_n) begin
35964      1/1                          s356 &lt;= 1'b0;
35965                               end
35966      1/1                      else if (s362) begin
35967      <font color = "red">0/1     ==>                  s356 &lt;= csr_wdata[5];</font>
35968                               end
                        MISSING_ELSE
35969                           end
35970                   
35971                           wire s363 = (s20) | (s43 &amp; s106);
35972                           always @(posedge core_clk or negedge core_reset_n) begin
35973      1/1                      if (!core_reset_n) begin
35974      1/1                          s357 &lt;= 1'b0;
35975                               end
35976      1/1                      else if (s363) begin
35977      <font color = "red">0/1     ==>                  s357 &lt;= csr_wdata[6];</font>
35978                               end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod323.html" >kv_pfm_csr</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>80</td><td>40</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>80</td><td>40</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35523
 EXPRESSION (gen_performance_monitor_regs.s234 ? gen_performance_monitor_regs.s242[3] : 1'b0)
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35524
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s234 ? gen_performance_monitor_regs.s242[2] : ((gen_performance_monitor_regs.s245 | (&amp;gen_performance_monitor_regs.s240))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35525
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s234 ? gen_performance_monitor_regs.s242[1] : ((((^gen_performance_monitor_regs.s240) | (&amp;gen_performance_monitor_regs.s239)) | gen_performance_monitor_regs.s244)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35526
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s234 ? gen_performance_monitor_regs.s242[0] : (((^gen_performance_monitor_regs.s239) | gen_performance_monitor_regs.s243)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35545
 EXPRESSION (gen_performance_monitor_regs.s256 ? gen_performance_monitor_regs.s264[3] : 1'b0)
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35546
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s256 ? gen_performance_monitor_regs.s264[2] : ((gen_performance_monitor_regs.s267 | (&amp;gen_performance_monitor_regs.s262))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35547
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s256 ? gen_performance_monitor_regs.s264[1] : ((((^gen_performance_monitor_regs.s262) | (&amp;gen_performance_monitor_regs.s261)) | gen_performance_monitor_regs.s266)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35548
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s256 ? gen_performance_monitor_regs.s264[0] : (((^gen_performance_monitor_regs.s261) | gen_performance_monitor_regs.s265)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35567
 EXPRESSION (gen_performance_monitor_regs.s278 ? gen_performance_monitor_regs.s286[3] : 1'b0)
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35568
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s278 ? gen_performance_monitor_regs.s286[2] : ((gen_performance_monitor_regs.s289 | (&amp;gen_performance_monitor_regs.s284))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35569
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s278 ? gen_performance_monitor_regs.s286[1] : ((((^gen_performance_monitor_regs.s284) | (&amp;gen_performance_monitor_regs.s283)) | gen_performance_monitor_regs.s288)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35570
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s278 ? gen_performance_monitor_regs.s286[0] : (((^gen_performance_monitor_regs.s283) | gen_performance_monitor_regs.s287)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35589
 EXPRESSION (gen_performance_monitor_regs.s300 ? gen_performance_monitor_regs.s308[3] : 1'b0)
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35590
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s300 ? gen_performance_monitor_regs.s308[2] : ((gen_performance_monitor_regs.s311 | (&amp;gen_performance_monitor_regs.s306))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35591
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s300 ? gen_performance_monitor_regs.s308[1] : ((((^gen_performance_monitor_regs.s306) | (&amp;gen_performance_monitor_regs.s305)) | gen_performance_monitor_regs.s310)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35592
 EXPRESSION 
 Number  Term
      1  gen_performance_monitor_regs.s300 ? gen_performance_monitor_regs.s308[0] : (((^gen_performance_monitor_regs.s305) | gen_performance_monitor_regs.s309)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35615
 EXPRESSION 
 Number  Term
      1  ((s21 | s1)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s211 ? gen_performance_monitor_regs.s207[31:0] : gen_performance_monitor_regs.s212[31:0]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35615
 SUB-EXPRESSION (gen_performance_monitor_regs.s211 ? gen_performance_monitor_regs.s207[31:0] : gen_performance_monitor_regs.s212[31:0])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35616
 EXPRESSION 
 Number  Term
      1  ((s22 | s2)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s211 ? gen_performance_monitor_regs.s207[63:32] : gen_performance_monitor_regs.s212[63:32]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35616
 SUB-EXPRESSION (gen_performance_monitor_regs.s211 ? gen_performance_monitor_regs.s207[63:32] : gen_performance_monitor_regs.s212[63:32])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35621
 EXPRESSION 
 Number  Term
      1  ((s35 | s11)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s218 ? gen_performance_monitor_regs.s214[31:0] : gen_performance_monitor_regs.s223[31:0]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35621
 SUB-EXPRESSION (gen_performance_monitor_regs.s218 ? gen_performance_monitor_regs.s214[31:0] : gen_performance_monitor_regs.s223[31:0])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35622
 EXPRESSION 
 Number  Term
      1  ((s36 | s12)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s218 ? gen_performance_monitor_regs.s214[63:32] : gen_performance_monitor_regs.s223[63:32]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35622
 SUB-EXPRESSION (gen_performance_monitor_regs.s218 ? gen_performance_monitor_regs.s214[63:32] : gen_performance_monitor_regs.s223[63:32])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35626
 EXPRESSION 
 Number  Term
      1  ((s23 | s3)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s237 ? gen_performance_monitor_regs.s235[31:0] : gen_performance_monitor_regs.s250[31:0]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35626
 SUB-EXPRESSION (gen_performance_monitor_regs.s237 ? gen_performance_monitor_regs.s235[31:0] : gen_performance_monitor_regs.s250[31:0])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35627
 EXPRESSION 
 Number  Term
      1  ((s24 | s4)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s237 ? gen_performance_monitor_regs.s235[63:32] : gen_performance_monitor_regs.s250[63:32]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35627
 SUB-EXPRESSION (gen_performance_monitor_regs.s237 ? gen_performance_monitor_regs.s235[63:32] : gen_performance_monitor_regs.s250[63:32])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35657
 EXPRESSION 
 Number  Term
      1  ((s25 | s5)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s259 ? gen_performance_monitor_regs.s257[31:0] : gen_performance_monitor_regs.s272[31:0]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35657
 SUB-EXPRESSION (gen_performance_monitor_regs.s259 ? gen_performance_monitor_regs.s257[31:0] : gen_performance_monitor_regs.s272[31:0])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35658
 EXPRESSION 
 Number  Term
      1  ((s26 | s6)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s259 ? gen_performance_monitor_regs.s257[63:32] : gen_performance_monitor_regs.s272[63:32]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35658
 SUB-EXPRESSION (gen_performance_monitor_regs.s259 ? gen_performance_monitor_regs.s257[63:32] : gen_performance_monitor_regs.s272[63:32])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35688
 EXPRESSION 
 Number  Term
      1  ((s27 | s7)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s281 ? gen_performance_monitor_regs.s279[31:0] : gen_performance_monitor_regs.s294[31:0]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35688
 SUB-EXPRESSION (gen_performance_monitor_regs.s281 ? gen_performance_monitor_regs.s279[31:0] : gen_performance_monitor_regs.s294[31:0])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35689
 EXPRESSION 
 Number  Term
      1  ((s28 | s8)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s281 ? gen_performance_monitor_regs.s279[63:32] : gen_performance_monitor_regs.s294[63:32]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35689
 SUB-EXPRESSION (gen_performance_monitor_regs.s281 ? gen_performance_monitor_regs.s279[63:32] : gen_performance_monitor_regs.s294[63:32])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35719
 EXPRESSION 
 Number  Term
      1  ((s29 | s9)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s303 ? gen_performance_monitor_regs.s301[31:0] : gen_performance_monitor_regs.s316[31:0]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35719
 SUB-EXPRESSION (gen_performance_monitor_regs.s303 ? gen_performance_monitor_regs.s301[31:0] : gen_performance_monitor_regs.s316[31:0])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35720
 EXPRESSION 
 Number  Term
      1  ((s30 | s10)) ? csr_wdata[31:0] : (gen_performance_monitor_regs.s303 ? gen_performance_monitor_regs.s301[63:32] : gen_performance_monitor_regs.s316[63:32]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35720
 SUB-EXPRESSION (gen_performance_monitor_regs.s303 ? gen_performance_monitor_regs.s301[63:32] : gen_performance_monitor_regs.s316[63:32])
                 ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod323.html" >kv_pfm_csr</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">736</td>
<td class="rt">216</td>
<td class="rt">29.35 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">368</td>
<td class="rt">108</td>
<td class="rt">29.35 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">368</td>
<td class="rt">108</td>
<td class="rt">29.35 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">736</td>
<td class="rt">216</td>
<td class="rt">29.35 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">368</td>
<td class="rt">108</td>
<td class="rt">29.35 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">368</td>
<td class="rt">108</td>
<td class="rt">29.35 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_waddr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_raddr0[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_rd_hit0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_rdata0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_raddr1[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_rd_hit1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_rdata1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_pfm_inst_retire[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_instr_event[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_instr_event[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_instr_event[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_instr_event[18:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_instr_event[21:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_instr_event[36:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i0_instr_event[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_instr_event[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_instr_event[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_instr_event[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_instr_event[18:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_instr_event[21:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_instr_event[36:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_instr_event[39:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wb_i1_instr_event[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hint_event[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hint_event[16:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hint_event[26:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hint_event[31:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hint_event[37:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hint_event[43:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_dcsr_stopcount</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcounteren[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_mcounterwen[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_scounteren[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hpm_m_counter_ovf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hpm_s_counter_ovf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod323.html" >kv_pfm_csr</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">221</td>
<td class="rt">127</td>
<td class="rt">57.47 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35523</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35524</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35526</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35545</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35546</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35547</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35548</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35567</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35568</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35569</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35570</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35589</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35590</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35591</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35592</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35615</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35616</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35621</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35622</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35626</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35627</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35657</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35658</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35688</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35689</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35719</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">35720</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35097</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35145</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35177</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35187</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35197</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35207</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35217</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35333</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35343</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35353</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35363</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35373</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35383</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35250</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35260</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35270</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35280</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35290</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35300</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35442</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35596</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35629</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35639</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35660</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35670</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35691</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35701</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35722</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35732</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">35756</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">35770</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">35784</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">35798</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">35812</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">35826</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35851</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35861</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35871</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35881</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35891</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35901</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35923</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35933</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35943</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35963</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35973</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35523              wire s246 = s234 ? s242[3] : 1'b0;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35524              wire s247 = s234 ? s242[2] : (s245 | (&s240));
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35525              wire s248 = s234 ? s242[1] : (^s240 | &s239 | s244);
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35526              wire s249 = s234 ? s242[0] : ((^s239) | s243);
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35545              wire s268 = s256 ? s264[3] : 1'b0;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35546              wire s269 = s256 ? s264[2] : (s267 | (&s262));
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35547              wire s270 = s256 ? s264[1] : (^s262 | &s261 | s266);
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35548              wire s271 = s256 ? s264[0] : ((^s261) | s265);
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35567              wire s290 = s278 ? s286[3] : 1'b0;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35568              wire s291 = s278 ? s286[2] : (s289 | (&s284));
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35569              wire s292 = s278 ? s286[1] : (^s284 | &s283 | s288);
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35570              wire s293 = s278 ? s286[0] : ((^s283) | s287);
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35589              wire s312 = s300 ? s308[3] : 1'b0;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35590              wire s313 = s300 ? s308[2] : (s311 | (&s306));
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35591              wire s314 = s300 ? s308[1] : (^s306 | &s305 | s310);
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35592              wire s315 = s300 ? s308[0] : ((^s305) | s309);
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35615              assign s209[31:0] = (s21 | s1) ? csr_wdata[31:0] : (s211 ? s207[31:0] : s212[31:0]);
                                                  <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                  <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35616              assign s209[63:32] = ((s22) | s2) ? csr_wdata[31:0] : (s211 ? s207[63:32] : s212[63:32]);
                                                     <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                     <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35621              assign s216[31:0] = (s35 | s11) ? csr_wdata[31:0] : (s218 ? s214[31:0] : s223[31:0]);
                                                   <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                   <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35622              assign s216[63:32] = ((s36) | s12) ? csr_wdata[31:0] : (s218 ? s214[63:32] : s223[63:32]);
                                                      <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                      <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35626              assign s236[31:0] = (s23 | s3) ? csr_wdata[31:0] : (s237 ? s235[31:0] : s250[31:0]);
                                                  <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                  <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35627              assign s236[63:32] = ((s24 | s4)) ? csr_wdata[31:0] : (s237 ? s235[63:32] : s250[63:32]);
                                                     <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                     <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35657              assign s258[31:0] = (s25 | s5) ? csr_wdata[31:0] : (s259 ? s257[31:0] : s272[31:0]);
                                                  <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                  <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35658              assign s258[63:32] = ((s26 | s6)) ? csr_wdata[31:0] : (s259 ? s257[63:32] : s272[63:32]);
                                                     <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                     <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35688              assign s280[31:0] = (s27 | s7) ? csr_wdata[31:0] : (s281 ? s279[31:0] : s294[31:0]);
                                                  <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                  <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35689              assign s280[63:32] = ((s28 | s8)) ? csr_wdata[31:0] : (s281 ? s279[63:32] : s294[63:32]);
                                                     <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                     <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35719              assign s302[31:0] = (s29 | s9) ? csr_wdata[31:0] : (s303 ? s301[31:0] : s316[31:0]);
                                                  <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                  <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35720              assign s302[63:32] = ((s30 | s10)) ? csr_wdata[31:0] : (s303 ? s301[63:32] : s316[63:32]);
                                                      <font color = "red">-1-</font>                       <font color = "red">-2-</font>   
                                                      <font color = "red">==></font>                       <font color = "red">==></font>   
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35097                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35098                      s150 <= 1'b0;
           <font color = "green">                ==></font>
35099                      s151 <= 1'b0;
35100                      s152 <= 1'b0;
35101                      s153 <= 1'b0;
35102                      s154 <= 1'b0;
35103                      s155 <= 1'b0;
35104                      s156 <= 1'b0;
35105                  end
35106                  else if (s13) begin
                            <font color = "red">-2-</font>  
35107                      s150 <= csr_wdata[0];
           <font color = "red">                ==></font>
35108                      s151 <= csr_wdata[1];
35109                      s152 <= csr_wdata[2];
35110                      s153 <= csr_wdata[3];
35111                      s154 <= csr_wdata[4];
35112                      s155 <= csr_wdata[5];
35113                      s156 <= csr_wdata[6];
35114                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35145                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35146                      s157 <= 1'b0;
           <font color = "green">                ==></font>
35147                      s158 <= 1'b0;
35148                      s159 <= 1'b0;
35149                      s160 <= 1'b0;
35150                      s161 <= 1'b0;
35151                      s162 <= 1'b0;
35152                  end
35153                  else if (s19) begin
                            <font color = "red">-2-</font>  
35154                      s157 <= csr_wdata[0];
           <font color = "red">                ==></font>
35155                      s158 <= csr_wdata[2];
35156                      s159 <= csr_wdata[3];
35157                      s160 <= csr_wdata[4];
35158                      s161 <= csr_wdata[5];
35159                      s162 <= csr_wdata[6];
35160                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35177                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35178                      s163 <= 1'b0;
           <font color = "green">                ==></font>
35179                  end
35180                  else if (s169) begin
                            <font color = "red">-2-</font>  
35181                      s163 <= csr_wdata[0];
           <font color = "red">                ==></font>
35182                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35187                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35188                      s164 <= 1'b0;
           <font color = "green">                ==></font>
35189                  end
35190                  else if (s170) begin
                            <font color = "red">-2-</font>  
35191                      s164 <= csr_wdata[2];
           <font color = "red">                ==></font>
35192                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35197                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35198                      s165 <= 1'b0;
           <font color = "green">                ==></font>
35199                  end
35200                  else if (s171) begin
                            <font color = "red">-2-</font>  
35201                      s165 <= csr_wdata[3];
           <font color = "red">                ==></font>
35202                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35207                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35208                      s166 <= 1'b0;
           <font color = "green">                ==></font>
35209                  end
35210                  else if (s172) begin
                            <font color = "red">-2-</font>  
35211                      s166 <= csr_wdata[4];
           <font color = "red">                ==></font>
35212                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35217                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35218                      s167 <= 1'b0;
           <font color = "green">                ==></font>
35219                  end
35220                  else if (s173) begin
                            <font color = "red">-2-</font>  
35221                      s167 <= csr_wdata[5];
           <font color = "red">                ==></font>
35222                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35227                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35228                      s168 <= 1'b0;
           <font color = "green">                ==></font>
35229                  end
35230                  else if (s174) begin
                            <font color = "red">-2-</font>  
35231                      s168 <= csr_wdata[6];
           <font color = "red">                ==></font>
35232                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35333                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35334                      s187 <= 1'b0;
           <font color = "green">                ==></font>
35335                  end
35336                  else if (s193) begin
                            <font color = "red">-2-</font>  
35337                      s187 <= csr_wdata[0];
           <font color = "red">                ==></font>
35338                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35343                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35344                      s188 <= 1'b0;
           <font color = "green">                ==></font>
35345                  end
35346                  else if (s194) begin
                            <font color = "red">-2-</font>  
35347                      s188 <= csr_wdata[2];
           <font color = "red">                ==></font>
35348                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35353                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35354                      s189 <= 1'b0;
           <font color = "green">                ==></font>
35355                  end
35356                  else if (s195) begin
                            <font color = "red">-2-</font>  
35357                      s189 <= csr_wdata[3];
           <font color = "red">                ==></font>
35358                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35363                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35364                      s190 <= 1'b0;
           <font color = "green">                ==></font>
35365                  end
35366                  else if (s196) begin
                            <font color = "red">-2-</font>  
35367                      s190 <= csr_wdata[4];
           <font color = "red">                ==></font>
35368                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35373                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35374                      s191 <= 1'b0;
           <font color = "green">                ==></font>
35375                  end
35376                  else if (s197) begin
                            <font color = "red">-2-</font>  
35377                      s191 <= csr_wdata[5];
           <font color = "red">                ==></font>
35378                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35383                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35384                      s192 <= 1'b0;
           <font color = "green">                ==></font>
35385                  end
35386                  else if (s198) begin
                            <font color = "red">-2-</font>  
35387                      s192 <= csr_wdata[6];
           <font color = "red">                ==></font>
35388                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35250                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
35251                          s175 <= 1'b0;
           <font color = "green">                    ==></font>
35252                      end
35253                      else if (s181) begin
                                <font color = "red">-2-</font>  
35254                          s175 <= csr_wdata[0];
           <font color = "red">                    ==></font>
35255                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35260                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
35261                          s176 <= 1'b0;
           <font color = "green">                    ==></font>
35262                      end
35263                      else if (s182) begin
                                <font color = "red">-2-</font>  
35264                          s176 <= csr_wdata[2];
           <font color = "red">                    ==></font>
35265                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35270                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
35271                          s177 <= 1'b0;
           <font color = "green">                    ==></font>
35272                      end
35273                      else if (s183) begin
                                <font color = "red">-2-</font>  
35274                          s177 <= csr_wdata[3];
           <font color = "red">                    ==></font>
35275                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35280                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
35281                          s178 <= 1'b0;
           <font color = "green">                    ==></font>
35282                      end
35283                      else if (s184) begin
                                <font color = "red">-2-</font>  
35284                          s178 <= csr_wdata[4];
           <font color = "red">                    ==></font>
35285                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35290                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
35291                          s179 <= 1'b0;
           <font color = "green">                    ==></font>
35292                      end
35293                      else if (s185) begin
                                <font color = "red">-2-</font>  
35294                          s179 <= csr_wdata[5];
           <font color = "red">                    ==></font>
35295                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35300                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
35301                          s180 <= 1'b0;
           <font color = "green">                    ==></font>
35302                      end
35303                      else if (s186) begin
                                <font color = "red">-2-</font>  
35304                          s180 <= csr_wdata[6];
           <font color = "red">                    ==></font>
35305                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35442                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35443                      s199 <= 1'b0;
           <font color = "green">                ==></font>
35444                      s200 <= 1'b0;
35445                      s201 <= 1'b0;
35446                      s202 <= 1'b0;
35447                      s203 <= 1'b0;
35448                      s204 <= 1'b0;
35449                      s205 <= 1'b0;
35450                  end
35451                  else if (s37) begin
                            <font color = "red">-2-</font>  
35452                      s199 <= csr_wdata[0];
           <font color = "red">                ==></font>
35453                      s200 <= csr_wdata[1];
35454                      s201 <= csr_wdata[2];
35455                      s202 <= csr_wdata[3];
35456                      s203 <= csr_wdata[4];
35457                      s204 <= csr_wdata[5];
35458                      s205 <= csr_wdata[6];
35459                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35596                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35597                      s207 <= 64'd0;
           <font color = "green">                ==></font>
35598                  end
35599                  else if (s210) begin
                            <font color = "red">-2-</font>  
35600                      s207 <= s209;
           <font color = "green">                ==></font>
35601                  end
                       MISSING_ELSE
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35606                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35607                      s214 <= 64'd0;
           <font color = "green">                ==></font>
35608                  end
35609                  else if (s217) begin
                            <font color = "green">-2-</font>  
35610                      s214 <= s216;
           <font color = "green">                ==></font>
35611                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35629                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35630                      s235 <= 64'b0;
           <font color = "green">                ==></font>
35631                  end
35632                  else if (s238) begin
                            <font color = "red">-2-</font>  
35633                      s235 <= s236;
           <font color = "red">                ==></font>
35634                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35639                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35640                      s230 <= 9'b0;
           <font color = "green">                ==></font>
35641                  end
35642                  else if (s318) begin
                            <font color = "red">-2-</font>  
35643                      s230 <= csr_wdata[8:0];
           <font color = "red">                ==></font>
35644                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35660                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35661                      s257 <= 64'b0;
           <font color = "green">                ==></font>
35662                  end
35663                  else if (s260) begin
                            <font color = "red">-2-</font>  
35664                      s257 <= s258;
           <font color = "red">                ==></font>
35665                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35670                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35671                      s252 <= 9'b0;
           <font color = "green">                ==></font>
35672                  end
35673                  else if (s319) begin
                            <font color = "red">-2-</font>  
35674                      s252 <= csr_wdata[8:0];
           <font color = "red">                ==></font>
35675                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35691                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35692                      s279 <= 64'b0;
           <font color = "green">                ==></font>
35693                  end
35694                  else if (s282) begin
                            <font color = "red">-2-</font>  
35695                      s279 <= s280;
           <font color = "red">                ==></font>
35696                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35701                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35702                      s274 <= 9'b0;
           <font color = "green">                ==></font>
35703                  end
35704                  else if (s320) begin
                            <font color = "red">-2-</font>  
35705                      s274 <= csr_wdata[8:0];
           <font color = "red">                ==></font>
35706                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35722                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35723                      s301 <= 64'b0;
           <font color = "green">                ==></font>
35724                  end
35725                  else if (s304) begin
                            <font color = "red">-2-</font>  
35726                      s301 <= s302;
           <font color = "red">                ==></font>
35727                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35732                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35733                      s296 <= 9'b0;
           <font color = "green">                ==></font>
35734                  end
35735                  else if (s321) begin
                            <font color = "red">-2-</font>  
35736                      s296 <= csr_wdata[8:0];
           <font color = "red">                ==></font>
35737                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35756                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35757                      s322 <= 1'b0;
           <font color = "green">                ==></font>
35758                  end
35759                  else if (s328) begin
                            <font color = "red">-2-</font>  
35760                      s322 <= 1'b0;
           <font color = "red">                ==></font>
35761                  end
35762                  else if (s329) begin
                            <font color = "red">-3-</font>  
35763                      s322 <= 1'b1;
           <font color = "red">                ==></font>
35764                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35770                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35771                      s323 <= 1'b0;
           <font color = "green">                ==></font>
35772                  end
35773                  else if (s330) begin
                            <font color = "red">-2-</font>  
35774                      s323 <= 1'b0;
           <font color = "red">                ==></font>
35775                  end
35776                  else if (s331) begin
                            <font color = "red">-3-</font>  
35777                      s323 <= 1'b1;
           <font color = "red">                ==></font>
35778                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35784                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35785                      s324 <= 1'b0;
           <font color = "green">                ==></font>
35786                  end
35787                  else if (s332) begin
                            <font color = "red">-2-</font>  
35788                      s324 <= 1'b0;
           <font color = "red">                ==></font>
35789                  end
35790                  else if (s333) begin
                            <font color = "red">-3-</font>  
35791                      s324 <= 1'b1;
           <font color = "red">                ==></font>
35792                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35798                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35799                      s325 <= 1'b0;
           <font color = "green">                ==></font>
35800                  end
35801                  else if (s334) begin
                            <font color = "red">-2-</font>  
35802                      s325 <= 1'b0;
           <font color = "red">                ==></font>
35803                  end
35804                  else if (s335) begin
                            <font color = "red">-3-</font>  
35805                      s325 <= 1'b1;
           <font color = "red">                ==></font>
35806                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35812                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35813                      s326 <= 1'b0;
           <font color = "green">                ==></font>
35814                  end
35815                  else if (s336) begin
                            <font color = "red">-2-</font>  
35816                      s326 <= 1'b0;
           <font color = "red">                ==></font>
35817                  end
35818                  else if (s337) begin
                            <font color = "red">-3-</font>  
35819                      s326 <= 1'b1;
           <font color = "red">                ==></font>
35820                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35826                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35827                      s327 <= 1'b0;
           <font color = "green">                ==></font>
35828                  end
35829                  else if (s338) begin
                            <font color = "red">-2-</font>  
35830                      s327 <= 1'b0;
           <font color = "red">                ==></font>
35831                  end
35832                  else if (s339) begin
                            <font color = "red">-3-</font>  
35833                      s327 <= 1'b1;
           <font color = "red">                ==></font>
35834                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35851                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35852                      s340 <= 1'b0;
           <font color = "green">                ==></font>
35853                  end
35854                  else if (s346) begin
                            <font color = "red">-2-</font>  
35855                      s340 <= csr_wdata[0];
           <font color = "red">                ==></font>
35856                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35861                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35862                      s341 <= 1'b0;
           <font color = "green">                ==></font>
35863                  end
35864                  else if (s347) begin
                            <font color = "red">-2-</font>  
35865                      s341 <= csr_wdata[2];
           <font color = "red">                ==></font>
35866                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35871                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35872                      s342 <= 1'b0;
           <font color = "green">                ==></font>
35873                  end
35874                  else if (s348) begin
                            <font color = "red">-2-</font>  
35875                      s342 <= csr_wdata[3];
           <font color = "red">                ==></font>
35876                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35881                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35882                      s343 <= 1'b0;
           <font color = "green">                ==></font>
35883                  end
35884                  else if (s349) begin
                            <font color = "red">-2-</font>  
35885                      s343 <= csr_wdata[4];
           <font color = "red">                ==></font>
35886                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35891                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35892                      s344 <= 1'b0;
           <font color = "green">                ==></font>
35893                  end
35894                  else if (s350) begin
                            <font color = "red">-2-</font>  
35895                      s344 <= csr_wdata[5];
           <font color = "red">                ==></font>
35896                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35901                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35902                      s345 <= 1'b0;
           <font color = "green">                ==></font>
35903                  end
35904                  else if (s351) begin
                            <font color = "red">-2-</font>  
35905                      s345 <= csr_wdata[6];
           <font color = "red">                ==></font>
35906                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35923                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35924                      s352 <= 1'b0;
           <font color = "green">                ==></font>
35925                  end
35926                  else if (s358) begin
                            <font color = "red">-2-</font>  
35927                      s352 <= csr_wdata[0];
           <font color = "red">                ==></font>
35928                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35933                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35934                      s353 <= 1'b0;
           <font color = "green">                ==></font>
35935                  end
35936                  else if (s359) begin
                            <font color = "red">-2-</font>  
35937                      s353 <= csr_wdata[2];
           <font color = "red">                ==></font>
35938                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35943                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35944                      s354 <= 1'b0;
           <font color = "green">                ==></font>
35945                  end
35946                  else if (s360) begin
                            <font color = "red">-2-</font>  
35947                      s354 <= csr_wdata[3];
           <font color = "red">                ==></font>
35948                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35953                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35954                      s355 <= 1'b0;
           <font color = "green">                ==></font>
35955                  end
35956                  else if (s361) begin
                            <font color = "red">-2-</font>  
35957                      s355 <= csr_wdata[4];
           <font color = "red">                ==></font>
35958                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35963                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35964                      s356 <= 1'b0;
           <font color = "green">                ==></font>
35965                  end
35966                  else if (s362) begin
                            <font color = "red">-2-</font>  
35967                      s356 <= csr_wdata[5];
           <font color = "red">                ==></font>
35968                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35973                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
35974                      s357 <= 1'b0;
           <font color = "green">                ==></font>
35975                  end
35976                  else if (s363) begin
                            <font color = "red">-2-</font>  
35977                      s357 <= csr_wdata[6];
           <font color = "red">                ==></font>
35978                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_13233">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_pfm_csr">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
