LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY Seg7_Led IS
	PORT(
		bcd_in: IN STD_LOGIC_VECTOR(3 downto 0);
		data_out:	OUT STD_LOGIC_VECTOR(6 downto 0);
		);
END Seg7_Led;

ARCHITECTURE example OF Seg7_Led IS
BEGIN

	process(bcd_led)
	begin
			case bcd_in is
				when "0000" => data_out <= "1000000"; -- 0
				when "0001" => data_out <= "1111001"; -- 1
				when "0010" => data_out <= "0100100"; -- 2
				when "0011" => data_out <= "0110000"; -- 3
				when "0100" => data_out <= "0011001"; -- 4
				when "0101" => data_out <= "0010010"; -- 5
				when "0110" => data_out <= "0000010"; -- 6
				when "0111" => data_out <= "1111000"; -- 7
				when "1000" => data_out <= "0000000"; -- 8
				when "1001" => data_out <= "0010000"; -- 9
				when "1010" => data_out <= "0001000"; -- A
				when "1011" => data_out <= "0000011"; -- b
				when "1100" => data_out <= "0100111"; -- c
				when "1101" => data_out <= "0100001"; -- d
				when "1110" => data_out <= "0000110"; -- E
				when "1111" => data_out <= "0001110"; -- F
				when others => NULL;
			end case;
	end process;

END example;
------------------------------------------------------------------------------------
-- DESCRIPTION   :   BIN to seven segments converter
--                   segment encoding
--                        a(0)
--                      +---+ 
--                 f(5) |   | b(1)
--                      +---+  <- g(6)
--                 e(4) |   | c(2)
--                      +---+
--                        d(3)
--                  Outputs (data_out) active         : low
------------------------------------------------------------------------------------

