INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.srcs/sources_1/imports/lcd_test/data_combine_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_combine_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.srcs/sources_1/imports/lcd_test/lcd_control_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_control_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.srcs/sources_1/imports/lcd_test/sync_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.ip_user_files/bd/system/ip/system_dist_mem_gen_0_0/sim/system_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.ip_user_files/bd/system/hdl/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.ip_user_files/bd/system/ip/system_data_combine_module_0_0/sim/system_data_combine_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_data_combine_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.ip_user_files/bd/system/ip/system_lcd_control_module_0_1/sim/system_lcd_control_module_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_lcd_control_module_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.ip_user_files/bd/system/ip/system_sync_module_0_0/sim/system_sync_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_sync_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.ip_user_files/bd/system/ip/system_num_1_0/sim/system_num_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_num_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.ip_user_files/bd/system/ip/system_num_1_1/sim/system_num_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_num_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.srcs/sim_1/new/lcd_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
