{/home/sriram/Documents/Verilog/AND Gate Verilog Code/AND Gate.v} {1 {vlog -work work -stats=none {/home/sriram/Documents/Verilog/AND Gate Verilog Code/AND Gate.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module andgate

Top level modules:
	andgate

} {} {}}
