set a(0-162) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-15 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-161 {}}} CYCLES {}}
set a(0-163) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(1) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-16 LOC {0 1.0 0 1.0 0 1.0 1 0.0 1 0.9999} PREDS {} SUCCS {{66 0 0 0-187 {}} {66 0 0 0-190 {}}} CYCLES {}}
set a(0-164) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-17 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-165 {}} {130 0 0 0-161 {}}} CYCLES {}}
set a(0-165) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-18 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-164 {}}} SUCCS {{131 0 0 0-166 {}} {130 0 0 0-161 {}} {130 0 0 0-183 {}} {130 0 0 0-184 {}} {146 0 0 0-185 {}}} CYCLES {}}
set a(0-166) {AREA_SCORE {} NAME ADD_LOOP:i:asn(ADD_LOOP:i(4:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-165 {}} {772 0 0 0-161 {}}} SUCCS {{259 0 0 0-161 {}}} CYCLES {}}
set a(0-167) {AREA_SCORE {} NAME ADD_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-20 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.84562505} PREDS {{774 0 0 0-182 {}}} SUCCS {{259 0 0 0-168 {}} {130 0 0 0-181 {}} {256 0 0 0-182 {}}} CYCLES {}}
set a(0-168) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0)#1 TYPE READSLICE PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-21 LOC {0 1.0 1 0.0 1 0.0 1 0.84562505} PREDS {{259 0 0 0-167 {}}} SUCCS {{259 0 0 0-169 {}} {130 0 0 0-181 {}}} CYCLES {}}
set a(0-169) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1) QUANTITY 1 NAME operator+<32,false>:read_mem(a:rsc.@) TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-22 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 0 0-168 {}}} SUCCS {{259 0 0 0-170 {}} {258 0 0 0-172 {}} {130 0 0 0-181 {}}} CYCLES {}}
set a(0-170) {AREA_SCORE {} NAME operator+<32,false>:slc(drf(a.ptr).smx)(31-2) TYPE READSLICE PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-23 LOC {2 0.255 2 0.255 2 0.255 2 0.7381972} PREDS {{259 0 0 0-169 {}}} SUCCS {{259 0 0 0-171 {}} {130 0 0 0-181 {}}} CYCLES {}}
set a(0-171) {AREA_SCORE 30.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(30,0,6,1,30) QUANTITY 1 NAME operator+<32,false>:acc TYPE ACCU DELAY {0.86 ns} PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-24 LOC {2 0.255 2 0.7381972 2 0.7381972 2 0.8456249596153846 2 0.8456249596153846} PREDS {{259 0 0 0-170 {}}} SUCCS {{258 0 0 0-173 {}} {130 0 0 0-181 {}}} CYCLES {}}
set a(0-172) {AREA_SCORE {} NAME operator+<32,false>:slc(drf(a.ptr).smx)(1-0) TYPE READSLICE PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-25 LOC {2 0.255 2 0.255 2 0.255 2 0.84562505} PREDS {{258 0 0 0-169 {}}} SUCCS {{259 0 0 0-173 {}} {130 0 0 0-181 {}}} CYCLES {}}
set a(0-173) {AREA_SCORE {} NAME operator+<32,false>:operator+<32,false>:conc TYPE CONCATENATE PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-26 LOC {2 0.36242785 2 0.84562505 2 0.84562505 2 0.84562505} PREDS {{259 0 0 0-172 {}} {258 0 0 0-171 {}}} SUCCS {{258 0 0 0-176 {}} {130 0 0 0-181 {}}} CYCLES {}}
set a(0-174) {AREA_SCORE {} NAME ADD_LOOP:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-27 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.84562505} PREDS {{774 0 0 0-182 {}}} SUCCS {{259 0 0 0-175 {}} {130 0 0 0-181 {}} {256 0 0 0-182 {}}} CYCLES {}}
set a(0-175) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0) TYPE READSLICE PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-28 LOC {0 1.0 1 0.0 1 0.0 2 0.84562505} PREDS {{259 0 0 0-174 {}}} SUCCS {{259 0 0 0-176 {}} {130 0 0 0-181 {}}} CYCLES {}}
set a(0-176) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(3,4,32,16,16,32,1) QUANTITY 1 NAME ADD_LOOP:write_mem(b:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.23 ns} PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-29 LOC {2 1.0 2 0.877 2 1.0 3 0.01249987500000005 3 0.01249987500000005} PREDS {{774 0 0 0-176 {}} {259 0 0 0-175 {}} {258 0 0 0-173 {}}} SUCCS {{774 0 0 0-176 {}} {130 0 0 0-181 {}}} CYCLES {}}
set a(0-177) {AREA_SCORE {} NAME ADD_LOOP:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-30 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.96875} PREDS {{774 0 0 0-182 {}}} SUCCS {{259 0 0 0-178 {}} {130 0 0 0-181 {}} {256 0 0 0-182 {}}} CYCLES {}}
set a(0-178) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0)#2 TYPE READSLICE PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-31 LOC {0 1.0 1 0.0 1 0.0 3 0.96875} PREDS {{259 0 0 0-177 {}}} SUCCS {{259 0 0 0-179 {}} {130 0 0 0-181 {}}} CYCLES {}}
set a(0-179) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(4,0,2,1,5) QUANTITY 1 NAME ADD_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-32 LOC {1 0.0 1 0.96875 1 0.96875 1 0.999999875 3 0.999999875} PREDS {{259 0 0 0-178 {}}} SUCCS {{259 0 0 0-180 {}} {130 0 0 0-181 {}} {258 0 0 0-182 {}}} CYCLES {}}
set a(0-180) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(4) TYPE READSLICE PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-33 LOC {1 0.03125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-179 {}}} SUCCS {{259 0 0 0-181 {}}} CYCLES {}}
set a(0-181) {AREA_SCORE {} NAME ADD_LOOP:break(ADD_LOOP) TYPE TERMINATE PAR 0-161 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-34 LOC {3 0.012499999999999999 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-180 {}} {130 0 0 0-179 {}} {130 0 0 0-178 {}} {130 0 0 0-177 {}} {130 0 0 0-176 {}} {130 0 0 0-175 {}} {130 0 0 0-174 {}} {130 0 0 0-173 {}} {130 0 0 0-172 {}} {130 0 0 0-171 {}} {130 0 0 0-170 {}} {130 0 0 0-169 {}} {130 0 0 0-168 {}} {130 0 0 0-167 {}}} SUCCS {{129 0 0 0-182 {}}} CYCLES {}}
set a(0-182) {AREA_SCORE {} NAME asn(ADD_LOOP:i(4:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-161 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-182 {}} {129 0 0 0-181 {}} {258 0 0 0-179 {}} {256 0 0 0-177 {}} {256 0 0 0-174 {}} {256 0 0 0-167 {}}} SUCCS {{774 0 0 0-167 {}} {774 0 0 0-174 {}} {774 0 0 0-177 {}} {772 0 0 0-182 {}}} CYCLES {}}
set a(0-161) {CHI {0-167 0-168 0-169 0-170 0-171 0-172 0-173 0-174 0-175 0-176 0-177 0-178 0-179 0-180 0-181 0-182} ITERATIONS 16 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 48 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 48 TOTAL_CYCLES_IN 48 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 48 NAME ADD_LOOP TYPE LOOP DELAY {490.00 ns} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-35 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-166 {}} {130 0 0 0-165 {}} {130 0 0 0-164 {}} {130 0 0 0-162 {}}} SUCCS {{772 0 0 0-166 {}} {131 0 0 0-183 {}} {130 0 0 0-184 {}} {130 0 0 0-185 {}} {130 0 0 0-186 {}} {130 0 0 0-187 {}} {130 0 0 0-188 {}} {130 0 0 0-189 {}} {130 0 0 0-190 {}} {130 0 0 0-191 {}}} CYCLES {}}
set a(0-183) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-36 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-161 {}} {130 0 0 0-165 {}}} SUCCS {} CYCLES {}}
set a(0-184) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(4) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-37 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-161 {}} {130 0 0 0-165 {}}} SUCCS {{66 0 0 0-187 {}} {66 0 0 0-190 {}}} CYCLES {}}
set a(0-185) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-38 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-161 {}} {146 0 0 0-165 {}}} SUCCS {} CYCLES {}}
set a(0-186) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-39 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-161 {}} {128 0 0 0-187 {}}} SUCCS {{259 0 0 0-187 {}}} CYCLES {}}
set a(0-187) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME b:io_sync(b:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-40 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-187 {}} {259 0 0 0-186 {}} {66 0 0 0-184 {}} {130 0 0 0-161 {}} {66 0 0 0-163 {}}} SUCCS {{128 0 0 0-186 {}} {772 0 0 0-187 {}} {259 0 0 0-188 {}}} CYCLES {}}
set a(0-188) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-41 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-187 {}} {130 0 0 0-161 {}}} SUCCS {} CYCLES {}}
set a(0-189) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-42 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-161 {}} {128 0 0 0-190 {}}} SUCCS {{259 0 0 0-190 {}}} CYCLES {}}
set a(0-190) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME a:io_sync(a:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-43 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-190 {}} {259 0 0 0-189 {}} {66 0 0 0-184 {}} {130 0 0 0-161 {}} {66 0 0 0-163 {}}} SUCCS {{128 0 0 0-189 {}} {772 0 0 0-190 {}} {259 0 0 0-191 {}}} CYCLES {}}
set a(0-191) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-160 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-44 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-190 {}} {130 0 0 0-161 {}}} SUCCS {} CYCLES {}}
set a(0-160) {CHI {0-162 0-163 0-164 0-165 0-166 0-161 0-183 0-184 0-185 0-186 0-187 0-188 0-189 0-190 0-191} ITERATIONS Infinite LATENCY 46 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 51 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 48 TOTAL_CYCLES 51 NAME main TYPE LOOP DELAY {520.00 ns} PAR 0-159 XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-45 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-159) {CHI 0-160 ITERATIONS Infinite LATENCY 46 RESET_LATENCY 1 CSTEPS 1 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 51 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 51 TOTAL_CYCLES 52 NAME core:rlp TYPE LOOP DELAY {520.00 ns} PAR {} XREFS 957ef7aa-12a0-450d-9335-d67ca8fa1c12-46 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-159-TOTALCYCLES) {52}
set a(0-159-QMOD) {ccs_sync_in_wait(1) 0-163 BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1) 0-169 mgc_add(30,0,6,1,30) 0-171 BLOCK_DPRAM_RBW_DUAL_rwport(3,4,32,16,16,32,1) 0-176 mgc_add(4,0,2,1,5) 0-179 ccs_sync_out_wait(4) 0-184 mgc_io_sync(0) {0-187 0-190}}
set a(0-159-PROC_NAME) {core}
set a(0-159-HIER_NAME) {/axi_test/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-159}

