Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Sun Jul 26 11:23:41 2015
| Host         : LAPAR01-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file myip_lite_v1_0_control_sets_placed.rpt
| Design       : myip_lite_v1_0
| Device       : xc7k325t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    37 |
| Minimum Number of register sites lost to control set restrictions |     9 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             306 |          119 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+
|       Clock Signal      |                   Enable Signal                   |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-------------------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG |                                                   |                                                  |                2 |              5 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_axi_araddr[6]_i_1 | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                1 |              5 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/axi_awready0          | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              5 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg1[15]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg1[31]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg1[23]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg3[23]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg3[31]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg2[7]_i_1   | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg3[15]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg3[7]_i_1   | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[15]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[23]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_2  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg2[23]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg1[7]_i_1   | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg2[15]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg2[31]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg9[7]_i_1   | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg9[31]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[7]_i_1   | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                6 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg16[7]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg11[7]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                6 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg11[31]_i_1 | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg11[23]_i_1 | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg11[15]_i_1 | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg10[7]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                5 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg10[31]_i_1 | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg10[23]_i_1 | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg10[15]_i_1 | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg0[7]_i_1   | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg0[23]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg0[15]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg9[15]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg9[23]_i_1  | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip_lite_v1_0_S00_AXI_inst/n_0_axi_rdata[31]_i_1 | myip_lite_v1_0_S00_AXI_inst/n_0_slv_reg8[31]_i_1 |               11 |             32 |
+-------------------------+---------------------------------------------------+--------------------------------------------------+------------------+----------------+


