Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed May 20 14:23:07 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Master/Generator/WindowGenerator/DocGen/timing_report.txt
| Design            : WindowGenerator
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 74 register/latch pins with no clock driven by root clock pin: clk (HIGH)

(null)[0].(null)[0].reg_out_data_reg[0][0]/C
(null)[0].(null)[0].reg_out_data_reg[0][1]/C
(null)[0].(null)[0].reg_out_data_reg[0][2]/C
(null)[0].(null)[0].reg_out_data_reg[0][3]/C
(null)[0].(null)[0].reg_out_data_reg[0][4]/C
(null)[0].(null)[0].reg_out_data_reg[0][5]/C
(null)[0].(null)[0].reg_out_data_reg[0][6]/C
(null)[0].(null)[0].reg_out_data_reg[0][7]/C
(null)[0].(null)[1].reg_out_data_reg[0][10]/C
(null)[0].(null)[1].reg_out_data_reg[0][11]/C
(null)[0].(null)[1].reg_out_data_reg[0][12]/C
(null)[0].(null)[1].reg_out_data_reg[0][13]/C
(null)[0].(null)[1].reg_out_data_reg[0][14]/C
(null)[0].(null)[1].reg_out_data_reg[0][15]/C
(null)[0].(null)[1].reg_out_data_reg[0][8]/C
(null)[0].(null)[1].reg_out_data_reg[0][9]/C
(null)[0].(null)[2].reg_out_data_reg[0][16]/C
(null)[0].(null)[2].reg_out_data_reg[0][17]/C
(null)[0].(null)[2].reg_out_data_reg[0][18]/C
(null)[0].(null)[2].reg_out_data_reg[0][19]/C
(null)[0].(null)[2].reg_out_data_reg[0][20]/C
(null)[0].(null)[2].reg_out_data_reg[0][21]/C
(null)[0].(null)[2].reg_out_data_reg[0][22]/C
(null)[0].(null)[2].reg_out_data_reg[0][23]/C
(null)[1].(null)[0].reg_out_data_reg[1][0]/C
(null)[1].(null)[0].reg_out_data_reg[1][1]/C
(null)[1].(null)[0].reg_out_data_reg[1][2]/C
(null)[1].(null)[0].reg_out_data_reg[1][3]/C
(null)[1].(null)[0].reg_out_data_reg[1][4]/C
(null)[1].(null)[0].reg_out_data_reg[1][5]/C
(null)[1].(null)[0].reg_out_data_reg[1][6]/C
(null)[1].(null)[0].reg_out_data_reg[1][7]/C
(null)[1].(null)[1].reg_out_data_reg[1][10]/C
(null)[1].(null)[1].reg_out_data_reg[1][11]/C
(null)[1].(null)[1].reg_out_data_reg[1][12]/C
(null)[1].(null)[1].reg_out_data_reg[1][13]/C
(null)[1].(null)[1].reg_out_data_reg[1][14]/C
(null)[1].(null)[1].reg_out_data_reg[1][15]/C
(null)[1].(null)[1].reg_out_data_reg[1][8]/C
(null)[1].(null)[1].reg_out_data_reg[1][9]/C
(null)[1].(null)[2].reg_out_data_reg[1][16]/C
(null)[1].(null)[2].reg_out_data_reg[1][17]/C
(null)[1].(null)[2].reg_out_data_reg[1][18]/C
(null)[1].(null)[2].reg_out_data_reg[1][19]/C
(null)[1].(null)[2].reg_out_data_reg[1][20]/C
(null)[1].(null)[2].reg_out_data_reg[1][21]/C
(null)[1].(null)[2].reg_out_data_reg[1][22]/C
(null)[1].(null)[2].reg_out_data_reg[1][23]/C
(null)[2].(null)[0].reg_out_data_reg[2][0]/C
(null)[2].(null)[0].reg_out_data_reg[2][1]/C
(null)[2].(null)[0].reg_out_data_reg[2][2]/C
(null)[2].(null)[0].reg_out_data_reg[2][3]/C
(null)[2].(null)[0].reg_out_data_reg[2][4]/C
(null)[2].(null)[0].reg_out_data_reg[2][5]/C
(null)[2].(null)[0].reg_out_data_reg[2][6]/C
(null)[2].(null)[0].reg_out_data_reg[2][7]/C
(null)[2].(null)[1].reg_out_data_reg[2][10]/C
(null)[2].(null)[1].reg_out_data_reg[2][11]/C
(null)[2].(null)[1].reg_out_data_reg[2][12]/C
(null)[2].(null)[1].reg_out_data_reg[2][13]/C
(null)[2].(null)[1].reg_out_data_reg[2][14]/C
(null)[2].(null)[1].reg_out_data_reg[2][15]/C
(null)[2].(null)[1].reg_out_data_reg[2][8]/C
(null)[2].(null)[1].reg_out_data_reg[2][9]/C
(null)[2].(null)[2].reg_out_data_reg[2][16]/C
(null)[2].(null)[2].reg_out_data_reg[2][17]/C
(null)[2].(null)[2].reg_out_data_reg[2][18]/C
(null)[2].(null)[2].reg_out_data_reg[2][19]/C
(null)[2].(null)[2].reg_out_data_reg[2][20]/C
(null)[2].(null)[2].reg_out_data_reg[2][21]/C
(null)[2].(null)[2].reg_out_data_reg[2][22]/C
(null)[2].(null)[2].reg_out_data_reg[2][23]/C
con_init_reg[0]/C
reg_out_ready_reg/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 147 pins that are not constrained for maximum delay. (HIGH)

(null)[0].(null)[0].reg_out_data_reg[0][0]/CLR
(null)[0].(null)[0].reg_out_data_reg[0][0]/D
(null)[0].(null)[0].reg_out_data_reg[0][1]/CLR
(null)[0].(null)[0].reg_out_data_reg[0][1]/D
(null)[0].(null)[0].reg_out_data_reg[0][2]/CLR
(null)[0].(null)[0].reg_out_data_reg[0][2]/D
(null)[0].(null)[0].reg_out_data_reg[0][3]/CLR
(null)[0].(null)[0].reg_out_data_reg[0][3]/D
(null)[0].(null)[0].reg_out_data_reg[0][4]/CLR
(null)[0].(null)[0].reg_out_data_reg[0][4]/D
(null)[0].(null)[0].reg_out_data_reg[0][5]/CLR
(null)[0].(null)[0].reg_out_data_reg[0][5]/D
(null)[0].(null)[0].reg_out_data_reg[0][6]/CLR
(null)[0].(null)[0].reg_out_data_reg[0][6]/D
(null)[0].(null)[0].reg_out_data_reg[0][7]/CLR
(null)[0].(null)[0].reg_out_data_reg[0][7]/D
(null)[0].(null)[1].reg_out_data_reg[0][10]/CLR
(null)[0].(null)[1].reg_out_data_reg[0][10]/D
(null)[0].(null)[1].reg_out_data_reg[0][11]/CLR
(null)[0].(null)[1].reg_out_data_reg[0][11]/D
(null)[0].(null)[1].reg_out_data_reg[0][12]/CLR
(null)[0].(null)[1].reg_out_data_reg[0][12]/D
(null)[0].(null)[1].reg_out_data_reg[0][13]/CLR
(null)[0].(null)[1].reg_out_data_reg[0][13]/D
(null)[0].(null)[1].reg_out_data_reg[0][14]/CLR
(null)[0].(null)[1].reg_out_data_reg[0][14]/D
(null)[0].(null)[1].reg_out_data_reg[0][15]/CLR
(null)[0].(null)[1].reg_out_data_reg[0][15]/D
(null)[0].(null)[1].reg_out_data_reg[0][8]/CLR
(null)[0].(null)[1].reg_out_data_reg[0][8]/D
(null)[0].(null)[1].reg_out_data_reg[0][9]/CLR
(null)[0].(null)[1].reg_out_data_reg[0][9]/D
(null)[0].(null)[2].reg_out_data_reg[0][16]/CLR
(null)[0].(null)[2].reg_out_data_reg[0][16]/D
(null)[0].(null)[2].reg_out_data_reg[0][17]/CLR
(null)[0].(null)[2].reg_out_data_reg[0][17]/D
(null)[0].(null)[2].reg_out_data_reg[0][18]/CLR
(null)[0].(null)[2].reg_out_data_reg[0][18]/D
(null)[0].(null)[2].reg_out_data_reg[0][19]/CLR
(null)[0].(null)[2].reg_out_data_reg[0][19]/D
(null)[0].(null)[2].reg_out_data_reg[0][20]/CLR
(null)[0].(null)[2].reg_out_data_reg[0][20]/D
(null)[0].(null)[2].reg_out_data_reg[0][21]/CLR
(null)[0].(null)[2].reg_out_data_reg[0][21]/D
(null)[0].(null)[2].reg_out_data_reg[0][22]/CLR
(null)[0].(null)[2].reg_out_data_reg[0][22]/D
(null)[0].(null)[2].reg_out_data_reg[0][23]/CLR
(null)[0].(null)[2].reg_out_data_reg[0][23]/D
(null)[1].(null)[0].reg_out_data_reg[1][0]/CLR
(null)[1].(null)[0].reg_out_data_reg[1][0]/D
(null)[1].(null)[0].reg_out_data_reg[1][1]/CLR
(null)[1].(null)[0].reg_out_data_reg[1][1]/D
(null)[1].(null)[0].reg_out_data_reg[1][2]/CLR
(null)[1].(null)[0].reg_out_data_reg[1][2]/D
(null)[1].(null)[0].reg_out_data_reg[1][3]/CLR
(null)[1].(null)[0].reg_out_data_reg[1][3]/D
(null)[1].(null)[0].reg_out_data_reg[1][4]/CLR
(null)[1].(null)[0].reg_out_data_reg[1][4]/D
(null)[1].(null)[0].reg_out_data_reg[1][5]/CLR
(null)[1].(null)[0].reg_out_data_reg[1][5]/D
(null)[1].(null)[0].reg_out_data_reg[1][6]/CLR
(null)[1].(null)[0].reg_out_data_reg[1][6]/D
(null)[1].(null)[0].reg_out_data_reg[1][7]/CLR
(null)[1].(null)[0].reg_out_data_reg[1][7]/D
(null)[1].(null)[1].reg_out_data_reg[1][10]/CLR
(null)[1].(null)[1].reg_out_data_reg[1][10]/D
(null)[1].(null)[1].reg_out_data_reg[1][11]/CLR
(null)[1].(null)[1].reg_out_data_reg[1][11]/D
(null)[1].(null)[1].reg_out_data_reg[1][12]/CLR
(null)[1].(null)[1].reg_out_data_reg[1][12]/D
(null)[1].(null)[1].reg_out_data_reg[1][13]/CLR
(null)[1].(null)[1].reg_out_data_reg[1][13]/D
(null)[1].(null)[1].reg_out_data_reg[1][14]/CLR
(null)[1].(null)[1].reg_out_data_reg[1][14]/D
(null)[1].(null)[1].reg_out_data_reg[1][15]/CLR
(null)[1].(null)[1].reg_out_data_reg[1][15]/D
(null)[1].(null)[1].reg_out_data_reg[1][8]/CLR
(null)[1].(null)[1].reg_out_data_reg[1][8]/D
(null)[1].(null)[1].reg_out_data_reg[1][9]/CLR
(null)[1].(null)[1].reg_out_data_reg[1][9]/D
(null)[1].(null)[2].reg_out_data_reg[1][16]/CLR
(null)[1].(null)[2].reg_out_data_reg[1][16]/D
(null)[1].(null)[2].reg_out_data_reg[1][17]/CLR
(null)[1].(null)[2].reg_out_data_reg[1][17]/D
(null)[1].(null)[2].reg_out_data_reg[1][18]/CLR
(null)[1].(null)[2].reg_out_data_reg[1][18]/D
(null)[1].(null)[2].reg_out_data_reg[1][19]/CLR
(null)[1].(null)[2].reg_out_data_reg[1][19]/D
(null)[1].(null)[2].reg_out_data_reg[1][20]/CLR
(null)[1].(null)[2].reg_out_data_reg[1][20]/D
(null)[1].(null)[2].reg_out_data_reg[1][21]/CLR
(null)[1].(null)[2].reg_out_data_reg[1][21]/D
(null)[1].(null)[2].reg_out_data_reg[1][22]/CLR
(null)[1].(null)[2].reg_out_data_reg[1][22]/D
(null)[1].(null)[2].reg_out_data_reg[1][23]/CLR
(null)[1].(null)[2].reg_out_data_reg[1][23]/D
(null)[2].(null)[0].reg_out_data_reg[2][0]/CLR
(null)[2].(null)[0].reg_out_data_reg[2][0]/D
(null)[2].(null)[0].reg_out_data_reg[2][1]/CLR
(null)[2].(null)[0].reg_out_data_reg[2][1]/D
(null)[2].(null)[0].reg_out_data_reg[2][2]/CLR
(null)[2].(null)[0].reg_out_data_reg[2][2]/D
(null)[2].(null)[0].reg_out_data_reg[2][3]/CLR
(null)[2].(null)[0].reg_out_data_reg[2][3]/D
(null)[2].(null)[0].reg_out_data_reg[2][4]/CLR
(null)[2].(null)[0].reg_out_data_reg[2][4]/D
(null)[2].(null)[0].reg_out_data_reg[2][5]/CLR
(null)[2].(null)[0].reg_out_data_reg[2][5]/D
(null)[2].(null)[0].reg_out_data_reg[2][6]/CLR
(null)[2].(null)[0].reg_out_data_reg[2][6]/D
(null)[2].(null)[0].reg_out_data_reg[2][7]/CLR
(null)[2].(null)[0].reg_out_data_reg[2][7]/D
(null)[2].(null)[1].reg_out_data_reg[2][10]/CLR
(null)[2].(null)[1].reg_out_data_reg[2][10]/D
(null)[2].(null)[1].reg_out_data_reg[2][11]/CLR
(null)[2].(null)[1].reg_out_data_reg[2][11]/D
(null)[2].(null)[1].reg_out_data_reg[2][12]/CLR
(null)[2].(null)[1].reg_out_data_reg[2][12]/D
(null)[2].(null)[1].reg_out_data_reg[2][13]/CLR
(null)[2].(null)[1].reg_out_data_reg[2][13]/D
(null)[2].(null)[1].reg_out_data_reg[2][14]/CLR
(null)[2].(null)[1].reg_out_data_reg[2][14]/D
(null)[2].(null)[1].reg_out_data_reg[2][15]/CLR
(null)[2].(null)[1].reg_out_data_reg[2][15]/D
(null)[2].(null)[1].reg_out_data_reg[2][8]/CLR
(null)[2].(null)[1].reg_out_data_reg[2][8]/D
(null)[2].(null)[1].reg_out_data_reg[2][9]/CLR
(null)[2].(null)[1].reg_out_data_reg[2][9]/D
(null)[2].(null)[2].reg_out_data_reg[2][16]/CLR
(null)[2].(null)[2].reg_out_data_reg[2][16]/D
(null)[2].(null)[2].reg_out_data_reg[2][17]/CLR
(null)[2].(null)[2].reg_out_data_reg[2][17]/D
(null)[2].(null)[2].reg_out_data_reg[2][18]/CLR
(null)[2].(null)[2].reg_out_data_reg[2][18]/D
(null)[2].(null)[2].reg_out_data_reg[2][19]/CLR
(null)[2].(null)[2].reg_out_data_reg[2][19]/D
(null)[2].(null)[2].reg_out_data_reg[2][20]/CLR
(null)[2].(null)[2].reg_out_data_reg[2][20]/D
(null)[2].(null)[2].reg_out_data_reg[2][21]/CLR
(null)[2].(null)[2].reg_out_data_reg[2][21]/D
(null)[2].(null)[2].reg_out_data_reg[2][22]/CLR
(null)[2].(null)[2].reg_out_data_reg[2][22]/D
(null)[2].(null)[2].reg_out_data_reg[2][23]/CLR
(null)[2].(null)[2].reg_out_data_reg[2][23]/D
con_init_reg[0]/CLR
reg_out_ready_reg/CLR
reg_out_ready_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

clk
in_data[0]
in_data[10]
in_data[11]
in_data[12]
in_data[13]
in_data[14]
in_data[15]
in_data[16]
in_data[17]
in_data[18]
in_data[19]
in_data[1]
in_data[20]
in_data[21]
in_data[22]
in_data[23]
in_data[2]
in_data[3]
in_data[4]
in_data[5]
in_data[6]
in_data[7]
in_data[8]
in_data[9]
in_enable
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 73 ports with no output delay specified. (HIGH)

out_data[0]
out_data[10]
out_data[11]
out_data[12]
out_data[13]
out_data[14]
out_data[15]
out_data[16]
out_data[17]
out_data[18]
out_data[19]
out_data[1]
out_data[20]
out_data[21]
out_data[22]
out_data[23]
out_data[24]
out_data[25]
out_data[26]
out_data[27]
out_data[28]
out_data[29]
out_data[2]
out_data[30]
out_data[31]
out_data[32]
out_data[33]
out_data[34]
out_data[35]
out_data[36]
out_data[37]
out_data[38]
out_data[39]
out_data[3]
out_data[40]
out_data[41]
out_data[42]
out_data[43]
out_data[44]
out_data[45]
out_data[46]
out_data[47]
out_data[48]
out_data[49]
out_data[4]
out_data[50]
out_data[51]
out_data[52]
out_data[53]
out_data[54]
out_data[55]
out_data[56]
out_data[57]
out_data[58]
out_data[59]
out_data[5]
out_data[60]
out_data[61]
out_data[62]
out_data[63]
out_data[64]
out_data[65]
out_data[66]
out_data[67]
out_data[68]
out_data[69]
out_data[6]
out_data[70]
out_data[71]
out_data[7]
out_data[8]
out_data[9]
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  220          inf        0.000                      0                  220           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           220 Endpoints
Min Delay           220 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 0.791ns (34.022%)  route 1.534ns (65.978%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  reg_out_ready_reg/Q
                         net (fo=72, unplaced)        0.561     1.057    out_ready
                                                                      r  out_data[0]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.352 r  out_data[0]_INST_0/O
                         net (fo=0)                   0.973     2.325    out_data[0]
                                                                      r  out_data[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 0.791ns (34.022%)  route 1.534ns (65.978%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  reg_out_ready_reg/Q
                         net (fo=72, unplaced)        0.561     1.057    out_ready
                                                                      r  out_data[10]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.352 r  out_data[10]_INST_0/O
                         net (fo=0)                   0.973     2.325    out_data[10]
                                                                      r  out_data[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 0.791ns (34.022%)  route 1.534ns (65.978%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  reg_out_ready_reg/Q
                         net (fo=72, unplaced)        0.561     1.057    out_ready
                                                                      r  out_data[11]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.352 r  out_data[11]_INST_0/O
                         net (fo=0)                   0.973     2.325    out_data[11]
                                                                      r  out_data[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 0.791ns (34.022%)  route 1.534ns (65.978%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  reg_out_ready_reg/Q
                         net (fo=72, unplaced)        0.561     1.057    out_ready
                                                                      r  out_data[12]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.352 r  out_data[12]_INST_0/O
                         net (fo=0)                   0.973     2.325    out_data[12]
                                                                      r  out_data[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 0.791ns (34.022%)  route 1.534ns (65.978%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  reg_out_ready_reg/Q
                         net (fo=72, unplaced)        0.561     1.057    out_ready
                                                                      r  out_data[13]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.352 r  out_data[13]_INST_0/O
                         net (fo=0)                   0.973     2.325    out_data[13]
                                                                      r  out_data[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 0.791ns (34.022%)  route 1.534ns (65.978%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  reg_out_ready_reg/Q
                         net (fo=72, unplaced)        0.561     1.057    out_ready
                                                                      r  out_data[14]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.352 r  out_data[14]_INST_0/O
                         net (fo=0)                   0.973     2.325    out_data[14]
                                                                      r  out_data[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 0.791ns (34.022%)  route 1.534ns (65.978%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  reg_out_ready_reg/Q
                         net (fo=72, unplaced)        0.561     1.057    out_ready
                                                                      r  out_data[15]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.352 r  out_data[15]_INST_0/O
                         net (fo=0)                   0.973     2.325    out_data[15]
                                                                      r  out_data[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 0.791ns (34.022%)  route 1.534ns (65.978%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  reg_out_ready_reg/Q
                         net (fo=72, unplaced)        0.561     1.057    out_ready
                                                                      r  out_data[16]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.352 r  out_data[16]_INST_0/O
                         net (fo=0)                   0.973     2.325    out_data[16]
                                                                      r  out_data[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 0.791ns (34.022%)  route 1.534ns (65.978%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  reg_out_ready_reg/Q
                         net (fo=72, unplaced)        0.561     1.057    out_ready
                                                                      r  out_data[17]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.352 r  out_data[17]_INST_0/O
                         net (fo=0)                   0.973     2.325    out_data[17]
                                                                      r  out_data[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 0.791ns (34.022%)  route 1.534ns (65.978%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  reg_out_ready_reg/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  reg_out_ready_reg/Q
                         net (fo=72, unplaced)        0.561     1.057    out_ready
                                                                      r  out_data[18]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.352 r  out_data[18]_INST_0/O
                         net (fo=0)                   0.973     2.325    out_data[18]
                                                                      r  out_data[18]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 con_init_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_out_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.806%)  route 0.141ns (47.194%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_init_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  con_init_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.299    con_init[0]
                         FDCE                                         r  reg_out_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].(null)[0].reg_out_data_reg[0][2]/C
                            (null)[0].(null)[0].reg_out_data_reg[0][2]
            (rising edge-triggered cell FDCE)
  Destination:            (null)[0].(null)[1].reg_out_data_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.158ns (52.000%)  route 0.146ns (48.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  (null)[0].(null)[0].reg_out_data_reg[0][2]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  (null)[0].(null)[0].reg_out_data_reg[0][2]/Q
                         net (fo=2, unplaced)         0.146     0.304    reg_out_data[0][2]
                         FDCE                                         r  (null)[0].(null)[1].reg_out_data_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].(null)[0].reg_out_data_reg[0][3]/C
                            (null)[0].(null)[0].reg_out_data_reg[0][3]
            (rising edge-triggered cell FDCE)
  Destination:            (null)[0].(null)[1].reg_out_data_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.158ns (52.000%)  route 0.146ns (48.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  (null)[0].(null)[0].reg_out_data_reg[0][3]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  (null)[0].(null)[0].reg_out_data_reg[0][3]/Q
                         net (fo=2, unplaced)         0.146     0.304    reg_out_data[0][3]
                         FDCE                                         r  (null)[0].(null)[1].reg_out_data_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].(null)[0].reg_out_data_reg[0][4]/C
                            (null)[0].(null)[0].reg_out_data_reg[0][4]
            (rising edge-triggered cell FDCE)
  Destination:            (null)[0].(null)[1].reg_out_data_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.158ns (52.000%)  route 0.146ns (48.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  (null)[0].(null)[0].reg_out_data_reg[0][4]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  (null)[0].(null)[0].reg_out_data_reg[0][4]/Q
                         net (fo=2, unplaced)         0.146     0.304    reg_out_data[0][4]
                         FDCE                                         r  (null)[0].(null)[1].reg_out_data_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].(null)[0].reg_out_data_reg[0][5]/C
                            (null)[0].(null)[0].reg_out_data_reg[0][5]
            (rising edge-triggered cell FDCE)
  Destination:            (null)[0].(null)[1].reg_out_data_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.158ns (52.000%)  route 0.146ns (48.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  (null)[0].(null)[0].reg_out_data_reg[0][5]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  (null)[0].(null)[0].reg_out_data_reg[0][5]/Q
                         net (fo=2, unplaced)         0.146     0.304    reg_out_data[0][5]
                         FDCE                                         r  (null)[0].(null)[1].reg_out_data_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].(null)[0].reg_out_data_reg[0][6]/C
                            (null)[0].(null)[0].reg_out_data_reg[0][6]
            (rising edge-triggered cell FDCE)
  Destination:            (null)[0].(null)[1].reg_out_data_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.158ns (52.000%)  route 0.146ns (48.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  (null)[0].(null)[0].reg_out_data_reg[0][6]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  (null)[0].(null)[0].reg_out_data_reg[0][6]/Q
                         net (fo=2, unplaced)         0.146     0.304    reg_out_data[0][6]
                         FDCE                                         r  (null)[0].(null)[1].reg_out_data_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].(null)[0].reg_out_data_reg[0][7]/C
                            (null)[0].(null)[0].reg_out_data_reg[0][7]
            (rising edge-triggered cell FDCE)
  Destination:            (null)[0].(null)[1].reg_out_data_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.158ns (52.000%)  route 0.146ns (48.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  (null)[0].(null)[0].reg_out_data_reg[0][7]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  (null)[0].(null)[0].reg_out_data_reg[0][7]/Q
                         net (fo=2, unplaced)         0.146     0.304    reg_out_data[0][7]
                         FDCE                                         r  (null)[0].(null)[1].reg_out_data_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].(null)[0].reg_out_data_reg[0][0]/C
                            (null)[0].(null)[0].reg_out_data_reg[0][0]
            (rising edge-triggered cell FDCE)
  Destination:            (null)[0].(null)[1].reg_out_data_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.158ns (52.000%)  route 0.146ns (48.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  (null)[0].(null)[0].reg_out_data_reg[0][0]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  (null)[0].(null)[0].reg_out_data_reg[0][0]/Q
                         net (fo=2, unplaced)         0.146     0.304    reg_out_data[0][0]
                         FDCE                                         r  (null)[0].(null)[1].reg_out_data_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].(null)[0].reg_out_data_reg[0][1]/C
                            (null)[0].(null)[0].reg_out_data_reg[0][1]
            (rising edge-triggered cell FDCE)
  Destination:            (null)[0].(null)[1].reg_out_data_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.158ns (52.000%)  route 0.146ns (48.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  (null)[0].(null)[0].reg_out_data_reg[0][1]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  (null)[0].(null)[0].reg_out_data_reg[0][1]/Q
                         net (fo=2, unplaced)         0.146     0.304    reg_out_data[0][1]
                         FDCE                                         r  (null)[0].(null)[1].reg_out_data_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].(null)[1].reg_out_data_reg[0][8]/C
                            (null)[0].(null)[1].reg_out_data_reg[0][8]
            (rising edge-triggered cell FDCE)
  Destination:            (null)[0].(null)[2].reg_out_data_reg[0][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.158ns (52.000%)  route 0.146ns (48.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  (null)[0].(null)[1].reg_out_data_reg[0][8]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  (null)[0].(null)[1].reg_out_data_reg[0][8]/Q
                         net (fo=2, unplaced)         0.146     0.304    reg_out_data[0][8]
                         FDCE                                         r  (null)[0].(null)[2].reg_out_data_reg[0][16]/D
  -------------------------------------------------------------------    -------------------





