5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd event1.vcd -o event1.cdd -v event1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" event1.v 1 30 1
1 a 3 1040007 1 0 0 0 1 33 2
1 b 4 1040007 1 0 0 0 1 33 2
1 c 4 104000a 1 0 0 0 1 33 2
1 d 6 30007 1 0 0 0 1 33 1102
7 1 16 16
7 1 15 15
3 1 main.$u1 "main.$u1" event1.v 0 28 1
