--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/home/parallels/Desktop/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr
Nexys3v6.pcf -ucf Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.369ns.
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_1 (SLICE_X36Y12.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.469 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X19Y33.A4      net (fanout=1)        0.661   My_E190/XLXN_76
    SLICE_X19Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y12.CE      net (fanout=7)        2.594   E190
    SLICE_X36Y12.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (1.002ns logic, 3.255ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.469 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X19Y33.A5      net (fanout=2)        0.584   My_E190/XLXN_74
    SLICE_X19Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y12.CE      net (fanout=7)        2.594   E190
    SLICE_X36Y12.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (1.002ns logic, 3.178ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_2 (SLICE_X36Y12.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.469 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X19Y33.A4      net (fanout=1)        0.661   My_E190/XLXN_76
    SLICE_X19Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y12.CE      net (fanout=7)        2.594   E190
    SLICE_X36Y12.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (0.985ns logic, 3.255ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.469 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X19Y33.A5      net (fanout=2)        0.584   My_E190/XLXN_74
    SLICE_X19Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y12.CE      net (fanout=7)        2.594   E190
    SLICE_X36Y12.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (0.985ns logic, 3.178ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y12.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.237ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.469 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X19Y33.A4      net (fanout=1)        0.661   My_E190/XLXN_76
    SLICE_X19Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y12.CE      net (fanout=7)        2.594   E190
    SLICE_X36Y12.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (0.982ns logic, 3.255ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.469 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X19Y33.A5      net (fanout=2)        0.584   My_E190/XLXN_74
    SLICE_X19Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y12.CE      net (fanout=7)        2.594   E190
    SLICE_X36Y12.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (0.982ns logic, 3.178ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y12.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               D7seg_display/XLXI_34/XLXI_3 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: D7seg_display/XLXI_34/XLXI_3 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y12.BQ      Tcko                  0.200   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    SLICE_X36Y12.B5      net (fanout=2)        0.075   an_2_OBUF
    SLICE_X36Y12.CLK     Tah         (-Th)    -0.121   an_2_OBUF
                                                       an_2_OBUF_rt
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X11Y33.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X11Y33.C5      net (fanout=2)        0.056   Inst_debounce4/delay2<2>
    SLICE_X11Y33.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.353ns logic, 0.056ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X22Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.BQ      Tcko                  0.234   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X22Y33.B5      net (fanout=1)        0.058   My_E190/XLXI_29/COUNT<1>
    SLICE_X22Y33.CLK     Tah         (-Th)    -0.131   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Result<2>1
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.365ns logic, 0.058ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_0/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_1/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 758288913 paths analyzed, 4970 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.112ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP (SLICE_X6Y4.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_5 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.380ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.365 - 0.356)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_5 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.BQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_5
    SLICE_X13Y14.A1      net (fanout=9)        2.063   my_Master/HCU_Master/Ipcode<5>
    SLICE_X13Y14.A       Tilo                  0.259   my_Master/BusLdld
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>1121
    SLICE_X23Y34.C6      net (fanout=46)       2.103   my_Master/N334
    SLICE_X23Y34.C       Tilo                  0.259   N641
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X6Y4.CE        net (fanout=6)        2.984   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X6Y4.CLK       Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.380ns (1.230ns logic, 7.150ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_7 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.339ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.365 - 0.356)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_7 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_7
    SLICE_X13Y14.A5      net (fanout=8)        2.022   my_Master/HCU_Master/Ipcode<7>
    SLICE_X13Y14.A       Tilo                  0.259   my_Master/BusLdld
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>1121
    SLICE_X23Y34.C6      net (fanout=46)       2.103   my_Master/N334
    SLICE_X23Y34.C       Tilo                  0.259   N641
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X6Y4.CE        net (fanout=6)        2.984   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X6Y4.CLK       Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.339ns (1.230ns logic, 7.109ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.099ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.365 - 0.361)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X13Y14.A3      net (fanout=9)        1.743   my_Master/HCU_Master/Ipcode<9>
    SLICE_X13Y14.A       Tilo                  0.259   my_Master/BusLdld
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>1121
    SLICE_X23Y34.C6      net (fanout=46)       2.103   my_Master/N334
    SLICE_X23Y34.C       Tilo                  0.259   N641
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X6Y4.CE        net (fanout=6)        2.984   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X6Y4.CLK       Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.099ns (1.269ns logic, 6.830ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP (SLICE_X6Y4.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_5 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.380ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.365 - 0.356)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_5 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.BQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_5
    SLICE_X13Y14.A1      net (fanout=9)        2.063   my_Master/HCU_Master/Ipcode<5>
    SLICE_X13Y14.A       Tilo                  0.259   my_Master/BusLdld
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>1121
    SLICE_X23Y34.C6      net (fanout=46)       2.103   my_Master/N334
    SLICE_X23Y34.C       Tilo                  0.259   N641
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X6Y4.CE        net (fanout=6)        2.984   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X6Y4.CLK       Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.380ns (1.230ns logic, 7.150ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_7 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.339ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.365 - 0.356)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_7 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_7
    SLICE_X13Y14.A5      net (fanout=8)        2.022   my_Master/HCU_Master/Ipcode<7>
    SLICE_X13Y14.A       Tilo                  0.259   my_Master/BusLdld
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>1121
    SLICE_X23Y34.C6      net (fanout=46)       2.103   my_Master/N334
    SLICE_X23Y34.C       Tilo                  0.259   N641
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X6Y4.CE        net (fanout=6)        2.984   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X6Y4.CLK       Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.339ns (1.230ns logic, 7.109ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.099ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.365 - 0.361)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X13Y14.A3      net (fanout=9)        1.743   my_Master/HCU_Master/Ipcode<9>
    SLICE_X13Y14.A       Tilo                  0.259   my_Master/BusLdld
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>1121
    SLICE_X23Y34.C6      net (fanout=46)       2.103   my_Master/N334
    SLICE_X23Y34.C       Tilo                  0.259   N641
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X6Y4.CE        net (fanout=6)        2.984   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X6Y4.CLK       Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.099ns (1.269ns logic, 6.830ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/SP (SLICE_X6Y4.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_5 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.380ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.365 - 0.356)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_5 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.BQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_5
    SLICE_X13Y14.A1      net (fanout=9)        2.063   my_Master/HCU_Master/Ipcode<5>
    SLICE_X13Y14.A       Tilo                  0.259   my_Master/BusLdld
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>1121
    SLICE_X23Y34.C6      net (fanout=46)       2.103   my_Master/N334
    SLICE_X23Y34.C       Tilo                  0.259   N641
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X6Y4.CE        net (fanout=6)        2.984   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X6Y4.CLK       Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/SP
    -------------------------------------------------  ---------------------------
    Total                                      8.380ns (1.230ns logic, 7.150ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_7 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.339ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.365 - 0.356)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_7 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_7
    SLICE_X13Y14.A5      net (fanout=8)        2.022   my_Master/HCU_Master/Ipcode<7>
    SLICE_X13Y14.A       Tilo                  0.259   my_Master/BusLdld
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>1121
    SLICE_X23Y34.C6      net (fanout=46)       2.103   my_Master/N334
    SLICE_X23Y34.C       Tilo                  0.259   N641
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X6Y4.CE        net (fanout=6)        2.984   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X6Y4.CLK       Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/SP
    -------------------------------------------------  ---------------------------
    Total                                      8.339ns (1.230ns logic, 7.109ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.099ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.365 - 0.361)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.BQ      Tcko                  0.447   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X13Y14.A3      net (fanout=9)        1.743   my_Master/HCU_Master/Ipcode<9>
    SLICE_X13Y14.A       Tilo                  0.259   my_Master/BusLdld
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>1121
    SLICE_X23Y34.C6      net (fanout=46)       2.103   my_Master/N334
    SLICE_X23Y34.C       Tilo                  0.259   N641
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X6Y4.CE        net (fanout=6)        2.984   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X6Y4.CLK       Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<30>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/SP
    -------------------------------------------------  ---------------------------
    Total                                      8.099ns (1.269ns logic, 6.830ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (SLICE_X10Y32.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_3 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.227ns (0.971 - 0.744)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.DMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_3
    SLICE_X10Y32.A4      net (fanout=1)        0.197   Inst_debounce4/delay3<3>
    SLICE_X10Y32.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXN_6
                                                       Inst_debounce4/outp<3>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.441ns logic, 0.197ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Paths for end point My_arbitre/it_homade_0 (SLICE_X17Y38.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_4 (FF)
  Destination:          My_arbitre/it_homade_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.220ns (0.946 - 0.726)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_4 to My_arbitre/it_homade_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.DQ      Tcko                  0.200   Inst_debounce4/delay2<4>
                                                       Inst_debounce4/delay2_4
    SLICE_X17Y38.A3      net (fanout=3)        0.277   Inst_debounce4/delay2<4>
    SLICE_X17Y38.CLK     Tah         (-Th)    -0.155   My_arbitre/state_FSM_FFd1
                                                       My_arbitre/Mmux_it_homade_i11
                                                       My_arbitre/it_homade_0
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.355ns logic, 0.277ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (SLICE_X10Y32.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_3 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.227ns (0.971 - 0.744)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.DQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_3
    SLICE_X10Y32.A3      net (fanout=2)        0.251   Inst_debounce4/delay2<3>
    SLICE_X10Y32.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXN_6
                                                       Inst_debounce4/outp<3>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.395ns logic, 0.251ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_48<26>/CLK
  Logical resource: my_Master/Stack_Master/ram3/Mram_ram1/CLK
  Location pin: SLICE_X2Y10.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_48<26>/CLK
  Logical resource: my_Master/Stack_Master/ram3/Mram_ram4/CLK
  Location pin: SLICE_X2Y10.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      8.556ns|            0|            0|            0|    758289388|
| TS_clk_gen_clk0               |     10.000ns|      4.369ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     17.112ns|          N/A|            0|            0|    758288913|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   15.203|    7.409|    8.556|    9.460|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758289388 paths, 0 nets, and 13849 connections

Design statistics:
   Minimum period:  17.112ns{1}   (Maximum frequency:  58.439MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  1 19:28:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



