{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@388:398@HdlIdDef", "// next SCLK edge must be used to flop the SDI line, to compensate the overall\n// delay of the read path\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nalways @(posedge clk) begin\n  trigger_rx_d1 <= trigger_rx;\n  trigger_rx_d2 <= trigger_rx_d1;\n  trigger_rx_d3 <= trigger_rx_d2;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@387:397", "// In case of an interface with high clock rate (SCLK > 50MHz), one of the\n// next SCLK edge must be used to flop the SDI line, to compensate the overall\n// delay of the read path\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nalways @(posedge clk) begin\n  trigger_rx_d1 <= trigger_rx;\n  trigger_rx_d2 <= trigger_rx_d1;\n"]], "Diff Content": {"Delete": [[393, "reg trigger_rx_d3 = 1'b0;\n"]], "Add": [[393, "reg [4:0] trigger_rx_d = 5'b0;\n"]]}}