#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1608f30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15d7320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x15dea90 .functor NOT 1, L_0x1634cb0, C4<0>, C4<0>, C4<0>;
L_0x1634a90 .functor XOR 2, L_0x1634930, L_0x16349f0, C4<00>, C4<00>;
L_0x1634ba0 .functor XOR 2, L_0x1634a90, L_0x1634b00, C4<00>, C4<00>;
v0x1631390_0 .net *"_ivl_10", 1 0, L_0x1634b00;  1 drivers
v0x1631490_0 .net *"_ivl_12", 1 0, L_0x1634ba0;  1 drivers
v0x1631570_0 .net *"_ivl_2", 1 0, L_0x1634870;  1 drivers
v0x1631630_0 .net *"_ivl_4", 1 0, L_0x1634930;  1 drivers
v0x1631710_0 .net *"_ivl_6", 1 0, L_0x16349f0;  1 drivers
v0x1631840_0 .net *"_ivl_8", 1 0, L_0x1634a90;  1 drivers
v0x1631920_0 .net "a", 0 0, v0x162f2d0_0;  1 drivers
v0x16319c0_0 .net "b", 0 0, v0x162f370_0;  1 drivers
v0x1631a60_0 .net "c", 0 0, v0x162f410_0;  1 drivers
v0x1631b00_0 .var "clk", 0 0;
v0x1631ba0_0 .net "d", 0 0, v0x162f550_0;  1 drivers
v0x1631c40_0 .net "out_pos_dut", 0 0, L_0x16346e0;  1 drivers
v0x1631ce0_0 .net "out_pos_ref", 0 0, L_0x1633320;  1 drivers
v0x1631d80_0 .net "out_sop_dut", 0 0, L_0x1633b90;  1 drivers
v0x1631e20_0 .net "out_sop_ref", 0 0, L_0x160a440;  1 drivers
v0x1631ec0_0 .var/2u "stats1", 223 0;
v0x1631f60_0 .var/2u "strobe", 0 0;
v0x1632110_0 .net "tb_match", 0 0, L_0x1634cb0;  1 drivers
v0x16321e0_0 .net "tb_mismatch", 0 0, L_0x15dea90;  1 drivers
v0x1632280_0 .net "wavedrom_enable", 0 0, v0x162f820_0;  1 drivers
v0x1632350_0 .net "wavedrom_title", 511 0, v0x162f8c0_0;  1 drivers
L_0x1634870 .concat [ 1 1 0 0], L_0x1633320, L_0x160a440;
L_0x1634930 .concat [ 1 1 0 0], L_0x1633320, L_0x160a440;
L_0x16349f0 .concat [ 1 1 0 0], L_0x16346e0, L_0x1633b90;
L_0x1634b00 .concat [ 1 1 0 0], L_0x1633320, L_0x160a440;
L_0x1634cb0 .cmp/eeq 2, L_0x1634870, L_0x1634ba0;
S_0x15db7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x15d7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15dee70 .functor AND 1, v0x162f410_0, v0x162f550_0, C4<1>, C4<1>;
L_0x15df250 .functor NOT 1, v0x162f2d0_0, C4<0>, C4<0>, C4<0>;
L_0x15df630 .functor NOT 1, v0x162f370_0, C4<0>, C4<0>, C4<0>;
L_0x15df8b0 .functor AND 1, L_0x15df250, L_0x15df630, C4<1>, C4<1>;
L_0x15f6a20 .functor AND 1, L_0x15df8b0, v0x162f410_0, C4<1>, C4<1>;
L_0x160a440 .functor OR 1, L_0x15dee70, L_0x15f6a20, C4<0>, C4<0>;
L_0x16327a0 .functor NOT 1, v0x162f370_0, C4<0>, C4<0>, C4<0>;
L_0x1632810 .functor OR 1, L_0x16327a0, v0x162f550_0, C4<0>, C4<0>;
L_0x1632920 .functor AND 1, v0x162f410_0, L_0x1632810, C4<1>, C4<1>;
L_0x16329e0 .functor NOT 1, v0x162f2d0_0, C4<0>, C4<0>, C4<0>;
L_0x1632ab0 .functor OR 1, L_0x16329e0, v0x162f370_0, C4<0>, C4<0>;
L_0x1632b20 .functor AND 1, L_0x1632920, L_0x1632ab0, C4<1>, C4<1>;
L_0x1632ca0 .functor NOT 1, v0x162f370_0, C4<0>, C4<0>, C4<0>;
L_0x1632d10 .functor OR 1, L_0x1632ca0, v0x162f550_0, C4<0>, C4<0>;
L_0x1632c30 .functor AND 1, v0x162f410_0, L_0x1632d10, C4<1>, C4<1>;
L_0x1632ea0 .functor NOT 1, v0x162f2d0_0, C4<0>, C4<0>, C4<0>;
L_0x1632fa0 .functor OR 1, L_0x1632ea0, v0x162f550_0, C4<0>, C4<0>;
L_0x1633060 .functor AND 1, L_0x1632c30, L_0x1632fa0, C4<1>, C4<1>;
L_0x1633210 .functor XNOR 1, L_0x1632b20, L_0x1633060, C4<0>, C4<0>;
v0x15de3c0_0 .net *"_ivl_0", 0 0, L_0x15dee70;  1 drivers
v0x15de7c0_0 .net *"_ivl_12", 0 0, L_0x16327a0;  1 drivers
v0x15deba0_0 .net *"_ivl_14", 0 0, L_0x1632810;  1 drivers
v0x15def80_0 .net *"_ivl_16", 0 0, L_0x1632920;  1 drivers
v0x15df360_0 .net *"_ivl_18", 0 0, L_0x16329e0;  1 drivers
v0x15df740_0 .net *"_ivl_2", 0 0, L_0x15df250;  1 drivers
v0x15df9c0_0 .net *"_ivl_20", 0 0, L_0x1632ab0;  1 drivers
v0x162d840_0 .net *"_ivl_24", 0 0, L_0x1632ca0;  1 drivers
v0x162d920_0 .net *"_ivl_26", 0 0, L_0x1632d10;  1 drivers
v0x162da00_0 .net *"_ivl_28", 0 0, L_0x1632c30;  1 drivers
v0x162dae0_0 .net *"_ivl_30", 0 0, L_0x1632ea0;  1 drivers
v0x162dbc0_0 .net *"_ivl_32", 0 0, L_0x1632fa0;  1 drivers
v0x162dca0_0 .net *"_ivl_36", 0 0, L_0x1633210;  1 drivers
L_0x7f2f6c6c0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x162dd60_0 .net *"_ivl_38", 0 0, L_0x7f2f6c6c0018;  1 drivers
v0x162de40_0 .net *"_ivl_4", 0 0, L_0x15df630;  1 drivers
v0x162df20_0 .net *"_ivl_6", 0 0, L_0x15df8b0;  1 drivers
v0x162e000_0 .net *"_ivl_8", 0 0, L_0x15f6a20;  1 drivers
v0x162e0e0_0 .net "a", 0 0, v0x162f2d0_0;  alias, 1 drivers
v0x162e1a0_0 .net "b", 0 0, v0x162f370_0;  alias, 1 drivers
v0x162e260_0 .net "c", 0 0, v0x162f410_0;  alias, 1 drivers
v0x162e320_0 .net "d", 0 0, v0x162f550_0;  alias, 1 drivers
v0x162e3e0_0 .net "out_pos", 0 0, L_0x1633320;  alias, 1 drivers
v0x162e4a0_0 .net "out_sop", 0 0, L_0x160a440;  alias, 1 drivers
v0x162e560_0 .net "pos0", 0 0, L_0x1632b20;  1 drivers
v0x162e620_0 .net "pos1", 0 0, L_0x1633060;  1 drivers
L_0x1633320 .functor MUXZ 1, L_0x7f2f6c6c0018, L_0x1632b20, L_0x1633210, C4<>;
S_0x162e7a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x15d7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x162f2d0_0 .var "a", 0 0;
v0x162f370_0 .var "b", 0 0;
v0x162f410_0 .var "c", 0 0;
v0x162f4b0_0 .net "clk", 0 0, v0x1631b00_0;  1 drivers
v0x162f550_0 .var "d", 0 0;
v0x162f640_0 .var/2u "fail", 0 0;
v0x162f6e0_0 .var/2u "fail1", 0 0;
v0x162f780_0 .net "tb_match", 0 0, L_0x1634cb0;  alias, 1 drivers
v0x162f820_0 .var "wavedrom_enable", 0 0;
v0x162f8c0_0 .var "wavedrom_title", 511 0;
E_0x15ea350/0 .event negedge, v0x162f4b0_0;
E_0x15ea350/1 .event posedge, v0x162f4b0_0;
E_0x15ea350 .event/or E_0x15ea350/0, E_0x15ea350/1;
S_0x162ead0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x162e7a0;
 .timescale -12 -12;
v0x162ed10_0 .var/2s "i", 31 0;
E_0x15ea1f0 .event posedge, v0x162f4b0_0;
S_0x162ee10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x162e7a0;
 .timescale -12 -12;
v0x162f010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x162f0f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x162e7a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x162faa0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x15d7320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16334d0 .functor AND 1, v0x162f410_0, v0x162f550_0, C4<1>, C4<1>;
L_0x1633780 .functor NOT 1, v0x162f2d0_0, C4<0>, C4<0>, C4<0>;
L_0x1633810 .functor NOT 1, v0x162f370_0, C4<0>, C4<0>, C4<0>;
L_0x1633990 .functor AND 1, L_0x1633780, L_0x1633810, C4<1>, C4<1>;
L_0x1633ad0 .functor AND 1, L_0x1633990, v0x162f410_0, C4<1>, C4<1>;
L_0x1633b90 .functor OR 1, L_0x16334d0, L_0x1633ad0, C4<0>, C4<0>;
L_0x1633d30 .functor NOT 1, v0x162f370_0, C4<0>, C4<0>, C4<0>;
L_0x1633da0 .functor OR 1, L_0x1633d30, v0x162f550_0, C4<0>, C4<0>;
L_0x1633eb0 .functor AND 1, v0x162f410_0, L_0x1633da0, C4<1>, C4<1>;
L_0x1633f70 .functor NOT 1, v0x162f2d0_0, C4<0>, C4<0>, C4<0>;
L_0x1634150 .functor OR 1, L_0x1633f70, v0x162f370_0, C4<0>, C4<0>;
L_0x16341c0 .functor AND 1, L_0x1633eb0, L_0x1634150, C4<1>, C4<1>;
L_0x1634340 .functor NOT 1, v0x162f2d0_0, C4<0>, C4<0>, C4<0>;
L_0x16343b0 .functor OR 1, L_0x1634340, v0x162f550_0, C4<0>, C4<0>;
L_0x16342d0 .functor AND 1, v0x162f410_0, L_0x16343b0, C4<1>, C4<1>;
L_0x1634540 .functor XNOR 1, L_0x16341c0, L_0x16342d0, C4<0>, C4<0>;
v0x162fc60_0 .net *"_ivl_12", 0 0, L_0x1633d30;  1 drivers
v0x162fd40_0 .net *"_ivl_14", 0 0, L_0x1633da0;  1 drivers
v0x162fe20_0 .net *"_ivl_16", 0 0, L_0x1633eb0;  1 drivers
v0x162ff10_0 .net *"_ivl_18", 0 0, L_0x1633f70;  1 drivers
v0x162fff0_0 .net *"_ivl_2", 0 0, L_0x1633780;  1 drivers
v0x1630120_0 .net *"_ivl_20", 0 0, L_0x1634150;  1 drivers
v0x1630200_0 .net *"_ivl_24", 0 0, L_0x1634340;  1 drivers
v0x16302e0_0 .net *"_ivl_26", 0 0, L_0x16343b0;  1 drivers
v0x16303c0_0 .net *"_ivl_30", 0 0, L_0x1634540;  1 drivers
L_0x7f2f6c6c0060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1630510_0 .net *"_ivl_32", 0 0, L_0x7f2f6c6c0060;  1 drivers
v0x16305f0_0 .net *"_ivl_4", 0 0, L_0x1633810;  1 drivers
v0x16306d0_0 .net *"_ivl_6", 0 0, L_0x1633990;  1 drivers
v0x16307b0_0 .net "a", 0 0, v0x162f2d0_0;  alias, 1 drivers
v0x1630850_0 .net "b", 0 0, v0x162f370_0;  alias, 1 drivers
v0x1630940_0 .net "c", 0 0, v0x162f410_0;  alias, 1 drivers
v0x1630a30_0 .net "d", 0 0, v0x162f550_0;  alias, 1 drivers
v0x1630b20_0 .net "out_pos", 0 0, L_0x16346e0;  alias, 1 drivers
v0x1630cf0_0 .net "out_sop", 0 0, L_0x1633b90;  alias, 1 drivers
v0x1630db0_0 .net "pos0", 0 0, L_0x16341c0;  1 drivers
v0x1630e70_0 .net "pos1", 0 0, L_0x16342d0;  1 drivers
v0x1630f30_0 .net "sop0", 0 0, L_0x16334d0;  1 drivers
v0x1630ff0_0 .net "sop1", 0 0, L_0x1633ad0;  1 drivers
L_0x16346e0 .functor MUXZ 1, L_0x7f2f6c6c0060, L_0x16341c0, L_0x1634540, C4<>;
S_0x1631170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x15d7320;
 .timescale -12 -12;
E_0x15d39f0 .event anyedge, v0x1631f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1631f60_0;
    %nor/r;
    %assign/vec4 v0x1631f60_0, 0;
    %wait E_0x15d39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x162e7a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x162f640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x162f6e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x162e7a0;
T_4 ;
    %wait E_0x15ea350;
    %load/vec4 v0x162f780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x162f640_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x162e7a0;
T_5 ;
    %wait E_0x15ea1f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %wait E_0x15ea1f0;
    %load/vec4 v0x162f640_0;
    %store/vec4 v0x162f6e0_0, 0, 1;
    %fork t_1, S_0x162ead0;
    %jmp t_0;
    .scope S_0x162ead0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x162ed10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x162ed10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x15ea1f0;
    %load/vec4 v0x162ed10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x162ed10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x162ed10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x162e7a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15ea350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x162f550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162f370_0, 0;
    %assign/vec4 v0x162f2d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x162f640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x162f6e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x15d7320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1631b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1631f60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x15d7320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1631b00_0;
    %inv;
    %store/vec4 v0x1631b00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x15d7320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x162f4b0_0, v0x16321e0_0, v0x1631920_0, v0x16319c0_0, v0x1631a60_0, v0x1631ba0_0, v0x1631e20_0, v0x1631d80_0, v0x1631ce0_0, v0x1631c40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x15d7320;
T_9 ;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x15d7320;
T_10 ;
    %wait E_0x15ea350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1631ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1631ec0_0, 4, 32;
    %load/vec4 v0x1632110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1631ec0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1631ec0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1631ec0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1631e20_0;
    %load/vec4 v0x1631e20_0;
    %load/vec4 v0x1631d80_0;
    %xor;
    %load/vec4 v0x1631e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1631ec0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1631ec0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1631ce0_0;
    %load/vec4 v0x1631ce0_0;
    %load/vec4 v0x1631c40_0;
    %xor;
    %load/vec4 v0x1631ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1631ec0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1631ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1631ec0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response4/top_module.sv";
