/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [26:0] _03_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z ? in_data[156] : celloutsig_1_0z[1];
  assign celloutsig_1_4z = celloutsig_1_0z[8] ? celloutsig_1_0z[2] : celloutsig_1_3z;
  assign celloutsig_1_11z = celloutsig_1_4z ? celloutsig_1_4z : celloutsig_1_10z[1];
  assign celloutsig_1_19z = celloutsig_1_10z[0] ? celloutsig_1_4z : celloutsig_1_17z;
  assign celloutsig_0_7z = celloutsig_0_0z | ~(celloutsig_0_5z);
  assign celloutsig_0_8z = _01_ | ~(_02_);
  assign celloutsig_1_15z = celloutsig_1_9z | ~(celloutsig_1_0z[7]);
  assign celloutsig_1_17z = ~(in_data[189] ^ celloutsig_1_6z);
  reg [26:0] _12_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 27'h0000000;
    else _12_ <= in_data[75:49];
  assign { _03_[26:25], _02_, _01_, _03_[22:11], _00_, _03_[9:0] } = _12_;
  assign celloutsig_0_0z = in_data[24:16] === in_data[54:46];
  assign celloutsig_1_6z = { in_data[189:187], celloutsig_1_3z } === in_data[136:133];
  assign celloutsig_0_2z = { in_data[10:9], celloutsig_0_0z, celloutsig_0_0z } === in_data[21:18];
  assign celloutsig_1_18z = { celloutsig_1_10z[7:4], celloutsig_1_16z, celloutsig_1_16z } === celloutsig_1_13z[5:0];
  assign celloutsig_1_2z = in_data[135:130] <= celloutsig_1_0z[8:3];
  assign celloutsig_1_5z = ! { in_data[117:112], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_5z = _03_[3:0] !== in_data[24:21];
  assign celloutsig_1_10z = ~ { celloutsig_1_0z[6:1], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_12z = ~ { in_data[101:99], celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_7z = & { celloutsig_1_6z, celloutsig_1_2z, in_data[176:171] };
  assign celloutsig_1_1z = celloutsig_1_0z[4] & in_data[153];
  assign celloutsig_1_16z = celloutsig_1_2z & celloutsig_1_15z;
  assign celloutsig_1_9z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z } >> { celloutsig_1_10z[9:7], celloutsig_1_12z };
  assign celloutsig_0_9z = { _01_, _03_[22:11], _00_, _03_[9:7], celloutsig_0_0z, celloutsig_0_7z } <<< { _03_[26:25], _02_, _01_, _03_[22:20], celloutsig_0_2z, celloutsig_0_0z, 2'h3, celloutsig_0_1z[7:1], 1'h1 };
  assign celloutsig_1_0z = in_data[154:146] <<< in_data[184:176];
  assign celloutsig_0_1z[7:1] = in_data[50:44] ~^ { in_data[36:31], celloutsig_0_0z };
  assign { _03_[24:23], _03_[10] } = { _02_, _01_, _00_ };
  assign celloutsig_0_1z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
