{
  "board": {
    "active_layer": 0,
    "active_layer_preset": "",
    "auto_track_width": true,
    "hidden_netclasses": [
      "FE_100Z_Diff",
      "FE_50Z",
      "LVDS",
      "LVDS_ADC",
      "LVDS_SYNC",
      "LVDS_USRIO",
      "PCIe",
      "PWR"
    ],
    "hidden_nets": [
      "/VCM",
      "/FPGA/MGT_TX0_N",
      "/FPGA/MGT_TX0_P",
      "/FPGA/MGT_TX1_N",
      "/FPGA/MGT_TX1_P",
      "/FPGA/MGT_TX2_N",
      "/FPGA/MGT_TX2_P",
      "/FPGA/MGT_TX3_N",
      "/FPGA/MGT_TX3_P",
      "/ADC/ADC_CLK_P",
      "/ADC/ADC_CLK_N",
      "Net-(U18H-VCCADC_0)",
      "/CH1/ATTEN_50X_R",
      "/CH2/ATTEN_50X_R",
      "/CH3/ATTEN_50X_R",
      "/CH4/ATTEN_50X_R",
      "/CH4/TERM_1M_R",
      "/CH4/ATTEN_50X",
      "/CH4/BUF_IN",
      "/CH4/ATTEN_OUT_R",
      "/TRIM_1",
      "/TRIM_2",
      "/TRIM_3",
      "/TRIM_4",
      "+2V5",
      "/FPGA/TCK",
      "/FPGA/TDI",
      "/FPGA/TMS",
      "/FPGA/TDO",
      "AGND",
      "+3V3",
      "+1V8",
      "+1V2_MGT",
      "+1V0",
      "+1V0_MGT",
      "-5V",
      "+VBIAS",
      "+3V3_PGA",
      "/CH1/TERM_50Z",
      "/CH2/TERM_50Z",
      "/CH3/TERM_50Z",
      "/CH4/TERM_50Z",
      "/CH1/BNC_IN",
      "/CH2/BNC_IN",
      "/CH3/BNC_IN",
      "+1V8APLL",
      "/CH4/BNC_IN",
      "+5V2",
      "-VBIAS",
      "/CH1/TERM_50Z_R",
      "/CH2/TERM_50Z_R",
      "/CH3/TERM_50Z_R",
      "/CH4/ATTEN_IN",
      "/CH4/TERM_1M",
      "/CH4/TERM_50Z_R",
      "/CH4/ATTEN_OUT",
      "/Front End Trim and Bias/TRIM_SCL",
      "/Front End Trim and Bias/TRIM_SCL_5V",
      "/Front End Trim and Bias/TRIM_SDA",
      "/Front End Trim and Bias/TRIM_SDA_5V",
      "/ADC/ADC_CSn",
      "/ADC/ADC_RSTn",
      "/ADC/ADC_PD",
      "/CH1_N",
      "/CH1_P",
      "/CH2_N",
      "/CH2_P",
      "/CH3_P",
      "/CH3_N",
      "/CH4_P",
      "/CH4_N",
      "/FPGA/MGT_RX0_N",
      "/FPGA/MGT_RX0_P",
      "/FPGA/MGT_RX1_N",
      "/FPGA/MGT_RX1_P",
      "/FPGA/MGT_RX2_N",
      "/FPGA/MGT_RX2_P",
      "/FPGA/MGT_RX3_N",
      "/FPGA/MGT_RX3_P",
      "/Clock Generator/PLL_RSTn",
      "/FPGA/FPGA IO Banks/PLL_SCL",
      "/FPGA/FPGA IO Banks/PLL_SDA",
      "+1V8_ACQ",
      "/FPGA/FPGA IO Banks/PUDC",
      "Net-(U18D-INIT_B_0)",
      "Net-(U18D-PROGRAM_B_0)",
      "Net-(U18E-MGTRREF_216)",
      "/TERM_1",
      "/TERM_2",
      "/TERM_3",
      "/TERM_4",
      "/ATTEN_1",
      "/ATTEN_2",
      "/ATTEN_3",
      "/ATTEN_4",
      "/PGA_CSn_1",
      "/PGA_CSn_2",
      "/PGA_CSn_3",
      "/PGA_CSn_4",
      "/CH4/ATTEN_1X",
      "/DC_CPL_1",
      "/DC_CPL_2",
      "/DC_CPL_3",
      "/DC_CPL_4",
      "/ADC/ADC_SDATA",
      "/ADC/ADC_SCLK",
      "Net-(U18D-DONE_0)",
      "GND",
      "+5V",
      "/ADC/D3B_P",
      "/ADC/D2A_P",
      "/ADC/D1B_N",
      "/ADC/LCLK_N",
      "/ADC/D2B_N",
      "/ADC/D1A_N",
      "/ADC/D3A_N",
      "/ADC/D3A_P",
      "/ADC/FCLK_N",
      "/ADC/D2B_P",
      "/ADC/D1A_P",
      "/ADC/D2A_N",
      "/ADC/D4B_P",
      "/ADC/D3B_N",
      "/ADC/D1B_P",
      "/ADC/D4A_N",
      "/ADC/FCLK_P",
      "/ADC/LCLK_P",
      "/ADC/D4A_P",
      "/ADC/D4B_N",
      "/FPGA/FPGA IO Banks/FE_PG",
      "/FPGA/FPGA IO Banks/QSPI_DQ2",
      "/FPGA/FPGA IO Banks/QSPI_DQ0",
      "/FPGA/FPGA IO Banks/QSPI_DQ1",
      "/PGA_SDIO",
      "/PGA_SCLK",
      "/FPGA/FPGA IO Banks/QSPI_DQ3",
      "+VUSB",
      "+3V3_ACQ",
      "/TS-PCIe Components/PCIe_PER3_N",
      "/TS-PCIe Components/PCIe_PER3_P",
      "/TS-USB4 Components/M2_PER3_N",
      "/TS-USB4 Components/M2_PER3_P",
      "/TS-PCIe Components/PCIe_PER2_N",
      "/TS-PCIe Components/PCIe_PER2_P",
      "/TS-USB4 Components/M2_PER2_N",
      "/TS-USB4 Components/M2_PER2_P",
      "/TS-PCIe Components/PCIe_PER1_N",
      "/TS-PCIe Components/PCIe_PER1_P",
      "/TS-USB4 Components/M2_PER1_N",
      "/TS-USB4 Components/M2_PER1_P",
      "/TS-PCIe Components/PCIe_PER0_N",
      "/TS-PCIe Components/PCIe_PER0_P",
      "/TS-USB4 Components/M2_PER0_N",
      "/TS-USB4 Components/M2_PER0_P",
      "/TS-PCIe Components/PCIe_REFCLK_N",
      "/MGT_CLK1_N",
      "/TS-PCIe Components/PCIe_REFCLK_P",
      "/MGT_CLK1_P",
      "/TS-USB4 Components/M2_REFCLK_N",
      "/TS-USB4 Components/M2_REFCLK_P",
      "/REFINOUT",
      "/TS-USB4 Components/REFINOUT1",
      "/TS-USB4 Components/SYNC1",
      "/TS-PCIe Components/REFINOUT2",
      "/TS-PCIe Components/SYNC2",
      "/TS-USB4 Components/M2_PET1_P",
      "/TS-USB4 Components/M2_PET1_N",
      "/TS-USB4 Components/+VUSB_M2",
      "/TS-USB4 Components/M2_PET0_N",
      "/TS-USB4 Components/M2_PET2_P",
      "/TS-USB4 Components/M2_PERST#",
      "/TS-USB4 Components/M2_PET0_P",
      "/TS-USB4 Components/M2_PET3_P",
      "/TS-USB4 Components/M2_PET3_N",
      "/TS-USB4 Components/M2_PET2_N",
      "/FPGA/USRIO_9_N",
      "/FPGA/USRIO_3_P",
      "/FPGA/USRIO_4_N",
      "/FPGA/USRIO_5_P",
      "/FPGA/USRIO_10_N",
      "/FPGA/USRIO_10_P",
      "/FPGA/USRIO_3_N",
      "/FPGA/USRIO_8_N",
      "/FPGA/USRIO_7_N",
      "/FPGA/USRIO_5_N",
      "/FPGA/USRIO_8_P",
      "/FPGA/USRIO_12_N",
      "/FPGA/USRIO_9_P",
      "/FPGA/USRIO_11_N",
      "/FPGA/USRIO_2_P",
      "/FPGA/USRIO_1_P",
      "/FPGA/USRIO_12_P",
      "/FPGA/USRIO_6_N",
      "/FPGA/USRIO_4_P",
      "/FPGA/USRIO_11_P",
      "/FPGA/USRIO_2_N",
      "/FPGA/USRIO_7_P",
      "/FPGA/USRIO_6_P",
      "/FPGA/USRIO_1_N",
      "/SPRING",
      "/TS-PCIe Components/PCIe_PET3_N",
      "/TS-PCIe Components/PCIe_PET1_P",
      "/TS-PCIe Components/PCIe_PET1_N",
      "/TS-PCIe Components/PCIe_PET3_P",
      "/TS-PCIe Components/PCIe_PET2_P",
      "/TS-PCIe Components/PCIe_PERST#",
      "/TS-PCIe Components/PCIe_PET2_N",
      "/TS-PCIe Components/PCIe_PET0_P",
      "/TS-PCIe Components/PCIe_PET0_N",
      "/FPGA/FPGA Voltage Regs/PG_1V8",
      "/SYNC",
      "/FPGA/LED_G",
      "/FPGA/PROBE_COMP",
      "/PERST#",
      "/FPGA/FPGA IO Banks/ACQ_PG",
      "/FPGA/SYNC_OUT_N",
      "/FPGA/SYNC_OUT_P",
      "/FPGA/SYNC_REn",
      "/FPGA/SYNC_DE",
      "/FPGA/LED_R",
      "/FPGA/LED_B",
      "/FPGA/FPGA Config and Transceivers/QSPI_CS",
      "/FPGA/FPGA IO Banks/HWID0",
      "/FPGA/FPGA IO Banks/HWID1",
      "/FPGA/FPGA IO Banks/HWID2",
      "/VARIANT",
      "/FPGA/FPGA IO Banks/ACQ_EN",
      "/ACQ and FE Voltage Regs/FE_EN",
      "/FPGA/FPGA Voltage Regs/PG_1V0",
      "/FPGA/FPGA Config and Transceivers/QSPI_CLK",
      "/FPGA/SYNC_IN_N",
      "/FPGA/SYNC_IN_P",
      "/FPGA/CLK25",
      "/CH1/TERM_1M_R",
      "/CH2/TERM_1M_R",
      "/CH3/TERM_1M_R",
      "/CH1/ATTEN_50X",
      "/CH2/ATTEN_50X",
      "/CH3/ATTEN_50X",
      "/CH1/BUF_IN",
      "/CH1/ATTEN_OUT_R",
      "/CH2/BUF_IN",
      "/CH2/ATTEN_OUT_R",
      "/CH3/BUF_IN",
      "/CH3/ATTEN_OUT_R",
      "/CH1/TERM_1M",
      "/CH1/ATTEN_IN",
      "/CH2/TERM_1M",
      "/CH2/ATTEN_IN",
      "/CH3/TERM_1M",
      "/CH3/ATTEN_IN",
      "/CH1/ATTEN_1X",
      "/CH1/ATTEN_OUT",
      "/CH2/ATTEN_OUT",
      "/CH2/ATTEN_1X",
      "/CH3/ATTEN_1X",
      "/CH3/ATTEN_OUT"
    ],
    "high_contrast_mode": 0,
    "net_color_mode": 1,
    "opacity": {
      "images": 0.6,
      "pads": 1.0,
      "shapes": 1.0,
      "tracks": 1.0,
      "vias": 1.0,
      "zones": 0.6
    },
    "selection_filter": {
      "dimensions": true,
      "footprints": true,
      "graphics": true,
      "keepouts": true,
      "lockedItems": false,
      "otherItems": true,
      "pads": true,
      "text": true,
      "tracks": true,
      "vias": true,
      "zones": true
    },
    "visible_items": [
      "vias",
      "footprint_text",
      "footprint_anchors",
      "ratsnest",
      "grid",
      "footprints_front",
      "footprints_back",
      "footprint_values",
      "footprint_references",
      "tracks",
      "drc_errors",
      "drawing_sheet",
      "bitmaps",
      "pads",
      "zones",
      "drc_warnings",
      "conflict_shadows",
      "shapes"
    ],
    "visible_layers": "00000000_00000000_00000008_82002227",
    "zone_display_mode": 0
  },
  "git": {
    "repo_password": "",
    "repo_type": "",
    "repo_username": "",
    "ssh_key": ""
  },
  "meta": {
    "filename": "Thunderscope_Rev5.kicad_prl",
    "version": 5
  },
  "net_inspector_panel": {
    "col_hidden": [
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false
    ],
    "col_order": [
      0,
      1,
      2,
      3,
      4,
      5,
      6,
      7,
      8,
      9,
      10,
      11,
      12,
      13
    ],
    "col_widths": [
      162,
      147,
      91,
      67,
      91,
      91,
      91,
      71,
      91,
      91,
      91,
      91,
      91,
      570
    ],
    "custom_group_rules": [],
    "expanded_rows": [],
    "filter_by_net_name": true,
    "filter_by_netclass": true,
    "filter_text": "",
    "group_by_constraint": false,
    "group_by_netclass": false,
    "show_unconnected_nets": false,
    "show_zero_pad_nets": false,
    "sort_ascending": true,
    "sorting_column": 0
  },
  "open_jobsets": [],
  "project": {
    "files": []
  },
  "schematic": {
    "selection_filter": {
      "graphics": true,
      "images": true,
      "labels": true,
      "lockedItems": false,
      "otherItems": true,
      "pins": true,
      "symbols": true,
      "text": true,
      "wires": true
    }
  }
}
