#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 12 20:35:00 2024
# Process ID: 24488
# Log file: D:/CCDCH/project/project4/Top_test/vivado.log
# Journal file: D:/CCDCH/project/project4/Top_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CCDCH/project/project4/Top_test/Top_test.xpr
INFO: [Project 1-313] Project file moved from 'D:/CCDCH/project/project3/Top_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project4/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project4/ip_repo_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/CCDCH/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 948.660 ; gain = 232.242
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:PM:1.0 - PM
Adding component instance block -- xilinx.com:user:SPI_MOSI:1.0 - OLED
Adding component instance block -- xilinx.com:user:myipUART:1.0 - asrUART
Adding component instance block -- xilinx.com:user:UART_LITE_TX:1.0 - tts
Adding component instance block -- xilinx.com:user:jiaquan:1.0 - CH2O
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmUART
Adding component instance block -- xilinx.com:user:myipUART:1.0 - ch2oUART_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Motor
Adding component instance block -- xilinx.com:user:PM:1.0 - PM_outdoor
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmoutdoorUART
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11_outdoor
Adding component instance block -- xilinx.com:user:ASR_rcv:1.0 - ASR_rcv_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_PM_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PM .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_SPI_MOSI_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block OLED .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_myipUART_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block asrUART .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_UART_LITE_TX_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block tts .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_jiaquan_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block CH2O .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_DHT11_IP_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DHT11 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_myipUART_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmUART .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_myipUART_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2oUART_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Motor .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_PM_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PM_outdoor .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_myipUART_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmoutdoorUART .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_DHT11_IP_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DHT11_outdoor .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ASR_rcv_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ASR_rcv_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:PM:1.0 - PM
Adding component instance block -- xilinx.com:user:SPI_MOSI:1.0 - OLED
Adding component instance block -- xilinx.com:user:myipUART:1.0 - asrUART
Adding component instance block -- xilinx.com:user:UART_LITE_TX:1.0 - tts
Adding component instance block -- xilinx.com:user:jiaquan:1.0 - CH2O
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmUART
Adding component instance block -- xilinx.com:user:myipUART:1.0 - ch2oUART_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Motor
Adding component instance block -- xilinx.com:user:PM:1.0 - PM_outdoor
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmoutdoorUART
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11_outdoor
Adding component instance block -- xilinx.com:user:ASR_rcv:1.0 - ASR_rcv_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_PM_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PM .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_SPI_MOSI_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block OLED .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_myipUART_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block asrUART .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_UART_LITE_TX_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block tts .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_jiaquan_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block CH2O .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_DHT11_IP_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DHT11 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_myipUART_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmUART .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_myipUART_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ch2oUART_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Motor .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_PM_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PM_outdoor .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_myipUART_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmoutdoorUART .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_DHT11_IP_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DHT11_outdoor .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_ASR_rcv_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ASR_rcv_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 12 20:35:36 2024] Launched synth_1...
Run output will be captured here: D:/CCDCH/project/project4/Top_test/Top_test.runs/synth_1/runme.log
[Wed Jun 12 20:35:36 2024] Launched impl_1...
Run output will be captured here: D:/CCDCH/project/project4/Top_test/Top_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 980.563 ; gain = 31.902
open_bd_design {D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:PM:1.0 - PM
Adding component instance block -- xilinx.com:user:SPI_MOSI:1.0 - OLED
Adding component instance block -- xilinx.com:user:myipUART:1.0 - asrUART
Adding component instance block -- xilinx.com:user:UART_LITE_TX:1.0 - tts
Adding component instance block -- xilinx.com:user:jiaquan:1.0 - CH2O
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmUART
Adding component instance block -- xilinx.com:user:myipUART:1.0 - ch2oUART_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Motor
Adding component instance block -- xilinx.com:user:PM:1.0 - PM_outdoor
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmoutdoorUART
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11_outdoor
Adding component instance block -- xilinx.com:user:ASR_rcv:1.0 - ASR_rcv_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.508 ; gain = 40.090
set_property name ASR [get_bd_cells ASR_rcv_0]
save_bd_design
Wrote  : <D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd> 
close_bd_design [get_bd_designs design_1]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/CCDCH/project/project4/ip_repo/dut11_ip_lzk/ZYQN2/dht11/ip_repo/DHT11_IP_1.0/component.xml. It will be created.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project4/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project4/ip_repo_2'.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/CCDCH/project/project4/ip_repo/SPI_MOSI/SPI_MOSI_1.0/component.xml. It will be created.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/CCDCH/project/project4/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd

[Wed Jun 12 20:46:00 2024] Launched synth_1...
Run output will be captured here: D:/CCDCH/project/project4/Top_test/Top_test.runs/synth_1/runme.log
[Wed Jun 12 20:46:00 2024] Launched impl_1...
Run output will be captured here: D:/CCDCH/project/project4/Top_test/Top_test.runs/impl_1/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/CCDCH/project/project4/Top_test/Top_test.sdk -hwspec D:/CCDCH/project/project4/Top_test/Top_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/CCDCH/project/project4/Top_test/Top_test.sdk -hwspec D:/CCDCH/project/project4/Top_test/Top_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 21:00:07 2024...
