// Seed: 2725290042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_2;
  tri  id_7;
  wire id_8;
  wire id_9;
  assign id_2 = id_7;
  assign id_5 = 1;
  assign id_3 = 1;
  assign module_1.type_7 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd3,
    parameter id_6 = 32'd51
) (
    output wor id_0,
    input  tri id_1
);
  assign id_0 = id_1;
  reg id_3;
  assign id_3 = id_3 << id_3;
  always id_3 <= 1;
  uwire id_4 = 1'h0;
  defparam id_5.id_6 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
