
LAB1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b438  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  0800b638  0800b638  0001b638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b820  0800b820  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800b820  0800b820  0001b820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b828  0800b828  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b828  0800b828  0001b828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b82c  0800b82c  0001b82c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800b830  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000510c  20000080  0800b8b0  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000518c  0800b8b0  0002518c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023772  00000000  00000000  000200ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ee1  00000000  00000000  00043820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b70  00000000  00000000  00047708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019e8  00000000  00000000  00049278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004f01  00000000  00000000  0004ac60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022e2a  00000000  00000000  0004fb61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010fec0  00000000  00000000  0007298b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018284b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008054  00000000  00000000  0018289c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000080 	.word	0x20000080
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b620 	.word	0x0800b620

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000084 	.word	0x20000084
 800023c:	0800b620 	.word	0x0800b620

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <countBit>:
int actual_wait = INITIAL_WAIT_TIME;
int actual_keyboard_value = 0;
int frequency = 0;


uint8_t countBit(uint8_t n){
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
	uint8_t count = 0;
 80005fe:	2300      	movs	r3, #0
 8000600:	73fb      	strb	r3, [r7, #15]
	while(n){
 8000602:	e009      	b.n	8000618 <countBit+0x24>
		count += n & 1;
 8000604:	79fb      	ldrb	r3, [r7, #7]
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	b2da      	uxtb	r2, r3
 800060c:	7bfb      	ldrb	r3, [r7, #15]
 800060e:	4413      	add	r3, r2
 8000610:	73fb      	strb	r3, [r7, #15]
		n>>=1;
 8000612:	79fb      	ldrb	r3, [r7, #7]
 8000614:	085b      	lsrs	r3, r3, #1
 8000616:	71fb      	strb	r3, [r7, #7]
	while(n){
 8000618:	79fb      	ldrb	r3, [r7, #7]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d1f2      	bne.n	8000604 <countBit+0x10>
	}
	return count;
 800061e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000620:	4618      	mov	r0, r3
 8000622:	3714      	adds	r7, #20
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr

0800062c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b08a      	sub	sp, #40	; 0x28
 8000630:	af04      	add	r7, sp, #16
 8000632:	4603      	mov	r3, r0
 8000634:	80fb      	strh	r3, [r7, #6]


  printf("Interrupt on pin (%d).\n", GPIO_Pin);
 8000636:	88fb      	ldrh	r3, [r7, #6]
 8000638:	4619      	mov	r1, r3
 800063a:	4844      	ldr	r0, [pc, #272]	; (800074c <HAL_GPIO_EXTI_Callback+0x120>)
 800063c:	f00a f90e 	bl	800a85c <iprintf>

  /* your code here */
  uint8_t buf[2], data;


  HAL_StatusTypeDef status =  HAL_I2C_Mem_Read(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_DATA_1, 1, &buf[0], 1, HAL_TIMEOUT);
 8000640:	2364      	movs	r3, #100	; 0x64
 8000642:	9302      	str	r3, [sp, #8]
 8000644:	2301      	movs	r3, #1
 8000646:	9301      	str	r3, [sp, #4]
 8000648:	f107 0308 	add.w	r3, r7, #8
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	2301      	movs	r3, #1
 8000650:	2227      	movs	r2, #39	; 0x27
 8000652:	217e      	movs	r1, #126	; 0x7e
 8000654:	483e      	ldr	r0, [pc, #248]	; (8000750 <HAL_GPIO_EXTI_Callback+0x124>)
 8000656:	f002 ffc7 	bl	80035e8 <HAL_I2C_Mem_Read>
 800065a:	4603      	mov	r3, r0
 800065c:	75fb      	strb	r3, [r7, #23]
  if (status != HAL_OK)
 800065e:	7dfb      	ldrb	r3, [r7, #23]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d004      	beq.n	800066e <HAL_GPIO_EXTI_Callback+0x42>
    printf("I2C communication error (%X).\n", status);
 8000664:	7dfb      	ldrb	r3, [r7, #23]
 8000666:	4619      	mov	r1, r3
 8000668:	483a      	ldr	r0, [pc, #232]	; (8000754 <HAL_GPIO_EXTI_Callback+0x128>)
 800066a:	f00a f8f7 	bl	800a85c <iprintf>
  status =  HAL_I2C_Mem_Read(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_DATA_2, 1, &buf[1], 1, HAL_TIMEOUT);
 800066e:	2364      	movs	r3, #100	; 0x64
 8000670:	9302      	str	r3, [sp, #8]
 8000672:	2301      	movs	r3, #1
 8000674:	9301      	str	r3, [sp, #4]
 8000676:	f107 0308 	add.w	r3, r7, #8
 800067a:	3301      	adds	r3, #1
 800067c:	9300      	str	r3, [sp, #0]
 800067e:	2301      	movs	r3, #1
 8000680:	2228      	movs	r2, #40	; 0x28
 8000682:	217e      	movs	r1, #126	; 0x7e
 8000684:	4832      	ldr	r0, [pc, #200]	; (8000750 <HAL_GPIO_EXTI_Callback+0x124>)
 8000686:	f002 ffaf 	bl	80035e8 <HAL_I2C_Mem_Read>
 800068a:	4603      	mov	r3, r0
 800068c:	75fb      	strb	r3, [r7, #23]
  if (status != HAL_OK)
 800068e:	7dfb      	ldrb	r3, [r7, #23]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d004      	beq.n	800069e <HAL_GPIO_EXTI_Callback+0x72>
      printf("I2C communication error (%X).\n", status);
 8000694:	7dfb      	ldrb	r3, [r7, #23]
 8000696:	4619      	mov	r1, r3
 8000698:	482e      	ldr	r0, [pc, #184]	; (8000754 <HAL_GPIO_EXTI_Callback+0x128>)
 800069a:	f00a f8df 	bl	800a85c <iprintf>
  int row = countBit(~buf[0]-1);
 800069e:	7a3a      	ldrb	r2, [r7, #8]
 80006a0:	f06f 0301 	mvn.w	r3, #1
 80006a4:	1a9b      	subs	r3, r3, r2
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	4618      	mov	r0, r3
 80006aa:	f7ff ffa3 	bl	80005f4 <countBit>
 80006ae:	4603      	mov	r3, r0
 80006b0:	613b      	str	r3, [r7, #16]
  int column = countBit(~buf[1]-1);
 80006b2:	7a7a      	ldrb	r2, [r7, #9]
 80006b4:	f06f 0301 	mvn.w	r3, #1
 80006b8:	1a9b      	subs	r3, r3, r2
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff ff99 	bl	80005f4 <countBit>
 80006c2:	4603      	mov	r3, r0
 80006c4:	60fb      	str	r3, [r7, #12]
  printf("Keypad button: (%c).\n",keypadLayout[column][row]);
 80006c6:	4a24      	ldr	r2, [pc, #144]	; (8000758 <HAL_GPIO_EXTI_Callback+0x12c>)
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	009b      	lsls	r3, r3, #2
 80006cc:	441a      	add	r2, r3
 80006ce:	693b      	ldr	r3, [r7, #16]
 80006d0:	4413      	add	r3, r2
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	4619      	mov	r1, r3
 80006d6:	4821      	ldr	r0, [pc, #132]	; (800075c <HAL_GPIO_EXTI_Callback+0x130>)
 80006d8:	f00a f8c0 	bl	800a85c <iprintf>

  // EASY WAY
  //int frequency = (int) keypadLayout[column][row]-48;

  // HARD WAY
  if(keypadLayout[column][row] == '#')
 80006dc:	4a1e      	ldr	r2, [pc, #120]	; (8000758 <HAL_GPIO_EXTI_Callback+0x12c>)
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	009b      	lsls	r3, r3, #2
 80006e2:	441a      	add	r2, r3
 80006e4:	693b      	ldr	r3, [r7, #16]
 80006e6:	4413      	add	r3, r2
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	2b23      	cmp	r3, #35	; 0x23
 80006ec:	d107      	bne.n	80006fe <HAL_GPIO_EXTI_Callback+0xd2>
  {
	  frequency = actual_keyboard_value;
 80006ee:	4b1c      	ldr	r3, [pc, #112]	; (8000760 <HAL_GPIO_EXTI_Callback+0x134>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a1c      	ldr	r2, [pc, #112]	; (8000764 <HAL_GPIO_EXTI_Callback+0x138>)
 80006f4:	6013      	str	r3, [r2, #0]
	  actual_keyboard_value = 0;
 80006f6:	4b1a      	ldr	r3, [pc, #104]	; (8000760 <HAL_GPIO_EXTI_Callback+0x134>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	e011      	b.n	8000722 <HAL_GPIO_EXTI_Callback+0xf6>
  }
  else
  {
	  actual_keyboard_value = actual_keyboard_value*10 + ((int) keypadLayout[column][row]-48);
 80006fe:	4b18      	ldr	r3, [pc, #96]	; (8000760 <HAL_GPIO_EXTI_Callback+0x134>)
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	4613      	mov	r3, r2
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	4413      	add	r3, r2
 8000708:	005b      	lsls	r3, r3, #1
 800070a:	4619      	mov	r1, r3
 800070c:	4a12      	ldr	r2, [pc, #72]	; (8000758 <HAL_GPIO_EXTI_Callback+0x12c>)
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	009b      	lsls	r3, r3, #2
 8000712:	441a      	add	r2, r3
 8000714:	693b      	ldr	r3, [r7, #16]
 8000716:	4413      	add	r3, r2
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	3b30      	subs	r3, #48	; 0x30
 800071c:	440b      	add	r3, r1
 800071e:	4a10      	ldr	r2, [pc, #64]	; (8000760 <HAL_GPIO_EXTI_Callback+0x134>)
 8000720:	6013      	str	r3, [r2, #0]
  }


  if (frequency == 0)
 8000722:	4b10      	ldr	r3, [pc, #64]	; (8000764 <HAL_GPIO_EXTI_Callback+0x138>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d103      	bne.n	8000732 <HAL_GPIO_EXTI_Callback+0x106>
	  actual_wait = 0;
 800072a:	4b0f      	ldr	r3, [pc, #60]	; (8000768 <HAL_GPIO_EXTI_Callback+0x13c>)
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
  else
	  actual_wait = 1000 / frequency;



}
 8000730:	e007      	b.n	8000742 <HAL_GPIO_EXTI_Callback+0x116>
	  actual_wait = 1000 / frequency;
 8000732:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <HAL_GPIO_EXTI_Callback+0x138>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800073a:	fb92 f3f3 	sdiv	r3, r2, r3
 800073e:	4a0a      	ldr	r2, [pc, #40]	; (8000768 <HAL_GPIO_EXTI_Callback+0x13c>)
 8000740:	6013      	str	r3, [r2, #0]
}
 8000742:	bf00      	nop
 8000744:	3718      	adds	r7, #24
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	0800b660 	.word	0x0800b660
 8000750:	200000e4 	.word	0x200000e4
 8000754:	0800b678 	.word	0x0800b678
 8000758:	0800b744 	.word	0x0800b744
 800075c:	0800b698 	.word	0x0800b698
 8000760:	2000066c 	.word	0x2000066c
 8000764:	20000670 	.word	0x20000670
 8000768:	20000000 	.word	0x20000000

0800076c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b086      	sub	sp, #24
 8000770:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000772:	f001 ffa4 	bl	80026be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000776:	f000 fa2f 	bl	8000bd8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  initialise_monitor_handles();
 800077a:	f009 fe25 	bl	800a3c8 <initialise_monitor_handles>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077e:	f000 fffd 	bl	800177c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000782:	f000 ffcb 	bl	800171c <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000786:	f000 fa99 	bl	8000cbc <MX_ADC1_Init>
  MX_I2C1_Init();
 800078a:	f000 fae9 	bl	8000d60 <MX_I2C1_Init>
  MX_I2C2_Init();
 800078e:	f000 fb27 	bl	8000de0 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000792:	f000 fb65 	bl	8000e60 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000796:	f000 fba1 	bl	8000edc <MX_TIM1_Init>
  MX_TIM2_Init();
 800079a:	f000 fc6f 	bl	800107c <MX_TIM2_Init>
  MX_TIM3_Init();
 800079e:	f000 fd07 	bl	80011b0 <MX_TIM3_Init>
  MX_TIM4_Init();
 80007a2:	f000 fd5b 	bl	800125c <MX_TIM4_Init>
  MX_TIM5_Init();
 80007a6:	f000 fdaf 	bl	8001308 <MX_TIM5_Init>
  MX_TIM8_Init();
 80007aa:	f000 fe25 	bl	80013f8 <MX_TIM8_Init>
  MX_UART4_Init();
 80007ae:	f000 fef5 	bl	800159c <MX_UART4_Init>
  MX_UART5_Init();
 80007b2:	f000 ff23 	bl	80015fc <MX_UART5_Init>
  MX_USART1_UART_Init();
 80007b6:	f000 ff51 	bl	800165c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80007ba:	f000 ff7f 	bl	80016bc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* Disable LCD SPI SS */
  HAL_GPIO_WritePin(GPIO_OUT_SPI_CS_LCD_GPIO_Port, GPIO_OUT_SPI_CS_LCD_Pin, GPIO_PIN_SET);
 80007be:	2201      	movs	r2, #1
 80007c0:	2110      	movs	r1, #16
 80007c2:	48bc      	ldr	r0, [pc, #752]	; (8000ab4 <main+0x348>)
 80007c4:	f002 fd20 	bl	8003208 <HAL_GPIO_WritePin>

  /* Disable EXTI4_IRQ during SX1509 initialization */
  HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 80007c8:	200a      	movs	r0, #10
 80007ca:	f002 fb63 	bl	8002e94 <HAL_NVIC_DisableIRQ>

  /* Software reset */
  data = 0x12;
 80007ce:	2312      	movs	r3, #18
 80007d0:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 80007d2:	23c8      	movs	r3, #200	; 0xc8
 80007d4:	9302      	str	r3, [sp, #8]
 80007d6:	2301      	movs	r3, #1
 80007d8:	9301      	str	r3, [sp, #4]
 80007da:	1dbb      	adds	r3, r7, #6
 80007dc:	9300      	str	r3, [sp, #0]
 80007de:	2301      	movs	r3, #1
 80007e0:	227d      	movs	r2, #125	; 0x7d
 80007e2:	217e      	movs	r1, #126	; 0x7e
 80007e4:	48b4      	ldr	r0, [pc, #720]	; (8000ab8 <main+0x34c>)
 80007e6:	f002 fdeb 	bl	80033c0 <HAL_I2C_Mem_Write>
 80007ea:	4603      	mov	r3, r0
 80007ec:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d004      	beq.n	80007fe <main+0x92>
    printf("I2C communication error (%X).\n", status);
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	4619      	mov	r1, r3
 80007f8:	48b0      	ldr	r0, [pc, #704]	; (8000abc <main+0x350>)
 80007fa:	f00a f82f 	bl	800a85c <iprintf>

  data = 0x34;
 80007fe:	2334      	movs	r3, #52	; 0x34
 8000800:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000802:	23c8      	movs	r3, #200	; 0xc8
 8000804:	9302      	str	r3, [sp, #8]
 8000806:	2301      	movs	r3, #1
 8000808:	9301      	str	r3, [sp, #4]
 800080a:	1dbb      	adds	r3, r7, #6
 800080c:	9300      	str	r3, [sp, #0]
 800080e:	2301      	movs	r3, #1
 8000810:	227d      	movs	r2, #125	; 0x7d
 8000812:	217e      	movs	r1, #126	; 0x7e
 8000814:	48a8      	ldr	r0, [pc, #672]	; (8000ab8 <main+0x34c>)
 8000816:	f002 fdd3 	bl	80033c0 <HAL_I2C_Mem_Write>
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d004      	beq.n	800082e <main+0xc2>
    printf("I2C communication error (%X).\n", status);
 8000824:	79fb      	ldrb	r3, [r7, #7]
 8000826:	4619      	mov	r1, r3
 8000828:	48a4      	ldr	r0, [pc, #656]	; (8000abc <main+0x350>)
 800082a:	f00a f817 	bl	800a85c <iprintf>

  HAL_Delay(100);
 800082e:	2064      	movs	r0, #100	; 0x64
 8000830:	f001 ff72 	bl	8002718 <HAL_Delay>

  /* Set KeyPad scanning engine */

  /* Set RegClock to 0x40 (enable internal oscillator; 2MHz freq) */
  data = 0x40;
 8000834:	2340      	movs	r3, #64	; 0x40
 8000836:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_CLOCK, 1, &data, 1, I2C_TIMEOUT);
 8000838:	23c8      	movs	r3, #200	; 0xc8
 800083a:	9302      	str	r3, [sp, #8]
 800083c:	2301      	movs	r3, #1
 800083e:	9301      	str	r3, [sp, #4]
 8000840:	1dbb      	adds	r3, r7, #6
 8000842:	9300      	str	r3, [sp, #0]
 8000844:	2301      	movs	r3, #1
 8000846:	221e      	movs	r2, #30
 8000848:	217e      	movs	r1, #126	; 0x7e
 800084a:	489b      	ldr	r0, [pc, #620]	; (8000ab8 <main+0x34c>)
 800084c:	f002 fdb8 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000850:	4603      	mov	r3, r0
 8000852:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d004      	beq.n	8000864 <main+0xf8>
    printf("I2C communication error (%X).\n", status);
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	4619      	mov	r1, r3
 800085e:	4897      	ldr	r0, [pc, #604]	; (8000abc <main+0x350>)
 8000860:	f009 fffc 	bl	800a85c <iprintf>

  /* Set Bank A RegDir to 0xF0 (IO[0:3] as out) */
  data = 0xF0;
 8000864:	23f0      	movs	r3, #240	; 0xf0
 8000866:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DIR_A, 1, &data, 1, I2C_TIMEOUT);
 8000868:	23c8      	movs	r3, #200	; 0xc8
 800086a:	9302      	str	r3, [sp, #8]
 800086c:	2301      	movs	r3, #1
 800086e:	9301      	str	r3, [sp, #4]
 8000870:	1dbb      	adds	r3, r7, #6
 8000872:	9300      	str	r3, [sp, #0]
 8000874:	2301      	movs	r3, #1
 8000876:	220f      	movs	r2, #15
 8000878:	217e      	movs	r1, #126	; 0x7e
 800087a:	488f      	ldr	r0, [pc, #572]	; (8000ab8 <main+0x34c>)
 800087c:	f002 fda0 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000880:	4603      	mov	r3, r0
 8000882:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000884:	79fb      	ldrb	r3, [r7, #7]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d004      	beq.n	8000894 <main+0x128>
    printf("I2C communication error (%X).\n", status);
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	4619      	mov	r1, r3
 800088e:	488b      	ldr	r0, [pc, #556]	; (8000abc <main+0x350>)
 8000890:	f009 ffe4 	bl	800a85c <iprintf>

  /* Set Bank B RegDir to 0x0F (IO[8:11] as in) */
  data = 0x0F;
 8000894:	230f      	movs	r3, #15
 8000896:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DIR_B, 1, &data, 1, I2C_TIMEOUT);
 8000898:	23c8      	movs	r3, #200	; 0xc8
 800089a:	9302      	str	r3, [sp, #8]
 800089c:	2301      	movs	r3, #1
 800089e:	9301      	str	r3, [sp, #4]
 80008a0:	1dbb      	adds	r3, r7, #6
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	2301      	movs	r3, #1
 80008a6:	220e      	movs	r2, #14
 80008a8:	217e      	movs	r1, #126	; 0x7e
 80008aa:	4883      	ldr	r0, [pc, #524]	; (8000ab8 <main+0x34c>)
 80008ac:	f002 fd88 	bl	80033c0 <HAL_I2C_Mem_Write>
 80008b0:	4603      	mov	r3, r0
 80008b2:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d004      	beq.n	80008c4 <main+0x158>
    printf("I2C communication error (%X).\n", status);
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	4619      	mov	r1, r3
 80008be:	487f      	ldr	r0, [pc, #508]	; (8000abc <main+0x350>)
 80008c0:	f009 ffcc 	bl	800a85c <iprintf>

  /* Set Bank A RegOpenDrain to 0x0F (IO[0:3] as open-drain outputs) */
  data = 0x0F;
 80008c4:	230f      	movs	r3, #15
 80008c6:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_OPEN_DRAIN_A, 1, &data, 1, I2C_TIMEOUT);
 80008c8:	23c8      	movs	r3, #200	; 0xc8
 80008ca:	9302      	str	r3, [sp, #8]
 80008cc:	2301      	movs	r3, #1
 80008ce:	9301      	str	r3, [sp, #4]
 80008d0:	1dbb      	adds	r3, r7, #6
 80008d2:	9300      	str	r3, [sp, #0]
 80008d4:	2301      	movs	r3, #1
 80008d6:	220b      	movs	r2, #11
 80008d8:	217e      	movs	r1, #126	; 0x7e
 80008da:	4877      	ldr	r0, [pc, #476]	; (8000ab8 <main+0x34c>)
 80008dc:	f002 fd70 	bl	80033c0 <HAL_I2C_Mem_Write>
 80008e0:	4603      	mov	r3, r0
 80008e2:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d004      	beq.n	80008f4 <main+0x188>
    printf("I2C communication error (%X).\n", status);
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	4619      	mov	r1, r3
 80008ee:	4873      	ldr	r0, [pc, #460]	; (8000abc <main+0x350>)
 80008f0:	f009 ffb4 	bl	800a85c <iprintf>

  /* Set Bank B RegPullup to 0x0F (pull-ups enabled on inputs IO[8:11]) */
  data = 0x0F;
 80008f4:	230f      	movs	r3, #15
 80008f6:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_PULL_UP_B, 1, &data, 1, I2C_TIMEOUT);
 80008f8:	23c8      	movs	r3, #200	; 0xc8
 80008fa:	9302      	str	r3, [sp, #8]
 80008fc:	2301      	movs	r3, #1
 80008fe:	9301      	str	r3, [sp, #4]
 8000900:	1dbb      	adds	r3, r7, #6
 8000902:	9300      	str	r3, [sp, #0]
 8000904:	2301      	movs	r3, #1
 8000906:	2206      	movs	r2, #6
 8000908:	217e      	movs	r1, #126	; 0x7e
 800090a:	486b      	ldr	r0, [pc, #428]	; (8000ab8 <main+0x34c>)
 800090c:	f002 fd58 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000910:	4603      	mov	r3, r0
 8000912:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d004      	beq.n	8000924 <main+0x1b8>
    printf("I2C communication error (%X).\n", status);
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	4619      	mov	r1, r3
 800091e:	4867      	ldr	r0, [pc, #412]	; (8000abc <main+0x350>)
 8000920:	f009 ff9c 	bl	800a85c <iprintf>

  /* Set Bank B RegDebounceEnable to 0x0F (enable debouncing on IO[8:11]) */
  data = 0x0F;
 8000924:	230f      	movs	r3, #15
 8000926:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DEBOUNCE_ENABLE_B, 1, &data, 1, I2C_TIMEOUT);
 8000928:	23c8      	movs	r3, #200	; 0xc8
 800092a:	9302      	str	r3, [sp, #8]
 800092c:	2301      	movs	r3, #1
 800092e:	9301      	str	r3, [sp, #4]
 8000930:	1dbb      	adds	r3, r7, #6
 8000932:	9300      	str	r3, [sp, #0]
 8000934:	2301      	movs	r3, #1
 8000936:	2223      	movs	r2, #35	; 0x23
 8000938:	217e      	movs	r1, #126	; 0x7e
 800093a:	485f      	ldr	r0, [pc, #380]	; (8000ab8 <main+0x34c>)
 800093c:	f002 fd40 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000940:	4603      	mov	r3, r0
 8000942:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d004      	beq.n	8000954 <main+0x1e8>
    printf("I2C communication error (%X).\n", status);
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	4619      	mov	r1, r3
 800094e:	485b      	ldr	r0, [pc, #364]	; (8000abc <main+0x350>)
 8000950:	f009 ff84 	bl	800a85c <iprintf>

  /* Set RegDebounceConfig to 0x05 (16ms debounce time) */
  data = 0x05;
 8000954:	2305      	movs	r3, #5
 8000956:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DEBOUNCE_CONFIG, 1, &data, 1, I2C_TIMEOUT);
 8000958:	23c8      	movs	r3, #200	; 0xc8
 800095a:	9302      	str	r3, [sp, #8]
 800095c:	2301      	movs	r3, #1
 800095e:	9301      	str	r3, [sp, #4]
 8000960:	1dbb      	adds	r3, r7, #6
 8000962:	9300      	str	r3, [sp, #0]
 8000964:	2301      	movs	r3, #1
 8000966:	2222      	movs	r2, #34	; 0x22
 8000968:	217e      	movs	r1, #126	; 0x7e
 800096a:	4853      	ldr	r0, [pc, #332]	; (8000ab8 <main+0x34c>)
 800096c:	f002 fd28 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000970:	4603      	mov	r3, r0
 8000972:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d004      	beq.n	8000984 <main+0x218>
    printf("I2C communication error (%X).\n", status);
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	4619      	mov	r1, r3
 800097e:	484f      	ldr	r0, [pc, #316]	; (8000abc <main+0x350>)
 8000980:	f009 ff6c 	bl	800a85c <iprintf>

  /* Set RegKeyConfig1 to 0x7D (8s auto-sleep; 32ms scan time per row) */
  data = 0x7D;
 8000984:	237d      	movs	r3, #125	; 0x7d
 8000986:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_CONFIG_1, 1, &data, 1, I2C_TIMEOUT);
 8000988:	23c8      	movs	r3, #200	; 0xc8
 800098a:	9302      	str	r3, [sp, #8]
 800098c:	2301      	movs	r3, #1
 800098e:	9301      	str	r3, [sp, #4]
 8000990:	1dbb      	adds	r3, r7, #6
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	2301      	movs	r3, #1
 8000996:	2225      	movs	r2, #37	; 0x25
 8000998:	217e      	movs	r1, #126	; 0x7e
 800099a:	4847      	ldr	r0, [pc, #284]	; (8000ab8 <main+0x34c>)
 800099c:	f002 fd10 	bl	80033c0 <HAL_I2C_Mem_Write>
 80009a0:	4603      	mov	r3, r0
 80009a2:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 80009a4:	79fb      	ldrb	r3, [r7, #7]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d004      	beq.n	80009b4 <main+0x248>
    printf("I2C communication error (%X).\n", status);
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	4619      	mov	r1, r3
 80009ae:	4843      	ldr	r0, [pc, #268]	; (8000abc <main+0x350>)
 80009b0:	f009 ff54 	bl	800a85c <iprintf>

  /* Set RegKeyConfig2 to 0x1B (4 rows; 4 columns) */
  data = 0x1B;
 80009b4:	231b      	movs	r3, #27
 80009b6:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_CONFIG_2, 1, &data, 1, I2C_TIMEOUT);
 80009b8:	23c8      	movs	r3, #200	; 0xc8
 80009ba:	9302      	str	r3, [sp, #8]
 80009bc:	2301      	movs	r3, #1
 80009be:	9301      	str	r3, [sp, #4]
 80009c0:	1dbb      	adds	r3, r7, #6
 80009c2:	9300      	str	r3, [sp, #0]
 80009c4:	2301      	movs	r3, #1
 80009c6:	2226      	movs	r2, #38	; 0x26
 80009c8:	217e      	movs	r1, #126	; 0x7e
 80009ca:	483b      	ldr	r0, [pc, #236]	; (8000ab8 <main+0x34c>)
 80009cc:	f002 fcf8 	bl	80033c0 <HAL_I2C_Mem_Write>
 80009d0:	4603      	mov	r3, r0
 80009d2:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 80009d4:	79fb      	ldrb	r3, [r7, #7]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d004      	beq.n	80009e4 <main+0x278>
    printf("I2C communication error (%X).\n", status);
 80009da:	79fb      	ldrb	r3, [r7, #7]
 80009dc:	4619      	mov	r1, r3
 80009de:	4837      	ldr	r0, [pc, #220]	; (8000abc <main+0x350>)
 80009e0:	f009 ff3c 	bl	800a85c <iprintf>

  /* Enable EXTI4_IRQ after SX1509 initialization */
  HAL_Delay(100);
 80009e4:	2064      	movs	r0, #100	; 0x64
 80009e6:	f001 fe97 	bl	8002718 <HAL_Delay>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80009ea:	200a      	movs	r0, #10
 80009ec:	f002 fa44 	bl	8002e78 <HAL_NVIC_EnableIRQ>

  /* Disable EXTI2_IRQ during SX1509 initialization */
  HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 80009f0:	2008      	movs	r0, #8
 80009f2:	f002 fa4f 	bl	8002e94 <HAL_NVIC_DisableIRQ>

  /* Software reset */
  data = 0x12;
 80009f6:	2312      	movs	r3, #18
 80009f8:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 80009fa:	23c8      	movs	r3, #200	; 0xc8
 80009fc:	9302      	str	r3, [sp, #8]
 80009fe:	2301      	movs	r3, #1
 8000a00:	9301      	str	r3, [sp, #4]
 8000a02:	1dbb      	adds	r3, r7, #6
 8000a04:	9300      	str	r3, [sp, #0]
 8000a06:	2301      	movs	r3, #1
 8000a08:	227d      	movs	r2, #125	; 0x7d
 8000a0a:	217c      	movs	r1, #124	; 0x7c
 8000a0c:	482a      	ldr	r0, [pc, #168]	; (8000ab8 <main+0x34c>)
 8000a0e:	f002 fcd7 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000a12:	4603      	mov	r3, r0
 8000a14:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d004      	beq.n	8000a26 <main+0x2ba>
    printf("I2C communication error (%X).\n", status);
 8000a1c:	79fb      	ldrb	r3, [r7, #7]
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4826      	ldr	r0, [pc, #152]	; (8000abc <main+0x350>)
 8000a22:	f009 ff1b 	bl	800a85c <iprintf>

  data = 0x34;
 8000a26:	2334      	movs	r3, #52	; 0x34
 8000a28:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000a2a:	23c8      	movs	r3, #200	; 0xc8
 8000a2c:	9302      	str	r3, [sp, #8]
 8000a2e:	2301      	movs	r3, #1
 8000a30:	9301      	str	r3, [sp, #4]
 8000a32:	1dbb      	adds	r3, r7, #6
 8000a34:	9300      	str	r3, [sp, #0]
 8000a36:	2301      	movs	r3, #1
 8000a38:	227d      	movs	r2, #125	; 0x7d
 8000a3a:	217c      	movs	r1, #124	; 0x7c
 8000a3c:	481e      	ldr	r0, [pc, #120]	; (8000ab8 <main+0x34c>)
 8000a3e:	f002 fcbf 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000a42:	4603      	mov	r3, r0
 8000a44:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d004      	beq.n	8000a56 <main+0x2ea>
    printf("I2C communication error (%X).\n", status);
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	4619      	mov	r1, r3
 8000a50:	481a      	ldr	r0, [pc, #104]	; (8000abc <main+0x350>)
 8000a52:	f009 ff03 	bl	800a85c <iprintf>

  HAL_Delay(100);
 8000a56:	2064      	movs	r0, #100	; 0x64
 8000a58:	f001 fe5e 	bl	8002718 <HAL_Delay>

  /* Set RegDirA to 0xFF (all IO of Bank A configured as inputs) */
  data = 0xFF; // 0 = out; 1 = in
 8000a5c:	23ff      	movs	r3, #255	; 0xff
 8000a5e:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DIR_A, 1, &data, 1, I2C_TIMEOUT);
 8000a60:	23c8      	movs	r3, #200	; 0xc8
 8000a62:	9302      	str	r3, [sp, #8]
 8000a64:	2301      	movs	r3, #1
 8000a66:	9301      	str	r3, [sp, #4]
 8000a68:	1dbb      	adds	r3, r7, #6
 8000a6a:	9300      	str	r3, [sp, #0]
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	220f      	movs	r2, #15
 8000a70:	217c      	movs	r1, #124	; 0x7c
 8000a72:	4811      	ldr	r0, [pc, #68]	; (8000ab8 <main+0x34c>)
 8000a74:	f002 fca4 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000a7c:	79fb      	ldrb	r3, [r7, #7]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d004      	beq.n	8000a8c <main+0x320>
    printf("I2C communication error (%X).\n", status);
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	4619      	mov	r1, r3
 8000a86:	480d      	ldr	r0, [pc, #52]	; (8000abc <main+0x350>)
 8000a88:	f009 fee8 	bl	800a85c <iprintf>

  /* Set RegDirB to 0xFF (all IO of Bank B configured as inputs) */
  data = 0xFF; // 0 = out; 1 = in
 8000a8c:	23ff      	movs	r3, #255	; 0xff
 8000a8e:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DIR_B, 1, &data, 1, I2C_TIMEOUT);
 8000a90:	23c8      	movs	r3, #200	; 0xc8
 8000a92:	9302      	str	r3, [sp, #8]
 8000a94:	2301      	movs	r3, #1
 8000a96:	9301      	str	r3, [sp, #4]
 8000a98:	1dbb      	adds	r3, r7, #6
 8000a9a:	9300      	str	r3, [sp, #0]
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	220e      	movs	r2, #14
 8000aa0:	217c      	movs	r1, #124	; 0x7c
 8000aa2:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <main+0x34c>)
 8000aa4:	f002 fc8c 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000aac:	79fb      	ldrb	r3, [r7, #7]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	e006      	b.n	8000ac0 <main+0x354>
 8000ab2:	bf00      	nop
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	200000e4 	.word	0x200000e4
 8000abc:	0800b678 	.word	0x0800b678
 8000ac0:	d004      	beq.n	8000acc <main+0x360>
    printf("I2C communication error (%X).\n", status);
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4838      	ldr	r0, [pc, #224]	; (8000ba8 <main+0x43c>)
 8000ac8:	f009 fec8 	bl	800a85c <iprintf>

  /* Set RegInterruptMaskA to 0x00 (all IO of Bank A will trigger an interrupt) */
  data = 0x00;
 8000acc:	2300      	movs	r3, #0
 8000ace:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_INTERRUPT_MASK_A, 1, &data, 1, I2C_TIMEOUT);
 8000ad0:	23c8      	movs	r3, #200	; 0xc8
 8000ad2:	9302      	str	r3, [sp, #8]
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	9301      	str	r3, [sp, #4]
 8000ad8:	1dbb      	adds	r3, r7, #6
 8000ada:	9300      	str	r3, [sp, #0]
 8000adc:	2301      	movs	r3, #1
 8000ade:	2213      	movs	r2, #19
 8000ae0:	217c      	movs	r1, #124	; 0x7c
 8000ae2:	4832      	ldr	r0, [pc, #200]	; (8000bac <main+0x440>)
 8000ae4:	f002 fc6c 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d004      	beq.n	8000afc <main+0x390>
    printf("I2C communication error (%X).\n", status);
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	4619      	mov	r1, r3
 8000af6:	482c      	ldr	r0, [pc, #176]	; (8000ba8 <main+0x43c>)
 8000af8:	f009 feb0 	bl	800a85c <iprintf>

  /* Set RegSenseHighA to 0xAA (IO[7:4] of Bank A will trigger an interrupt on falling edge) */
  data = 0xAA;
 8000afc:	23aa      	movs	r3, #170	; 0xaa
 8000afe:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_SENSE_HIGH_A, 1, &data, 1, I2C_TIMEOUT);
 8000b00:	23c8      	movs	r3, #200	; 0xc8
 8000b02:	9302      	str	r3, [sp, #8]
 8000b04:	2301      	movs	r3, #1
 8000b06:	9301      	str	r3, [sp, #4]
 8000b08:	1dbb      	adds	r3, r7, #6
 8000b0a:	9300      	str	r3, [sp, #0]
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	2216      	movs	r2, #22
 8000b10:	217c      	movs	r1, #124	; 0x7c
 8000b12:	4826      	ldr	r0, [pc, #152]	; (8000bac <main+0x440>)
 8000b14:	f002 fc54 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d004      	beq.n	8000b2c <main+0x3c0>
    printf("I2C communication error (%X).\n", status);
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	4619      	mov	r1, r3
 8000b26:	4820      	ldr	r0, [pc, #128]	; (8000ba8 <main+0x43c>)
 8000b28:	f009 fe98 	bl	800a85c <iprintf>

  /* Set RegSenseLowA to 0xAA (IO[3:0] of Bank A will trigger an interrupt on falling edge) */
  data = 0xAA;
 8000b2c:	23aa      	movs	r3, #170	; 0xaa
 8000b2e:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_SENSE_LOW_A, 1, &data, 1, I2C_TIMEOUT);
 8000b30:	23c8      	movs	r3, #200	; 0xc8
 8000b32:	9302      	str	r3, [sp, #8]
 8000b34:	2301      	movs	r3, #1
 8000b36:	9301      	str	r3, [sp, #4]
 8000b38:	1dbb      	adds	r3, r7, #6
 8000b3a:	9300      	str	r3, [sp, #0]
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	2217      	movs	r2, #23
 8000b40:	217c      	movs	r1, #124	; 0x7c
 8000b42:	481a      	ldr	r0, [pc, #104]	; (8000bac <main+0x440>)
 8000b44:	f002 fc3c 	bl	80033c0 <HAL_I2C_Mem_Write>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d004      	beq.n	8000b5c <main+0x3f0>
    printf("I2C communication error (%X).\n", status);
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	4619      	mov	r1, r3
 8000b56:	4814      	ldr	r0, [pc, #80]	; (8000ba8 <main+0x43c>)
 8000b58:	f009 fe80 	bl	800a85c <iprintf>

  /* Enable EXTI2_IRQ after SX1509 initialization */
  HAL_Delay(100);
 8000b5c:	2064      	movs	r0, #100	; 0x64
 8000b5e:	f001 fddb 	bl	8002718 <HAL_Delay>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000b62:	2008      	movs	r0, #8
 8000b64:	f002 f988 	bl	8002e78 <HAL_NVIC_EnableIRQ>


  printf("Ready\n");
 8000b68:	4811      	ldr	r0, [pc, #68]	; (8000bb0 <main+0x444>)
 8000b6a:	f009 fefd 	bl	800a968 <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000b6e:	f006 fc13 	bl	8007398 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of lineSensorTask */
  lineSensorTaskHandle = osThreadNew(StatLineSensorTask, NULL, &lineSensorTask_attributes);
 8000b72:	4a10      	ldr	r2, [pc, #64]	; (8000bb4 <main+0x448>)
 8000b74:	2100      	movs	r1, #0
 8000b76:	4810      	ldr	r0, [pc, #64]	; (8000bb8 <main+0x44c>)
 8000b78:	f006 fc78 	bl	800746c <osThreadNew>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	4a0f      	ldr	r2, [pc, #60]	; (8000bbc <main+0x450>)
 8000b80:	6013      	str	r3, [r2, #0]

  /* creation of led1task */
  led1taskHandle = osThreadNew(StartLed1task, NULL, &led1task_attributes);
 8000b82:	4a0f      	ldr	r2, [pc, #60]	; (8000bc0 <main+0x454>)
 8000b84:	2100      	movs	r1, #0
 8000b86:	480f      	ldr	r0, [pc, #60]	; (8000bc4 <main+0x458>)
 8000b88:	f006 fc70 	bl	800746c <osThreadNew>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	4a0e      	ldr	r2, [pc, #56]	; (8000bc8 <main+0x45c>)
 8000b90:	6013      	str	r3, [r2, #0]

  /* creation of led2task */
  led2taskHandle = osThreadNew(StartLed2task, NULL, &led2task_attributes);
 8000b92:	4a0e      	ldr	r2, [pc, #56]	; (8000bcc <main+0x460>)
 8000b94:	2100      	movs	r1, #0
 8000b96:	480e      	ldr	r0, [pc, #56]	; (8000bd0 <main+0x464>)
 8000b98:	f006 fc68 	bl	800746c <osThreadNew>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	4a0d      	ldr	r2, [pc, #52]	; (8000bd4 <main+0x468>)
 8000ba0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000ba2:	f006 fc2d 	bl	8007400 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ba6:	e7fe      	b.n	8000ba6 <main+0x43a>
 8000ba8:	0800b678 	.word	0x0800b678
 8000bac:	200000e4 	.word	0x200000e4
 8000bb0:	0800b6b0 	.word	0x0800b6b0
 8000bb4:	0800b6d8 	.word	0x0800b6d8
 8000bb8:	08001a0d 	.word	0x08001a0d
 8000bbc:	20000660 	.word	0x20000660
 8000bc0:	0800b6fc 	.word	0x0800b6fc
 8000bc4:	08001a65 	.word	0x08001a65
 8000bc8:	20000664 	.word	0x20000664
 8000bcc:	0800b720 	.word	0x0800b720
 8000bd0:	08001a81 	.word	0x08001a81
 8000bd4:	20000668 	.word	0x20000668

08000bd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b094      	sub	sp, #80	; 0x50
 8000bdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bde:	f107 031c 	add.w	r3, r7, #28
 8000be2:	2234      	movs	r2, #52	; 0x34
 8000be4:	2100      	movs	r1, #0
 8000be6:	4618      	mov	r0, r3
 8000be8:	f009 fd9b 	bl	800a722 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bec:	f107 0308 	add.w	r3, r7, #8
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000bfc:	f003 f940 	bl	8003e80 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c00:	4b2c      	ldr	r3, [pc, #176]	; (8000cb4 <SystemClock_Config+0xdc>)
 8000c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c04:	4a2b      	ldr	r2, [pc, #172]	; (8000cb4 <SystemClock_Config+0xdc>)
 8000c06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c0a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c0c:	4b29      	ldr	r3, [pc, #164]	; (8000cb4 <SystemClock_Config+0xdc>)
 8000c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c14:	607b      	str	r3, [r7, #4]
 8000c16:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c18:	4b27      	ldr	r3, [pc, #156]	; (8000cb8 <SystemClock_Config+0xe0>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000c20:	4a25      	ldr	r2, [pc, #148]	; (8000cb8 <SystemClock_Config+0xe0>)
 8000c22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c26:	6013      	str	r3, [r2, #0]
 8000c28:	4b23      	ldr	r3, [pc, #140]	; (8000cb8 <SystemClock_Config+0xe0>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c30:	603b      	str	r3, [r7, #0]
 8000c32:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c34:	2301      	movs	r3, #1
 8000c36:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000c38:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000c3c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c42:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c46:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c48:	2304      	movs	r3, #4
 8000c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000c4c:	2360      	movs	r3, #96	; 0x60
 8000c4e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c50:	2302      	movs	r3, #2
 8000c52:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c54:	2304      	movs	r3, #4
 8000c56:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c5c:	f107 031c 	add.w	r3, r7, #28
 8000c60:	4618      	mov	r0, r3
 8000c62:	f003 f96d 	bl	8003f40 <HAL_RCC_OscConfig>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000c6c:	f000 ff2a 	bl	8001ac4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000c70:	f003 f916 	bl	8003ea0 <HAL_PWREx_EnableOverDrive>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000c7a:	f000 ff23 	bl	8001ac4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c7e:	230f      	movs	r3, #15
 8000c80:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c82:	2302      	movs	r3, #2
 8000c84:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c86:	2300      	movs	r3, #0
 8000c88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c8e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c90:	2300      	movs	r3, #0
 8000c92:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c94:	f107 0308 	add.w	r3, r7, #8
 8000c98:	2103      	movs	r1, #3
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f003 fbfe 	bl	800449c <HAL_RCC_ClockConfig>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000ca6:	f000 ff0d 	bl	8001ac4 <Error_Handler>
  }
}
 8000caa:	bf00      	nop
 8000cac:	3750      	adds	r7, #80	; 0x50
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40023800 	.word	0x40023800
 8000cb8:	40007000 	.word	0x40007000

08000cbc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cc2:	463b      	mov	r3, r7
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000cce:	4b21      	ldr	r3, [pc, #132]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000cd0:	4a21      	ldr	r2, [pc, #132]	; (8000d58 <MX_ADC1_Init+0x9c>)
 8000cd2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000cd4:	4b1f      	ldr	r3, [pc, #124]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000cd6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000cda:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cdc:	4b1d      	ldr	r3, [pc, #116]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ce2:	4b1c      	ldr	r3, [pc, #112]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ce8:	4b1a      	ldr	r3, [pc, #104]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cee:	4b19      	ldr	r3, [pc, #100]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cf6:	4b17      	ldr	r3, [pc, #92]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cfc:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000cfe:	4a17      	ldr	r2, [pc, #92]	; (8000d5c <MX_ADC1_Init+0xa0>)
 8000d00:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d02:	4b14      	ldr	r3, [pc, #80]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000d08:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d0e:	4b11      	ldr	r3, [pc, #68]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d16:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d1c:	480d      	ldr	r0, [pc, #52]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000d1e:	f001 fd1f 	bl	8002760 <HAL_ADC_Init>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000d28:	f000 fecc 	bl	8001ac4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d30:	2301      	movs	r3, #1
 8000d32:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d34:	2300      	movs	r3, #0
 8000d36:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d38:	463b      	mov	r3, r7
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4805      	ldr	r0, [pc, #20]	; (8000d54 <MX_ADC1_Init+0x98>)
 8000d3e:	f001 fd53 	bl	80027e8 <HAL_ADC_ConfigChannel>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000d48:	f000 febc 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d4c:	bf00      	nop
 8000d4e:	3710      	adds	r7, #16
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	2000009c 	.word	0x2000009c
 8000d58:	40012000 	.word	0x40012000
 8000d5c:	0f000001 	.word	0x0f000001

08000d60 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d64:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d66:	4a1c      	ldr	r2, [pc, #112]	; (8000dd8 <MX_I2C1_Init+0x78>)
 8000d68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 8000d6a:	4b1a      	ldr	r3, [pc, #104]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d6c:	4a1b      	ldr	r2, [pc, #108]	; (8000ddc <MX_I2C1_Init+0x7c>)
 8000d6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d70:	4b18      	ldr	r3, [pc, #96]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d76:	4b17      	ldr	r3, [pc, #92]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d78:	2201      	movs	r2, #1
 8000d7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d7c:	4b15      	ldr	r3, [pc, #84]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d82:	4b14      	ldr	r3, [pc, #80]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d88:	4b12      	ldr	r3, [pc, #72]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d8e:	4b11      	ldr	r3, [pc, #68]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d94:	4b0f      	ldr	r3, [pc, #60]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d9a:	480e      	ldr	r0, [pc, #56]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000d9c:	f002 fa80 	bl	80032a0 <HAL_I2C_Init>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000da6:	f000 fe8d 	bl	8001ac4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000daa:	2100      	movs	r1, #0
 8000dac:	4809      	ldr	r0, [pc, #36]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000dae:	f002 ffcf 	bl	8003d50 <HAL_I2CEx_ConfigAnalogFilter>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000db8:	f000 fe84 	bl	8001ac4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <MX_I2C1_Init+0x74>)
 8000dc0:	f003 f811 	bl	8003de6 <HAL_I2CEx_ConfigDigitalFilter>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000dca:	f000 fe7b 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	200000e4 	.word	0x200000e4
 8000dd8:	40005400 	.word	0x40005400
 8000ddc:	20303e5d 	.word	0x20303e5d

08000de0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000de4:	4b1b      	ldr	r3, [pc, #108]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000de6:	4a1c      	ldr	r2, [pc, #112]	; (8000e58 <MX_I2C2_Init+0x78>)
 8000de8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8000dea:	4b1a      	ldr	r3, [pc, #104]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000dec:	4a1b      	ldr	r2, [pc, #108]	; (8000e5c <MX_I2C2_Init+0x7c>)
 8000dee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000df0:	4b18      	ldr	r3, [pc, #96]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000df6:	4b17      	ldr	r3, [pc, #92]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000df8:	2201      	movs	r2, #1
 8000dfa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dfc:	4b15      	ldr	r3, [pc, #84]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000e02:	4b14      	ldr	r3, [pc, #80]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e08:	4b12      	ldr	r3, [pc, #72]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e0e:	4b11      	ldr	r3, [pc, #68]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e14:	4b0f      	ldr	r3, [pc, #60]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000e1a:	480e      	ldr	r0, [pc, #56]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000e1c:	f002 fa40 	bl	80032a0 <HAL_I2C_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000e26:	f000 fe4d 	bl	8001ac4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4809      	ldr	r0, [pc, #36]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000e2e:	f002 ff8f 	bl	8003d50 <HAL_I2CEx_ConfigAnalogFilter>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000e38:	f000 fe44 	bl	8001ac4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4805      	ldr	r0, [pc, #20]	; (8000e54 <MX_I2C2_Init+0x74>)
 8000e40:	f002 ffd1 	bl	8003de6 <HAL_I2CEx_ConfigDigitalFilter>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000e4a:	f000 fe3b 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20000138 	.word	0x20000138
 8000e58:	40005800 	.word	0x40005800
 8000e5c:	20303e5d 	.word	0x20303e5d

08000e60 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e64:	4b1b      	ldr	r3, [pc, #108]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000e66:	4a1c      	ldr	r2, [pc, #112]	; (8000ed8 <MX_SPI1_Init+0x78>)
 8000e68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e6a:	4b1a      	ldr	r3, [pc, #104]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000e6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e72:	4b18      	ldr	r3, [pc, #96]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000e78:	4b16      	ldr	r3, [pc, #88]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000e7a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000e7e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e80:	4b14      	ldr	r3, [pc, #80]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e86:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e8c:	4b11      	ldr	r3, [pc, #68]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000e8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e92:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e94:	4b0f      	ldr	r3, [pc, #60]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e9a:	4b0e      	ldr	r3, [pc, #56]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ea6:	4b0b      	ldr	r3, [pc, #44]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000eac:	4b09      	ldr	r3, [pc, #36]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000eae:	2207      	movs	r2, #7
 8000eb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000eb2:	4b08      	ldr	r3, [pc, #32]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000eb8:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000eba:	2208      	movs	r2, #8
 8000ebc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ebe:	4805      	ldr	r0, [pc, #20]	; (8000ed4 <MX_SPI1_Init+0x74>)
 8000ec0:	f004 f96c 	bl	800519c <HAL_SPI_Init>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000eca:	f000 fdfb 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	2000018c 	.word	0x2000018c
 8000ed8:	40013000 	.word	0x40013000

08000edc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b09a      	sub	sp, #104	; 0x68
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ee2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	605a      	str	r2, [r3, #4]
 8000eec:	609a      	str	r2, [r3, #8]
 8000eee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ef0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000efc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]
 8000f0c:	615a      	str	r2, [r3, #20]
 8000f0e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f10:	1d3b      	adds	r3, r7, #4
 8000f12:	222c      	movs	r2, #44	; 0x2c
 8000f14:	2100      	movs	r1, #0
 8000f16:	4618      	mov	r0, r3
 8000f18:	f009 fc03 	bl	800a722 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f1c:	4b55      	ldr	r3, [pc, #340]	; (8001074 <MX_TIM1_Init+0x198>)
 8000f1e:	4a56      	ldr	r2, [pc, #344]	; (8001078 <MX_TIM1_Init+0x19c>)
 8000f20:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = TIM1_PSC_VALUE;
 8000f22:	4b54      	ldr	r3, [pc, #336]	; (8001074 <MX_TIM1_Init+0x198>)
 8000f24:	f240 32bf 	movw	r2, #959	; 0x3bf
 8000f28:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f2a:	4b52      	ldr	r3, [pc, #328]	; (8001074 <MX_TIM1_Init+0x198>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = TIM1_ARR_VALUE;
 8000f30:	4b50      	ldr	r3, [pc, #320]	; (8001074 <MX_TIM1_Init+0x198>)
 8000f32:	22c8      	movs	r2, #200	; 0xc8
 8000f34:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f36:	4b4f      	ldr	r3, [pc, #316]	; (8001074 <MX_TIM1_Init+0x198>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f3c:	4b4d      	ldr	r3, [pc, #308]	; (8001074 <MX_TIM1_Init+0x198>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f42:	4b4c      	ldr	r3, [pc, #304]	; (8001074 <MX_TIM1_Init+0x198>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f48:	484a      	ldr	r0, [pc, #296]	; (8001074 <MX_TIM1_Init+0x198>)
 8000f4a:	f004 f9d2 	bl	80052f2 <HAL_TIM_Base_Init>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000f54:	f000 fdb6 	bl	8001ac4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f5c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000f5e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000f62:	4619      	mov	r1, r3
 8000f64:	4843      	ldr	r0, [pc, #268]	; (8001074 <MX_TIM1_Init+0x198>)
 8000f66:	f004 fecb 	bl	8005d00 <HAL_TIM_ConfigClockSource>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000f70:	f000 fda8 	bl	8001ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f74:	483f      	ldr	r0, [pc, #252]	; (8001074 <MX_TIM1_Init+0x198>)
 8000f76:	f004 fa8b 	bl	8005490 <HAL_TIM_PWM_Init>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000f80:	f000 fda0 	bl	8001ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f84:	2300      	movs	r3, #0
 8000f86:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f90:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000f94:	4619      	mov	r1, r3
 8000f96:	4837      	ldr	r0, [pc, #220]	; (8001074 <MX_TIM1_Init+0x198>)
 8000f98:	f005 fc66 	bl	8006868 <HAL_TIMEx_MasterConfigSynchronization>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000fa2:	f000 fd8f 	bl	8001ac4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fa6:	2360      	movs	r3, #96	; 0x60
 8000fa8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000faa:	2300      	movs	r3, #0
 8000fac:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fc2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	4619      	mov	r1, r3
 8000fca:	482a      	ldr	r0, [pc, #168]	; (8001074 <MX_TIM1_Init+0x198>)
 8000fcc:	f004 fd84 	bl	8005ad8 <HAL_TIM_PWM_ConfigChannel>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000fd6:	f000 fd75 	bl	8001ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fda:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000fde:	2204      	movs	r2, #4
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4824      	ldr	r0, [pc, #144]	; (8001074 <MX_TIM1_Init+0x198>)
 8000fe4:	f004 fd78 	bl	8005ad8 <HAL_TIM_PWM_ConfigChannel>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000fee:	f000 fd69 	bl	8001ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ff2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ff6:	2208      	movs	r2, #8
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	481e      	ldr	r0, [pc, #120]	; (8001074 <MX_TIM1_Init+0x198>)
 8000ffc:	f004 fd6c 	bl	8005ad8 <HAL_TIM_PWM_ConfigChannel>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001006:	f000 fd5d 	bl	8001ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800100a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800100e:	220c      	movs	r2, #12
 8001010:	4619      	mov	r1, r3
 8001012:	4818      	ldr	r0, [pc, #96]	; (8001074 <MX_TIM1_Init+0x198>)
 8001014:	f004 fd60 	bl	8005ad8 <HAL_TIM_PWM_ConfigChannel>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 800101e:	f000 fd51 	bl	8001ac4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001022:	2300      	movs	r3, #0
 8001024:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001026:	2300      	movs	r3, #0
 8001028:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001032:	2300      	movs	r3, #0
 8001034:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001036:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800103a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001040:	2300      	movs	r3, #0
 8001042:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001044:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001048:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800104e:	2300      	movs	r3, #0
 8001050:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	4619      	mov	r1, r3
 8001056:	4807      	ldr	r0, [pc, #28]	; (8001074 <MX_TIM1_Init+0x198>)
 8001058:	f005 fc94 	bl	8006984 <HAL_TIMEx_ConfigBreakDeadTime>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 8001062:	f000 fd2f 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001066:	4803      	ldr	r0, [pc, #12]	; (8001074 <MX_TIM1_Init+0x198>)
 8001068:	f000 ffb6 	bl	8001fd8 <HAL_TIM_MspPostInit>

}
 800106c:	bf00      	nop
 800106e:	3768      	adds	r7, #104	; 0x68
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	200001f0 	.word	0x200001f0
 8001078:	40010000 	.word	0x40010000

0800107c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b092      	sub	sp, #72	; 0x48
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001082:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001090:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800109c:	f107 0310 	add.w	r3, r7, #16
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
 80010ac:	615a      	str	r2, [r3, #20]
 80010ae:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80010b0:	463b      	mov	r3, r7
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]
 80010ba:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010bc:	4b3b      	ldr	r3, [pc, #236]	; (80011ac <MX_TIM2_Init+0x130>)
 80010be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010c2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80010c4:	4b39      	ldr	r3, [pc, #228]	; (80011ac <MX_TIM2_Init+0x130>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ca:	4b38      	ldr	r3, [pc, #224]	; (80011ac <MX_TIM2_Init+0x130>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80010d0:	4b36      	ldr	r3, [pc, #216]	; (80011ac <MX_TIM2_Init+0x130>)
 80010d2:	f04f 32ff 	mov.w	r2, #4294967295
 80010d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010d8:	4b34      	ldr	r3, [pc, #208]	; (80011ac <MX_TIM2_Init+0x130>)
 80010da:	2200      	movs	r2, #0
 80010dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010de:	4b33      	ldr	r3, [pc, #204]	; (80011ac <MX_TIM2_Init+0x130>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010e4:	4831      	ldr	r0, [pc, #196]	; (80011ac <MX_TIM2_Init+0x130>)
 80010e6:	f004 f904 	bl	80052f2 <HAL_TIM_Base_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80010f0:	f000 fce8 	bl	8001ac4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010f8:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010fa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010fe:	4619      	mov	r1, r3
 8001100:	482a      	ldr	r0, [pc, #168]	; (80011ac <MX_TIM2_Init+0x130>)
 8001102:	f004 fdfd 	bl	8005d00 <HAL_TIM_ConfigClockSource>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800110c:	f000 fcda 	bl	8001ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001110:	4826      	ldr	r0, [pc, #152]	; (80011ac <MX_TIM2_Init+0x130>)
 8001112:	f004 f9bd 	bl	8005490 <HAL_TIM_PWM_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 800111c:	f000 fcd2 	bl	8001ac4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001120:	4822      	ldr	r0, [pc, #136]	; (80011ac <MX_TIM2_Init+0x130>)
 8001122:	f004 fa16 	bl	8005552 <HAL_TIM_IC_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800112c:	f000 fcca 	bl	8001ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001130:	2300      	movs	r3, #0
 8001132:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001134:	2300      	movs	r3, #0
 8001136:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001138:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800113c:	4619      	mov	r1, r3
 800113e:	481b      	ldr	r0, [pc, #108]	; (80011ac <MX_TIM2_Init+0x130>)
 8001140:	f005 fb92 	bl	8006868 <HAL_TIMEx_MasterConfigSynchronization>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800114a:	f000 fcbb 	bl	8001ac4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800114e:	2360      	movs	r3, #96	; 0x60
 8001150:	613b      	str	r3, [r7, #16]
  sConfigOC.Pulse = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	617b      	str	r3, [r7, #20]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001156:	2300      	movs	r3, #0
 8001158:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800115a:	2300      	movs	r3, #0
 800115c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800115e:	f107 0310 	add.w	r3, r7, #16
 8001162:	2200      	movs	r2, #0
 8001164:	4619      	mov	r1, r3
 8001166:	4811      	ldr	r0, [pc, #68]	; (80011ac <MX_TIM2_Init+0x130>)
 8001168:	f004 fcb6 	bl	8005ad8 <HAL_TIM_PWM_ConfigChannel>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 8001172:	f000 fca7 	bl	8001ac4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001176:	2300      	movs	r3, #0
 8001178:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800117a:	2301      	movs	r3, #1
 800117c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800117e:	2300      	movs	r3, #0
 8001180:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001186:	463b      	mov	r3, r7
 8001188:	2208      	movs	r2, #8
 800118a:	4619      	mov	r1, r3
 800118c:	4807      	ldr	r0, [pc, #28]	; (80011ac <MX_TIM2_Init+0x130>)
 800118e:	f004 fc06 	bl	800599e <HAL_TIM_IC_ConfigChannel>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_TIM2_Init+0x120>
  {
    Error_Handler();
 8001198:	f000 fc94 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800119c:	4803      	ldr	r0, [pc, #12]	; (80011ac <MX_TIM2_Init+0x130>)
 800119e:	f000 ff1b 	bl	8001fd8 <HAL_TIM_MspPostInit>

}
 80011a2:	bf00      	nop
 80011a4:	3748      	adds	r7, #72	; 0x48
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	2000023c 	.word	0x2000023c

080011b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08c      	sub	sp, #48	; 0x30
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80011b6:	f107 030c 	add.w	r3, r7, #12
 80011ba:	2224      	movs	r2, #36	; 0x24
 80011bc:	2100      	movs	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f009 faaf 	bl	800a722 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c4:	463b      	mov	r3, r7
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
 80011cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011ce:	4b21      	ldr	r3, [pc, #132]	; (8001254 <MX_TIM3_Init+0xa4>)
 80011d0:	4a21      	ldr	r2, [pc, #132]	; (8001258 <MX_TIM3_Init+0xa8>)
 80011d2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80011d4:	4b1f      	ldr	r3, [pc, #124]	; (8001254 <MX_TIM3_Init+0xa4>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011da:	4b1e      	ldr	r3, [pc, #120]	; (8001254 <MX_TIM3_Init+0xa4>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80011e0:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <MX_TIM3_Init+0xa4>)
 80011e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011e8:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <MX_TIM3_Init+0xa4>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ee:	4b19      	ldr	r3, [pc, #100]	; (8001254 <MX_TIM3_Init+0xa4>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80011f4:	2301      	movs	r3, #1
 80011f6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011f8:	2300      	movs	r3, #0
 80011fa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011fc:	2301      	movs	r3, #1
 80011fe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001200:	2300      	movs	r3, #0
 8001202:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001208:	2300      	movs	r3, #0
 800120a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800120c:	2301      	movs	r3, #1
 800120e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001210:	2300      	movs	r3, #0
 8001212:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001214:	2300      	movs	r3, #0
 8001216:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	4619      	mov	r1, r3
 800121e:	480d      	ldr	r0, [pc, #52]	; (8001254 <MX_TIM3_Init+0xa4>)
 8001220:	f004 f9f8 	bl	8005614 <HAL_TIM_Encoder_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800122a:	f000 fc4b 	bl	8001ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800122e:	2300      	movs	r3, #0
 8001230:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001232:	2300      	movs	r3, #0
 8001234:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001236:	463b      	mov	r3, r7
 8001238:	4619      	mov	r1, r3
 800123a:	4806      	ldr	r0, [pc, #24]	; (8001254 <MX_TIM3_Init+0xa4>)
 800123c:	f005 fb14 	bl	8006868 <HAL_TIMEx_MasterConfigSynchronization>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001246:	f000 fc3d 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	3730      	adds	r7, #48	; 0x30
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000288 	.word	0x20000288
 8001258:	40000400 	.word	0x40000400

0800125c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b08c      	sub	sp, #48	; 0x30
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001262:	f107 030c 	add.w	r3, r7, #12
 8001266:	2224      	movs	r2, #36	; 0x24
 8001268:	2100      	movs	r1, #0
 800126a:	4618      	mov	r0, r3
 800126c:	f009 fa59 	bl	800a722 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001270:	463b      	mov	r3, r7
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800127a:	4b21      	ldr	r3, [pc, #132]	; (8001300 <MX_TIM4_Init+0xa4>)
 800127c:	4a21      	ldr	r2, [pc, #132]	; (8001304 <MX_TIM4_Init+0xa8>)
 800127e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001280:	4b1f      	ldr	r3, [pc, #124]	; (8001300 <MX_TIM4_Init+0xa4>)
 8001282:	2200      	movs	r2, #0
 8001284:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001286:	4b1e      	ldr	r3, [pc, #120]	; (8001300 <MX_TIM4_Init+0xa4>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800128c:	4b1c      	ldr	r3, [pc, #112]	; (8001300 <MX_TIM4_Init+0xa4>)
 800128e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001292:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001294:	4b1a      	ldr	r3, [pc, #104]	; (8001300 <MX_TIM4_Init+0xa4>)
 8001296:	2200      	movs	r2, #0
 8001298:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800129a:	4b19      	ldr	r3, [pc, #100]	; (8001300 <MX_TIM4_Init+0xa4>)
 800129c:	2200      	movs	r2, #0
 800129e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80012a0:	2301      	movs	r3, #1
 80012a2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012a4:	2300      	movs	r3, #0
 80012a6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012a8:	2301      	movs	r3, #1
 80012aa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012b4:	2300      	movs	r3, #0
 80012b6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012b8:	2301      	movs	r3, #1
 80012ba:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012bc:	2300      	movs	r3, #0
 80012be:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80012c4:	f107 030c 	add.w	r3, r7, #12
 80012c8:	4619      	mov	r1, r3
 80012ca:	480d      	ldr	r0, [pc, #52]	; (8001300 <MX_TIM4_Init+0xa4>)
 80012cc:	f004 f9a2 	bl	8005614 <HAL_TIM_Encoder_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80012d6:	f000 fbf5 	bl	8001ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012da:	2300      	movs	r3, #0
 80012dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012de:	2300      	movs	r3, #0
 80012e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80012e2:	463b      	mov	r3, r7
 80012e4:	4619      	mov	r1, r3
 80012e6:	4806      	ldr	r0, [pc, #24]	; (8001300 <MX_TIM4_Init+0xa4>)
 80012e8:	f005 fabe 	bl	8006868 <HAL_TIMEx_MasterConfigSynchronization>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80012f2:	f000 fbe7 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80012f6:	bf00      	nop
 80012f8:	3730      	adds	r7, #48	; 0x30
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200002d4 	.word	0x200002d4
 8001304:	40000800 	.word	0x40000800

08001308 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08e      	sub	sp, #56	; 0x38
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800130e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800131c:	f107 031c 	add.w	r3, r7, #28
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001328:	463b      	mov	r3, r7
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
 8001334:	611a      	str	r2, [r3, #16]
 8001336:	615a      	str	r2, [r3, #20]
 8001338:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800133a:	4b2d      	ldr	r3, [pc, #180]	; (80013f0 <MX_TIM5_Init+0xe8>)
 800133c:	4a2d      	ldr	r2, [pc, #180]	; (80013f4 <MX_TIM5_Init+0xec>)
 800133e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001340:	4b2b      	ldr	r3, [pc, #172]	; (80013f0 <MX_TIM5_Init+0xe8>)
 8001342:	2200      	movs	r2, #0
 8001344:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001346:	4b2a      	ldr	r3, [pc, #168]	; (80013f0 <MX_TIM5_Init+0xe8>)
 8001348:	2200      	movs	r2, #0
 800134a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800134c:	4b28      	ldr	r3, [pc, #160]	; (80013f0 <MX_TIM5_Init+0xe8>)
 800134e:	f04f 32ff 	mov.w	r2, #4294967295
 8001352:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001354:	4b26      	ldr	r3, [pc, #152]	; (80013f0 <MX_TIM5_Init+0xe8>)
 8001356:	2200      	movs	r2, #0
 8001358:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800135a:	4b25      	ldr	r3, [pc, #148]	; (80013f0 <MX_TIM5_Init+0xe8>)
 800135c:	2200      	movs	r2, #0
 800135e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001360:	4823      	ldr	r0, [pc, #140]	; (80013f0 <MX_TIM5_Init+0xe8>)
 8001362:	f003 ffc6 	bl	80052f2 <HAL_TIM_Base_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 800136c:	f000 fbaa 	bl	8001ac4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001370:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001374:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001376:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800137a:	4619      	mov	r1, r3
 800137c:	481c      	ldr	r0, [pc, #112]	; (80013f0 <MX_TIM5_Init+0xe8>)
 800137e:	f004 fcbf 	bl	8005d00 <HAL_TIM_ConfigClockSource>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8001388:	f000 fb9c 	bl	8001ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800138c:	4818      	ldr	r0, [pc, #96]	; (80013f0 <MX_TIM5_Init+0xe8>)
 800138e:	f004 f87f 	bl	8005490 <HAL_TIM_PWM_Init>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001398:	f000 fb94 	bl	8001ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800139c:	2300      	movs	r3, #0
 800139e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80013a4:	f107 031c 	add.w	r3, r7, #28
 80013a8:	4619      	mov	r1, r3
 80013aa:	4811      	ldr	r0, [pc, #68]	; (80013f0 <MX_TIM5_Init+0xe8>)
 80013ac:	f005 fa5c 	bl	8006868 <HAL_TIMEx_MasterConfigSynchronization>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80013b6:	f000 fb85 	bl	8001ac4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ba:	2360      	movs	r3, #96	; 0x60
 80013bc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ca:	463b      	mov	r3, r7
 80013cc:	2200      	movs	r2, #0
 80013ce:	4619      	mov	r1, r3
 80013d0:	4807      	ldr	r0, [pc, #28]	; (80013f0 <MX_TIM5_Init+0xe8>)
 80013d2:	f004 fb81 	bl	8005ad8 <HAL_TIM_PWM_ConfigChannel>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80013dc:	f000 fb72 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80013e0:	4803      	ldr	r0, [pc, #12]	; (80013f0 <MX_TIM5_Init+0xe8>)
 80013e2:	f000 fdf9 	bl	8001fd8 <HAL_TIM_MspPostInit>

}
 80013e6:	bf00      	nop
 80013e8:	3738      	adds	r7, #56	; 0x38
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000320 	.word	0x20000320
 80013f4:	40000c00 	.word	0x40000c00

080013f8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b09a      	sub	sp, #104	; 0x68
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013fe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800140c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001418:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]
 8001428:	615a      	str	r2, [r3, #20]
 800142a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	222c      	movs	r2, #44	; 0x2c
 8001430:	2100      	movs	r1, #0
 8001432:	4618      	mov	r0, r3
 8001434:	f009 f975 	bl	800a722 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001438:	4b56      	ldr	r3, [pc, #344]	; (8001594 <MX_TIM8_Init+0x19c>)
 800143a:	4a57      	ldr	r2, [pc, #348]	; (8001598 <MX_TIM8_Init+0x1a0>)
 800143c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = TIM8_PSC_VALUE;
 800143e:	4b55      	ldr	r3, [pc, #340]	; (8001594 <MX_TIM8_Init+0x19c>)
 8001440:	f240 32bf 	movw	r2, #959	; 0x3bf
 8001444:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001446:	4b53      	ldr	r3, [pc, #332]	; (8001594 <MX_TIM8_Init+0x19c>)
 8001448:	2200      	movs	r2, #0
 800144a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = TIM8_ARR_VALUE;
 800144c:	4b51      	ldr	r3, [pc, #324]	; (8001594 <MX_TIM8_Init+0x19c>)
 800144e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001452:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001454:	4b4f      	ldr	r3, [pc, #316]	; (8001594 <MX_TIM8_Init+0x19c>)
 8001456:	2200      	movs	r2, #0
 8001458:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800145a:	4b4e      	ldr	r3, [pc, #312]	; (8001594 <MX_TIM8_Init+0x19c>)
 800145c:	2200      	movs	r2, #0
 800145e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001460:	4b4c      	ldr	r3, [pc, #304]	; (8001594 <MX_TIM8_Init+0x19c>)
 8001462:	2200      	movs	r2, #0
 8001464:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001466:	484b      	ldr	r0, [pc, #300]	; (8001594 <MX_TIM8_Init+0x19c>)
 8001468:	f003 ff43 	bl	80052f2 <HAL_TIM_Base_Init>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 8001472:	f000 fb27 	bl	8001ac4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001476:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800147a:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800147c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001480:	4619      	mov	r1, r3
 8001482:	4844      	ldr	r0, [pc, #272]	; (8001594 <MX_TIM8_Init+0x19c>)
 8001484:	f004 fc3c 	bl	8005d00 <HAL_TIM_ConfigClockSource>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 800148e:	f000 fb19 	bl	8001ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001492:	4840      	ldr	r0, [pc, #256]	; (8001594 <MX_TIM8_Init+0x19c>)
 8001494:	f003 fffc 	bl	8005490 <HAL_TIM_PWM_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 800149e:	f000 fb11 	bl	8001ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a2:	2300      	movs	r3, #0
 80014a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014a6:	2300      	movs	r3, #0
 80014a8:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80014ae:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014b2:	4619      	mov	r1, r3
 80014b4:	4837      	ldr	r0, [pc, #220]	; (8001594 <MX_TIM8_Init+0x19c>)
 80014b6:	f005 f9d7 	bl	8006868 <HAL_TIMEx_MasterConfigSynchronization>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 80014c0:	f000 fb00 	bl	8001ac4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014c4:	2360      	movs	r3, #96	; 0x60
 80014c6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014cc:	2300      	movs	r3, #0
 80014ce:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014d0:	2300      	movs	r3, #0
 80014d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014d4:	2300      	movs	r3, #0
 80014d6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014d8:	2300      	movs	r3, #0
 80014da:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014dc:	2300      	movs	r3, #0
 80014de:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014e4:	2200      	movs	r2, #0
 80014e6:	4619      	mov	r1, r3
 80014e8:	482a      	ldr	r0, [pc, #168]	; (8001594 <MX_TIM8_Init+0x19c>)
 80014ea:	f004 faf5 	bl	8005ad8 <HAL_TIM_PWM_ConfigChannel>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 80014f4:	f000 fae6 	bl	8001ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014fc:	2204      	movs	r2, #4
 80014fe:	4619      	mov	r1, r3
 8001500:	4824      	ldr	r0, [pc, #144]	; (8001594 <MX_TIM8_Init+0x19c>)
 8001502:	f004 fae9 	bl	8005ad8 <HAL_TIM_PWM_ConfigChannel>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 800150c:	f000 fada 	bl	8001ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001510:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001514:	2208      	movs	r2, #8
 8001516:	4619      	mov	r1, r3
 8001518:	481e      	ldr	r0, [pc, #120]	; (8001594 <MX_TIM8_Init+0x19c>)
 800151a:	f004 fadd 	bl	8005ad8 <HAL_TIM_PWM_ConfigChannel>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM8_Init+0x130>
  {
    Error_Handler();
 8001524:	f000 face 	bl	8001ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001528:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800152c:	220c      	movs	r2, #12
 800152e:	4619      	mov	r1, r3
 8001530:	4818      	ldr	r0, [pc, #96]	; (8001594 <MX_TIM8_Init+0x19c>)
 8001532:	f004 fad1 	bl	8005ad8 <HAL_TIM_PWM_ConfigChannel>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM8_Init+0x148>
  {
    Error_Handler();
 800153c:	f000 fac2 	bl	8001ac4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001540:	2300      	movs	r3, #0
 8001542:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001544:	2300      	movs	r3, #0
 8001546:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001548:	2300      	movs	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800154c:	2300      	movs	r3, #0
 800154e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001554:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001558:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800155e:	2300      	movs	r3, #0
 8001560:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001562:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001566:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800156c:	2300      	movs	r3, #0
 800156e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001570:	1d3b      	adds	r3, r7, #4
 8001572:	4619      	mov	r1, r3
 8001574:	4807      	ldr	r0, [pc, #28]	; (8001594 <MX_TIM8_Init+0x19c>)
 8001576:	f005 fa05 	bl	8006984 <HAL_TIMEx_ConfigBreakDeadTime>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_TIM8_Init+0x18c>
  {
    Error_Handler();
 8001580:	f000 faa0 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001584:	4803      	ldr	r0, [pc, #12]	; (8001594 <MX_TIM8_Init+0x19c>)
 8001586:	f000 fd27 	bl	8001fd8 <HAL_TIM_MspPostInit>

}
 800158a:	bf00      	nop
 800158c:	3768      	adds	r7, #104	; 0x68
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000036c 	.word	0x2000036c
 8001598:	40010400 	.word	0x40010400

0800159c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80015a0:	4b14      	ldr	r3, [pc, #80]	; (80015f4 <MX_UART4_Init+0x58>)
 80015a2:	4a15      	ldr	r2, [pc, #84]	; (80015f8 <MX_UART4_Init+0x5c>)
 80015a4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80015a6:	4b13      	ldr	r3, [pc, #76]	; (80015f4 <MX_UART4_Init+0x58>)
 80015a8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015ac:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80015ae:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <MX_UART4_Init+0x58>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80015b4:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <MX_UART4_Init+0x58>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <MX_UART4_Init+0x58>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <MX_UART4_Init+0x58>)
 80015c2:	220c      	movs	r2, #12
 80015c4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015c6:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <MX_UART4_Init+0x58>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80015cc:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <MX_UART4_Init+0x58>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015d2:	4b08      	ldr	r3, [pc, #32]	; (80015f4 <MX_UART4_Init+0x58>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015d8:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <MX_UART4_Init+0x58>)
 80015da:	2200      	movs	r2, #0
 80015dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80015de:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_UART4_Init+0x58>)
 80015e0:	f005 fa6c 	bl	8006abc <HAL_UART_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80015ea:	f000 fa6b 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	200003b8 	.word	0x200003b8
 80015f8:	40004c00 	.word	0x40004c00

080015fc <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001600:	4b14      	ldr	r3, [pc, #80]	; (8001654 <MX_UART5_Init+0x58>)
 8001602:	4a15      	ldr	r2, [pc, #84]	; (8001658 <MX_UART5_Init+0x5c>)
 8001604:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001606:	4b13      	ldr	r3, [pc, #76]	; (8001654 <MX_UART5_Init+0x58>)
 8001608:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800160c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800160e:	4b11      	ldr	r3, [pc, #68]	; (8001654 <MX_UART5_Init+0x58>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001614:	4b0f      	ldr	r3, [pc, #60]	; (8001654 <MX_UART5_Init+0x58>)
 8001616:	2200      	movs	r2, #0
 8001618:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800161a:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <MX_UART5_Init+0x58>)
 800161c:	2200      	movs	r2, #0
 800161e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001620:	4b0c      	ldr	r3, [pc, #48]	; (8001654 <MX_UART5_Init+0x58>)
 8001622:	220c      	movs	r2, #12
 8001624:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001626:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <MX_UART5_Init+0x58>)
 8001628:	2200      	movs	r2, #0
 800162a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800162c:	4b09      	ldr	r3, [pc, #36]	; (8001654 <MX_UART5_Init+0x58>)
 800162e:	2200      	movs	r2, #0
 8001630:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001632:	4b08      	ldr	r3, [pc, #32]	; (8001654 <MX_UART5_Init+0x58>)
 8001634:	2200      	movs	r2, #0
 8001636:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <MX_UART5_Init+0x58>)
 800163a:	2200      	movs	r2, #0
 800163c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800163e:	4805      	ldr	r0, [pc, #20]	; (8001654 <MX_UART5_Init+0x58>)
 8001640:	f005 fa3c 	bl	8006abc <HAL_UART_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_UART5_Init+0x52>
  {
    Error_Handler();
 800164a:	f000 fa3b 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000440 	.word	0x20000440
 8001658:	40005000 	.word	0x40005000

0800165c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001660:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001662:	4a15      	ldr	r2, [pc, #84]	; (80016b8 <MX_USART1_UART_Init+0x5c>)
 8001664:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001666:	4b13      	ldr	r3, [pc, #76]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001668:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800166c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800166e:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001674:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001676:	2200      	movs	r2, #0
 8001678:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800167a:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001680:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001682:	220c      	movs	r2, #12
 8001684:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001686:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001688:	2200      	movs	r2, #0
 800168a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800168c:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001694:	2200      	movs	r2, #0
 8001696:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 800169a:	2200      	movs	r2, #0
 800169c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800169e:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 80016a0:	f005 fa0c 	bl	8006abc <HAL_UART_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80016aa:	f000 fa0b 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200004c8 	.word	0x200004c8
 80016b8:	40011000 	.word	0x40011000

080016bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016c0:	4b14      	ldr	r3, [pc, #80]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016c2:	4a15      	ldr	r2, [pc, #84]	; (8001718 <MX_USART2_UART_Init+0x5c>)
 80016c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016c6:	4b13      	ldr	r3, [pc, #76]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016ce:	4b11      	ldr	r3, [pc, #68]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016d4:	4b0f      	ldr	r3, [pc, #60]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016da:	4b0e      	ldr	r3, [pc, #56]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016e0:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016e2:	220c      	movs	r2, #12
 80016e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016e6:	4b0b      	ldr	r3, [pc, #44]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016ec:	4b09      	ldr	r3, [pc, #36]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016f2:	4b08      	ldr	r3, [pc, #32]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016f8:	4b06      	ldr	r3, [pc, #24]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016fe:	4805      	ldr	r0, [pc, #20]	; (8001714 <MX_USART2_UART_Init+0x58>)
 8001700:	f005 f9dc 	bl	8006abc <HAL_UART_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800170a:	f000 f9db 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000550 	.word	0x20000550
 8001718:	40004400 	.word	0x40004400

0800171c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001720:	4b14      	ldr	r3, [pc, #80]	; (8001774 <MX_USART3_UART_Init+0x58>)
 8001722:	4a15      	ldr	r2, [pc, #84]	; (8001778 <MX_USART3_UART_Init+0x5c>)
 8001724:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001726:	4b13      	ldr	r3, [pc, #76]	; (8001774 <MX_USART3_UART_Init+0x58>)
 8001728:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800172c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800172e:	4b11      	ldr	r3, [pc, #68]	; (8001774 <MX_USART3_UART_Init+0x58>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001734:	4b0f      	ldr	r3, [pc, #60]	; (8001774 <MX_USART3_UART_Init+0x58>)
 8001736:	2200      	movs	r2, #0
 8001738:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800173a:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <MX_USART3_UART_Init+0x58>)
 800173c:	2200      	movs	r2, #0
 800173e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <MX_USART3_UART_Init+0x58>)
 8001742:	220c      	movs	r2, #12
 8001744:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001746:	4b0b      	ldr	r3, [pc, #44]	; (8001774 <MX_USART3_UART_Init+0x58>)
 8001748:	2200      	movs	r2, #0
 800174a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800174c:	4b09      	ldr	r3, [pc, #36]	; (8001774 <MX_USART3_UART_Init+0x58>)
 800174e:	2200      	movs	r2, #0
 8001750:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001752:	4b08      	ldr	r3, [pc, #32]	; (8001774 <MX_USART3_UART_Init+0x58>)
 8001754:	2200      	movs	r2, #0
 8001756:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001758:	4b06      	ldr	r3, [pc, #24]	; (8001774 <MX_USART3_UART_Init+0x58>)
 800175a:	2200      	movs	r2, #0
 800175c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800175e:	4805      	ldr	r0, [pc, #20]	; (8001774 <MX_USART3_UART_Init+0x58>)
 8001760:	f005 f9ac 	bl	8006abc <HAL_UART_Init>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800176a:	f000 f9ab 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	200005d8 	.word	0x200005d8
 8001778:	40004800 	.word	0x40004800

0800177c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b08e      	sub	sp, #56	; 0x38
 8001780:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001782:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	605a      	str	r2, [r3, #4]
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	60da      	str	r2, [r3, #12]
 8001790:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001792:	4b97      	ldr	r3, [pc, #604]	; (80019f0 <MX_GPIO_Init+0x274>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	4a96      	ldr	r2, [pc, #600]	; (80019f0 <MX_GPIO_Init+0x274>)
 8001798:	f043 0310 	orr.w	r3, r3, #16
 800179c:	6313      	str	r3, [r2, #48]	; 0x30
 800179e:	4b94      	ldr	r3, [pc, #592]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	f003 0310 	and.w	r3, r3, #16
 80017a6:	623b      	str	r3, [r7, #32]
 80017a8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017aa:	4b91      	ldr	r3, [pc, #580]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	4a90      	ldr	r2, [pc, #576]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017b0:	f043 0304 	orr.w	r3, r3, #4
 80017b4:	6313      	str	r3, [r2, #48]	; 0x30
 80017b6:	4b8e      	ldr	r3, [pc, #568]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	f003 0304 	and.w	r3, r3, #4
 80017be:	61fb      	str	r3, [r7, #28]
 80017c0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017c2:	4b8b      	ldr	r3, [pc, #556]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	4a8a      	ldr	r2, [pc, #552]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017c8:	f043 0320 	orr.w	r3, r3, #32
 80017cc:	6313      	str	r3, [r2, #48]	; 0x30
 80017ce:	4b88      	ldr	r3, [pc, #544]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	f003 0320 	and.w	r3, r3, #32
 80017d6:	61bb      	str	r3, [r7, #24]
 80017d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017da:	4b85      	ldr	r3, [pc, #532]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	4a84      	ldr	r2, [pc, #528]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017e4:	6313      	str	r3, [r2, #48]	; 0x30
 80017e6:	4b82      	ldr	r3, [pc, #520]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f2:	4b7f      	ldr	r3, [pc, #508]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a7e      	ldr	r2, [pc, #504]	; (80019f0 <MX_GPIO_Init+0x274>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b7c      	ldr	r3, [pc, #496]	; (80019f0 <MX_GPIO_Init+0x274>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	613b      	str	r3, [r7, #16]
 8001808:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800180a:	4b79      	ldr	r3, [pc, #484]	; (80019f0 <MX_GPIO_Init+0x274>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	4a78      	ldr	r2, [pc, #480]	; (80019f0 <MX_GPIO_Init+0x274>)
 8001810:	f043 0302 	orr.w	r3, r3, #2
 8001814:	6313      	str	r3, [r2, #48]	; 0x30
 8001816:	4b76      	ldr	r3, [pc, #472]	; (80019f0 <MX_GPIO_Init+0x274>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001822:	4b73      	ldr	r3, [pc, #460]	; (80019f0 <MX_GPIO_Init+0x274>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	4a72      	ldr	r2, [pc, #456]	; (80019f0 <MX_GPIO_Init+0x274>)
 8001828:	f043 0308 	orr.w	r3, r3, #8
 800182c:	6313      	str	r3, [r2, #48]	; 0x30
 800182e:	4b70      	ldr	r3, [pc, #448]	; (80019f0 <MX_GPIO_Init+0x274>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	f003 0308 	and.w	r3, r3, #8
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800183a:	4b6d      	ldr	r3, [pc, #436]	; (80019f0 <MX_GPIO_Init+0x274>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	4a6c      	ldr	r2, [pc, #432]	; (80019f0 <MX_GPIO_Init+0x274>)
 8001840:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001844:	6313      	str	r3, [r2, #48]	; 0x30
 8001846:	4b6a      	ldr	r3, [pc, #424]	; (80019f0 <MX_GPIO_Init+0x274>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_OUT_SPI_CS_LCD_Pin|Led5_Pin|Led6_Pin, GPIO_PIN_RESET);
 8001852:	2200      	movs	r2, #0
 8001854:	2178      	movs	r1, #120	; 0x78
 8001856:	4867      	ldr	r0, [pc, #412]	; (80019f4 <MX_GPIO_Init+0x278>)
 8001858:	f001 fcd6 	bl	8003208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800185c:	2200      	movs	r2, #0
 800185e:	f244 0181 	movw	r1, #16513	; 0x4081
 8001862:	4865      	ldr	r0, [pc, #404]	; (80019f8 <MX_GPIO_Init+0x27c>)
 8001864:	f001 fcd0 	bl	8003208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001868:	2200      	movs	r2, #0
 800186a:	2140      	movs	r1, #64	; 0x40
 800186c:	4863      	ldr	r0, [pc, #396]	; (80019fc <MX_GPIO_Init+0x280>)
 800186e:	f001 fccb 	bl	8003208 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPIO_OUT_SPI_CS_SDCARD_Pin GPIO_OUT_SPI_CS_LCD_Pin Led5_Pin Led6_Pin */
  GPIO_InitStruct.Pin = GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_OUT_SPI_CS_LCD_Pin|Led5_Pin|Led6_Pin;
 8001872:	2378      	movs	r3, #120	; 0x78
 8001874:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001876:	2301      	movs	r3, #1
 8001878:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187e:	2300      	movs	r3, #0
 8001880:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001882:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001886:	4619      	mov	r1, r3
 8001888:	485a      	ldr	r0, [pc, #360]	; (80019f4 <MX_GPIO_Init+0x278>)
 800188a:	f001 fb11 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_EXTI3_IMU_IRQ_Pin GPIO_EXTI8_USER_BUT1_IRQ_Pin GPIO_EXTI9_USER_BUT2_IRQ_Pin GPIO_EXTI10_BUMP1_IRQ_Pin
                           GPIO_EXTI11_BUMP2_IRQ_Pin GPIO_EXTI12_BUMP3_IRQ_Pin GPIO_EXTI13_BUMP4_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_EXTI3_IMU_IRQ_Pin|GPIO_EXTI8_USER_BUT1_IRQ_Pin|GPIO_EXTI9_USER_BUT2_IRQ_Pin|GPIO_EXTI10_BUMP1_IRQ_Pin
 800188e:	f643 7308 	movw	r3, #16136	; 0x3f08
 8001892:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_EXTI11_BUMP2_IRQ_Pin|GPIO_EXTI12_BUMP3_IRQ_Pin|GPIO_EXTI13_BUMP4_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001894:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001898:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800189e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a2:	4619      	mov	r1, r3
 80018a4:	4856      	ldr	r0, [pc, #344]	; (8001a00 <MX_GPIO_Init+0x284>)
 80018a6:	f001 fb03 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_EXTI4_KPAD_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_EXTI4_KPAD_IRQ_Pin;
 80018aa:	2310      	movs	r3, #16
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018ae:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80018b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIO_EXTI4_KPAD_IRQ_GPIO_Port, &GPIO_InitStruct);
 80018b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018bc:	4619      	mov	r1, r3
 80018be:	4850      	ldr	r0, [pc, #320]	; (8001a00 <MX_GPIO_Init+0x284>)
 80018c0:	f001 faf6 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80018c4:	2332      	movs	r3, #50	; 0x32
 80018c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c8:	2302      	movs	r3, #2
 80018ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d0:	2303      	movs	r3, #3
 80018d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018d4:	230b      	movs	r3, #11
 80018d6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018dc:	4619      	mov	r1, r3
 80018de:	4849      	ldr	r0, [pc, #292]	; (8001a04 <MX_GPIO_Init+0x288>)
 80018e0:	f001 fae6 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80018e4:	2386      	movs	r3, #134	; 0x86
 80018e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e8:	2302      	movs	r3, #2
 80018ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f0:	2303      	movs	r3, #3
 80018f2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018f4:	230b      	movs	r3, #11
 80018f6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018fc:	4619      	mov	r1, r3
 80018fe:	4842      	ldr	r0, [pc, #264]	; (8001a08 <MX_GPIO_Init+0x28c>)
 8001900:	f001 fad6 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001904:	f244 0381 	movw	r3, #16513	; 0x4081
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800190a:	2301      	movs	r3, #1
 800190c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001912:	2300      	movs	r3, #0
 8001914:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001916:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800191a:	4619      	mov	r1, r3
 800191c:	4836      	ldr	r0, [pc, #216]	; (80019f8 <MX_GPIO_Init+0x27c>)
 800191e:	f001 fac7 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001922:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001926:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001928:	2302      	movs	r3, #2
 800192a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001930:	2303      	movs	r3, #3
 8001932:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001934:	230b      	movs	r3, #11
 8001936:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001938:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800193c:	4619      	mov	r1, r3
 800193e:	482e      	ldr	r0, [pc, #184]	; (80019f8 <MX_GPIO_Init+0x27c>)
 8001940:	f001 fab6 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001944:	2340      	movs	r3, #64	; 0x40
 8001946:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001948:	2301      	movs	r3, #1
 800194a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001950:	2300      	movs	r3, #0
 8001952:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001954:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001958:	4619      	mov	r1, r3
 800195a:	4828      	ldr	r0, [pc, #160]	; (80019fc <MX_GPIO_Init+0x280>)
 800195c:	f001 faa8 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001960:	2380      	movs	r3, #128	; 0x80
 8001962:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001964:	2300      	movs	r3, #0
 8001966:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	2300      	movs	r3, #0
 800196a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800196c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001970:	4619      	mov	r1, r3
 8001972:	4822      	ldr	r0, [pc, #136]	; (80019fc <MX_GPIO_Init+0x280>)
 8001974:	f001 fa9c 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001978:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800197c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197e:	2302      	movs	r3, #2
 8001980:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001986:	2303      	movs	r3, #3
 8001988:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800198a:	230a      	movs	r3, #10
 800198c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001992:	4619      	mov	r1, r3
 8001994:	481c      	ldr	r0, [pc, #112]	; (8001a08 <MX_GPIO_Init+0x28c>)
 8001996:	f001 fa8b 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800199a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019a0:	2300      	movs	r3, #0
 80019a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80019a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ac:	4619      	mov	r1, r3
 80019ae:	4816      	ldr	r0, [pc, #88]	; (8001a08 <MX_GPIO_Init+0x28c>)
 80019b0:	f001 fa7e 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80019b4:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ba:	2302      	movs	r3, #2
 80019bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c2:	2303      	movs	r3, #3
 80019c4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80019c6:	230b      	movs	r3, #11
 80019c8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ce:	4619      	mov	r1, r3
 80019d0:	480a      	ldr	r0, [pc, #40]	; (80019fc <MX_GPIO_Init+0x280>)
 80019d2:	f001 fa6d 	bl	8002eb0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2105      	movs	r1, #5
 80019da:	200a      	movs	r0, #10
 80019dc:	f001 fa30 	bl	8002e40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80019e0:	200a      	movs	r0, #10
 80019e2:	f001 fa49 	bl	8002e78 <HAL_NVIC_EnableIRQ>

}
 80019e6:	bf00      	nop
 80019e8:	3738      	adds	r7, #56	; 0x38
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40021000 	.word	0x40021000
 80019f8:	40020400 	.word	0x40020400
 80019fc:	40021800 	.word	0x40021800
 8001a00:	40021400 	.word	0x40021400
 8001a04:	40020800 	.word	0x40020800
 8001a08:	40020000 	.word	0x40020000

08001a0c <StatLineSensorTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StatLineSensorTask */
void StatLineSensorTask(void *argument)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b088      	sub	sp, #32
 8001a10:	af04      	add	r7, sp, #16
 8001a12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	uint8_t buff;
	HAL_StatusTypeDef status =  HAL_I2C_Mem_Read(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DATA_B, 1, &buff, 1, HAL_TIMEOUT);
 8001a14:	2364      	movs	r3, #100	; 0x64
 8001a16:	9302      	str	r3, [sp, #8]
 8001a18:	2301      	movs	r3, #1
 8001a1a:	9301      	str	r3, [sp, #4]
 8001a1c:	f107 030e 	add.w	r3, r7, #14
 8001a20:	9300      	str	r3, [sp, #0]
 8001a22:	2301      	movs	r3, #1
 8001a24:	2210      	movs	r2, #16
 8001a26:	217c      	movs	r1, #124	; 0x7c
 8001a28:	480b      	ldr	r0, [pc, #44]	; (8001a58 <StatLineSensorTask+0x4c>)
 8001a2a:	f001 fddd 	bl	80035e8 <HAL_I2C_Mem_Read>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK)
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d004      	beq.n	8001a42 <StatLineSensorTask+0x36>
	  	printf("I2C communication error (%X).\n", status);
 8001a38:	7bfb      	ldrb	r3, [r7, #15]
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4807      	ldr	r0, [pc, #28]	; (8001a5c <StatLineSensorTask+0x50>)
 8001a3e:	f008 ff0d 	bl	800a85c <iprintf>
	printf("(%d).\n", buff);
 8001a42:	7bbb      	ldrb	r3, [r7, #14]
 8001a44:	4619      	mov	r1, r3
 8001a46:	4806      	ldr	r0, [pc, #24]	; (8001a60 <StatLineSensorTask+0x54>)
 8001a48:	f008 ff08 	bl	800a85c <iprintf>
    osDelay(1000);
 8001a4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a50:	f005 fdb2 	bl	80075b8 <osDelay>
  {
 8001a54:	e7de      	b.n	8001a14 <StatLineSensorTask+0x8>
 8001a56:	bf00      	nop
 8001a58:	200000e4 	.word	0x200000e4
 8001a5c:	0800b678 	.word	0x0800b678
 8001a60:	0800b6b8 	.word	0x0800b6b8

08001a64 <StartLed1task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLed1task */
void StartLed1task(void *argument)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLed1task */
  /* Infinite loop */
  for(;;)
  {

  	  HAL_GPIO_TogglePin(GPIOE, Led5_Pin);
 8001a6c:	2120      	movs	r1, #32
 8001a6e:	4803      	ldr	r0, [pc, #12]	; (8001a7c <StartLed1task+0x18>)
 8001a70:	f001 fbe3 	bl	800323a <HAL_GPIO_TogglePin>
      osDelay(50);
 8001a74:	2032      	movs	r0, #50	; 0x32
 8001a76:	f005 fd9f 	bl	80075b8 <osDelay>
  	  HAL_GPIO_TogglePin(GPIOE, Led5_Pin);
 8001a7a:	e7f7      	b.n	8001a6c <StartLed1task+0x8>
 8001a7c:	40021000 	.word	0x40021000

08001a80 <StartLed2task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLed2task */
void StartLed2task(void *argument)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLed2task */
  /* Infinite loop */
  for(;;)
  {
	  	HAL_GPIO_TogglePin(GPIOE, Led6_Pin);
 8001a88:	2140      	movs	r1, #64	; 0x40
 8001a8a:	4804      	ldr	r0, [pc, #16]	; (8001a9c <StartLed2task+0x1c>)
 8001a8c:	f001 fbd5 	bl	800323a <HAL_GPIO_TogglePin>
	    osDelay(333);
 8001a90:	f240 104d 	movw	r0, #333	; 0x14d
 8001a94:	f005 fd90 	bl	80075b8 <osDelay>
	  	HAL_GPIO_TogglePin(GPIOE, Led6_Pin);
 8001a98:	e7f6      	b.n	8001a88 <StartLed2task+0x8>
 8001a9a:	bf00      	nop
 8001a9c:	40021000 	.word	0x40021000

08001aa0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a04      	ldr	r2, [pc, #16]	; (8001ac0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d101      	bne.n	8001ab6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001ab2:	f000 fe11 	bl	80026d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40001000 	.word	0x40001000

08001ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac8:	b672      	cpsid	i
}
 8001aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001acc:	e7fe      	b.n	8001acc <Error_Handler+0x8>
	...

08001ad0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad6:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <HAL_MspInit+0x4c>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	4a10      	ldr	r2, [pc, #64]	; (8001b1c <HAL_MspInit+0x4c>)
 8001adc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	; (8001b1c <HAL_MspInit+0x4c>)
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aee:	4b0b      	ldr	r3, [pc, #44]	; (8001b1c <HAL_MspInit+0x4c>)
 8001af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af2:	4a0a      	ldr	r2, [pc, #40]	; (8001b1c <HAL_MspInit+0x4c>)
 8001af4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001af8:	6453      	str	r3, [r2, #68]	; 0x44
 8001afa:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <HAL_MspInit+0x4c>)
 8001afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b02:	603b      	str	r3, [r7, #0]
 8001b04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b06:	2200      	movs	r2, #0
 8001b08:	210f      	movs	r1, #15
 8001b0a:	f06f 0001 	mvn.w	r0, #1
 8001b0e:	f001 f997 	bl	8002e40 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40023800 	.word	0x40023800

08001b20 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08a      	sub	sp, #40	; 0x28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	60da      	str	r2, [r3, #12]
 8001b36:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a15      	ldr	r2, [pc, #84]	; (8001b94 <HAL_ADC_MspInit+0x74>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d123      	bne.n	8001b8a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b42:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <HAL_ADC_MspInit+0x78>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	4a14      	ldr	r2, [pc, #80]	; (8001b98 <HAL_ADC_MspInit+0x78>)
 8001b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b4e:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <HAL_ADC_MspInit+0x78>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b56:	613b      	str	r3, [r7, #16]
 8001b58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5a:	4b0f      	ldr	r3, [pc, #60]	; (8001b98 <HAL_ADC_MspInit+0x78>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	4a0e      	ldr	r2, [pc, #56]	; (8001b98 <HAL_ADC_MspInit+0x78>)
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	6313      	str	r3, [r2, #48]	; 0x30
 8001b66:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <HAL_ADC_MspInit+0x78>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC1_IN3_IR_DIST_SENS_Pin;
 8001b72:	2308      	movs	r3, #8
 8001b74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b76:	2303      	movs	r3, #3
 8001b78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN3_IR_DIST_SENS_GPIO_Port, &GPIO_InitStruct);
 8001b7e:	f107 0314 	add.w	r3, r7, #20
 8001b82:	4619      	mov	r1, r3
 8001b84:	4805      	ldr	r0, [pc, #20]	; (8001b9c <HAL_ADC_MspInit+0x7c>)
 8001b86:	f001 f993 	bl	8002eb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b8a:	bf00      	nop
 8001b8c:	3728      	adds	r7, #40	; 0x28
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	40012000 	.word	0x40012000
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40020000 	.word	0x40020000

08001ba0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b0b0      	sub	sp, #192	; 0xc0
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bb8:	f107 031c 	add.w	r3, r7, #28
 8001bbc:	2290      	movs	r2, #144	; 0x90
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f008 fdae 	bl	800a722 <memset>
  if(hi2c->Instance==I2C1)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a44      	ldr	r2, [pc, #272]	; (8001cdc <HAL_I2C_MspInit+0x13c>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d13e      	bne.n	8001c4e <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001bd0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001bd4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bdc:	f107 031c 	add.w	r3, r7, #28
 8001be0:	4618      	mov	r0, r3
 8001be2:	f002 feb3 	bl	800494c <HAL_RCCEx_PeriphCLKConfig>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001bec:	f7ff ff6a 	bl	8001ac4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf0:	4b3b      	ldr	r3, [pc, #236]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf4:	4a3a      	ldr	r2, [pc, #232]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001bf6:	f043 0302 	orr.w	r3, r3, #2
 8001bfa:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfc:	4b38      	ldr	r3, [pc, #224]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	61bb      	str	r3, [r7, #24]
 8001c06:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c08:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c10:	2312      	movs	r3, #18
 8001c12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c16:	2301      	movs	r3, #1
 8001c18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c22:	2304      	movs	r3, #4
 8001c24:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c28:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	482d      	ldr	r0, [pc, #180]	; (8001ce4 <HAL_I2C_MspInit+0x144>)
 8001c30:	f001 f93e 	bl	8002eb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c34:	4b2a      	ldr	r3, [pc, #168]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c38:	4a29      	ldr	r2, [pc, #164]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001c3a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c3e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c40:	4b27      	ldr	r3, [pc, #156]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c48:	617b      	str	r3, [r7, #20]
 8001c4a:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001c4c:	e041      	b.n	8001cd2 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C2)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a25      	ldr	r2, [pc, #148]	; (8001ce8 <HAL_I2C_MspInit+0x148>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d13c      	bne.n	8001cd2 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001c58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c5c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c64:	f107 031c 	add.w	r3, r7, #28
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f002 fe6f 	bl	800494c <HAL_RCCEx_PeriphCLKConfig>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <HAL_I2C_MspInit+0xd8>
      Error_Handler();
 8001c74:	f7ff ff26 	bl	8001ac4 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c78:	4b19      	ldr	r3, [pc, #100]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7c:	4a18      	ldr	r2, [pc, #96]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001c7e:	f043 0320 	orr.w	r3, r3, #32
 8001c82:	6313      	str	r3, [r2, #48]	; 0x30
 8001c84:	4b16      	ldr	r3, [pc, #88]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c88:	f003 0320 	and.w	r3, r3, #32
 8001c8c:	613b      	str	r3, [r7, #16]
 8001c8e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c90:	2303      	movs	r3, #3
 8001c92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c96:	2312      	movs	r3, #18
 8001c98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ca8:	2304      	movs	r3, #4
 8001caa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001cae:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	480d      	ldr	r0, [pc, #52]	; (8001cec <HAL_I2C_MspInit+0x14c>)
 8001cb6:	f001 f8fb 	bl	8002eb0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001cba:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbe:	4a08      	ldr	r2, [pc, #32]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001cc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc6:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <HAL_I2C_MspInit+0x140>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
}
 8001cd2:	bf00      	nop
 8001cd4:	37c0      	adds	r7, #192	; 0xc0
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40005400 	.word	0x40005400
 8001ce0:	40023800 	.word	0x40023800
 8001ce4:	40020400 	.word	0x40020400
 8001ce8:	40005800 	.word	0x40005800
 8001cec:	40021400 	.word	0x40021400

08001cf0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08c      	sub	sp, #48	; 0x30
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 031c 	add.w	r3, r7, #28
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a33      	ldr	r2, [pc, #204]	; (8001ddc <HAL_SPI_MspInit+0xec>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d160      	bne.n	8001dd4 <HAL_SPI_MspInit+0xe4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d12:	4b33      	ldr	r3, [pc, #204]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d16:	4a32      	ldr	r2, [pc, #200]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d1e:	4b30      	ldr	r3, [pc, #192]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d26:	61bb      	str	r3, [r7, #24]
 8001d28:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2a:	4b2d      	ldr	r3, [pc, #180]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a2c      	ldr	r2, [pc, #176]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b2a      	ldr	r3, [pc, #168]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	617b      	str	r3, [r7, #20]
 8001d40:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d42:	4b27      	ldr	r3, [pc, #156]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	4a26      	ldr	r2, [pc, #152]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d48:	f043 0308 	orr.w	r3, r3, #8
 8001d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4e:	4b24      	ldr	r3, [pc, #144]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	613b      	str	r3, [r7, #16]
 8001d58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d5a:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	4a20      	ldr	r2, [pc, #128]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d64:	6313      	str	r3, [r2, #48]	; 0x30
 8001d66:	4b1e      	ldr	r3, [pc, #120]	; (8001de0 <HAL_SPI_MspInit+0xf0>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d72:	2320      	movs	r3, #32
 8001d74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d76:	2302      	movs	r3, #2
 8001d78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d82:	2305      	movs	r3, #5
 8001d84:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d86:	f107 031c 	add.w	r3, r7, #28
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4815      	ldr	r0, [pc, #84]	; (8001de4 <HAL_SPI_MspInit+0xf4>)
 8001d8e:	f001 f88f 	bl	8002eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d92:	2380      	movs	r3, #128	; 0x80
 8001d94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d96:	2302      	movs	r3, #2
 8001d98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001da2:	2305      	movs	r3, #5
 8001da4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001da6:	f107 031c 	add.w	r3, r7, #28
 8001daa:	4619      	mov	r1, r3
 8001dac:	480e      	ldr	r0, [pc, #56]	; (8001de8 <HAL_SPI_MspInit+0xf8>)
 8001dae:	f001 f87f 	bl	8002eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001db2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db8:	2302      	movs	r3, #2
 8001dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dc4:	2305      	movs	r3, #5
 8001dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001dc8:	f107 031c 	add.w	r3, r7, #28
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4807      	ldr	r0, [pc, #28]	; (8001dec <HAL_SPI_MspInit+0xfc>)
 8001dd0:	f001 f86e 	bl	8002eb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001dd4:	bf00      	nop
 8001dd6:	3730      	adds	r7, #48	; 0x30
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40013000 	.word	0x40013000
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40020000 	.word	0x40020000
 8001de8:	40020c00 	.word	0x40020c00
 8001dec:	40021800 	.word	0x40021800

08001df0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b08c      	sub	sp, #48	; 0x30
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df8:	f107 031c 	add.w	r3, r7, #28
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	60da      	str	r2, [r3, #12]
 8001e06:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a32      	ldr	r2, [pc, #200]	; (8001ed8 <HAL_TIM_Base_MspInit+0xe8>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d10c      	bne.n	8001e2c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e12:	4b32      	ldr	r3, [pc, #200]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e16:	4a31      	ldr	r2, [pc, #196]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e1e:	4b2f      	ldr	r3, [pc, #188]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	61bb      	str	r3, [r7, #24]
 8001e28:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001e2a:	e051      	b.n	8001ed0 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM2)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e34:	d129      	bne.n	8001e8a <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e36:	4b29      	ldr	r3, [pc, #164]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3a:	4a28      	ldr	r2, [pc, #160]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	6413      	str	r3, [r2, #64]	; 0x40
 8001e42:	4b26      	ldr	r3, [pc, #152]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	617b      	str	r3, [r7, #20]
 8001e4c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4e:	4b23      	ldr	r3, [pc, #140]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	4a22      	ldr	r2, [pc, #136]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001e54:	f043 0302 	orr.w	r3, r3, #2
 8001e58:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5a:	4b20      	ldr	r3, [pc, #128]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM2_CH3_HCSR04_ECHO_Pin;
 8001e66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e74:	2300      	movs	r3, #0
 8001e76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM2_CH3_HCSR04_ECHO_GPIO_Port, &GPIO_InitStruct);
 8001e7c:	f107 031c 	add.w	r3, r7, #28
 8001e80:	4619      	mov	r1, r3
 8001e82:	4817      	ldr	r0, [pc, #92]	; (8001ee0 <HAL_TIM_Base_MspInit+0xf0>)
 8001e84:	f001 f814 	bl	8002eb0 <HAL_GPIO_Init>
}
 8001e88:	e022      	b.n	8001ed0 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM5)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a15      	ldr	r2, [pc, #84]	; (8001ee4 <HAL_TIM_Base_MspInit+0xf4>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d10c      	bne.n	8001eae <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e94:	4b11      	ldr	r3, [pc, #68]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e98:	4a10      	ldr	r2, [pc, #64]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001e9a:	f043 0308 	orr.w	r3, r3, #8
 8001e9e:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea0:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea4:	f003 0308 	and.w	r3, r3, #8
 8001ea8:	60fb      	str	r3, [r7, #12]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
}
 8001eac:	e010      	b.n	8001ed0 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM8)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a0d      	ldr	r2, [pc, #52]	; (8001ee8 <HAL_TIM_Base_MspInit+0xf8>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d10b      	bne.n	8001ed0 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001eb8:	4b08      	ldr	r3, [pc, #32]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ebc:	4a07      	ldr	r2, [pc, #28]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001ebe:	f043 0302 	orr.w	r3, r3, #2
 8001ec2:	6453      	str	r3, [r2, #68]	; 0x44
 8001ec4:	4b05      	ldr	r3, [pc, #20]	; (8001edc <HAL_TIM_Base_MspInit+0xec>)
 8001ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	68bb      	ldr	r3, [r7, #8]
}
 8001ed0:	bf00      	nop
 8001ed2:	3730      	adds	r7, #48	; 0x30
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40010000 	.word	0x40010000
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	40020400 	.word	0x40020400
 8001ee4:	40000c00 	.word	0x40000c00
 8001ee8:	40010400 	.word	0x40010400

08001eec <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08c      	sub	sp, #48	; 0x30
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef4:	f107 031c 	add.w	r3, r7, #28
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a2e      	ldr	r2, [pc, #184]	; (8001fc4 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d128      	bne.n	8001f60 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f0e:	4b2e      	ldr	r3, [pc, #184]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	4a2d      	ldr	r2, [pc, #180]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f14:	f043 0302 	orr.w	r3, r3, #2
 8001f18:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1a:	4b2b      	ldr	r3, [pc, #172]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	61bb      	str	r3, [r7, #24]
 8001f24:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f26:	4b28      	ldr	r3, [pc, #160]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2a:	4a27      	ldr	r2, [pc, #156]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f2c:	f043 0302 	orr.w	r3, r3, #2
 8001f30:	6313      	str	r3, [r2, #48]	; 0x30
 8001f32:	4b25      	ldr	r3, [pc, #148]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	617b      	str	r3, [r7, #20]
 8001f3c:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TIM3_CH1_ENC1A_Pin|TIM3_CH2_ENC1B_Pin;
 8001f3e:	2330      	movs	r3, #48	; 0x30
 8001f40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f42:	2302      	movs	r3, #2
 8001f44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f52:	f107 031c 	add.w	r3, r7, #28
 8001f56:	4619      	mov	r1, r3
 8001f58:	481c      	ldr	r0, [pc, #112]	; (8001fcc <HAL_TIM_Encoder_MspInit+0xe0>)
 8001f5a:	f000 ffa9 	bl	8002eb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001f5e:	e02d      	b.n	8001fbc <HAL_TIM_Encoder_MspInit+0xd0>
  else if(htim_encoder->Instance==TIM4)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a1a      	ldr	r2, [pc, #104]	; (8001fd0 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d128      	bne.n	8001fbc <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f6a:	4b17      	ldr	r3, [pc, #92]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6e:	4a16      	ldr	r2, [pc, #88]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f70:	f043 0304 	orr.w	r3, r3, #4
 8001f74:	6413      	str	r3, [r2, #64]	; 0x40
 8001f76:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	f003 0304 	and.w	r3, r3, #4
 8001f7e:	613b      	str	r3, [r7, #16]
 8001f80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f82:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	4a10      	ldr	r2, [pc, #64]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f88:	f043 0308 	orr.w	r3, r3, #8
 8001f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8e:	4b0e      	ldr	r3, [pc, #56]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f92:	f003 0308 	and.w	r3, r3, #8
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_ENC2A_Pin|TIM4_CH2_ENC2B_Pin;
 8001f9a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001f9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001fac:	2302      	movs	r3, #2
 8001fae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fb0:	f107 031c 	add.w	r3, r7, #28
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4807      	ldr	r0, [pc, #28]	; (8001fd4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001fb8:	f000 ff7a 	bl	8002eb0 <HAL_GPIO_Init>
}
 8001fbc:	bf00      	nop
 8001fbe:	3730      	adds	r7, #48	; 0x30
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40000400 	.word	0x40000400
 8001fc8:	40023800 	.word	0x40023800
 8001fcc:	40020400 	.word	0x40020400
 8001fd0:	40000800 	.word	0x40000800
 8001fd4:	40020c00 	.word	0x40020c00

08001fd8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b08c      	sub	sp, #48	; 0x30
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe0:	f107 031c 	add.w	r3, r7, #28
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	605a      	str	r2, [r3, #4]
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	60da      	str	r2, [r3, #12]
 8001fee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a45      	ldr	r2, [pc, #276]	; (800210c <HAL_TIM_MspPostInit+0x134>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d11d      	bne.n	8002036 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ffa:	4b45      	ldr	r3, [pc, #276]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	4a44      	ldr	r2, [pc, #272]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 8002000:	f043 0310 	orr.w	r3, r3, #16
 8002004:	6313      	str	r3, [r2, #48]	; 0x30
 8002006:	4b42      	ldr	r3, [pc, #264]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200a:	f003 0310 	and.w	r3, r3, #16
 800200e:	61bb      	str	r3, [r7, #24]
 8002010:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_CH1_SERVO1_Pin|TIM1_CH2_SERVO2_Pin|TIM1_CH3_SERVO3_Pin|TIM1_CH4_SERVO4_Pin;
 8002012:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8002016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002018:	2302      	movs	r3, #2
 800201a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201c:	2300      	movs	r3, #0
 800201e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002020:	2300      	movs	r3, #0
 8002022:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002024:	2301      	movs	r3, #1
 8002026:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002028:	f107 031c 	add.w	r3, r7, #28
 800202c:	4619      	mov	r1, r3
 800202e:	4839      	ldr	r0, [pc, #228]	; (8002114 <HAL_TIM_MspPostInit+0x13c>)
 8002030:	f000 ff3e 	bl	8002eb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002034:	e066      	b.n	8002104 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM2)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800203e:	d11d      	bne.n	800207c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002040:	4b33      	ldr	r3, [pc, #204]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 8002042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002044:	4a32      	ldr	r2, [pc, #200]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 8002046:	f043 0301 	orr.w	r3, r3, #1
 800204a:	6313      	str	r3, [r2, #48]	; 0x30
 800204c:	4b30      	ldr	r3, [pc, #192]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 800204e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TIM2_CH1_HCSR04_TRIG_Pin;
 8002058:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800205c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205e:	2302      	movs	r3, #2
 8002060:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002066:	2300      	movs	r3, #0
 8002068:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800206a:	2301      	movs	r3, #1
 800206c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM2_CH1_HCSR04_TRIG_GPIO_Port, &GPIO_InitStruct);
 800206e:	f107 031c 	add.w	r3, r7, #28
 8002072:	4619      	mov	r1, r3
 8002074:	4828      	ldr	r0, [pc, #160]	; (8002118 <HAL_TIM_MspPostInit+0x140>)
 8002076:	f000 ff1b 	bl	8002eb0 <HAL_GPIO_Init>
}
 800207a:	e043      	b.n	8002104 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM5)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a26      	ldr	r2, [pc, #152]	; (800211c <HAL_TIM_MspPostInit+0x144>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d11c      	bne.n	80020c0 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002086:	4b22      	ldr	r3, [pc, #136]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a21      	ldr	r2, [pc, #132]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b1f      	ldr	r3, [pc, #124]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM5_CH1_BUZZ_Pin;
 800209e:	2301      	movs	r3, #1
 80020a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020aa:	2300      	movs	r3, #0
 80020ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80020ae:	2302      	movs	r3, #2
 80020b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM5_CH1_BUZZ_GPIO_Port, &GPIO_InitStruct);
 80020b2:	f107 031c 	add.w	r3, r7, #28
 80020b6:	4619      	mov	r1, r3
 80020b8:	4817      	ldr	r0, [pc, #92]	; (8002118 <HAL_TIM_MspPostInit+0x140>)
 80020ba:	f000 fef9 	bl	8002eb0 <HAL_GPIO_Init>
}
 80020be:	e021      	b.n	8002104 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM8)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a16      	ldr	r2, [pc, #88]	; (8002120 <HAL_TIM_MspPostInit+0x148>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d11c      	bne.n	8002104 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ca:	4b11      	ldr	r3, [pc, #68]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	4a10      	ldr	r2, [pc, #64]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 80020d0:	f043 0304 	orr.w	r3, r3, #4
 80020d4:	6313      	str	r3, [r2, #48]	; 0x30
 80020d6:	4b0e      	ldr	r3, [pc, #56]	; (8002110 <HAL_TIM_MspPostInit+0x138>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	f003 0304 	and.w	r3, r3, #4
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM8_CH1_MOT1A_Pin|TIM8_CH2_MOT1B_Pin|TIM8_CH3_MOT2A_Pin|TIM8_CH4_MOT2B_Pin;
 80020e2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80020e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e8:	2302      	movs	r3, #2
 80020ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f0:	2300      	movs	r3, #0
 80020f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80020f4:	2303      	movs	r3, #3
 80020f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020f8:	f107 031c 	add.w	r3, r7, #28
 80020fc:	4619      	mov	r1, r3
 80020fe:	4809      	ldr	r0, [pc, #36]	; (8002124 <HAL_TIM_MspPostInit+0x14c>)
 8002100:	f000 fed6 	bl	8002eb0 <HAL_GPIO_Init>
}
 8002104:	bf00      	nop
 8002106:	3730      	adds	r7, #48	; 0x30
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40010000 	.word	0x40010000
 8002110:	40023800 	.word	0x40023800
 8002114:	40021000 	.word	0x40021000
 8002118:	40020000 	.word	0x40020000
 800211c:	40000c00 	.word	0x40000c00
 8002120:	40010400 	.word	0x40010400
 8002124:	40020800 	.word	0x40020800

08002128 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b0b6      	sub	sp, #216	; 0xd8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002130:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002140:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002144:	2290      	movs	r2, #144	; 0x90
 8002146:	2100      	movs	r1, #0
 8002148:	4618      	mov	r0, r3
 800214a:	f008 faea 	bl	800a722 <memset>
  if(huart->Instance==UART4)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4aa0      	ldr	r2, [pc, #640]	; (80023d4 <HAL_UART_MspInit+0x2ac>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d13e      	bne.n	80021d6 <HAL_UART_MspInit+0xae>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002158:	f44f 7300 	mov.w	r3, #512	; 0x200
 800215c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800215e:	2300      	movs	r3, #0
 8002160:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002164:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002168:	4618      	mov	r0, r3
 800216a:	f002 fbef 	bl	800494c <HAL_RCCEx_PeriphCLKConfig>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8002174:	f7ff fca6 	bl	8001ac4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002178:	4b97      	ldr	r3, [pc, #604]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 800217a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217c:	4a96      	ldr	r2, [pc, #600]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 800217e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002182:	6413      	str	r3, [r2, #64]	; 0x40
 8002184:	4b94      	ldr	r3, [pc, #592]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002188:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800218c:	633b      	str	r3, [r7, #48]	; 0x30
 800218e:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002190:	4b91      	ldr	r3, [pc, #580]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002194:	4a90      	ldr	r2, [pc, #576]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002196:	f043 0304 	orr.w	r3, r3, #4
 800219a:	6313      	str	r3, [r2, #48]	; 0x30
 800219c:	4b8e      	ldr	r3, [pc, #568]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = UART4_TX_LCD_Pin|UART4_RX_LCD_Pin;
 80021a8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80021ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b0:	2302      	movs	r3, #2
 80021b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021bc:	2303      	movs	r3, #3
 80021be:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80021c2:	2308      	movs	r3, #8
 80021c4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021c8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80021cc:	4619      	mov	r1, r3
 80021ce:	4883      	ldr	r0, [pc, #524]	; (80023dc <HAL_UART_MspInit+0x2b4>)
 80021d0:	f000 fe6e 	bl	8002eb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80021d4:	e151      	b.n	800247a <HAL_UART_MspInit+0x352>
  else if(huart->Instance==UART5)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a81      	ldr	r2, [pc, #516]	; (80023e0 <HAL_UART_MspInit+0x2b8>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d160      	bne.n	80022a2 <HAL_UART_MspInit+0x17a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80021e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021e4:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80021e6:	2300      	movs	r3, #0
 80021e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021ec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80021f0:	4618      	mov	r0, r3
 80021f2:	f002 fbab 	bl	800494c <HAL_RCCEx_PeriphCLKConfig>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 80021fc:	f7ff fc62 	bl	8001ac4 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002200:	4b75      	ldr	r3, [pc, #468]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002204:	4a74      	ldr	r2, [pc, #464]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002206:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800220a:	6413      	str	r3, [r2, #64]	; 0x40
 800220c:	4b72      	ldr	r3, [pc, #456]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 800220e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002210:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002214:	62bb      	str	r3, [r7, #40]	; 0x28
 8002216:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002218:	4b6f      	ldr	r3, [pc, #444]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 800221a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221c:	4a6e      	ldr	r2, [pc, #440]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 800221e:	f043 0302 	orr.w	r3, r3, #2
 8002222:	6313      	str	r3, [r2, #48]	; 0x30
 8002224:	4b6c      	ldr	r3, [pc, #432]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	627b      	str	r3, [r7, #36]	; 0x24
 800222e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002230:	4b69      	ldr	r3, [pc, #420]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002234:	4a68      	ldr	r2, [pc, #416]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002236:	f043 0304 	orr.w	r3, r3, #4
 800223a:	6313      	str	r3, [r2, #48]	; 0x30
 800223c:	4b66      	ldr	r3, [pc, #408]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 800223e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002240:	f003 0304 	and.w	r3, r3, #4
 8002244:	623b      	str	r3, [r7, #32]
 8002246:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002248:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800224c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002250:	2302      	movs	r3, #2
 8002252:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225c:	2303      	movs	r3, #3
 800225e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002262:	2308      	movs	r3, #8
 8002264:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002268:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800226c:	4619      	mov	r1, r3
 800226e:	485d      	ldr	r0, [pc, #372]	; (80023e4 <HAL_UART_MspInit+0x2bc>)
 8002270:	f000 fe1e 	bl	8002eb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002274:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002278:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227c:	2302      	movs	r3, #2
 800227e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002282:	2300      	movs	r3, #0
 8002284:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002288:	2303      	movs	r3, #3
 800228a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800228e:	2308      	movs	r3, #8
 8002290:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002294:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002298:	4619      	mov	r1, r3
 800229a:	4850      	ldr	r0, [pc, #320]	; (80023dc <HAL_UART_MspInit+0x2b4>)
 800229c:	f000 fe08 	bl	8002eb0 <HAL_GPIO_Init>
}
 80022a0:	e0eb      	b.n	800247a <HAL_UART_MspInit+0x352>
  else if(huart->Instance==USART1)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a50      	ldr	r2, [pc, #320]	; (80023e8 <HAL_UART_MspInit+0x2c0>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d151      	bne.n	8002350 <HAL_UART_MspInit+0x228>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80022ac:	2340      	movs	r3, #64	; 0x40
 80022ae:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80022b0:	2300      	movs	r3, #0
 80022b2:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022b8:	4618      	mov	r0, r3
 80022ba:	f002 fb47 	bl	800494c <HAL_RCCEx_PeriphCLKConfig>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 80022c4:	f7ff fbfe 	bl	8001ac4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80022c8:	4b43      	ldr	r3, [pc, #268]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 80022ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022cc:	4a42      	ldr	r2, [pc, #264]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 80022ce:	f043 0310 	orr.w	r3, r3, #16
 80022d2:	6453      	str	r3, [r2, #68]	; 0x44
 80022d4:	4b40      	ldr	r3, [pc, #256]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 80022d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d8:	f003 0310 	and.w	r3, r3, #16
 80022dc:	61fb      	str	r3, [r7, #28]
 80022de:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022e0:	4b3d      	ldr	r3, [pc, #244]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 80022e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e4:	4a3c      	ldr	r2, [pc, #240]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 80022e6:	f043 0302 	orr.w	r3, r3, #2
 80022ea:	6313      	str	r3, [r2, #48]	; 0x30
 80022ec:	4b3a      	ldr	r3, [pc, #232]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 80022ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	61bb      	str	r3, [r7, #24]
 80022f6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80022f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002300:	2302      	movs	r3, #2
 8002302:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002306:	2300      	movs	r3, #0
 8002308:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800230c:	2303      	movs	r3, #3
 800230e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002312:	2304      	movs	r3, #4
 8002314:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002318:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800231c:	4619      	mov	r1, r3
 800231e:	4831      	ldr	r0, [pc, #196]	; (80023e4 <HAL_UART_MspInit+0x2bc>)
 8002320:	f000 fdc6 	bl	8002eb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002324:	2340      	movs	r3, #64	; 0x40
 8002326:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232a:	2302      	movs	r3, #2
 800232c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002336:	2303      	movs	r3, #3
 8002338:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800233c:	2307      	movs	r3, #7
 800233e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002342:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002346:	4619      	mov	r1, r3
 8002348:	4826      	ldr	r0, [pc, #152]	; (80023e4 <HAL_UART_MspInit+0x2bc>)
 800234a:	f000 fdb1 	bl	8002eb0 <HAL_GPIO_Init>
}
 800234e:	e094      	b.n	800247a <HAL_UART_MspInit+0x352>
  else if(huart->Instance==USART2)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a25      	ldr	r2, [pc, #148]	; (80023ec <HAL_UART_MspInit+0x2c4>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d14c      	bne.n	80023f4 <HAL_UART_MspInit+0x2cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800235a:	2380      	movs	r3, #128	; 0x80
 800235c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800235e:	2300      	movs	r3, #0
 8002360:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002362:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002366:	4618      	mov	r0, r3
 8002368:	f002 faf0 	bl	800494c <HAL_RCCEx_PeriphCLKConfig>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_UART_MspInit+0x24e>
      Error_Handler();
 8002372:	f7ff fba7 	bl	8001ac4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002376:	4b18      	ldr	r3, [pc, #96]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	4a17      	ldr	r2, [pc, #92]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 800237c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002380:	6413      	str	r3, [r2, #64]	; 0x40
 8002382:	4b15      	ldr	r3, [pc, #84]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800238e:	4b12      	ldr	r3, [pc, #72]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	4a11      	ldr	r2, [pc, #68]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 8002394:	f043 0308 	orr.w	r3, r3, #8
 8002398:	6313      	str	r3, [r2, #48]	; 0x30
 800239a:	4b0f      	ldr	r3, [pc, #60]	; (80023d8 <HAL_UART_MspInit+0x2b0>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80023a6:	2360      	movs	r3, #96	; 0x60
 80023a8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ac:	2302      	movs	r3, #2
 80023ae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b2:	2300      	movs	r3, #0
 80023b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b8:	2303      	movs	r3, #3
 80023ba:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023be:	2307      	movs	r3, #7
 80023c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023c4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80023c8:	4619      	mov	r1, r3
 80023ca:	4809      	ldr	r0, [pc, #36]	; (80023f0 <HAL_UART_MspInit+0x2c8>)
 80023cc:	f000 fd70 	bl	8002eb0 <HAL_GPIO_Init>
}
 80023d0:	e053      	b.n	800247a <HAL_UART_MspInit+0x352>
 80023d2:	bf00      	nop
 80023d4:	40004c00 	.word	0x40004c00
 80023d8:	40023800 	.word	0x40023800
 80023dc:	40020800 	.word	0x40020800
 80023e0:	40005000 	.word	0x40005000
 80023e4:	40020400 	.word	0x40020400
 80023e8:	40011000 	.word	0x40011000
 80023ec:	40004400 	.word	0x40004400
 80023f0:	40020c00 	.word	0x40020c00
  else if(huart->Instance==USART3)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a22      	ldr	r2, [pc, #136]	; (8002484 <HAL_UART_MspInit+0x35c>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d13d      	bne.n	800247a <HAL_UART_MspInit+0x352>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80023fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002402:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002404:	2300      	movs	r3, #0
 8002406:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800240a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800240e:	4618      	mov	r0, r3
 8002410:	f002 fa9c 	bl	800494c <HAL_RCCEx_PeriphCLKConfig>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <HAL_UART_MspInit+0x2f6>
      Error_Handler();
 800241a:	f7ff fb53 	bl	8001ac4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800241e:	4b1a      	ldr	r3, [pc, #104]	; (8002488 <HAL_UART_MspInit+0x360>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002422:	4a19      	ldr	r2, [pc, #100]	; (8002488 <HAL_UART_MspInit+0x360>)
 8002424:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002428:	6413      	str	r3, [r2, #64]	; 0x40
 800242a:	4b17      	ldr	r3, [pc, #92]	; (8002488 <HAL_UART_MspInit+0x360>)
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002436:	4b14      	ldr	r3, [pc, #80]	; (8002488 <HAL_UART_MspInit+0x360>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	4a13      	ldr	r2, [pc, #76]	; (8002488 <HAL_UART_MspInit+0x360>)
 800243c:	f043 0308 	orr.w	r3, r3, #8
 8002440:	6313      	str	r3, [r2, #48]	; 0x30
 8002442:	4b11      	ldr	r3, [pc, #68]	; (8002488 <HAL_UART_MspInit+0x360>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002446:	f003 0308 	and.w	r3, r3, #8
 800244a:	60bb      	str	r3, [r7, #8]
 800244c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800244e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002452:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002456:	2302      	movs	r3, #2
 8002458:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245c:	2300      	movs	r3, #0
 800245e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002462:	2303      	movs	r3, #3
 8002464:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002468:	2307      	movs	r3, #7
 800246a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800246e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002472:	4619      	mov	r1, r3
 8002474:	4805      	ldr	r0, [pc, #20]	; (800248c <HAL_UART_MspInit+0x364>)
 8002476:	f000 fd1b 	bl	8002eb0 <HAL_GPIO_Init>
}
 800247a:	bf00      	nop
 800247c:	37d8      	adds	r7, #216	; 0xd8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	40004800 	.word	0x40004800
 8002488:	40023800 	.word	0x40023800
 800248c:	40020c00 	.word	0x40020c00

08002490 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08e      	sub	sp, #56	; 0x38
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002498:	2300      	movs	r3, #0
 800249a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800249c:	2300      	movs	r3, #0
 800249e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80024a0:	4b33      	ldr	r3, [pc, #204]	; (8002570 <HAL_InitTick+0xe0>)
 80024a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a4:	4a32      	ldr	r2, [pc, #200]	; (8002570 <HAL_InitTick+0xe0>)
 80024a6:	f043 0310 	orr.w	r3, r3, #16
 80024aa:	6413      	str	r3, [r2, #64]	; 0x40
 80024ac:	4b30      	ldr	r3, [pc, #192]	; (8002570 <HAL_InitTick+0xe0>)
 80024ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b0:	f003 0310 	and.w	r3, r3, #16
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80024b8:	f107 0210 	add.w	r2, r7, #16
 80024bc:	f107 0314 	add.w	r3, r7, #20
 80024c0:	4611      	mov	r1, r2
 80024c2:	4618      	mov	r0, r3
 80024c4:	f002 fa10 	bl	80048e8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80024c8:	6a3b      	ldr	r3, [r7, #32]
 80024ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80024cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d103      	bne.n	80024da <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80024d2:	f002 f9e1 	bl	8004898 <HAL_RCC_GetPCLK1Freq>
 80024d6:	6378      	str	r0, [r7, #52]	; 0x34
 80024d8:	e004      	b.n	80024e4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80024da:	f002 f9dd 	bl	8004898 <HAL_RCC_GetPCLK1Freq>
 80024de:	4603      	mov	r3, r0
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024e6:	4a23      	ldr	r2, [pc, #140]	; (8002574 <HAL_InitTick+0xe4>)
 80024e8:	fba2 2303 	umull	r2, r3, r2, r3
 80024ec:	0c9b      	lsrs	r3, r3, #18
 80024ee:	3b01      	subs	r3, #1
 80024f0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80024f2:	4b21      	ldr	r3, [pc, #132]	; (8002578 <HAL_InitTick+0xe8>)
 80024f4:	4a21      	ldr	r2, [pc, #132]	; (800257c <HAL_InitTick+0xec>)
 80024f6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80024f8:	4b1f      	ldr	r3, [pc, #124]	; (8002578 <HAL_InitTick+0xe8>)
 80024fa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024fe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002500:	4a1d      	ldr	r2, [pc, #116]	; (8002578 <HAL_InitTick+0xe8>)
 8002502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002504:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002506:	4b1c      	ldr	r3, [pc, #112]	; (8002578 <HAL_InitTick+0xe8>)
 8002508:	2200      	movs	r2, #0
 800250a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800250c:	4b1a      	ldr	r3, [pc, #104]	; (8002578 <HAL_InitTick+0xe8>)
 800250e:	2200      	movs	r2, #0
 8002510:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002512:	4b19      	ldr	r3, [pc, #100]	; (8002578 <HAL_InitTick+0xe8>)
 8002514:	2200      	movs	r2, #0
 8002516:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002518:	4817      	ldr	r0, [pc, #92]	; (8002578 <HAL_InitTick+0xe8>)
 800251a:	f002 feea 	bl	80052f2 <HAL_TIM_Base_Init>
 800251e:	4603      	mov	r3, r0
 8002520:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002524:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002528:	2b00      	cmp	r3, #0
 800252a:	d11b      	bne.n	8002564 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800252c:	4812      	ldr	r0, [pc, #72]	; (8002578 <HAL_InitTick+0xe8>)
 800252e:	f002 ff37 	bl	80053a0 <HAL_TIM_Base_Start_IT>
 8002532:	4603      	mov	r3, r0
 8002534:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002538:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800253c:	2b00      	cmp	r3, #0
 800253e:	d111      	bne.n	8002564 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002540:	2036      	movs	r0, #54	; 0x36
 8002542:	f000 fc99 	bl	8002e78 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2b0f      	cmp	r3, #15
 800254a:	d808      	bhi.n	800255e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800254c:	2200      	movs	r2, #0
 800254e:	6879      	ldr	r1, [r7, #4]
 8002550:	2036      	movs	r0, #54	; 0x36
 8002552:	f000 fc75 	bl	8002e40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002556:	4a0a      	ldr	r2, [pc, #40]	; (8002580 <HAL_InitTick+0xf0>)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6013      	str	r3, [r2, #0]
 800255c:	e002      	b.n	8002564 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002564:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002568:	4618      	mov	r0, r3
 800256a:	3738      	adds	r7, #56	; 0x38
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40023800 	.word	0x40023800
 8002574:	431bde83 	.word	0x431bde83
 8002578:	20000674 	.word	0x20000674
 800257c:	40001000 	.word	0x40001000
 8002580:	20000008 	.word	0x20000008

08002584 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002588:	e7fe      	b.n	8002588 <NMI_Handler+0x4>

0800258a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258e:	e7fe      	b.n	800258e <HardFault_Handler+0x4>

08002590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002594:	e7fe      	b.n	8002594 <MemManage_Handler+0x4>

08002596 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002596:	b480      	push	{r7}
 8002598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800259a:	e7fe      	b.n	800259a <BusFault_Handler+0x4>

0800259c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025a0:	e7fe      	b.n	80025a0 <UsageFault_Handler+0x4>

080025a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025a2:	b480      	push	{r7}
 80025a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025a6:	bf00      	nop
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_EXTI4_KPAD_IRQ_Pin);
 80025b4:	2010      	movs	r0, #16
 80025b6:	f000 fe5b 	bl	8003270 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80025ba:	bf00      	nop
 80025bc:	bd80      	pop	{r7, pc}
	...

080025c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025c4:	4802      	ldr	r0, [pc, #8]	; (80025d0 <TIM6_DAC_IRQHandler+0x10>)
 80025c6:	f003 f8cb 	bl	8005760 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20000674 	.word	0x20000674

080025d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025dc:	4a14      	ldr	r2, [pc, #80]	; (8002630 <_sbrk+0x5c>)
 80025de:	4b15      	ldr	r3, [pc, #84]	; (8002634 <_sbrk+0x60>)
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025e8:	4b13      	ldr	r3, [pc, #76]	; (8002638 <_sbrk+0x64>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d102      	bne.n	80025f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025f0:	4b11      	ldr	r3, [pc, #68]	; (8002638 <_sbrk+0x64>)
 80025f2:	4a12      	ldr	r2, [pc, #72]	; (800263c <_sbrk+0x68>)
 80025f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025f6:	4b10      	ldr	r3, [pc, #64]	; (8002638 <_sbrk+0x64>)
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4413      	add	r3, r2
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	429a      	cmp	r2, r3
 8002602:	d207      	bcs.n	8002614 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002604:	f007 ff5c 	bl	800a4c0 <__errno>
 8002608:	4603      	mov	r3, r0
 800260a:	220c      	movs	r2, #12
 800260c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800260e:	f04f 33ff 	mov.w	r3, #4294967295
 8002612:	e009      	b.n	8002628 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002614:	4b08      	ldr	r3, [pc, #32]	; (8002638 <_sbrk+0x64>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800261a:	4b07      	ldr	r3, [pc, #28]	; (8002638 <_sbrk+0x64>)
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4413      	add	r3, r2
 8002622:	4a05      	ldr	r2, [pc, #20]	; (8002638 <_sbrk+0x64>)
 8002624:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002626:	68fb      	ldr	r3, [r7, #12]
}
 8002628:	4618      	mov	r0, r3
 800262a:	3718      	adds	r7, #24
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	20080000 	.word	0x20080000
 8002634:	00000400 	.word	0x00000400
 8002638:	200006c0 	.word	0x200006c0
 800263c:	20005190 	.word	0x20005190

08002640 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002644:	4b08      	ldr	r3, [pc, #32]	; (8002668 <SystemInit+0x28>)
 8002646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800264a:	4a07      	ldr	r2, [pc, #28]	; (8002668 <SystemInit+0x28>)
 800264c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002650:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002654:	4b04      	ldr	r3, [pc, #16]	; (8002668 <SystemInit+0x28>)
 8002656:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800265a:	609a      	str	r2, [r3, #8]
#endif
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800266c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002670:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002672:	e003      	b.n	800267c <LoopCopyDataInit>

08002674 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002674:	4b0c      	ldr	r3, [pc, #48]	; (80026a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002676:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002678:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800267a:	3104      	adds	r1, #4

0800267c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800267c:	480b      	ldr	r0, [pc, #44]	; (80026ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800267e:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002680:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002682:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002684:	d3f6      	bcc.n	8002674 <CopyDataInit>
  ldr  r2, =_sbss
 8002686:	4a0b      	ldr	r2, [pc, #44]	; (80026b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002688:	e002      	b.n	8002690 <LoopFillZerobss>

0800268a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800268a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800268c:	f842 3b04 	str.w	r3, [r2], #4

08002690 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002690:	4b09      	ldr	r3, [pc, #36]	; (80026b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002692:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002694:	d3f9      	bcc.n	800268a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002696:	f7ff ffd3 	bl	8002640 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800269a:	f008 f80d 	bl	800a6b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800269e:	f7fe f865 	bl	800076c <main>
  bx  lr    
 80026a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026a4:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80026a8:	0800b830 	.word	0x0800b830
  ldr  r0, =_sdata
 80026ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80026b0:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 80026b4:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 80026b8:	2000518c 	.word	0x2000518c

080026bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026bc:	e7fe      	b.n	80026bc <ADC_IRQHandler>

080026be <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026c2:	2003      	movs	r0, #3
 80026c4:	f000 fbb1 	bl	8002e2a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026c8:	200f      	movs	r0, #15
 80026ca:	f7ff fee1 	bl	8002490 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026ce:	f7ff f9ff 	bl	8001ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026d2:	2300      	movs	r3, #0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026dc:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <HAL_IncTick+0x20>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	461a      	mov	r2, r3
 80026e2:	4b06      	ldr	r3, [pc, #24]	; (80026fc <HAL_IncTick+0x24>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4413      	add	r3, r2
 80026e8:	4a04      	ldr	r2, [pc, #16]	; (80026fc <HAL_IncTick+0x24>)
 80026ea:	6013      	str	r3, [r2, #0]
}
 80026ec:	bf00      	nop
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	2000000c 	.word	0x2000000c
 80026fc:	200006c4 	.word	0x200006c4

08002700 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  return uwTick;
 8002704:	4b03      	ldr	r3, [pc, #12]	; (8002714 <HAL_GetTick+0x14>)
 8002706:	681b      	ldr	r3, [r3, #0]
}
 8002708:	4618      	mov	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	200006c4 	.word	0x200006c4

08002718 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002720:	f7ff ffee 	bl	8002700 <HAL_GetTick>
 8002724:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002730:	d005      	beq.n	800273e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002732:	4b0a      	ldr	r3, [pc, #40]	; (800275c <HAL_Delay+0x44>)
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	461a      	mov	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	4413      	add	r3, r2
 800273c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800273e:	bf00      	nop
 8002740:	f7ff ffde 	bl	8002700 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	429a      	cmp	r2, r3
 800274e:	d8f7      	bhi.n	8002740 <HAL_Delay+0x28>
  {
  }
}
 8002750:	bf00      	nop
 8002752:	bf00      	nop
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	2000000c 	.word	0x2000000c

08002760 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002768:	2300      	movs	r3, #0
 800276a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d101      	bne.n	8002776 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e031      	b.n	80027da <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	2b00      	cmp	r3, #0
 800277c:	d109      	bne.n	8002792 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f7ff f9ce 	bl	8001b20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	f003 0310 	and.w	r3, r3, #16
 800279a:	2b00      	cmp	r3, #0
 800279c:	d116      	bne.n	80027cc <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027a2:	4b10      	ldr	r3, [pc, #64]	; (80027e4 <HAL_ADC_Init+0x84>)
 80027a4:	4013      	ands	r3, r2
 80027a6:	f043 0202 	orr.w	r2, r3, #2
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f970 	bl	8002a94 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	f023 0303 	bic.w	r3, r3, #3
 80027c2:	f043 0201 	orr.w	r2, r3, #1
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	641a      	str	r2, [r3, #64]	; 0x40
 80027ca:	e001      	b.n	80027d0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80027d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	ffffeefd 	.word	0xffffeefd

080027e8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80027f2:	2300      	movs	r3, #0
 80027f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d101      	bne.n	8002804 <HAL_ADC_ConfigChannel+0x1c>
 8002800:	2302      	movs	r3, #2
 8002802:	e136      	b.n	8002a72 <HAL_ADC_ConfigChannel+0x28a>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2b09      	cmp	r3, #9
 8002812:	d93a      	bls.n	800288a <HAL_ADC_ConfigChannel+0xa2>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800281c:	d035      	beq.n	800288a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68d9      	ldr	r1, [r3, #12]
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	b29b      	uxth	r3, r3
 800282a:	461a      	mov	r2, r3
 800282c:	4613      	mov	r3, r2
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	4413      	add	r3, r2
 8002832:	3b1e      	subs	r3, #30
 8002834:	2207      	movs	r2, #7
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43da      	mvns	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	400a      	ands	r2, r1
 8002842:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a8d      	ldr	r2, [pc, #564]	; (8002a80 <HAL_ADC_ConfigChannel+0x298>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d10a      	bne.n	8002864 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68d9      	ldr	r1, [r3, #12]
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	061a      	lsls	r2, r3, #24
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002862:	e035      	b.n	80028d0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68d9      	ldr	r1, [r3, #12]
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	b29b      	uxth	r3, r3
 8002874:	4618      	mov	r0, r3
 8002876:	4603      	mov	r3, r0
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	4403      	add	r3, r0
 800287c:	3b1e      	subs	r3, #30
 800287e:	409a      	lsls	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002888:	e022      	b.n	80028d0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6919      	ldr	r1, [r3, #16]
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	b29b      	uxth	r3, r3
 8002896:	461a      	mov	r2, r3
 8002898:	4613      	mov	r3, r2
 800289a:	005b      	lsls	r3, r3, #1
 800289c:	4413      	add	r3, r2
 800289e:	2207      	movs	r2, #7
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	43da      	mvns	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	400a      	ands	r2, r1
 80028ac:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	6919      	ldr	r1, [r3, #16]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	b29b      	uxth	r3, r3
 80028be:	4618      	mov	r0, r3
 80028c0:	4603      	mov	r3, r0
 80028c2:	005b      	lsls	r3, r3, #1
 80028c4:	4403      	add	r3, r0
 80028c6:	409a      	lsls	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	2b06      	cmp	r3, #6
 80028d6:	d824      	bhi.n	8002922 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685a      	ldr	r2, [r3, #4]
 80028e2:	4613      	mov	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	3b05      	subs	r3, #5
 80028ea:	221f      	movs	r2, #31
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43da      	mvns	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	400a      	ands	r2, r1
 80028f8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	b29b      	uxth	r3, r3
 8002906:	4618      	mov	r0, r3
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	4613      	mov	r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	4413      	add	r3, r2
 8002912:	3b05      	subs	r3, #5
 8002914:	fa00 f203 	lsl.w	r2, r0, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	430a      	orrs	r2, r1
 800291e:	635a      	str	r2, [r3, #52]	; 0x34
 8002920:	e04c      	b.n	80029bc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b0c      	cmp	r3, #12
 8002928:	d824      	bhi.n	8002974 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	4613      	mov	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	4413      	add	r3, r2
 800293a:	3b23      	subs	r3, #35	; 0x23
 800293c:	221f      	movs	r2, #31
 800293e:	fa02 f303 	lsl.w	r3, r2, r3
 8002942:	43da      	mvns	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	400a      	ands	r2, r1
 800294a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	b29b      	uxth	r3, r3
 8002958:	4618      	mov	r0, r3
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	4613      	mov	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4413      	add	r3, r2
 8002964:	3b23      	subs	r3, #35	; 0x23
 8002966:	fa00 f203 	lsl.w	r2, r0, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	430a      	orrs	r2, r1
 8002970:	631a      	str	r2, [r3, #48]	; 0x30
 8002972:	e023      	b.n	80029bc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	4613      	mov	r3, r2
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	4413      	add	r3, r2
 8002984:	3b41      	subs	r3, #65	; 0x41
 8002986:	221f      	movs	r2, #31
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43da      	mvns	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	400a      	ands	r2, r1
 8002994:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	4618      	mov	r0, r3
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	3b41      	subs	r3, #65	; 0x41
 80029b0:	fa00 f203 	lsl.w	r2, r0, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a30      	ldr	r2, [pc, #192]	; (8002a84 <HAL_ADC_ConfigChannel+0x29c>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d10a      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x1f4>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80029ce:	d105      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80029d0:	4b2d      	ldr	r3, [pc, #180]	; (8002a88 <HAL_ADC_ConfigChannel+0x2a0>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	4a2c      	ldr	r2, [pc, #176]	; (8002a88 <HAL_ADC_ConfigChannel+0x2a0>)
 80029d6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80029da:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a28      	ldr	r2, [pc, #160]	; (8002a84 <HAL_ADC_ConfigChannel+0x29c>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d10f      	bne.n	8002a06 <HAL_ADC_ConfigChannel+0x21e>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b12      	cmp	r3, #18
 80029ec:	d10b      	bne.n	8002a06 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80029ee:	4b26      	ldr	r3, [pc, #152]	; (8002a88 <HAL_ADC_ConfigChannel+0x2a0>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	4a25      	ldr	r2, [pc, #148]	; (8002a88 <HAL_ADC_ConfigChannel+0x2a0>)
 80029f4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80029f8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80029fa:	4b23      	ldr	r3, [pc, #140]	; (8002a88 <HAL_ADC_ConfigChannel+0x2a0>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	4a22      	ldr	r2, [pc, #136]	; (8002a88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002a00:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a04:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a1e      	ldr	r2, [pc, #120]	; (8002a84 <HAL_ADC_ConfigChannel+0x29c>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d12b      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x280>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a1a      	ldr	r2, [pc, #104]	; (8002a80 <HAL_ADC_ConfigChannel+0x298>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d003      	beq.n	8002a22 <HAL_ADC_ConfigChannel+0x23a>
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2b11      	cmp	r3, #17
 8002a20:	d122      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002a22:	4b19      	ldr	r3, [pc, #100]	; (8002a88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	4a18      	ldr	r2, [pc, #96]	; (8002a88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002a28:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002a2c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002a2e:	4b16      	ldr	r3, [pc, #88]	; (8002a88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	4a15      	ldr	r2, [pc, #84]	; (8002a88 <HAL_ADC_ConfigChannel+0x2a0>)
 8002a34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a38:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a10      	ldr	r2, [pc, #64]	; (8002a80 <HAL_ADC_ConfigChannel+0x298>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d111      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002a44:	4b11      	ldr	r3, [pc, #68]	; (8002a8c <HAL_ADC_ConfigChannel+0x2a4>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a11      	ldr	r2, [pc, #68]	; (8002a90 <HAL_ADC_ConfigChannel+0x2a8>)
 8002a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4e:	0c9a      	lsrs	r2, r3, #18
 8002a50:	4613      	mov	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4413      	add	r3, r2
 8002a56:	005b      	lsls	r3, r3, #1
 8002a58:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002a5a:	e002      	b.n	8002a62 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1f9      	bne.n	8002a5c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	10000012 	.word	0x10000012
 8002a84:	40012000 	.word	0x40012000
 8002a88:	40012300 	.word	0x40012300
 8002a8c:	20000004 	.word	0x20000004
 8002a90:	431bde83 	.word	0x431bde83

08002a94 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002a9c:	4b78      	ldr	r3, [pc, #480]	; (8002c80 <ADC_Init+0x1ec>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	4a77      	ldr	r2, [pc, #476]	; (8002c80 <ADC_Init+0x1ec>)
 8002aa2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002aa6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002aa8:	4b75      	ldr	r3, [pc, #468]	; (8002c80 <ADC_Init+0x1ec>)
 8002aaa:	685a      	ldr	r2, [r3, #4]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	4973      	ldr	r1, [pc, #460]	; (8002c80 <ADC_Init+0x1ec>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ac4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6859      	ldr	r1, [r3, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	691b      	ldr	r3, [r3, #16]
 8002ad0:	021a      	lsls	r2, r3, #8
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	685a      	ldr	r2, [r3, #4]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002ae8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	6859      	ldr	r1, [r3, #4]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689a      	ldr	r2, [r3, #8]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	689a      	ldr	r2, [r3, #8]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	6899      	ldr	r1, [r3, #8]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b22:	4a58      	ldr	r2, [pc, #352]	; (8002c84 <ADC_Init+0x1f0>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d022      	beq.n	8002b6e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689a      	ldr	r2, [r3, #8]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b36:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6899      	ldr	r1, [r3, #8]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	430a      	orrs	r2, r1
 8002b48:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	6899      	ldr	r1, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	609a      	str	r2, [r3, #8]
 8002b6c:	e00f      	b.n	8002b8e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b7c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b8c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 0202 	bic.w	r2, r2, #2
 8002b9c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	6899      	ldr	r1, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	005a      	lsls	r2, r3, #1
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d01b      	beq.n	8002bf4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	685a      	ldr	r2, [r3, #4]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002bda:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	6859      	ldr	r1, [r3, #4]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be6:	3b01      	subs	r3, #1
 8002be8:	035a      	lsls	r2, r3, #13
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	605a      	str	r2, [r3, #4]
 8002bf2:	e007      	b.n	8002c04 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c02:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002c12:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	69db      	ldr	r3, [r3, #28]
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	051a      	lsls	r2, r3, #20
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	430a      	orrs	r2, r1
 8002c28:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6899      	ldr	r1, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c46:	025a      	lsls	r2, r3, #9
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689a      	ldr	r2, [r3, #8]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6899      	ldr	r1, [r3, #8]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	029a      	lsls	r2, r3, #10
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	430a      	orrs	r2, r1
 8002c72:	609a      	str	r2, [r3, #8]
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	40012300 	.word	0x40012300
 8002c84:	0f000001 	.word	0x0f000001

08002c88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c98:	4b0b      	ldr	r3, [pc, #44]	; (8002cc8 <__NVIC_SetPriorityGrouping+0x40>)
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c9e:	68ba      	ldr	r2, [r7, #8]
 8002ca0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002cb0:	4b06      	ldr	r3, [pc, #24]	; (8002ccc <__NVIC_SetPriorityGrouping+0x44>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cb6:	4a04      	ldr	r2, [pc, #16]	; (8002cc8 <__NVIC_SetPriorityGrouping+0x40>)
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	60d3      	str	r3, [r2, #12]
}
 8002cbc:	bf00      	nop
 8002cbe:	3714      	adds	r7, #20
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	e000ed00 	.word	0xe000ed00
 8002ccc:	05fa0000 	.word	0x05fa0000

08002cd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cd4:	4b04      	ldr	r3, [pc, #16]	; (8002ce8 <__NVIC_GetPriorityGrouping+0x18>)
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	0a1b      	lsrs	r3, r3, #8
 8002cda:	f003 0307 	and.w	r3, r3, #7
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	e000ed00 	.word	0xe000ed00

08002cec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	db0b      	blt.n	8002d16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cfe:	79fb      	ldrb	r3, [r7, #7]
 8002d00:	f003 021f 	and.w	r2, r3, #31
 8002d04:	4907      	ldr	r1, [pc, #28]	; (8002d24 <__NVIC_EnableIRQ+0x38>)
 8002d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0a:	095b      	lsrs	r3, r3, #5
 8002d0c:	2001      	movs	r0, #1
 8002d0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d16:	bf00      	nop
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	e000e100 	.word	0xe000e100

08002d28 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	db12      	blt.n	8002d60 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d3a:	79fb      	ldrb	r3, [r7, #7]
 8002d3c:	f003 021f 	and.w	r2, r3, #31
 8002d40:	490a      	ldr	r1, [pc, #40]	; (8002d6c <__NVIC_DisableIRQ+0x44>)
 8002d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d46:	095b      	lsrs	r3, r3, #5
 8002d48:	2001      	movs	r0, #1
 8002d4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d4e:	3320      	adds	r3, #32
 8002d50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002d54:	f3bf 8f4f 	dsb	sy
}
 8002d58:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d5a:	f3bf 8f6f 	isb	sy
}
 8002d5e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr
 8002d6c:	e000e100 	.word	0xe000e100

08002d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	4603      	mov	r3, r0
 8002d78:	6039      	str	r1, [r7, #0]
 8002d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	db0a      	blt.n	8002d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	b2da      	uxtb	r2, r3
 8002d88:	490c      	ldr	r1, [pc, #48]	; (8002dbc <__NVIC_SetPriority+0x4c>)
 8002d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8e:	0112      	lsls	r2, r2, #4
 8002d90:	b2d2      	uxtb	r2, r2
 8002d92:	440b      	add	r3, r1
 8002d94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d98:	e00a      	b.n	8002db0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	b2da      	uxtb	r2, r3
 8002d9e:	4908      	ldr	r1, [pc, #32]	; (8002dc0 <__NVIC_SetPriority+0x50>)
 8002da0:	79fb      	ldrb	r3, [r7, #7]
 8002da2:	f003 030f 	and.w	r3, r3, #15
 8002da6:	3b04      	subs	r3, #4
 8002da8:	0112      	lsls	r2, r2, #4
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	440b      	add	r3, r1
 8002dae:	761a      	strb	r2, [r3, #24]
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr
 8002dbc:	e000e100 	.word	0xe000e100
 8002dc0:	e000ed00 	.word	0xe000ed00

08002dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b089      	sub	sp, #36	; 0x24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f003 0307 	and.w	r3, r3, #7
 8002dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	f1c3 0307 	rsb	r3, r3, #7
 8002dde:	2b04      	cmp	r3, #4
 8002de0:	bf28      	it	cs
 8002de2:	2304      	movcs	r3, #4
 8002de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	3304      	adds	r3, #4
 8002dea:	2b06      	cmp	r3, #6
 8002dec:	d902      	bls.n	8002df4 <NVIC_EncodePriority+0x30>
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	3b03      	subs	r3, #3
 8002df2:	e000      	b.n	8002df6 <NVIC_EncodePriority+0x32>
 8002df4:	2300      	movs	r3, #0
 8002df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002df8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002e02:	43da      	mvns	r2, r3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	401a      	ands	r2, r3
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	fa01 f303 	lsl.w	r3, r1, r3
 8002e16:	43d9      	mvns	r1, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e1c:	4313      	orrs	r3, r2
         );
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3724      	adds	r7, #36	; 0x24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	b082      	sub	sp, #8
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f7ff ff28 	bl	8002c88 <__NVIC_SetPriorityGrouping>
}
 8002e38:	bf00      	nop
 8002e3a:	3708      	adds	r7, #8
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b086      	sub	sp, #24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
 8002e4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e52:	f7ff ff3d 	bl	8002cd0 <__NVIC_GetPriorityGrouping>
 8002e56:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	68b9      	ldr	r1, [r7, #8]
 8002e5c:	6978      	ldr	r0, [r7, #20]
 8002e5e:	f7ff ffb1 	bl	8002dc4 <NVIC_EncodePriority>
 8002e62:	4602      	mov	r2, r0
 8002e64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e68:	4611      	mov	r1, r2
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff ff80 	bl	8002d70 <__NVIC_SetPriority>
}
 8002e70:	bf00      	nop
 8002e72:	3718      	adds	r7, #24
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	4603      	mov	r3, r0
 8002e80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7ff ff30 	bl	8002cec <__NVIC_EnableIRQ>
}
 8002e8c:	bf00      	nop
 8002e8e:	3708      	adds	r7, #8
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff ff40 	bl	8002d28 <__NVIC_DisableIRQ>
}
 8002ea8:	bf00      	nop
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b089      	sub	sp, #36	; 0x24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002eca:	2300      	movs	r3, #0
 8002ecc:	61fb      	str	r3, [r7, #28]
 8002ece:	e175      	b.n	80031bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	697a      	ldr	r2, [r7, #20]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	f040 8164 	bne.w	80031b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f003 0303 	and.w	r3, r3, #3
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d005      	beq.n	8002f06 <HAL_GPIO_Init+0x56>
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f003 0303 	and.w	r3, r3, #3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d130      	bne.n	8002f68 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	2203      	movs	r2, #3
 8002f12:	fa02 f303 	lsl.w	r3, r2, r3
 8002f16:	43db      	mvns	r3, r3
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	68da      	ldr	r2, [r3, #12]
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2a:	69ba      	ldr	r2, [r7, #24]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	091b      	lsrs	r3, r3, #4
 8002f52:	f003 0201 	and.w	r2, r3, #1
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f003 0303 	and.w	r3, r3, #3
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	d017      	beq.n	8002fa4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	2203      	movs	r2, #3
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	69ba      	ldr	r2, [r7, #24]
 8002fa2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f003 0303 	and.w	r3, r3, #3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d123      	bne.n	8002ff8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	08da      	lsrs	r2, r3, #3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	3208      	adds	r2, #8
 8002fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	f003 0307 	and.w	r3, r3, #7
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	220f      	movs	r2, #15
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	43db      	mvns	r3, r3
 8002fce:	69ba      	ldr	r2, [r7, #24]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	691a      	ldr	r2, [r3, #16]
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	f003 0307 	and.w	r3, r3, #7
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	08da      	lsrs	r2, r3, #3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	3208      	adds	r2, #8
 8002ff2:	69b9      	ldr	r1, [r7, #24]
 8002ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	2203      	movs	r2, #3
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	43db      	mvns	r3, r3
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	4013      	ands	r3, r2
 800300e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f003 0203 	and.w	r2, r3, #3
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	4313      	orrs	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003034:	2b00      	cmp	r3, #0
 8003036:	f000 80be 	beq.w	80031b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800303a:	4b66      	ldr	r3, [pc, #408]	; (80031d4 <HAL_GPIO_Init+0x324>)
 800303c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800303e:	4a65      	ldr	r2, [pc, #404]	; (80031d4 <HAL_GPIO_Init+0x324>)
 8003040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003044:	6453      	str	r3, [r2, #68]	; 0x44
 8003046:	4b63      	ldr	r3, [pc, #396]	; (80031d4 <HAL_GPIO_Init+0x324>)
 8003048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800304e:	60fb      	str	r3, [r7, #12]
 8003050:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003052:	4a61      	ldr	r2, [pc, #388]	; (80031d8 <HAL_GPIO_Init+0x328>)
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	089b      	lsrs	r3, r3, #2
 8003058:	3302      	adds	r3, #2
 800305a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800305e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	f003 0303 	and.w	r3, r3, #3
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	220f      	movs	r2, #15
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	43db      	mvns	r3, r3
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	4013      	ands	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a58      	ldr	r2, [pc, #352]	; (80031dc <HAL_GPIO_Init+0x32c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d037      	beq.n	80030ee <HAL_GPIO_Init+0x23e>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a57      	ldr	r2, [pc, #348]	; (80031e0 <HAL_GPIO_Init+0x330>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d031      	beq.n	80030ea <HAL_GPIO_Init+0x23a>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a56      	ldr	r2, [pc, #344]	; (80031e4 <HAL_GPIO_Init+0x334>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d02b      	beq.n	80030e6 <HAL_GPIO_Init+0x236>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a55      	ldr	r2, [pc, #340]	; (80031e8 <HAL_GPIO_Init+0x338>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d025      	beq.n	80030e2 <HAL_GPIO_Init+0x232>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a54      	ldr	r2, [pc, #336]	; (80031ec <HAL_GPIO_Init+0x33c>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d01f      	beq.n	80030de <HAL_GPIO_Init+0x22e>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a53      	ldr	r2, [pc, #332]	; (80031f0 <HAL_GPIO_Init+0x340>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d019      	beq.n	80030da <HAL_GPIO_Init+0x22a>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a52      	ldr	r2, [pc, #328]	; (80031f4 <HAL_GPIO_Init+0x344>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d013      	beq.n	80030d6 <HAL_GPIO_Init+0x226>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a51      	ldr	r2, [pc, #324]	; (80031f8 <HAL_GPIO_Init+0x348>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d00d      	beq.n	80030d2 <HAL_GPIO_Init+0x222>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a50      	ldr	r2, [pc, #320]	; (80031fc <HAL_GPIO_Init+0x34c>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d007      	beq.n	80030ce <HAL_GPIO_Init+0x21e>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a4f      	ldr	r2, [pc, #316]	; (8003200 <HAL_GPIO_Init+0x350>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d101      	bne.n	80030ca <HAL_GPIO_Init+0x21a>
 80030c6:	2309      	movs	r3, #9
 80030c8:	e012      	b.n	80030f0 <HAL_GPIO_Init+0x240>
 80030ca:	230a      	movs	r3, #10
 80030cc:	e010      	b.n	80030f0 <HAL_GPIO_Init+0x240>
 80030ce:	2308      	movs	r3, #8
 80030d0:	e00e      	b.n	80030f0 <HAL_GPIO_Init+0x240>
 80030d2:	2307      	movs	r3, #7
 80030d4:	e00c      	b.n	80030f0 <HAL_GPIO_Init+0x240>
 80030d6:	2306      	movs	r3, #6
 80030d8:	e00a      	b.n	80030f0 <HAL_GPIO_Init+0x240>
 80030da:	2305      	movs	r3, #5
 80030dc:	e008      	b.n	80030f0 <HAL_GPIO_Init+0x240>
 80030de:	2304      	movs	r3, #4
 80030e0:	e006      	b.n	80030f0 <HAL_GPIO_Init+0x240>
 80030e2:	2303      	movs	r3, #3
 80030e4:	e004      	b.n	80030f0 <HAL_GPIO_Init+0x240>
 80030e6:	2302      	movs	r3, #2
 80030e8:	e002      	b.n	80030f0 <HAL_GPIO_Init+0x240>
 80030ea:	2301      	movs	r3, #1
 80030ec:	e000      	b.n	80030f0 <HAL_GPIO_Init+0x240>
 80030ee:	2300      	movs	r3, #0
 80030f0:	69fa      	ldr	r2, [r7, #28]
 80030f2:	f002 0203 	and.w	r2, r2, #3
 80030f6:	0092      	lsls	r2, r2, #2
 80030f8:	4093      	lsls	r3, r2
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003100:	4935      	ldr	r1, [pc, #212]	; (80031d8 <HAL_GPIO_Init+0x328>)
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	089b      	lsrs	r3, r3, #2
 8003106:	3302      	adds	r3, #2
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800310e:	4b3d      	ldr	r3, [pc, #244]	; (8003204 <HAL_GPIO_Init+0x354>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	43db      	mvns	r3, r3
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	4013      	ands	r3, r2
 800311c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d003      	beq.n	8003132 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800312a:	69ba      	ldr	r2, [r7, #24]
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	4313      	orrs	r3, r2
 8003130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003132:	4a34      	ldr	r2, [pc, #208]	; (8003204 <HAL_GPIO_Init+0x354>)
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003138:	4b32      	ldr	r3, [pc, #200]	; (8003204 <HAL_GPIO_Init+0x354>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	43db      	mvns	r3, r3
 8003142:	69ba      	ldr	r2, [r7, #24]
 8003144:	4013      	ands	r3, r2
 8003146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d003      	beq.n	800315c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	4313      	orrs	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800315c:	4a29      	ldr	r2, [pc, #164]	; (8003204 <HAL_GPIO_Init+0x354>)
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003162:	4b28      	ldr	r3, [pc, #160]	; (8003204 <HAL_GPIO_Init+0x354>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	43db      	mvns	r3, r3
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	4013      	ands	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	4313      	orrs	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003186:	4a1f      	ldr	r2, [pc, #124]	; (8003204 <HAL_GPIO_Init+0x354>)
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800318c:	4b1d      	ldr	r3, [pc, #116]	; (8003204 <HAL_GPIO_Init+0x354>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	43db      	mvns	r3, r3
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	4013      	ands	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d003      	beq.n	80031b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031b0:	4a14      	ldr	r2, [pc, #80]	; (8003204 <HAL_GPIO_Init+0x354>)
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	3301      	adds	r3, #1
 80031ba:	61fb      	str	r3, [r7, #28]
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	2b0f      	cmp	r3, #15
 80031c0:	f67f ae86 	bls.w	8002ed0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80031c4:	bf00      	nop
 80031c6:	bf00      	nop
 80031c8:	3724      	adds	r7, #36	; 0x24
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	40023800 	.word	0x40023800
 80031d8:	40013800 	.word	0x40013800
 80031dc:	40020000 	.word	0x40020000
 80031e0:	40020400 	.word	0x40020400
 80031e4:	40020800 	.word	0x40020800
 80031e8:	40020c00 	.word	0x40020c00
 80031ec:	40021000 	.word	0x40021000
 80031f0:	40021400 	.word	0x40021400
 80031f4:	40021800 	.word	0x40021800
 80031f8:	40021c00 	.word	0x40021c00
 80031fc:	40022000 	.word	0x40022000
 8003200:	40022400 	.word	0x40022400
 8003204:	40013c00 	.word	0x40013c00

08003208 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	460b      	mov	r3, r1
 8003212:	807b      	strh	r3, [r7, #2]
 8003214:	4613      	mov	r3, r2
 8003216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003218:	787b      	ldrb	r3, [r7, #1]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d003      	beq.n	8003226 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800321e:	887a      	ldrh	r2, [r7, #2]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003224:	e003      	b.n	800322e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003226:	887b      	ldrh	r3, [r7, #2]
 8003228:	041a      	lsls	r2, r3, #16
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	619a      	str	r2, [r3, #24]
}
 800322e:	bf00      	nop
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr

0800323a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800323a:	b480      	push	{r7}
 800323c:	b085      	sub	sp, #20
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
 8003242:	460b      	mov	r3, r1
 8003244:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800324c:	887a      	ldrh	r2, [r7, #2]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	4013      	ands	r3, r2
 8003252:	041a      	lsls	r2, r3, #16
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	43d9      	mvns	r1, r3
 8003258:	887b      	ldrh	r3, [r7, #2]
 800325a:	400b      	ands	r3, r1
 800325c:	431a      	orrs	r2, r3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	619a      	str	r2, [r3, #24]
}
 8003262:	bf00      	nop
 8003264:	3714      	adds	r7, #20
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
	...

08003270 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800327a:	4b08      	ldr	r3, [pc, #32]	; (800329c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800327c:	695a      	ldr	r2, [r3, #20]
 800327e:	88fb      	ldrh	r3, [r7, #6]
 8003280:	4013      	ands	r3, r2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d006      	beq.n	8003294 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003286:	4a05      	ldr	r2, [pc, #20]	; (800329c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003288:	88fb      	ldrh	r3, [r7, #6]
 800328a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800328c:	88fb      	ldrh	r3, [r7, #6]
 800328e:	4618      	mov	r0, r3
 8003290:	f7fd f9cc 	bl	800062c <HAL_GPIO_EXTI_Callback>
  }
}
 8003294:	bf00      	nop
 8003296:	3708      	adds	r7, #8
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	40013c00 	.word	0x40013c00

080032a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d101      	bne.n	80032b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e07f      	b.n	80033b2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d106      	bne.n	80032cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f7fe fc6a 	bl	8001ba0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2224      	movs	r2, #36	; 0x24
 80032d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f022 0201 	bic.w	r2, r2, #1
 80032e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80032f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689a      	ldr	r2, [r3, #8]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003300:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	2b01      	cmp	r3, #1
 8003308:	d107      	bne.n	800331a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	689a      	ldr	r2, [r3, #8]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003316:	609a      	str	r2, [r3, #8]
 8003318:	e006      	b.n	8003328 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003326:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	2b02      	cmp	r3, #2
 800332e:	d104      	bne.n	800333a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003338:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6859      	ldr	r1, [r3, #4]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	4b1d      	ldr	r3, [pc, #116]	; (80033bc <HAL_I2C_Init+0x11c>)
 8003346:	430b      	orrs	r3, r1
 8003348:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68da      	ldr	r2, [r3, #12]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003358:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	691a      	ldr	r2, [r3, #16]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	430a      	orrs	r2, r1
 8003372:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	69d9      	ldr	r1, [r3, #28]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a1a      	ldr	r2, [r3, #32]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	430a      	orrs	r2, r1
 8003382:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f042 0201 	orr.w	r2, r2, #1
 8003392:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2220      	movs	r2, #32
 800339e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80033b0:	2300      	movs	r3, #0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	02008000 	.word	0x02008000

080033c0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b088      	sub	sp, #32
 80033c4:	af02      	add	r7, sp, #8
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	4608      	mov	r0, r1
 80033ca:	4611      	mov	r1, r2
 80033cc:	461a      	mov	r2, r3
 80033ce:	4603      	mov	r3, r0
 80033d0:	817b      	strh	r3, [r7, #10]
 80033d2:	460b      	mov	r3, r1
 80033d4:	813b      	strh	r3, [r7, #8]
 80033d6:	4613      	mov	r3, r2
 80033d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b20      	cmp	r3, #32
 80033e4:	f040 80f9 	bne.w	80035da <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80033e8:	6a3b      	ldr	r3, [r7, #32]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d002      	beq.n	80033f4 <HAL_I2C_Mem_Write+0x34>
 80033ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d105      	bne.n	8003400 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033fa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e0ed      	b.n	80035dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003406:	2b01      	cmp	r3, #1
 8003408:	d101      	bne.n	800340e <HAL_I2C_Mem_Write+0x4e>
 800340a:	2302      	movs	r3, #2
 800340c:	e0e6      	b.n	80035dc <HAL_I2C_Mem_Write+0x21c>
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003416:	f7ff f973 	bl	8002700 <HAL_GetTick>
 800341a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	9300      	str	r3, [sp, #0]
 8003420:	2319      	movs	r3, #25
 8003422:	2201      	movs	r2, #1
 8003424:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003428:	68f8      	ldr	r0, [r7, #12]
 800342a:	f000 fac3 	bl	80039b4 <I2C_WaitOnFlagUntilTimeout>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e0d1      	b.n	80035dc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2221      	movs	r2, #33	; 0x21
 800343c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2240      	movs	r2, #64	; 0x40
 8003444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6a3a      	ldr	r2, [r7, #32]
 8003452:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003458:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003460:	88f8      	ldrh	r0, [r7, #6]
 8003462:	893a      	ldrh	r2, [r7, #8]
 8003464:	8979      	ldrh	r1, [r7, #10]
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	9301      	str	r3, [sp, #4]
 800346a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	4603      	mov	r3, r0
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f000 f9d3 	bl	800381c <I2C_RequestMemoryWrite>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d005      	beq.n	8003488 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e0a9      	b.n	80035dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800348c:	b29b      	uxth	r3, r3
 800348e:	2bff      	cmp	r3, #255	; 0xff
 8003490:	d90e      	bls.n	80034b0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	22ff      	movs	r2, #255	; 0xff
 8003496:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800349c:	b2da      	uxtb	r2, r3
 800349e:	8979      	ldrh	r1, [r7, #10]
 80034a0:	2300      	movs	r3, #0
 80034a2:	9300      	str	r3, [sp, #0]
 80034a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034a8:	68f8      	ldr	r0, [r7, #12]
 80034aa:	f000 fc1f 	bl	8003cec <I2C_TransferConfig>
 80034ae:	e00f      	b.n	80034d0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	8979      	ldrh	r1, [r7, #10]
 80034c2:	2300      	movs	r3, #0
 80034c4:	9300      	str	r3, [sp, #0]
 80034c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034ca:	68f8      	ldr	r0, [r7, #12]
 80034cc:	f000 fc0e 	bl	8003cec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f000 faad 	bl	8003a34 <I2C_WaitOnTXISFlagUntilTimeout>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e07b      	b.n	80035dc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e8:	781a      	ldrb	r2, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f4:	1c5a      	adds	r2, r3, #1
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034fe:	b29b      	uxth	r3, r3
 8003500:	3b01      	subs	r3, #1
 8003502:	b29a      	uxth	r2, r3
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800350c:	3b01      	subs	r3, #1
 800350e:	b29a      	uxth	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d034      	beq.n	8003588 <HAL_I2C_Mem_Write+0x1c8>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003522:	2b00      	cmp	r3, #0
 8003524:	d130      	bne.n	8003588 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	9300      	str	r3, [sp, #0]
 800352a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800352c:	2200      	movs	r2, #0
 800352e:	2180      	movs	r1, #128	; 0x80
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 fa3f 	bl	80039b4 <I2C_WaitOnFlagUntilTimeout>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e04d      	b.n	80035dc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003544:	b29b      	uxth	r3, r3
 8003546:	2bff      	cmp	r3, #255	; 0xff
 8003548:	d90e      	bls.n	8003568 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	22ff      	movs	r2, #255	; 0xff
 800354e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003554:	b2da      	uxtb	r2, r3
 8003556:	8979      	ldrh	r1, [r7, #10]
 8003558:	2300      	movs	r3, #0
 800355a:	9300      	str	r3, [sp, #0]
 800355c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f000 fbc3 	bl	8003cec <I2C_TransferConfig>
 8003566:	e00f      	b.n	8003588 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800356c:	b29a      	uxth	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003576:	b2da      	uxtb	r2, r3
 8003578:	8979      	ldrh	r1, [r7, #10]
 800357a:	2300      	movs	r3, #0
 800357c:	9300      	str	r3, [sp, #0]
 800357e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 fbb2 	bl	8003cec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800358c:	b29b      	uxth	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d19e      	bne.n	80034d0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003592:	697a      	ldr	r2, [r7, #20]
 8003594:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 fa8c 	bl	8003ab4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e01a      	b.n	80035dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2220      	movs	r2, #32
 80035ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	6859      	ldr	r1, [r3, #4]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	4b0a      	ldr	r3, [pc, #40]	; (80035e4 <HAL_I2C_Mem_Write+0x224>)
 80035ba:	400b      	ands	r3, r1
 80035bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2220      	movs	r2, #32
 80035c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80035d6:	2300      	movs	r3, #0
 80035d8:	e000      	b.n	80035dc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80035da:	2302      	movs	r3, #2
  }
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	fe00e800 	.word	0xfe00e800

080035e8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b088      	sub	sp, #32
 80035ec:	af02      	add	r7, sp, #8
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	4608      	mov	r0, r1
 80035f2:	4611      	mov	r1, r2
 80035f4:	461a      	mov	r2, r3
 80035f6:	4603      	mov	r3, r0
 80035f8:	817b      	strh	r3, [r7, #10]
 80035fa:	460b      	mov	r3, r1
 80035fc:	813b      	strh	r3, [r7, #8]
 80035fe:	4613      	mov	r3, r2
 8003600:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b20      	cmp	r3, #32
 800360c:	f040 80fd 	bne.w	800380a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d002      	beq.n	800361c <HAL_I2C_Mem_Read+0x34>
 8003616:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003618:	2b00      	cmp	r3, #0
 800361a:	d105      	bne.n	8003628 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003622:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e0f1      	b.n	800380c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800362e:	2b01      	cmp	r3, #1
 8003630:	d101      	bne.n	8003636 <HAL_I2C_Mem_Read+0x4e>
 8003632:	2302      	movs	r3, #2
 8003634:	e0ea      	b.n	800380c <HAL_I2C_Mem_Read+0x224>
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2201      	movs	r2, #1
 800363a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800363e:	f7ff f85f 	bl	8002700 <HAL_GetTick>
 8003642:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	2319      	movs	r3, #25
 800364a:	2201      	movs	r2, #1
 800364c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	f000 f9af 	bl	80039b4 <I2C_WaitOnFlagUntilTimeout>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0d5      	b.n	800380c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2222      	movs	r2, #34	; 0x22
 8003664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2240      	movs	r2, #64	; 0x40
 800366c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6a3a      	ldr	r2, [r7, #32]
 800367a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003680:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003688:	88f8      	ldrh	r0, [r7, #6]
 800368a:	893a      	ldrh	r2, [r7, #8]
 800368c:	8979      	ldrh	r1, [r7, #10]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	9301      	str	r3, [sp, #4]
 8003692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003694:	9300      	str	r3, [sp, #0]
 8003696:	4603      	mov	r3, r0
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 f913 	bl	80038c4 <I2C_RequestMemoryRead>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d005      	beq.n	80036b0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e0ad      	b.n	800380c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	2bff      	cmp	r3, #255	; 0xff
 80036b8:	d90e      	bls.n	80036d8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	22ff      	movs	r2, #255	; 0xff
 80036be:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036c4:	b2da      	uxtb	r2, r3
 80036c6:	8979      	ldrh	r1, [r7, #10]
 80036c8:	4b52      	ldr	r3, [pc, #328]	; (8003814 <HAL_I2C_Mem_Read+0x22c>)
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 fb0b 	bl	8003cec <I2C_TransferConfig>
 80036d6:	e00f      	b.n	80036f8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036dc:	b29a      	uxth	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e6:	b2da      	uxtb	r2, r3
 80036e8:	8979      	ldrh	r1, [r7, #10]
 80036ea:	4b4a      	ldr	r3, [pc, #296]	; (8003814 <HAL_I2C_Mem_Read+0x22c>)
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f000 fafa 	bl	8003cec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036fe:	2200      	movs	r2, #0
 8003700:	2104      	movs	r1, #4
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f000 f956 	bl	80039b4 <I2C_WaitOnFlagUntilTimeout>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e07c      	b.n	800380c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003724:	1c5a      	adds	r2, r3, #1
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003748:	b29b      	uxth	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d034      	beq.n	80037b8 <HAL_I2C_Mem_Read+0x1d0>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003752:	2b00      	cmp	r3, #0
 8003754:	d130      	bne.n	80037b8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800375c:	2200      	movs	r2, #0
 800375e:	2180      	movs	r1, #128	; 0x80
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	f000 f927 	bl	80039b4 <I2C_WaitOnFlagUntilTimeout>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e04d      	b.n	800380c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003774:	b29b      	uxth	r3, r3
 8003776:	2bff      	cmp	r3, #255	; 0xff
 8003778:	d90e      	bls.n	8003798 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	22ff      	movs	r2, #255	; 0xff
 800377e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003784:	b2da      	uxtb	r2, r3
 8003786:	8979      	ldrh	r1, [r7, #10]
 8003788:	2300      	movs	r3, #0
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f000 faab 	bl	8003cec <I2C_TransferConfig>
 8003796:	e00f      	b.n	80037b8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800379c:	b29a      	uxth	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037a6:	b2da      	uxtb	r2, r3
 80037a8:	8979      	ldrh	r1, [r7, #10]
 80037aa:	2300      	movs	r3, #0
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f000 fa9a 	bl	8003cec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037bc:	b29b      	uxth	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d19a      	bne.n	80036f8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037c2:	697a      	ldr	r2, [r7, #20]
 80037c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f000 f974 	bl	8003ab4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e01a      	b.n	800380c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2220      	movs	r2, #32
 80037dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6859      	ldr	r1, [r3, #4]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	4b0b      	ldr	r3, [pc, #44]	; (8003818 <HAL_I2C_Mem_Read+0x230>)
 80037ea:	400b      	ands	r3, r1
 80037ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003806:	2300      	movs	r3, #0
 8003808:	e000      	b.n	800380c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800380a:	2302      	movs	r3, #2
  }
}
 800380c:	4618      	mov	r0, r3
 800380e:	3718      	adds	r7, #24
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	80002400 	.word	0x80002400
 8003818:	fe00e800 	.word	0xfe00e800

0800381c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af02      	add	r7, sp, #8
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	4608      	mov	r0, r1
 8003826:	4611      	mov	r1, r2
 8003828:	461a      	mov	r2, r3
 800382a:	4603      	mov	r3, r0
 800382c:	817b      	strh	r3, [r7, #10]
 800382e:	460b      	mov	r3, r1
 8003830:	813b      	strh	r3, [r7, #8]
 8003832:	4613      	mov	r3, r2
 8003834:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003836:	88fb      	ldrh	r3, [r7, #6]
 8003838:	b2da      	uxtb	r2, r3
 800383a:	8979      	ldrh	r1, [r7, #10]
 800383c:	4b20      	ldr	r3, [pc, #128]	; (80038c0 <I2C_RequestMemoryWrite+0xa4>)
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003844:	68f8      	ldr	r0, [r7, #12]
 8003846:	f000 fa51 	bl	8003cec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800384a:	69fa      	ldr	r2, [r7, #28]
 800384c:	69b9      	ldr	r1, [r7, #24]
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	f000 f8f0 	bl	8003a34 <I2C_WaitOnTXISFlagUntilTimeout>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e02c      	b.n	80038b8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800385e:	88fb      	ldrh	r3, [r7, #6]
 8003860:	2b01      	cmp	r3, #1
 8003862:	d105      	bne.n	8003870 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003864:	893b      	ldrh	r3, [r7, #8]
 8003866:	b2da      	uxtb	r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	629a      	str	r2, [r3, #40]	; 0x28
 800386e:	e015      	b.n	800389c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003870:	893b      	ldrh	r3, [r7, #8]
 8003872:	0a1b      	lsrs	r3, r3, #8
 8003874:	b29b      	uxth	r3, r3
 8003876:	b2da      	uxtb	r2, r3
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800387e:	69fa      	ldr	r2, [r7, #28]
 8003880:	69b9      	ldr	r1, [r7, #24]
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f000 f8d6 	bl	8003a34 <I2C_WaitOnTXISFlagUntilTimeout>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e012      	b.n	80038b8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003892:	893b      	ldrh	r3, [r7, #8]
 8003894:	b2da      	uxtb	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	2200      	movs	r2, #0
 80038a4:	2180      	movs	r1, #128	; 0x80
 80038a6:	68f8      	ldr	r0, [r7, #12]
 80038a8:	f000 f884 	bl	80039b4 <I2C_WaitOnFlagUntilTimeout>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e000      	b.n	80038b8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	80002000 	.word	0x80002000

080038c4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af02      	add	r7, sp, #8
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	4608      	mov	r0, r1
 80038ce:	4611      	mov	r1, r2
 80038d0:	461a      	mov	r2, r3
 80038d2:	4603      	mov	r3, r0
 80038d4:	817b      	strh	r3, [r7, #10]
 80038d6:	460b      	mov	r3, r1
 80038d8:	813b      	strh	r3, [r7, #8]
 80038da:	4613      	mov	r3, r2
 80038dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80038de:	88fb      	ldrh	r3, [r7, #6]
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	8979      	ldrh	r1, [r7, #10]
 80038e4:	4b20      	ldr	r3, [pc, #128]	; (8003968 <I2C_RequestMemoryRead+0xa4>)
 80038e6:	9300      	str	r3, [sp, #0]
 80038e8:	2300      	movs	r3, #0
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	f000 f9fe 	bl	8003cec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038f0:	69fa      	ldr	r2, [r7, #28]
 80038f2:	69b9      	ldr	r1, [r7, #24]
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f000 f89d 	bl	8003a34 <I2C_WaitOnTXISFlagUntilTimeout>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e02c      	b.n	800395e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003904:	88fb      	ldrh	r3, [r7, #6]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d105      	bne.n	8003916 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800390a:	893b      	ldrh	r3, [r7, #8]
 800390c:	b2da      	uxtb	r2, r3
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	629a      	str	r2, [r3, #40]	; 0x28
 8003914:	e015      	b.n	8003942 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003916:	893b      	ldrh	r3, [r7, #8]
 8003918:	0a1b      	lsrs	r3, r3, #8
 800391a:	b29b      	uxth	r3, r3
 800391c:	b2da      	uxtb	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003924:	69fa      	ldr	r2, [r7, #28]
 8003926:	69b9      	ldr	r1, [r7, #24]
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f000 f883 	bl	8003a34 <I2C_WaitOnTXISFlagUntilTimeout>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e012      	b.n	800395e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003938:	893b      	ldrh	r3, [r7, #8]
 800393a:	b2da      	uxtb	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	2200      	movs	r2, #0
 800394a:	2140      	movs	r1, #64	; 0x40
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f000 f831 	bl	80039b4 <I2C_WaitOnFlagUntilTimeout>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e000      	b.n	800395e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3710      	adds	r7, #16
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	80002000 	.word	0x80002000

0800396c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b02      	cmp	r3, #2
 8003980:	d103      	bne.n	800398a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2200      	movs	r2, #0
 8003988:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	699b      	ldr	r3, [r3, #24]
 8003990:	f003 0301 	and.w	r3, r3, #1
 8003994:	2b01      	cmp	r3, #1
 8003996:	d007      	beq.n	80039a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	699a      	ldr	r2, [r3, #24]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f042 0201 	orr.w	r2, r2, #1
 80039a6:	619a      	str	r2, [r3, #24]
  }
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	603b      	str	r3, [r7, #0]
 80039c0:	4613      	mov	r3, r2
 80039c2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039c4:	e022      	b.n	8003a0c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039cc:	d01e      	beq.n	8003a0c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ce:	f7fe fe97 	bl	8002700 <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	683a      	ldr	r2, [r7, #0]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d302      	bcc.n	80039e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d113      	bne.n	8003a0c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039e8:	f043 0220 	orr.w	r2, r3, #32
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2220      	movs	r2, #32
 80039f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e00f      	b.n	8003a2c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	699a      	ldr	r2, [r3, #24]
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	4013      	ands	r3, r2
 8003a16:	68ba      	ldr	r2, [r7, #8]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	bf0c      	ite	eq
 8003a1c:	2301      	moveq	r3, #1
 8003a1e:	2300      	movne	r3, #0
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	461a      	mov	r2, r3
 8003a24:	79fb      	ldrb	r3, [r7, #7]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d0cd      	beq.n	80039c6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003a40:	e02c      	b.n	8003a9c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	68b9      	ldr	r1, [r7, #8]
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 f870 	bl	8003b2c <I2C_IsErrorOccurred>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d001      	beq.n	8003a56 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e02a      	b.n	8003aac <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a5c:	d01e      	beq.n	8003a9c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a5e:	f7fe fe4f 	bl	8002700 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	68ba      	ldr	r2, [r7, #8]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d302      	bcc.n	8003a74 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d113      	bne.n	8003a9c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a78:	f043 0220 	orr.w	r2, r3, #32
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2220      	movs	r2, #32
 8003a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e007      	b.n	8003aac <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d1cb      	bne.n	8003a42 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ac0:	e028      	b.n	8003b14 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	68b9      	ldr	r1, [r7, #8]
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	f000 f830 	bl	8003b2c <I2C_IsErrorOccurred>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d001      	beq.n	8003ad6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e026      	b.n	8003b24 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ad6:	f7fe fe13 	bl	8002700 <HAL_GetTick>
 8003ada:	4602      	mov	r2, r0
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	68ba      	ldr	r2, [r7, #8]
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d302      	bcc.n	8003aec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d113      	bne.n	8003b14 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af0:	f043 0220 	orr.w	r2, r3, #32
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2220      	movs	r2, #32
 8003afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e007      	b.n	8003b24 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f003 0320 	and.w	r3, r3, #32
 8003b1e:	2b20      	cmp	r3, #32
 8003b20:	d1cf      	bne.n	8003ac2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3710      	adds	r7, #16
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b08a      	sub	sp, #40	; 0x28
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003b46:	2300      	movs	r3, #0
 8003b48:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	f003 0310 	and.w	r3, r3, #16
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d068      	beq.n	8003c2a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2210      	movs	r2, #16
 8003b5e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b60:	e049      	b.n	8003bf6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b68:	d045      	beq.n	8003bf6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b6a:	f7fe fdc9 	bl	8002700 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	68ba      	ldr	r2, [r7, #8]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d302      	bcc.n	8003b80 <I2C_IsErrorOccurred+0x54>
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d13a      	bne.n	8003bf6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b8a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b92:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ba2:	d121      	bne.n	8003be8 <I2C_IsErrorOccurred+0xbc>
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003baa:	d01d      	beq.n	8003be8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003bac:	7cfb      	ldrb	r3, [r7, #19]
 8003bae:	2b20      	cmp	r3, #32
 8003bb0:	d01a      	beq.n	8003be8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	685a      	ldr	r2, [r3, #4]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bc0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003bc2:	f7fe fd9d 	bl	8002700 <HAL_GetTick>
 8003bc6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bc8:	e00e      	b.n	8003be8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003bca:	f7fe fd99 	bl	8002700 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	2b19      	cmp	r3, #25
 8003bd6:	d907      	bls.n	8003be8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8003bd8:	6a3b      	ldr	r3, [r7, #32]
 8003bda:	f043 0320 	orr.w	r3, r3, #32
 8003bde:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003be6:	e006      	b.n	8003bf6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	2b20      	cmp	r3, #32
 8003bf4:	d1e9      	bne.n	8003bca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	f003 0320 	and.w	r3, r3, #32
 8003c00:	2b20      	cmp	r3, #32
 8003c02:	d003      	beq.n	8003c0c <I2C_IsErrorOccurred+0xe0>
 8003c04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d0aa      	beq.n	8003b62 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003c0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d103      	bne.n	8003c1c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003c1c:	6a3b      	ldr	r3, [r7, #32]
 8003c1e:	f043 0304 	orr.w	r3, r3, #4
 8003c22:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00b      	beq.n	8003c54 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003c3c:	6a3b      	ldr	r3, [r7, #32]
 8003c3e:	f043 0301 	orr.w	r3, r3, #1
 8003c42:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c4c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00b      	beq.n	8003c76 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003c5e:	6a3b      	ldr	r3, [r7, #32]
 8003c60:	f043 0308 	orr.w	r3, r3, #8
 8003c64:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c6e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00b      	beq.n	8003c98 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003c80:	6a3b      	ldr	r3, [r7, #32]
 8003c82:	f043 0302 	orr.w	r3, r3, #2
 8003c86:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c90:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003c98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d01c      	beq.n	8003cda <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f7ff fe63 	bl	800396c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	6859      	ldr	r1, [r3, #4]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	4b0d      	ldr	r3, [pc, #52]	; (8003ce8 <I2C_IsErrorOccurred+0x1bc>)
 8003cb2:	400b      	ands	r3, r1
 8003cb4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cba:	6a3b      	ldr	r3, [r7, #32]
 8003cbc:	431a      	orrs	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003cda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3728      	adds	r7, #40	; 0x28
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	fe00e800 	.word	0xfe00e800

08003cec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b087      	sub	sp, #28
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	607b      	str	r3, [r7, #4]
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	817b      	strh	r3, [r7, #10]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cfe:	897b      	ldrh	r3, [r7, #10]
 8003d00:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003d04:	7a7b      	ldrb	r3, [r7, #9]
 8003d06:	041b      	lsls	r3, r3, #16
 8003d08:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d0c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d12:	6a3b      	ldr	r3, [r7, #32]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003d1a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	685a      	ldr	r2, [r3, #4]
 8003d22:	6a3b      	ldr	r3, [r7, #32]
 8003d24:	0d5b      	lsrs	r3, r3, #21
 8003d26:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003d2a:	4b08      	ldr	r3, [pc, #32]	; (8003d4c <I2C_TransferConfig+0x60>)
 8003d2c:	430b      	orrs	r3, r1
 8003d2e:	43db      	mvns	r3, r3
 8003d30:	ea02 0103 	and.w	r1, r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003d3e:	bf00      	nop
 8003d40:	371c      	adds	r7, #28
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	03ff63ff 	.word	0x03ff63ff

08003d50 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b20      	cmp	r3, #32
 8003d64:	d138      	bne.n	8003dd8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d101      	bne.n	8003d74 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d70:	2302      	movs	r3, #2
 8003d72:	e032      	b.n	8003dda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2224      	movs	r2, #36	; 0x24
 8003d80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 0201 	bic.w	r2, r2, #1
 8003d92:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003da2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	6819      	ldr	r1, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	683a      	ldr	r2, [r7, #0]
 8003db0:	430a      	orrs	r2, r1
 8003db2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0201 	orr.w	r2, r2, #1
 8003dc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2220      	movs	r2, #32
 8003dc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	e000      	b.n	8003dda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003dd8:	2302      	movs	r3, #2
  }
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr

08003de6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003de6:	b480      	push	{r7}
 8003de8:	b085      	sub	sp, #20
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
 8003dee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	2b20      	cmp	r3, #32
 8003dfa:	d139      	bne.n	8003e70 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d101      	bne.n	8003e0a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003e06:	2302      	movs	r3, #2
 8003e08:	e033      	b.n	8003e72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2224      	movs	r2, #36	; 0x24
 8003e16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 0201 	bic.w	r2, r2, #1
 8003e28:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003e38:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	021b      	lsls	r3, r3, #8
 8003e3e:	68fa      	ldr	r2, [r7, #12]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f042 0201 	orr.w	r2, r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2220      	movs	r2, #32
 8003e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	e000      	b.n	8003e72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e70:	2302      	movs	r3, #2
  }
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3714      	adds	r7, #20
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
	...

08003e80 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e84:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a04      	ldr	r2, [pc, #16]	; (8003e9c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e8e:	6013      	str	r3, [r2, #0]
}
 8003e90:	bf00      	nop
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	40007000 	.word	0x40007000

08003ea0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003eaa:	4b23      	ldr	r3, [pc, #140]	; (8003f38 <HAL_PWREx_EnableOverDrive+0x98>)
 8003eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eae:	4a22      	ldr	r2, [pc, #136]	; (8003f38 <HAL_PWREx_EnableOverDrive+0x98>)
 8003eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eb4:	6413      	str	r3, [r2, #64]	; 0x40
 8003eb6:	4b20      	ldr	r3, [pc, #128]	; (8003f38 <HAL_PWREx_EnableOverDrive+0x98>)
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ebe:	603b      	str	r3, [r7, #0]
 8003ec0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003ec2:	4b1e      	ldr	r3, [pc, #120]	; (8003f3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a1d      	ldr	r2, [pc, #116]	; (8003f3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ecc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ece:	f7fe fc17 	bl	8002700 <HAL_GetTick>
 8003ed2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ed4:	e009      	b.n	8003eea <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003ed6:	f7fe fc13 	bl	8002700 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ee4:	d901      	bls.n	8003eea <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e022      	b.n	8003f30 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003eea:	4b14      	ldr	r3, [pc, #80]	; (8003f3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ef2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ef6:	d1ee      	bne.n	8003ed6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003ef8:	4b10      	ldr	r3, [pc, #64]	; (8003f3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a0f      	ldr	r2, [pc, #60]	; (8003f3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003efe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f02:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f04:	f7fe fbfc 	bl	8002700 <HAL_GetTick>
 8003f08:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003f0a:	e009      	b.n	8003f20 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003f0c:	f7fe fbf8 	bl	8002700 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f1a:	d901      	bls.n	8003f20 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e007      	b.n	8003f30 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003f20:	4b06      	ldr	r3, [pc, #24]	; (8003f3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f28:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f2c:	d1ee      	bne.n	8003f0c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	40023800 	.word	0x40023800
 8003f3c:	40007000 	.word	0x40007000

08003f40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b086      	sub	sp, #24
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d101      	bne.n	8003f56 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e29b      	b.n	800448e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	f000 8087 	beq.w	8004072 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f64:	4b96      	ldr	r3, [pc, #600]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	f003 030c 	and.w	r3, r3, #12
 8003f6c:	2b04      	cmp	r3, #4
 8003f6e:	d00c      	beq.n	8003f8a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f70:	4b93      	ldr	r3, [pc, #588]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f003 030c 	and.w	r3, r3, #12
 8003f78:	2b08      	cmp	r3, #8
 8003f7a:	d112      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x62>
 8003f7c:	4b90      	ldr	r3, [pc, #576]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f88:	d10b      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f8a:	4b8d      	ldr	r3, [pc, #564]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d06c      	beq.n	8004070 <HAL_RCC_OscConfig+0x130>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d168      	bne.n	8004070 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e275      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003faa:	d106      	bne.n	8003fba <HAL_RCC_OscConfig+0x7a>
 8003fac:	4b84      	ldr	r3, [pc, #528]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a83      	ldr	r2, [pc, #524]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003fb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fb6:	6013      	str	r3, [r2, #0]
 8003fb8:	e02e      	b.n	8004018 <HAL_RCC_OscConfig+0xd8>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10c      	bne.n	8003fdc <HAL_RCC_OscConfig+0x9c>
 8003fc2:	4b7f      	ldr	r3, [pc, #508]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a7e      	ldr	r2, [pc, #504]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003fc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fcc:	6013      	str	r3, [r2, #0]
 8003fce:	4b7c      	ldr	r3, [pc, #496]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a7b      	ldr	r2, [pc, #492]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003fd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fd8:	6013      	str	r3, [r2, #0]
 8003fda:	e01d      	b.n	8004018 <HAL_RCC_OscConfig+0xd8>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fe4:	d10c      	bne.n	8004000 <HAL_RCC_OscConfig+0xc0>
 8003fe6:	4b76      	ldr	r3, [pc, #472]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a75      	ldr	r2, [pc, #468]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ff0:	6013      	str	r3, [r2, #0]
 8003ff2:	4b73      	ldr	r3, [pc, #460]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a72      	ldr	r2, [pc, #456]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8003ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ffc:	6013      	str	r3, [r2, #0]
 8003ffe:	e00b      	b.n	8004018 <HAL_RCC_OscConfig+0xd8>
 8004000:	4b6f      	ldr	r3, [pc, #444]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a6e      	ldr	r2, [pc, #440]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8004006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800400a:	6013      	str	r3, [r2, #0]
 800400c:	4b6c      	ldr	r3, [pc, #432]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a6b      	ldr	r2, [pc, #428]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8004012:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004016:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d013      	beq.n	8004048 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004020:	f7fe fb6e 	bl	8002700 <HAL_GetTick>
 8004024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004026:	e008      	b.n	800403a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004028:	f7fe fb6a 	bl	8002700 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2b64      	cmp	r3, #100	; 0x64
 8004034:	d901      	bls.n	800403a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e229      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800403a:	4b61      	ldr	r3, [pc, #388]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d0f0      	beq.n	8004028 <HAL_RCC_OscConfig+0xe8>
 8004046:	e014      	b.n	8004072 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004048:	f7fe fb5a 	bl	8002700 <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004050:	f7fe fb56 	bl	8002700 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b64      	cmp	r3, #100	; 0x64
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e215      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004062:	4b57      	ldr	r3, [pc, #348]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1f0      	bne.n	8004050 <HAL_RCC_OscConfig+0x110>
 800406e:	e000      	b.n	8004072 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d069      	beq.n	8004152 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800407e:	4b50      	ldr	r3, [pc, #320]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f003 030c 	and.w	r3, r3, #12
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00b      	beq.n	80040a2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800408a:	4b4d      	ldr	r3, [pc, #308]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 030c 	and.w	r3, r3, #12
 8004092:	2b08      	cmp	r3, #8
 8004094:	d11c      	bne.n	80040d0 <HAL_RCC_OscConfig+0x190>
 8004096:	4b4a      	ldr	r3, [pc, #296]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d116      	bne.n	80040d0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040a2:	4b47      	ldr	r3, [pc, #284]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d005      	beq.n	80040ba <HAL_RCC_OscConfig+0x17a>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d001      	beq.n	80040ba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e1e9      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ba:	4b41      	ldr	r3, [pc, #260]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	00db      	lsls	r3, r3, #3
 80040c8:	493d      	ldr	r1, [pc, #244]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ce:	e040      	b.n	8004152 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d023      	beq.n	8004120 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040d8:	4b39      	ldr	r3, [pc, #228]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a38      	ldr	r2, [pc, #224]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 80040de:	f043 0301 	orr.w	r3, r3, #1
 80040e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e4:	f7fe fb0c 	bl	8002700 <HAL_GetTick>
 80040e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ea:	e008      	b.n	80040fe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040ec:	f7fe fb08 	bl	8002700 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d901      	bls.n	80040fe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e1c7      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040fe:	4b30      	ldr	r3, [pc, #192]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d0f0      	beq.n	80040ec <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800410a:	4b2d      	ldr	r3, [pc, #180]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	4929      	ldr	r1, [pc, #164]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 800411a:	4313      	orrs	r3, r2
 800411c:	600b      	str	r3, [r1, #0]
 800411e:	e018      	b.n	8004152 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004120:	4b27      	ldr	r3, [pc, #156]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a26      	ldr	r2, [pc, #152]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8004126:	f023 0301 	bic.w	r3, r3, #1
 800412a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800412c:	f7fe fae8 	bl	8002700 <HAL_GetTick>
 8004130:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004132:	e008      	b.n	8004146 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004134:	f7fe fae4 	bl	8002700 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b02      	cmp	r3, #2
 8004140:	d901      	bls.n	8004146 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e1a3      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004146:	4b1e      	ldr	r3, [pc, #120]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1f0      	bne.n	8004134 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0308 	and.w	r3, r3, #8
 800415a:	2b00      	cmp	r3, #0
 800415c:	d038      	beq.n	80041d0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d019      	beq.n	800419a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004166:	4b16      	ldr	r3, [pc, #88]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 8004168:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800416a:	4a15      	ldr	r2, [pc, #84]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 800416c:	f043 0301 	orr.w	r3, r3, #1
 8004170:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004172:	f7fe fac5 	bl	8002700 <HAL_GetTick>
 8004176:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004178:	e008      	b.n	800418c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800417a:	f7fe fac1 	bl	8002700 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e180      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800418c:	4b0c      	ldr	r3, [pc, #48]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 800418e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	2b00      	cmp	r3, #0
 8004196:	d0f0      	beq.n	800417a <HAL_RCC_OscConfig+0x23a>
 8004198:	e01a      	b.n	80041d0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800419a:	4b09      	ldr	r3, [pc, #36]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 800419c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800419e:	4a08      	ldr	r2, [pc, #32]	; (80041c0 <HAL_RCC_OscConfig+0x280>)
 80041a0:	f023 0301 	bic.w	r3, r3, #1
 80041a4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a6:	f7fe faab 	bl	8002700 <HAL_GetTick>
 80041aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041ac:	e00a      	b.n	80041c4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ae:	f7fe faa7 	bl	8002700 <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d903      	bls.n	80041c4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e166      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
 80041c0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041c4:	4b92      	ldr	r3, [pc, #584]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80041c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041c8:	f003 0302 	and.w	r3, r3, #2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d1ee      	bne.n	80041ae <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0304 	and.w	r3, r3, #4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	f000 80a4 	beq.w	8004326 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041de:	4b8c      	ldr	r3, [pc, #560]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80041e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10d      	bne.n	8004206 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ea:	4b89      	ldr	r3, [pc, #548]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80041ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ee:	4a88      	ldr	r2, [pc, #544]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80041f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041f4:	6413      	str	r3, [r2, #64]	; 0x40
 80041f6:	4b86      	ldr	r3, [pc, #536]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80041f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041fe:	60bb      	str	r3, [r7, #8]
 8004200:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004202:	2301      	movs	r3, #1
 8004204:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004206:	4b83      	ldr	r3, [pc, #524]	; (8004414 <HAL_RCC_OscConfig+0x4d4>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800420e:	2b00      	cmp	r3, #0
 8004210:	d118      	bne.n	8004244 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004212:	4b80      	ldr	r3, [pc, #512]	; (8004414 <HAL_RCC_OscConfig+0x4d4>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a7f      	ldr	r2, [pc, #508]	; (8004414 <HAL_RCC_OscConfig+0x4d4>)
 8004218:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800421c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800421e:	f7fe fa6f 	bl	8002700 <HAL_GetTick>
 8004222:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004224:	e008      	b.n	8004238 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004226:	f7fe fa6b 	bl	8002700 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	2b64      	cmp	r3, #100	; 0x64
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e12a      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004238:	4b76      	ldr	r3, [pc, #472]	; (8004414 <HAL_RCC_OscConfig+0x4d4>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004240:	2b00      	cmp	r3, #0
 8004242:	d0f0      	beq.n	8004226 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d106      	bne.n	800425a <HAL_RCC_OscConfig+0x31a>
 800424c:	4b70      	ldr	r3, [pc, #448]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 800424e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004250:	4a6f      	ldr	r2, [pc, #444]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004252:	f043 0301 	orr.w	r3, r3, #1
 8004256:	6713      	str	r3, [r2, #112]	; 0x70
 8004258:	e02d      	b.n	80042b6 <HAL_RCC_OscConfig+0x376>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10c      	bne.n	800427c <HAL_RCC_OscConfig+0x33c>
 8004262:	4b6b      	ldr	r3, [pc, #428]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004266:	4a6a      	ldr	r2, [pc, #424]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004268:	f023 0301 	bic.w	r3, r3, #1
 800426c:	6713      	str	r3, [r2, #112]	; 0x70
 800426e:	4b68      	ldr	r3, [pc, #416]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004270:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004272:	4a67      	ldr	r2, [pc, #412]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004274:	f023 0304 	bic.w	r3, r3, #4
 8004278:	6713      	str	r3, [r2, #112]	; 0x70
 800427a:	e01c      	b.n	80042b6 <HAL_RCC_OscConfig+0x376>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	2b05      	cmp	r3, #5
 8004282:	d10c      	bne.n	800429e <HAL_RCC_OscConfig+0x35e>
 8004284:	4b62      	ldr	r3, [pc, #392]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004288:	4a61      	ldr	r2, [pc, #388]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 800428a:	f043 0304 	orr.w	r3, r3, #4
 800428e:	6713      	str	r3, [r2, #112]	; 0x70
 8004290:	4b5f      	ldr	r3, [pc, #380]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004294:	4a5e      	ldr	r2, [pc, #376]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004296:	f043 0301 	orr.w	r3, r3, #1
 800429a:	6713      	str	r3, [r2, #112]	; 0x70
 800429c:	e00b      	b.n	80042b6 <HAL_RCC_OscConfig+0x376>
 800429e:	4b5c      	ldr	r3, [pc, #368]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80042a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042a2:	4a5b      	ldr	r2, [pc, #364]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80042a4:	f023 0301 	bic.w	r3, r3, #1
 80042a8:	6713      	str	r3, [r2, #112]	; 0x70
 80042aa:	4b59      	ldr	r3, [pc, #356]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80042ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ae:	4a58      	ldr	r2, [pc, #352]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80042b0:	f023 0304 	bic.w	r3, r3, #4
 80042b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d015      	beq.n	80042ea <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042be:	f7fe fa1f 	bl	8002700 <HAL_GetTick>
 80042c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042c4:	e00a      	b.n	80042dc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042c6:	f7fe fa1b 	bl	8002700 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e0d8      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042dc:	4b4c      	ldr	r3, [pc, #304]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80042de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d0ee      	beq.n	80042c6 <HAL_RCC_OscConfig+0x386>
 80042e8:	e014      	b.n	8004314 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ea:	f7fe fa09 	bl	8002700 <HAL_GetTick>
 80042ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042f0:	e00a      	b.n	8004308 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042f2:	f7fe fa05 	bl	8002700 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004300:	4293      	cmp	r3, r2
 8004302:	d901      	bls.n	8004308 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e0c2      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004308:	4b41      	ldr	r3, [pc, #260]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 800430a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800430c:	f003 0302 	and.w	r3, r3, #2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1ee      	bne.n	80042f2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004314:	7dfb      	ldrb	r3, [r7, #23]
 8004316:	2b01      	cmp	r3, #1
 8004318:	d105      	bne.n	8004326 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800431a:	4b3d      	ldr	r3, [pc, #244]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 800431c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431e:	4a3c      	ldr	r2, [pc, #240]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004320:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004324:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	2b00      	cmp	r3, #0
 800432c:	f000 80ae 	beq.w	800448c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004330:	4b37      	ldr	r3, [pc, #220]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f003 030c 	and.w	r3, r3, #12
 8004338:	2b08      	cmp	r3, #8
 800433a:	d06d      	beq.n	8004418 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	2b02      	cmp	r3, #2
 8004342:	d14b      	bne.n	80043dc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004344:	4b32      	ldr	r3, [pc, #200]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a31      	ldr	r2, [pc, #196]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 800434a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800434e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004350:	f7fe f9d6 	bl	8002700 <HAL_GetTick>
 8004354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004356:	e008      	b.n	800436a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004358:	f7fe f9d2 	bl	8002700 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	2b02      	cmp	r3, #2
 8004364:	d901      	bls.n	800436a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e091      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800436a:	4b29      	ldr	r3, [pc, #164]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1f0      	bne.n	8004358 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	69da      	ldr	r2, [r3, #28]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	431a      	orrs	r2, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004384:	019b      	lsls	r3, r3, #6
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438c:	085b      	lsrs	r3, r3, #1
 800438e:	3b01      	subs	r3, #1
 8004390:	041b      	lsls	r3, r3, #16
 8004392:	431a      	orrs	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004398:	061b      	lsls	r3, r3, #24
 800439a:	431a      	orrs	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a0:	071b      	lsls	r3, r3, #28
 80043a2:	491b      	ldr	r1, [pc, #108]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043a8:	4b19      	ldr	r3, [pc, #100]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a18      	ldr	r2, [pc, #96]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80043ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b4:	f7fe f9a4 	bl	8002700 <HAL_GetTick>
 80043b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043bc:	f7fe f9a0 	bl	8002700 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e05f      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ce:	4b10      	ldr	r3, [pc, #64]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d0f0      	beq.n	80043bc <HAL_RCC_OscConfig+0x47c>
 80043da:	e057      	b.n	800448c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043dc:	4b0c      	ldr	r3, [pc, #48]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a0b      	ldr	r2, [pc, #44]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 80043e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e8:	f7fe f98a 	bl	8002700 <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f0:	f7fe f986 	bl	8002700 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e045      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004402:	4b03      	ldr	r3, [pc, #12]	; (8004410 <HAL_RCC_OscConfig+0x4d0>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1f0      	bne.n	80043f0 <HAL_RCC_OscConfig+0x4b0>
 800440e:	e03d      	b.n	800448c <HAL_RCC_OscConfig+0x54c>
 8004410:	40023800 	.word	0x40023800
 8004414:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004418:	4b1f      	ldr	r3, [pc, #124]	; (8004498 <HAL_RCC_OscConfig+0x558>)
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d030      	beq.n	8004488 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004430:	429a      	cmp	r2, r3
 8004432:	d129      	bne.n	8004488 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800443e:	429a      	cmp	r2, r3
 8004440:	d122      	bne.n	8004488 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004448:	4013      	ands	r3, r2
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800444e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004450:	4293      	cmp	r3, r2
 8004452:	d119      	bne.n	8004488 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800445e:	085b      	lsrs	r3, r3, #1
 8004460:	3b01      	subs	r3, #1
 8004462:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004464:	429a      	cmp	r2, r3
 8004466:	d10f      	bne.n	8004488 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004472:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004474:	429a      	cmp	r2, r3
 8004476:	d107      	bne.n	8004488 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004482:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004484:	429a      	cmp	r2, r3
 8004486:	d001      	beq.n	800448c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e000      	b.n	800448e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3718      	adds	r7, #24
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	40023800 	.word	0x40023800

0800449c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80044a6:	2300      	movs	r3, #0
 80044a8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d101      	bne.n	80044b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e0d0      	b.n	8004656 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044b4:	4b6a      	ldr	r3, [pc, #424]	; (8004660 <HAL_RCC_ClockConfig+0x1c4>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 030f 	and.w	r3, r3, #15
 80044bc:	683a      	ldr	r2, [r7, #0]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d910      	bls.n	80044e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044c2:	4b67      	ldr	r3, [pc, #412]	; (8004660 <HAL_RCC_ClockConfig+0x1c4>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f023 020f 	bic.w	r2, r3, #15
 80044ca:	4965      	ldr	r1, [pc, #404]	; (8004660 <HAL_RCC_ClockConfig+0x1c4>)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044d2:	4b63      	ldr	r3, [pc, #396]	; (8004660 <HAL_RCC_ClockConfig+0x1c4>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 030f 	and.w	r3, r3, #15
 80044da:	683a      	ldr	r2, [r7, #0]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d001      	beq.n	80044e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e0b8      	b.n	8004656 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d020      	beq.n	8004532 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0304 	and.w	r3, r3, #4
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d005      	beq.n	8004508 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044fc:	4b59      	ldr	r3, [pc, #356]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	4a58      	ldr	r2, [pc, #352]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 8004502:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004506:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 0308 	and.w	r3, r3, #8
 8004510:	2b00      	cmp	r3, #0
 8004512:	d005      	beq.n	8004520 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004514:	4b53      	ldr	r3, [pc, #332]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	4a52      	ldr	r2, [pc, #328]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 800451a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800451e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004520:	4b50      	ldr	r3, [pc, #320]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	494d      	ldr	r1, [pc, #308]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 800452e:	4313      	orrs	r3, r2
 8004530:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b00      	cmp	r3, #0
 800453c:	d040      	beq.n	80045c0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	2b01      	cmp	r3, #1
 8004544:	d107      	bne.n	8004556 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004546:	4b47      	ldr	r3, [pc, #284]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d115      	bne.n	800457e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e07f      	b.n	8004656 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	2b02      	cmp	r3, #2
 800455c:	d107      	bne.n	800456e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800455e:	4b41      	ldr	r3, [pc, #260]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d109      	bne.n	800457e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e073      	b.n	8004656 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800456e:	4b3d      	ldr	r3, [pc, #244]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e06b      	b.n	8004656 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800457e:	4b39      	ldr	r3, [pc, #228]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f023 0203 	bic.w	r2, r3, #3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	4936      	ldr	r1, [pc, #216]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 800458c:	4313      	orrs	r3, r2
 800458e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004590:	f7fe f8b6 	bl	8002700 <HAL_GetTick>
 8004594:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004596:	e00a      	b.n	80045ae <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004598:	f7fe f8b2 	bl	8002700 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d901      	bls.n	80045ae <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e053      	b.n	8004656 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045ae:	4b2d      	ldr	r3, [pc, #180]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f003 020c 	and.w	r2, r3, #12
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	429a      	cmp	r2, r3
 80045be:	d1eb      	bne.n	8004598 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045c0:	4b27      	ldr	r3, [pc, #156]	; (8004660 <HAL_RCC_ClockConfig+0x1c4>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 030f 	and.w	r3, r3, #15
 80045c8:	683a      	ldr	r2, [r7, #0]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d210      	bcs.n	80045f0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ce:	4b24      	ldr	r3, [pc, #144]	; (8004660 <HAL_RCC_ClockConfig+0x1c4>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f023 020f 	bic.w	r2, r3, #15
 80045d6:	4922      	ldr	r1, [pc, #136]	; (8004660 <HAL_RCC_ClockConfig+0x1c4>)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	4313      	orrs	r3, r2
 80045dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045de:	4b20      	ldr	r3, [pc, #128]	; (8004660 <HAL_RCC_ClockConfig+0x1c4>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 030f 	and.w	r3, r3, #15
 80045e6:	683a      	ldr	r2, [r7, #0]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d001      	beq.n	80045f0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e032      	b.n	8004656 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0304 	and.w	r3, r3, #4
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d008      	beq.n	800460e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045fc:	4b19      	ldr	r3, [pc, #100]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	4916      	ldr	r1, [pc, #88]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 800460a:	4313      	orrs	r3, r2
 800460c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0308 	and.w	r3, r3, #8
 8004616:	2b00      	cmp	r3, #0
 8004618:	d009      	beq.n	800462e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800461a:	4b12      	ldr	r3, [pc, #72]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	691b      	ldr	r3, [r3, #16]
 8004626:	00db      	lsls	r3, r3, #3
 8004628:	490e      	ldr	r1, [pc, #56]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 800462a:	4313      	orrs	r3, r2
 800462c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800462e:	f000 f821 	bl	8004674 <HAL_RCC_GetSysClockFreq>
 8004632:	4602      	mov	r2, r0
 8004634:	4b0b      	ldr	r3, [pc, #44]	; (8004664 <HAL_RCC_ClockConfig+0x1c8>)
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	091b      	lsrs	r3, r3, #4
 800463a:	f003 030f 	and.w	r3, r3, #15
 800463e:	490a      	ldr	r1, [pc, #40]	; (8004668 <HAL_RCC_ClockConfig+0x1cc>)
 8004640:	5ccb      	ldrb	r3, [r1, r3]
 8004642:	fa22 f303 	lsr.w	r3, r2, r3
 8004646:	4a09      	ldr	r2, [pc, #36]	; (800466c <HAL_RCC_ClockConfig+0x1d0>)
 8004648:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800464a:	4b09      	ldr	r3, [pc, #36]	; (8004670 <HAL_RCC_ClockConfig+0x1d4>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4618      	mov	r0, r3
 8004650:	f7fd ff1e 	bl	8002490 <HAL_InitTick>

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3710      	adds	r7, #16
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40023c00 	.word	0x40023c00
 8004664:	40023800 	.word	0x40023800
 8004668:	0800b754 	.word	0x0800b754
 800466c:	20000004 	.word	0x20000004
 8004670:	20000008 	.word	0x20000008

08004674 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004678:	b094      	sub	sp, #80	; 0x50
 800467a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800467c:	2300      	movs	r3, #0
 800467e:	647b      	str	r3, [r7, #68]	; 0x44
 8004680:	2300      	movs	r3, #0
 8004682:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004684:	2300      	movs	r3, #0
 8004686:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004688:	2300      	movs	r3, #0
 800468a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800468c:	4b79      	ldr	r3, [pc, #484]	; (8004874 <HAL_RCC_GetSysClockFreq+0x200>)
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f003 030c 	and.w	r3, r3, #12
 8004694:	2b08      	cmp	r3, #8
 8004696:	d00d      	beq.n	80046b4 <HAL_RCC_GetSysClockFreq+0x40>
 8004698:	2b08      	cmp	r3, #8
 800469a:	f200 80e1 	bhi.w	8004860 <HAL_RCC_GetSysClockFreq+0x1ec>
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <HAL_RCC_GetSysClockFreq+0x34>
 80046a2:	2b04      	cmp	r3, #4
 80046a4:	d003      	beq.n	80046ae <HAL_RCC_GetSysClockFreq+0x3a>
 80046a6:	e0db      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80046a8:	4b73      	ldr	r3, [pc, #460]	; (8004878 <HAL_RCC_GetSysClockFreq+0x204>)
 80046aa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80046ac:	e0db      	b.n	8004866 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80046ae:	4b73      	ldr	r3, [pc, #460]	; (800487c <HAL_RCC_GetSysClockFreq+0x208>)
 80046b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80046b2:	e0d8      	b.n	8004866 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046b4:	4b6f      	ldr	r3, [pc, #444]	; (8004874 <HAL_RCC_GetSysClockFreq+0x200>)
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046bc:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80046be:	4b6d      	ldr	r3, [pc, #436]	; (8004874 <HAL_RCC_GetSysClockFreq+0x200>)
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d063      	beq.n	8004792 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046ca:	4b6a      	ldr	r3, [pc, #424]	; (8004874 <HAL_RCC_GetSysClockFreq+0x200>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	099b      	lsrs	r3, r3, #6
 80046d0:	2200      	movs	r2, #0
 80046d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80046d4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80046d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046dc:	633b      	str	r3, [r7, #48]	; 0x30
 80046de:	2300      	movs	r3, #0
 80046e0:	637b      	str	r3, [r7, #52]	; 0x34
 80046e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80046e6:	4622      	mov	r2, r4
 80046e8:	462b      	mov	r3, r5
 80046ea:	f04f 0000 	mov.w	r0, #0
 80046ee:	f04f 0100 	mov.w	r1, #0
 80046f2:	0159      	lsls	r1, r3, #5
 80046f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046f8:	0150      	lsls	r0, r2, #5
 80046fa:	4602      	mov	r2, r0
 80046fc:	460b      	mov	r3, r1
 80046fe:	4621      	mov	r1, r4
 8004700:	1a51      	subs	r1, r2, r1
 8004702:	6139      	str	r1, [r7, #16]
 8004704:	4629      	mov	r1, r5
 8004706:	eb63 0301 	sbc.w	r3, r3, r1
 800470a:	617b      	str	r3, [r7, #20]
 800470c:	f04f 0200 	mov.w	r2, #0
 8004710:	f04f 0300 	mov.w	r3, #0
 8004714:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004718:	4659      	mov	r1, fp
 800471a:	018b      	lsls	r3, r1, #6
 800471c:	4651      	mov	r1, sl
 800471e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004722:	4651      	mov	r1, sl
 8004724:	018a      	lsls	r2, r1, #6
 8004726:	4651      	mov	r1, sl
 8004728:	ebb2 0801 	subs.w	r8, r2, r1
 800472c:	4659      	mov	r1, fp
 800472e:	eb63 0901 	sbc.w	r9, r3, r1
 8004732:	f04f 0200 	mov.w	r2, #0
 8004736:	f04f 0300 	mov.w	r3, #0
 800473a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800473e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004742:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004746:	4690      	mov	r8, r2
 8004748:	4699      	mov	r9, r3
 800474a:	4623      	mov	r3, r4
 800474c:	eb18 0303 	adds.w	r3, r8, r3
 8004750:	60bb      	str	r3, [r7, #8]
 8004752:	462b      	mov	r3, r5
 8004754:	eb49 0303 	adc.w	r3, r9, r3
 8004758:	60fb      	str	r3, [r7, #12]
 800475a:	f04f 0200 	mov.w	r2, #0
 800475e:	f04f 0300 	mov.w	r3, #0
 8004762:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004766:	4629      	mov	r1, r5
 8004768:	024b      	lsls	r3, r1, #9
 800476a:	4621      	mov	r1, r4
 800476c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004770:	4621      	mov	r1, r4
 8004772:	024a      	lsls	r2, r1, #9
 8004774:	4610      	mov	r0, r2
 8004776:	4619      	mov	r1, r3
 8004778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800477a:	2200      	movs	r2, #0
 800477c:	62bb      	str	r3, [r7, #40]	; 0x28
 800477e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004780:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004784:	f7fb fdb4 	bl	80002f0 <__aeabi_uldivmod>
 8004788:	4602      	mov	r2, r0
 800478a:	460b      	mov	r3, r1
 800478c:	4613      	mov	r3, r2
 800478e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004790:	e058      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004792:	4b38      	ldr	r3, [pc, #224]	; (8004874 <HAL_RCC_GetSysClockFreq+0x200>)
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	099b      	lsrs	r3, r3, #6
 8004798:	2200      	movs	r2, #0
 800479a:	4618      	mov	r0, r3
 800479c:	4611      	mov	r1, r2
 800479e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80047a2:	623b      	str	r3, [r7, #32]
 80047a4:	2300      	movs	r3, #0
 80047a6:	627b      	str	r3, [r7, #36]	; 0x24
 80047a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80047ac:	4642      	mov	r2, r8
 80047ae:	464b      	mov	r3, r9
 80047b0:	f04f 0000 	mov.w	r0, #0
 80047b4:	f04f 0100 	mov.w	r1, #0
 80047b8:	0159      	lsls	r1, r3, #5
 80047ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047be:	0150      	lsls	r0, r2, #5
 80047c0:	4602      	mov	r2, r0
 80047c2:	460b      	mov	r3, r1
 80047c4:	4641      	mov	r1, r8
 80047c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80047ca:	4649      	mov	r1, r9
 80047cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80047d0:	f04f 0200 	mov.w	r2, #0
 80047d4:	f04f 0300 	mov.w	r3, #0
 80047d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80047dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80047e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80047e4:	ebb2 040a 	subs.w	r4, r2, sl
 80047e8:	eb63 050b 	sbc.w	r5, r3, fp
 80047ec:	f04f 0200 	mov.w	r2, #0
 80047f0:	f04f 0300 	mov.w	r3, #0
 80047f4:	00eb      	lsls	r3, r5, #3
 80047f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047fa:	00e2      	lsls	r2, r4, #3
 80047fc:	4614      	mov	r4, r2
 80047fe:	461d      	mov	r5, r3
 8004800:	4643      	mov	r3, r8
 8004802:	18e3      	adds	r3, r4, r3
 8004804:	603b      	str	r3, [r7, #0]
 8004806:	464b      	mov	r3, r9
 8004808:	eb45 0303 	adc.w	r3, r5, r3
 800480c:	607b      	str	r3, [r7, #4]
 800480e:	f04f 0200 	mov.w	r2, #0
 8004812:	f04f 0300 	mov.w	r3, #0
 8004816:	e9d7 4500 	ldrd	r4, r5, [r7]
 800481a:	4629      	mov	r1, r5
 800481c:	028b      	lsls	r3, r1, #10
 800481e:	4621      	mov	r1, r4
 8004820:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004824:	4621      	mov	r1, r4
 8004826:	028a      	lsls	r2, r1, #10
 8004828:	4610      	mov	r0, r2
 800482a:	4619      	mov	r1, r3
 800482c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800482e:	2200      	movs	r2, #0
 8004830:	61bb      	str	r3, [r7, #24]
 8004832:	61fa      	str	r2, [r7, #28]
 8004834:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004838:	f7fb fd5a 	bl	80002f0 <__aeabi_uldivmod>
 800483c:	4602      	mov	r2, r0
 800483e:	460b      	mov	r3, r1
 8004840:	4613      	mov	r3, r2
 8004842:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004844:	4b0b      	ldr	r3, [pc, #44]	; (8004874 <HAL_RCC_GetSysClockFreq+0x200>)
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	0c1b      	lsrs	r3, r3, #16
 800484a:	f003 0303 	and.w	r3, r3, #3
 800484e:	3301      	adds	r3, #1
 8004850:	005b      	lsls	r3, r3, #1
 8004852:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004854:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004856:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004858:	fbb2 f3f3 	udiv	r3, r2, r3
 800485c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800485e:	e002      	b.n	8004866 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004860:	4b05      	ldr	r3, [pc, #20]	; (8004878 <HAL_RCC_GetSysClockFreq+0x204>)
 8004862:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004864:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004866:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004868:	4618      	mov	r0, r3
 800486a:	3750      	adds	r7, #80	; 0x50
 800486c:	46bd      	mov	sp, r7
 800486e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004872:	bf00      	nop
 8004874:	40023800 	.word	0x40023800
 8004878:	00f42400 	.word	0x00f42400
 800487c:	007a1200 	.word	0x007a1200

08004880 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004880:	b480      	push	{r7}
 8004882:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004884:	4b03      	ldr	r3, [pc, #12]	; (8004894 <HAL_RCC_GetHCLKFreq+0x14>)
 8004886:	681b      	ldr	r3, [r3, #0]
}
 8004888:	4618      	mov	r0, r3
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	20000004 	.word	0x20000004

08004898 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800489c:	f7ff fff0 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 80048a0:	4602      	mov	r2, r0
 80048a2:	4b05      	ldr	r3, [pc, #20]	; (80048b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	0a9b      	lsrs	r3, r3, #10
 80048a8:	f003 0307 	and.w	r3, r3, #7
 80048ac:	4903      	ldr	r1, [pc, #12]	; (80048bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80048ae:	5ccb      	ldrb	r3, [r1, r3]
 80048b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	40023800 	.word	0x40023800
 80048bc:	0800b764 	.word	0x0800b764

080048c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048c4:	f7ff ffdc 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 80048c8:	4602      	mov	r2, r0
 80048ca:	4b05      	ldr	r3, [pc, #20]	; (80048e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	0b5b      	lsrs	r3, r3, #13
 80048d0:	f003 0307 	and.w	r3, r3, #7
 80048d4:	4903      	ldr	r1, [pc, #12]	; (80048e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048d6:	5ccb      	ldrb	r3, [r1, r3]
 80048d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048dc:	4618      	mov	r0, r3
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	40023800 	.word	0x40023800
 80048e4:	0800b764 	.word	0x0800b764

080048e8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	220f      	movs	r2, #15
 80048f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80048f8:	4b12      	ldr	r3, [pc, #72]	; (8004944 <HAL_RCC_GetClockConfig+0x5c>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	f003 0203 	and.w	r2, r3, #3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004904:	4b0f      	ldr	r3, [pc, #60]	; (8004944 <HAL_RCC_GetClockConfig+0x5c>)
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004910:	4b0c      	ldr	r3, [pc, #48]	; (8004944 <HAL_RCC_GetClockConfig+0x5c>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800491c:	4b09      	ldr	r3, [pc, #36]	; (8004944 <HAL_RCC_GetClockConfig+0x5c>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	08db      	lsrs	r3, r3, #3
 8004922:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800492a:	4b07      	ldr	r3, [pc, #28]	; (8004948 <HAL_RCC_GetClockConfig+0x60>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 020f 	and.w	r2, r3, #15
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	601a      	str	r2, [r3, #0]
}
 8004936:	bf00      	nop
 8004938:	370c      	adds	r7, #12
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	40023800 	.word	0x40023800
 8004948:	40023c00 	.word	0x40023c00

0800494c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b088      	sub	sp, #32
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004954:	2300      	movs	r3, #0
 8004956:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004958:	2300      	movs	r3, #0
 800495a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800495c:	2300      	movs	r3, #0
 800495e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004960:	2300      	movs	r3, #0
 8004962:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004964:	2300      	movs	r3, #0
 8004966:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0301 	and.w	r3, r3, #1
 8004970:	2b00      	cmp	r3, #0
 8004972:	d012      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004974:	4b69      	ldr	r3, [pc, #420]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	4a68      	ldr	r2, [pc, #416]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800497a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800497e:	6093      	str	r3, [r2, #8]
 8004980:	4b66      	ldr	r3, [pc, #408]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004988:	4964      	ldr	r1, [pc, #400]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800498a:	4313      	orrs	r3, r2
 800498c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004996:	2301      	movs	r3, #1
 8004998:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d017      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80049a6:	4b5d      	ldr	r3, [pc, #372]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049b4:	4959      	ldr	r1, [pc, #356]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049c4:	d101      	bne.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80049c6:	2301      	movs	r3, #1
 80049c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80049d2:	2301      	movs	r3, #1
 80049d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d017      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80049e2:	4b4e      	ldr	r3, [pc, #312]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049e8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f0:	494a      	ldr	r1, [pc, #296]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a00:	d101      	bne.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004a02:	2301      	movs	r3, #1
 8004a04:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0320 	and.w	r3, r3, #32
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f000 808b 	beq.w	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a30:	4b3a      	ldr	r3, [pc, #232]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a34:	4a39      	ldr	r2, [pc, #228]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a3a:	6413      	str	r3, [r2, #64]	; 0x40
 8004a3c:	4b37      	ldr	r3, [pc, #220]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a44:	60bb      	str	r3, [r7, #8]
 8004a46:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004a48:	4b35      	ldr	r3, [pc, #212]	; (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a34      	ldr	r2, [pc, #208]	; (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a54:	f7fd fe54 	bl	8002700 <HAL_GetTick>
 8004a58:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004a5a:	e008      	b.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a5c:	f7fd fe50 	bl	8002700 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	2b64      	cmp	r3, #100	; 0x64
 8004a68:	d901      	bls.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e38f      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004a6e:	4b2c      	ldr	r3, [pc, #176]	; (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d0f0      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a7a:	4b28      	ldr	r3, [pc, #160]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a82:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d035      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d02e      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a98:	4b20      	ldr	r3, [pc, #128]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004aa0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004aa2:	4b1e      	ldr	r3, [pc, #120]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa6:	4a1d      	ldr	r2, [pc, #116]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aac:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004aae:	4b1b      	ldr	r3, [pc, #108]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab2:	4a1a      	ldr	r2, [pc, #104]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ab4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ab8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004aba:	4a18      	ldr	r2, [pc, #96]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004ac0:	4b16      	ldr	r3, [pc, #88]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d114      	bne.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004acc:	f7fd fe18 	bl	8002700 <HAL_GetTick>
 8004ad0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ad2:	e00a      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ad4:	f7fd fe14 	bl	8002700 <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d901      	bls.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e351      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aea:	4b0c      	ldr	r3, [pc, #48]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d0ee      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004afe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b02:	d111      	bne.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004b04:	4b05      	ldr	r3, [pc, #20]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b10:	4b04      	ldr	r3, [pc, #16]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004b12:	400b      	ands	r3, r1
 8004b14:	4901      	ldr	r1, [pc, #4]	; (8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	608b      	str	r3, [r1, #8]
 8004b1a:	e00b      	b.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004b1c:	40023800 	.word	0x40023800
 8004b20:	40007000 	.word	0x40007000
 8004b24:	0ffffcff 	.word	0x0ffffcff
 8004b28:	4bac      	ldr	r3, [pc, #688]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	4aab      	ldr	r2, [pc, #684]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b2e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004b32:	6093      	str	r3, [r2, #8]
 8004b34:	4ba9      	ldr	r3, [pc, #676]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b36:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b40:	49a6      	ldr	r1, [pc, #664]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b42:	4313      	orrs	r3, r2
 8004b44:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0310 	and.w	r3, r3, #16
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d010      	beq.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004b52:	4ba2      	ldr	r3, [pc, #648]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b58:	4aa0      	ldr	r2, [pc, #640]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b5e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004b62:	4b9e      	ldr	r3, [pc, #632]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b64:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b6c:	499b      	ldr	r1, [pc, #620]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00a      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b80:	4b96      	ldr	r3, [pc, #600]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b86:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b8e:	4993      	ldr	r1, [pc, #588]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00a      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ba2:	4b8e      	ldr	r3, [pc, #568]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ba8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004bb0:	498a      	ldr	r1, [pc, #552]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d00a      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004bc4:	4b85      	ldr	r3, [pc, #532]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bd2:	4982      	ldr	r1, [pc, #520]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d00a      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004be6:	4b7d      	ldr	r3, [pc, #500]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bec:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bf4:	4979      	ldr	r1, [pc, #484]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d00a      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c08:	4b74      	ldr	r3, [pc, #464]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c0e:	f023 0203 	bic.w	r2, r3, #3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c16:	4971      	ldr	r1, [pc, #452]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00a      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c2a:	4b6c      	ldr	r3, [pc, #432]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c30:	f023 020c 	bic.w	r2, r3, #12
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c38:	4968      	ldr	r1, [pc, #416]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d00a      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c4c:	4b63      	ldr	r3, [pc, #396]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c52:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c5a:	4960      	ldr	r1, [pc, #384]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00a      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c6e:	4b5b      	ldr	r3, [pc, #364]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c74:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c7c:	4957      	ldr	r1, [pc, #348]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00a      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c90:	4b52      	ldr	r3, [pc, #328]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c9e:	494f      	ldr	r1, [pc, #316]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00a      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004cb2:	4b4a      	ldr	r3, [pc, #296]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cb8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc0:	4946      	ldr	r1, [pc, #280]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00a      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004cd4:	4b41      	ldr	r3, [pc, #260]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cda:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ce2:	493e      	ldr	r1, [pc, #248]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00a      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004cf6:	4b39      	ldr	r3, [pc, #228]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cfc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d04:	4935      	ldr	r1, [pc, #212]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d06:	4313      	orrs	r3, r2
 8004d08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00a      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004d18:	4b30      	ldr	r3, [pc, #192]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d1e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d26:	492d      	ldr	r1, [pc, #180]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d011      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004d3a:	4b28      	ldr	r3, [pc, #160]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d40:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d48:	4924      	ldr	r1, [pc, #144]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d58:	d101      	bne.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0308 	and.w	r3, r3, #8
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d001      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d00a      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d7a:	4b18      	ldr	r3, [pc, #96]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d80:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d88:	4914      	ldr	r1, [pc, #80]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d00b      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d9c:	4b0f      	ldr	r3, [pc, #60]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004da2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004dac:	490b      	ldr	r1, [pc, #44]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00f      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004dc0:	4b06      	ldr	r3, [pc, #24]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dc6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dd0:	4902      	ldr	r1, [pc, #8]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004dd8:	e002      	b.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004dda:	bf00      	nop
 8004ddc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00b      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004dec:	4b8a      	ldr	r3, [pc, #552]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004df2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dfc:	4986      	ldr	r1, [pc, #536]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00b      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004e10:	4b81      	ldr	r3, [pc, #516]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e16:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e20:	497d      	ldr	r1, [pc, #500]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d006      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	f000 80d6 	beq.w	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e3c:	4b76      	ldr	r3, [pc, #472]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a75      	ldr	r2, [pc, #468]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e42:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004e46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e48:	f7fd fc5a 	bl	8002700 <HAL_GetTick>
 8004e4c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e4e:	e008      	b.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e50:	f7fd fc56 	bl	8002700 <HAL_GetTick>
 8004e54:	4602      	mov	r2, r0
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	2b64      	cmp	r3, #100	; 0x64
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e195      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e62:	4b6d      	ldr	r3, [pc, #436]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1f0      	bne.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0301 	and.w	r3, r3, #1
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d021      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d11d      	bne.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004e82:	4b65      	ldr	r3, [pc, #404]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e88:	0c1b      	lsrs	r3, r3, #16
 8004e8a:	f003 0303 	and.w	r3, r3, #3
 8004e8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004e90:	4b61      	ldr	r3, [pc, #388]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e96:	0e1b      	lsrs	r3, r3, #24
 8004e98:	f003 030f 	and.w	r3, r3, #15
 8004e9c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	019a      	lsls	r2, r3, #6
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	041b      	lsls	r3, r3, #16
 8004ea8:	431a      	orrs	r2, r3
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	061b      	lsls	r3, r3, #24
 8004eae:	431a      	orrs	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	071b      	lsls	r3, r3, #28
 8004eb6:	4958      	ldr	r1, [pc, #352]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d004      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ece:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ed2:	d00a      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d02e      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ee8:	d129      	bne.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004eea:	4b4b      	ldr	r3, [pc, #300]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ef0:	0c1b      	lsrs	r3, r3, #16
 8004ef2:	f003 0303 	and.w	r3, r3, #3
 8004ef6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004ef8:	4b47      	ldr	r3, [pc, #284]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004efa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004efe:	0f1b      	lsrs	r3, r3, #28
 8004f00:	f003 0307 	and.w	r3, r3, #7
 8004f04:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	019a      	lsls	r2, r3, #6
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	041b      	lsls	r3, r3, #16
 8004f10:	431a      	orrs	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	061b      	lsls	r3, r3, #24
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	071b      	lsls	r3, r3, #28
 8004f1e:	493e      	ldr	r1, [pc, #248]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004f26:	4b3c      	ldr	r3, [pc, #240]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f2c:	f023 021f 	bic.w	r2, r3, #31
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f34:	3b01      	subs	r3, #1
 8004f36:	4938      	ldr	r1, [pc, #224]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d01d      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004f4a:	4b33      	ldr	r3, [pc, #204]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f50:	0e1b      	lsrs	r3, r3, #24
 8004f52:	f003 030f 	and.w	r3, r3, #15
 8004f56:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f58:	4b2f      	ldr	r3, [pc, #188]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f5e:	0f1b      	lsrs	r3, r3, #28
 8004f60:	f003 0307 	and.w	r3, r3, #7
 8004f64:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	019a      	lsls	r2, r3, #6
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	691b      	ldr	r3, [r3, #16]
 8004f70:	041b      	lsls	r3, r3, #16
 8004f72:	431a      	orrs	r2, r3
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	061b      	lsls	r3, r3, #24
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	071b      	lsls	r3, r3, #28
 8004f7e:	4926      	ldr	r1, [pc, #152]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d011      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	019a      	lsls	r2, r3, #6
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	041b      	lsls	r3, r3, #16
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	061b      	lsls	r3, r3, #24
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	071b      	lsls	r3, r3, #28
 8004fae:	491a      	ldr	r1, [pc, #104]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004fb6:	4b18      	ldr	r3, [pc, #96]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a17      	ldr	r2, [pc, #92]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fbc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004fc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fc2:	f7fd fb9d 	bl	8002700 <HAL_GetTick>
 8004fc6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fc8:	e008      	b.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004fca:	f7fd fb99 	bl	8002700 <HAL_GetTick>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	2b64      	cmp	r3, #100	; 0x64
 8004fd6:	d901      	bls.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	e0d8      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fdc:	4b0e      	ldr	r3, [pc, #56]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d0f0      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	f040 80ce 	bne.w	800518c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004ff0:	4b09      	ldr	r3, [pc, #36]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a08      	ldr	r2, [pc, #32]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ff6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ffa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ffc:	f7fd fb80 	bl	8002700 <HAL_GetTick>
 8005000:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005002:	e00b      	b.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005004:	f7fd fb7c 	bl	8002700 <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	2b64      	cmp	r3, #100	; 0x64
 8005010:	d904      	bls.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e0bb      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005016:	bf00      	nop
 8005018:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800501c:	4b5e      	ldr	r3, [pc, #376]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005024:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005028:	d0ec      	beq.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d003      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800503a:	2b00      	cmp	r3, #0
 800503c:	d009      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005046:	2b00      	cmp	r3, #0
 8005048:	d02e      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504e:	2b00      	cmp	r3, #0
 8005050:	d12a      	bne.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005052:	4b51      	ldr	r3, [pc, #324]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005054:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005058:	0c1b      	lsrs	r3, r3, #16
 800505a:	f003 0303 	and.w	r3, r3, #3
 800505e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005060:	4b4d      	ldr	r3, [pc, #308]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005062:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005066:	0f1b      	lsrs	r3, r3, #28
 8005068:	f003 0307 	and.w	r3, r3, #7
 800506c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	019a      	lsls	r2, r3, #6
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	041b      	lsls	r3, r3, #16
 8005078:	431a      	orrs	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	699b      	ldr	r3, [r3, #24]
 800507e:	061b      	lsls	r3, r3, #24
 8005080:	431a      	orrs	r2, r3
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	071b      	lsls	r3, r3, #28
 8005086:	4944      	ldr	r1, [pc, #272]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005088:	4313      	orrs	r3, r2
 800508a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800508e:	4b42      	ldr	r3, [pc, #264]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005090:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005094:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800509c:	3b01      	subs	r3, #1
 800509e:	021b      	lsls	r3, r3, #8
 80050a0:	493d      	ldr	r1, [pc, #244]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050a2:	4313      	orrs	r3, r2
 80050a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d022      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050bc:	d11d      	bne.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80050be:	4b36      	ldr	r3, [pc, #216]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050c4:	0e1b      	lsrs	r3, r3, #24
 80050c6:	f003 030f 	and.w	r3, r3, #15
 80050ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80050cc:	4b32      	ldr	r3, [pc, #200]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050d2:	0f1b      	lsrs	r3, r3, #28
 80050d4:	f003 0307 	and.w	r3, r3, #7
 80050d8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	019a      	lsls	r2, r3, #6
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a1b      	ldr	r3, [r3, #32]
 80050e4:	041b      	lsls	r3, r3, #16
 80050e6:	431a      	orrs	r2, r3
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	061b      	lsls	r3, r3, #24
 80050ec:	431a      	orrs	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	071b      	lsls	r3, r3, #28
 80050f2:	4929      	ldr	r1, [pc, #164]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0308 	and.w	r3, r3, #8
 8005102:	2b00      	cmp	r3, #0
 8005104:	d028      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005106:	4b24      	ldr	r3, [pc, #144]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005108:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800510c:	0e1b      	lsrs	r3, r3, #24
 800510e:	f003 030f 	and.w	r3, r3, #15
 8005112:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005114:	4b20      	ldr	r3, [pc, #128]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800511a:	0c1b      	lsrs	r3, r3, #16
 800511c:	f003 0303 	and.w	r3, r3, #3
 8005120:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	695b      	ldr	r3, [r3, #20]
 8005126:	019a      	lsls	r2, r3, #6
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	041b      	lsls	r3, r3, #16
 800512c:	431a      	orrs	r2, r3
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	061b      	lsls	r3, r3, #24
 8005132:	431a      	orrs	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	69db      	ldr	r3, [r3, #28]
 8005138:	071b      	lsls	r3, r3, #28
 800513a:	4917      	ldr	r1, [pc, #92]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800513c:	4313      	orrs	r3, r2
 800513e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005142:	4b15      	ldr	r3, [pc, #84]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005144:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005148:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005150:	4911      	ldr	r1, [pc, #68]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005152:	4313      	orrs	r3, r2
 8005154:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005158:	4b0f      	ldr	r3, [pc, #60]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a0e      	ldr	r2, [pc, #56]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800515e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005162:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005164:	f7fd facc 	bl	8002700 <HAL_GetTick>
 8005168:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800516a:	e008      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800516c:	f7fd fac8 	bl	8002700 <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	2b64      	cmp	r3, #100	; 0x64
 8005178:	d901      	bls.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e007      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800517e:	4b06      	ldr	r3, [pc, #24]	; (8005198 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005186:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800518a:	d1ef      	bne.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3720      	adds	r7, #32
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	40023800 	.word	0x40023800

0800519c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e09d      	b.n	80052ea <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d108      	bne.n	80051c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051be:	d009      	beq.n	80051d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	61da      	str	r2, [r3, #28]
 80051c6:	e005      	b.n	80051d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d106      	bne.n	80051f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f7fc fd7e 	bl	8001cf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2202      	movs	r2, #2
 80051f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800520a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005214:	d902      	bls.n	800521c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005216:	2300      	movs	r3, #0
 8005218:	60fb      	str	r3, [r7, #12]
 800521a:	e002      	b.n	8005222 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800521c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005220:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800522a:	d007      	beq.n	800523c <HAL_SPI_Init+0xa0>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005234:	d002      	beq.n	800523c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800524c:	431a      	orrs	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	431a      	orrs	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	695b      	ldr	r3, [r3, #20]
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	431a      	orrs	r2, r3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800526a:	431a      	orrs	r2, r3
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	69db      	ldr	r3, [r3, #28]
 8005270:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005274:	431a      	orrs	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800527e:	ea42 0103 	orr.w	r1, r2, r3
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005286:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	0c1b      	lsrs	r3, r3, #16
 8005298:	f003 0204 	and.w	r2, r3, #4
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a0:	f003 0310 	and.w	r3, r3, #16
 80052a4:	431a      	orrs	r2, r3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052aa:	f003 0308 	and.w	r3, r3, #8
 80052ae:	431a      	orrs	r2, r3
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80052b8:	ea42 0103 	orr.w	r1, r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	430a      	orrs	r2, r1
 80052c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	69da      	ldr	r2, [r3, #28]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052f2:	b580      	push	{r7, lr}
 80052f4:	b082      	sub	sp, #8
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d101      	bne.n	8005304 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e049      	b.n	8005398 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b00      	cmp	r3, #0
 800530e:	d106      	bne.n	800531e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f7fc fd69 	bl	8001df0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2202      	movs	r2, #2
 8005322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	3304      	adds	r3, #4
 800532e:	4619      	mov	r1, r3
 8005330:	4610      	mov	r0, r2
 8005332:	f000 fdd7 	bl	8005ee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3708      	adds	r7, #8
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d001      	beq.n	80053b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e054      	b.n	8005462 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2202      	movs	r2, #2
 80053bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68da      	ldr	r2, [r3, #12]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f042 0201 	orr.w	r2, r2, #1
 80053ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a26      	ldr	r2, [pc, #152]	; (8005470 <HAL_TIM_Base_Start_IT+0xd0>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d022      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053e2:	d01d      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a22      	ldr	r2, [pc, #136]	; (8005474 <HAL_TIM_Base_Start_IT+0xd4>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d018      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a21      	ldr	r2, [pc, #132]	; (8005478 <HAL_TIM_Base_Start_IT+0xd8>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d013      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a1f      	ldr	r2, [pc, #124]	; (800547c <HAL_TIM_Base_Start_IT+0xdc>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d00e      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a1e      	ldr	r2, [pc, #120]	; (8005480 <HAL_TIM_Base_Start_IT+0xe0>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d009      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a1c      	ldr	r2, [pc, #112]	; (8005484 <HAL_TIM_Base_Start_IT+0xe4>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d004      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x80>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a1b      	ldr	r2, [pc, #108]	; (8005488 <HAL_TIM_Base_Start_IT+0xe8>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d115      	bne.n	800544c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689a      	ldr	r2, [r3, #8]
 8005426:	4b19      	ldr	r3, [pc, #100]	; (800548c <HAL_TIM_Base_Start_IT+0xec>)
 8005428:	4013      	ands	r3, r2
 800542a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2b06      	cmp	r3, #6
 8005430:	d015      	beq.n	800545e <HAL_TIM_Base_Start_IT+0xbe>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005438:	d011      	beq.n	800545e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f042 0201 	orr.w	r2, r2, #1
 8005448:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800544a:	e008      	b.n	800545e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 0201 	orr.w	r2, r2, #1
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	e000      	b.n	8005460 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800545e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	40010000 	.word	0x40010000
 8005474:	40000400 	.word	0x40000400
 8005478:	40000800 	.word	0x40000800
 800547c:	40000c00 	.word	0x40000c00
 8005480:	40010400 	.word	0x40010400
 8005484:	40014000 	.word	0x40014000
 8005488:	40001800 	.word	0x40001800
 800548c:	00010007 	.word	0x00010007

08005490 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e049      	b.n	8005536 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d106      	bne.n	80054bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 f841 	bl	800553e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	3304      	adds	r3, #4
 80054cc:	4619      	mov	r1, r3
 80054ce:	4610      	mov	r0, r2
 80054d0:	f000 fd08 	bl	8005ee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3708      	adds	r7, #8
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800553e:	b480      	push	{r7}
 8005540:	b083      	sub	sp, #12
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005546:	bf00      	nop
 8005548:	370c      	adds	r7, #12
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b082      	sub	sp, #8
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e049      	b.n	80055f8 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800556a:	b2db      	uxtb	r3, r3
 800556c:	2b00      	cmp	r3, #0
 800556e:	d106      	bne.n	800557e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 f841 	bl	8005600 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2202      	movs	r2, #2
 8005582:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	3304      	adds	r3, #4
 800558e:	4619      	mov	r1, r3
 8005590:	4610      	mov	r0, r2
 8005592:	f000 fca7 	bl	8005ee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2201      	movs	r2, #1
 800559a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2201      	movs	r2, #1
 80055aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2201      	movs	r2, #1
 80055ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2201      	movs	r2, #1
 80055c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3708      	adds	r7, #8
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b086      	sub	sp, #24
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d101      	bne.n	8005628 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e08f      	b.n	8005748 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b00      	cmp	r3, #0
 8005632:	d106      	bne.n	8005642 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f7fc fc55 	bl	8001eec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2202      	movs	r2, #2
 8005646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	6899      	ldr	r1, [r3, #8]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	4b3e      	ldr	r3, [pc, #248]	; (8005750 <HAL_TIM_Encoder_Init+0x13c>)
 8005656:	400b      	ands	r3, r1
 8005658:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	3304      	adds	r3, #4
 8005662:	4619      	mov	r1, r3
 8005664:	4610      	mov	r0, r2
 8005666:	f000 fc3d 	bl	8005ee4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	699b      	ldr	r3, [r3, #24]
 8005678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	6a1b      	ldr	r3, [r3, #32]
 8005680:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	697a      	ldr	r2, [r7, #20]
 8005688:	4313      	orrs	r3, r2
 800568a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	4b31      	ldr	r3, [pc, #196]	; (8005754 <HAL_TIM_Encoder_Init+0x140>)
 8005690:	4013      	ands	r3, r2
 8005692:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	689a      	ldr	r2, [r3, #8]
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	699b      	ldr	r3, [r3, #24]
 800569c:	021b      	lsls	r3, r3, #8
 800569e:	4313      	orrs	r3, r2
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80056a6:	693a      	ldr	r2, [r7, #16]
 80056a8:	4b2b      	ldr	r3, [pc, #172]	; (8005758 <HAL_TIM_Encoder_Init+0x144>)
 80056aa:	4013      	ands	r3, r2
 80056ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	4b2a      	ldr	r3, [pc, #168]	; (800575c <HAL_TIM_Encoder_Init+0x148>)
 80056b2:	4013      	ands	r3, r2
 80056b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	68da      	ldr	r2, [r3, #12]
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	69db      	ldr	r3, [r3, #28]
 80056be:	021b      	lsls	r3, r3, #8
 80056c0:	4313      	orrs	r3, r2
 80056c2:	693a      	ldr	r2, [r7, #16]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	011a      	lsls	r2, r3, #4
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	6a1b      	ldr	r3, [r3, #32]
 80056d2:	031b      	lsls	r3, r3, #12
 80056d4:	4313      	orrs	r3, r2
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	4313      	orrs	r3, r2
 80056da:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80056e2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80056ea:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	685a      	ldr	r2, [r3, #4]
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	011b      	lsls	r3, r3, #4
 80056f6:	4313      	orrs	r3, r2
 80056f8:	68fa      	ldr	r2, [r7, #12]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	693a      	ldr	r2, [r7, #16]
 800570c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2201      	movs	r2, #1
 800571a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2201      	movs	r2, #1
 8005722:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2201      	movs	r2, #1
 8005732:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2201      	movs	r2, #1
 8005742:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	4618      	mov	r0, r3
 800574a:	3718      	adds	r7, #24
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}
 8005750:	fffebff8 	.word	0xfffebff8
 8005754:	fffffcfc 	.word	0xfffffcfc
 8005758:	fffff3f3 	.word	0xfffff3f3
 800575c:	ffff0f0f 	.word	0xffff0f0f

08005760 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	f003 0302 	and.w	r3, r3, #2
 8005772:	2b02      	cmp	r3, #2
 8005774:	d122      	bne.n	80057bc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	f003 0302 	and.w	r3, r3, #2
 8005780:	2b02      	cmp	r3, #2
 8005782:	d11b      	bne.n	80057bc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f06f 0202 	mvn.w	r2, #2
 800578c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2201      	movs	r2, #1
 8005792:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	699b      	ldr	r3, [r3, #24]
 800579a:	f003 0303 	and.w	r3, r3, #3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d003      	beq.n	80057aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 fb80 	bl	8005ea8 <HAL_TIM_IC_CaptureCallback>
 80057a8:	e005      	b.n	80057b6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 fb72 	bl	8005e94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 fb83 	bl	8005ebc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	f003 0304 	and.w	r3, r3, #4
 80057c6:	2b04      	cmp	r3, #4
 80057c8:	d122      	bne.n	8005810 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f003 0304 	and.w	r3, r3, #4
 80057d4:	2b04      	cmp	r3, #4
 80057d6:	d11b      	bne.n	8005810 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f06f 0204 	mvn.w	r2, #4
 80057e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2202      	movs	r2, #2
 80057e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d003      	beq.n	80057fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 fb56 	bl	8005ea8 <HAL_TIM_IC_CaptureCallback>
 80057fc:	e005      	b.n	800580a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 fb48 	bl	8005e94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 fb59 	bl	8005ebc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	f003 0308 	and.w	r3, r3, #8
 800581a:	2b08      	cmp	r3, #8
 800581c:	d122      	bne.n	8005864 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	f003 0308 	and.w	r3, r3, #8
 8005828:	2b08      	cmp	r3, #8
 800582a:	d11b      	bne.n	8005864 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f06f 0208 	mvn.w	r2, #8
 8005834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2204      	movs	r2, #4
 800583a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	69db      	ldr	r3, [r3, #28]
 8005842:	f003 0303 	and.w	r3, r3, #3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d003      	beq.n	8005852 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 fb2c 	bl	8005ea8 <HAL_TIM_IC_CaptureCallback>
 8005850:	e005      	b.n	800585e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 fb1e 	bl	8005e94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 fb2f 	bl	8005ebc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	f003 0310 	and.w	r3, r3, #16
 800586e:	2b10      	cmp	r3, #16
 8005870:	d122      	bne.n	80058b8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	f003 0310 	and.w	r3, r3, #16
 800587c:	2b10      	cmp	r3, #16
 800587e:	d11b      	bne.n	80058b8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f06f 0210 	mvn.w	r2, #16
 8005888:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2208      	movs	r2, #8
 800588e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	69db      	ldr	r3, [r3, #28]
 8005896:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800589a:	2b00      	cmp	r3, #0
 800589c:	d003      	beq.n	80058a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 fb02 	bl	8005ea8 <HAL_TIM_IC_CaptureCallback>
 80058a4:	e005      	b.n	80058b2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 faf4 	bl	8005e94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 fb05 	bl	8005ebc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d10e      	bne.n	80058e4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	f003 0301 	and.w	r3, r3, #1
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d107      	bne.n	80058e4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f06f 0201 	mvn.w	r2, #1
 80058dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f7fc f8de 	bl	8001aa0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ee:	2b80      	cmp	r3, #128	; 0x80
 80058f0:	d10e      	bne.n	8005910 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058fc:	2b80      	cmp	r3, #128	; 0x80
 80058fe:	d107      	bne.n	8005910 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f001 f8c2 	bl	8006a94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800591a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800591e:	d10e      	bne.n	800593e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800592a:	2b80      	cmp	r3, #128	; 0x80
 800592c:	d107      	bne.n	800593e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005936:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f001 f8b5 	bl	8006aa8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	691b      	ldr	r3, [r3, #16]
 8005944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005948:	2b40      	cmp	r3, #64	; 0x40
 800594a:	d10e      	bne.n	800596a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005956:	2b40      	cmp	r3, #64	; 0x40
 8005958:	d107      	bne.n	800596a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005962:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f000 fab3 	bl	8005ed0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	f003 0320 	and.w	r3, r3, #32
 8005974:	2b20      	cmp	r3, #32
 8005976:	d10e      	bne.n	8005996 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	f003 0320 	and.w	r3, r3, #32
 8005982:	2b20      	cmp	r3, #32
 8005984:	d107      	bne.n	8005996 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f06f 0220 	mvn.w	r2, #32
 800598e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f001 f875 	bl	8006a80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005996:	bf00      	nop
 8005998:	3708      	adds	r7, #8
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}

0800599e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b086      	sub	sp, #24
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	60f8      	str	r0, [r7, #12]
 80059a6:	60b9      	str	r1, [r7, #8]
 80059a8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059aa:	2300      	movs	r3, #0
 80059ac:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d101      	bne.n	80059bc <HAL_TIM_IC_ConfigChannel+0x1e>
 80059b8:	2302      	movs	r3, #2
 80059ba:	e088      	b.n	8005ace <HAL_TIM_IC_ConfigChannel+0x130>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d11b      	bne.n	8005a02 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6818      	ldr	r0, [r3, #0]
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	6819      	ldr	r1, [r3, #0]
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	685a      	ldr	r2, [r3, #4]
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	f000 fd81 	bl	80064e0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	699a      	ldr	r2, [r3, #24]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 020c 	bic.w	r2, r2, #12
 80059ec:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6999      	ldr	r1, [r3, #24]
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	689a      	ldr	r2, [r3, #8]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	430a      	orrs	r2, r1
 80059fe:	619a      	str	r2, [r3, #24]
 8005a00:	e060      	b.n	8005ac4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2b04      	cmp	r3, #4
 8005a06:	d11c      	bne.n	8005a42 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6818      	ldr	r0, [r3, #0]
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	6819      	ldr	r1, [r3, #0]
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	685a      	ldr	r2, [r3, #4]
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	f000 fe05 	bl	8006626 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	699a      	ldr	r2, [r3, #24]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005a2a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6999      	ldr	r1, [r3, #24]
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	021a      	lsls	r2, r3, #8
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	619a      	str	r2, [r3, #24]
 8005a40:	e040      	b.n	8005ac4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2b08      	cmp	r3, #8
 8005a46:	d11b      	bne.n	8005a80 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6818      	ldr	r0, [r3, #0]
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	6819      	ldr	r1, [r3, #0]
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	685a      	ldr	r2, [r3, #4]
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	f000 fe52 	bl	8006700 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	69da      	ldr	r2, [r3, #28]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f022 020c 	bic.w	r2, r2, #12
 8005a6a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	69d9      	ldr	r1, [r3, #28]
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	689a      	ldr	r2, [r3, #8]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	61da      	str	r2, [r3, #28]
 8005a7e:	e021      	b.n	8005ac4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2b0c      	cmp	r3, #12
 8005a84:	d11c      	bne.n	8005ac0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6818      	ldr	r0, [r3, #0]
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	6819      	ldr	r1, [r3, #0]
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	685a      	ldr	r2, [r3, #4]
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	f000 fe6f 	bl	8006778 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	69da      	ldr	r2, [r3, #28]
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005aa8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	69d9      	ldr	r1, [r3, #28]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	021a      	lsls	r2, r3, #8
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	61da      	str	r2, [r3, #28]
 8005abe:	e001      	b.n	8005ac4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005acc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3718      	adds	r7, #24
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
	...

08005ad8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b086      	sub	sp, #24
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d101      	bne.n	8005af6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005af2:	2302      	movs	r3, #2
 8005af4:	e0ff      	b.n	8005cf6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2201      	movs	r2, #1
 8005afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2b14      	cmp	r3, #20
 8005b02:	f200 80f0 	bhi.w	8005ce6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005b06:	a201      	add	r2, pc, #4	; (adr r2, 8005b0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b0c:	08005b61 	.word	0x08005b61
 8005b10:	08005ce7 	.word	0x08005ce7
 8005b14:	08005ce7 	.word	0x08005ce7
 8005b18:	08005ce7 	.word	0x08005ce7
 8005b1c:	08005ba1 	.word	0x08005ba1
 8005b20:	08005ce7 	.word	0x08005ce7
 8005b24:	08005ce7 	.word	0x08005ce7
 8005b28:	08005ce7 	.word	0x08005ce7
 8005b2c:	08005be3 	.word	0x08005be3
 8005b30:	08005ce7 	.word	0x08005ce7
 8005b34:	08005ce7 	.word	0x08005ce7
 8005b38:	08005ce7 	.word	0x08005ce7
 8005b3c:	08005c23 	.word	0x08005c23
 8005b40:	08005ce7 	.word	0x08005ce7
 8005b44:	08005ce7 	.word	0x08005ce7
 8005b48:	08005ce7 	.word	0x08005ce7
 8005b4c:	08005c65 	.word	0x08005c65
 8005b50:	08005ce7 	.word	0x08005ce7
 8005b54:	08005ce7 	.word	0x08005ce7
 8005b58:	08005ce7 	.word	0x08005ce7
 8005b5c:	08005ca5 	.word	0x08005ca5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68b9      	ldr	r1, [r7, #8]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f000 fa5c 	bl	8006024 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	699a      	ldr	r2, [r3, #24]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f042 0208 	orr.w	r2, r2, #8
 8005b7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	699a      	ldr	r2, [r3, #24]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f022 0204 	bic.w	r2, r2, #4
 8005b8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6999      	ldr	r1, [r3, #24]
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	691a      	ldr	r2, [r3, #16]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	619a      	str	r2, [r3, #24]
      break;
 8005b9e:	e0a5      	b.n	8005cec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68b9      	ldr	r1, [r7, #8]
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f000 faae 	bl	8006108 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	699a      	ldr	r2, [r3, #24]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	699a      	ldr	r2, [r3, #24]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6999      	ldr	r1, [r3, #24]
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	021a      	lsls	r2, r3, #8
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	430a      	orrs	r2, r1
 8005bde:	619a      	str	r2, [r3, #24]
      break;
 8005be0:	e084      	b.n	8005cec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68b9      	ldr	r1, [r7, #8]
 8005be8:	4618      	mov	r0, r3
 8005bea:	f000 fb05 	bl	80061f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	69da      	ldr	r2, [r3, #28]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f042 0208 	orr.w	r2, r2, #8
 8005bfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	69da      	ldr	r2, [r3, #28]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f022 0204 	bic.w	r2, r2, #4
 8005c0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	69d9      	ldr	r1, [r3, #28]
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	691a      	ldr	r2, [r3, #16]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	61da      	str	r2, [r3, #28]
      break;
 8005c20:	e064      	b.n	8005cec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	68b9      	ldr	r1, [r7, #8]
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f000 fb5b 	bl	80062e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	69da      	ldr	r2, [r3, #28]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	69da      	ldr	r2, [r3, #28]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	69d9      	ldr	r1, [r3, #28]
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	691b      	ldr	r3, [r3, #16]
 8005c58:	021a      	lsls	r2, r3, #8
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	61da      	str	r2, [r3, #28]
      break;
 8005c62:	e043      	b.n	8005cec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68b9      	ldr	r1, [r7, #8]
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f000 fb92 	bl	8006394 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f042 0208 	orr.w	r2, r2, #8
 8005c7e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f022 0204 	bic.w	r2, r2, #4
 8005c8e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	691a      	ldr	r2, [r3, #16]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005ca2:	e023      	b.n	8005cec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68b9      	ldr	r1, [r7, #8]
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 fbc4 	bl	8006438 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cbe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	021a      	lsls	r2, r3, #8
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005ce4:	e002      	b.n	8005cec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	75fb      	strb	r3, [r7, #23]
      break;
 8005cea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005cf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3718      	adds	r7, #24
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop

08005d00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d101      	bne.n	8005d1c <HAL_TIM_ConfigClockSource+0x1c>
 8005d18:	2302      	movs	r3, #2
 8005d1a:	e0b4      	b.n	8005e86 <HAL_TIM_ConfigClockSource+0x186>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2202      	movs	r2, #2
 8005d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	4b56      	ldr	r3, [pc, #344]	; (8005e90 <HAL_TIM_ConfigClockSource+0x190>)
 8005d38:	4013      	ands	r3, r2
 8005d3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68ba      	ldr	r2, [r7, #8]
 8005d4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d54:	d03e      	beq.n	8005dd4 <HAL_TIM_ConfigClockSource+0xd4>
 8005d56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d5a:	f200 8087 	bhi.w	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d62:	f000 8086 	beq.w	8005e72 <HAL_TIM_ConfigClockSource+0x172>
 8005d66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d6a:	d87f      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d6c:	2b70      	cmp	r3, #112	; 0x70
 8005d6e:	d01a      	beq.n	8005da6 <HAL_TIM_ConfigClockSource+0xa6>
 8005d70:	2b70      	cmp	r3, #112	; 0x70
 8005d72:	d87b      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d74:	2b60      	cmp	r3, #96	; 0x60
 8005d76:	d050      	beq.n	8005e1a <HAL_TIM_ConfigClockSource+0x11a>
 8005d78:	2b60      	cmp	r3, #96	; 0x60
 8005d7a:	d877      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d7c:	2b50      	cmp	r3, #80	; 0x50
 8005d7e:	d03c      	beq.n	8005dfa <HAL_TIM_ConfigClockSource+0xfa>
 8005d80:	2b50      	cmp	r3, #80	; 0x50
 8005d82:	d873      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d84:	2b40      	cmp	r3, #64	; 0x40
 8005d86:	d058      	beq.n	8005e3a <HAL_TIM_ConfigClockSource+0x13a>
 8005d88:	2b40      	cmp	r3, #64	; 0x40
 8005d8a:	d86f      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d8c:	2b30      	cmp	r3, #48	; 0x30
 8005d8e:	d064      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x15a>
 8005d90:	2b30      	cmp	r3, #48	; 0x30
 8005d92:	d86b      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d94:	2b20      	cmp	r3, #32
 8005d96:	d060      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x15a>
 8005d98:	2b20      	cmp	r3, #32
 8005d9a:	d867      	bhi.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d05c      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x15a>
 8005da0:	2b10      	cmp	r3, #16
 8005da2:	d05a      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x15a>
 8005da4:	e062      	b.n	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6818      	ldr	r0, [r3, #0]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	6899      	ldr	r1, [r3, #8]
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	685a      	ldr	r2, [r3, #4]
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	68db      	ldr	r3, [r3, #12]
 8005db6:	f000 fd37 	bl	8006828 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005dc8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68ba      	ldr	r2, [r7, #8]
 8005dd0:	609a      	str	r2, [r3, #8]
      break;
 8005dd2:	e04f      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6818      	ldr	r0, [r3, #0]
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	6899      	ldr	r1, [r3, #8]
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	685a      	ldr	r2, [r3, #4]
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f000 fd20 	bl	8006828 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	689a      	ldr	r2, [r3, #8]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005df6:	609a      	str	r2, [r3, #8]
      break;
 8005df8:	e03c      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6818      	ldr	r0, [r3, #0]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	6859      	ldr	r1, [r3, #4]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	461a      	mov	r2, r3
 8005e08:	f000 fbde 	bl	80065c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2150      	movs	r1, #80	; 0x50
 8005e12:	4618      	mov	r0, r3
 8005e14:	f000 fced 	bl	80067f2 <TIM_ITRx_SetConfig>
      break;
 8005e18:	e02c      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6818      	ldr	r0, [r3, #0]
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	6859      	ldr	r1, [r3, #4]
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	461a      	mov	r2, r3
 8005e28:	f000 fc3a 	bl	80066a0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2160      	movs	r1, #96	; 0x60
 8005e32:	4618      	mov	r0, r3
 8005e34:	f000 fcdd 	bl	80067f2 <TIM_ITRx_SetConfig>
      break;
 8005e38:	e01c      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6818      	ldr	r0, [r3, #0]
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	6859      	ldr	r1, [r3, #4]
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	461a      	mov	r2, r3
 8005e48:	f000 fbbe 	bl	80065c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2140      	movs	r1, #64	; 0x40
 8005e52:	4618      	mov	r0, r3
 8005e54:	f000 fccd 	bl	80067f2 <TIM_ITRx_SetConfig>
      break;
 8005e58:	e00c      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4619      	mov	r1, r3
 8005e64:	4610      	mov	r0, r2
 8005e66:	f000 fcc4 	bl	80067f2 <TIM_ITRx_SetConfig>
      break;
 8005e6a:	e003      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e70:	e000      	b.n	8005e74 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3710      	adds	r7, #16
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	fffeff88 	.word	0xfffeff88

08005e94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005eb0:	bf00      	nop
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ed8:	bf00      	nop
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a40      	ldr	r2, [pc, #256]	; (8005ff8 <TIM_Base_SetConfig+0x114>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d013      	beq.n	8005f24 <TIM_Base_SetConfig+0x40>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f02:	d00f      	beq.n	8005f24 <TIM_Base_SetConfig+0x40>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a3d      	ldr	r2, [pc, #244]	; (8005ffc <TIM_Base_SetConfig+0x118>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d00b      	beq.n	8005f24 <TIM_Base_SetConfig+0x40>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a3c      	ldr	r2, [pc, #240]	; (8006000 <TIM_Base_SetConfig+0x11c>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d007      	beq.n	8005f24 <TIM_Base_SetConfig+0x40>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	4a3b      	ldr	r2, [pc, #236]	; (8006004 <TIM_Base_SetConfig+0x120>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d003      	beq.n	8005f24 <TIM_Base_SetConfig+0x40>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a3a      	ldr	r2, [pc, #232]	; (8006008 <TIM_Base_SetConfig+0x124>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d108      	bne.n	8005f36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a2f      	ldr	r2, [pc, #188]	; (8005ff8 <TIM_Base_SetConfig+0x114>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d02b      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f44:	d027      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a2c      	ldr	r2, [pc, #176]	; (8005ffc <TIM_Base_SetConfig+0x118>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d023      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a2b      	ldr	r2, [pc, #172]	; (8006000 <TIM_Base_SetConfig+0x11c>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d01f      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a2a      	ldr	r2, [pc, #168]	; (8006004 <TIM_Base_SetConfig+0x120>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d01b      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a29      	ldr	r2, [pc, #164]	; (8006008 <TIM_Base_SetConfig+0x124>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d017      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a28      	ldr	r2, [pc, #160]	; (800600c <TIM_Base_SetConfig+0x128>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d013      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a27      	ldr	r2, [pc, #156]	; (8006010 <TIM_Base_SetConfig+0x12c>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d00f      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a26      	ldr	r2, [pc, #152]	; (8006014 <TIM_Base_SetConfig+0x130>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d00b      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a25      	ldr	r2, [pc, #148]	; (8006018 <TIM_Base_SetConfig+0x134>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d007      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a24      	ldr	r2, [pc, #144]	; (800601c <TIM_Base_SetConfig+0x138>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d003      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a23      	ldr	r2, [pc, #140]	; (8006020 <TIM_Base_SetConfig+0x13c>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d108      	bne.n	8005fa8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	68fa      	ldr	r2, [r7, #12]
 8005fba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	689a      	ldr	r2, [r3, #8]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a0a      	ldr	r2, [pc, #40]	; (8005ff8 <TIM_Base_SetConfig+0x114>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d003      	beq.n	8005fdc <TIM_Base_SetConfig+0xf8>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	4a0c      	ldr	r2, [pc, #48]	; (8006008 <TIM_Base_SetConfig+0x124>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d103      	bne.n	8005fe4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	691a      	ldr	r2, [r3, #16]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	615a      	str	r2, [r3, #20]
}
 8005fea:	bf00      	nop
 8005fec:	3714      	adds	r7, #20
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	40010000 	.word	0x40010000
 8005ffc:	40000400 	.word	0x40000400
 8006000:	40000800 	.word	0x40000800
 8006004:	40000c00 	.word	0x40000c00
 8006008:	40010400 	.word	0x40010400
 800600c:	40014000 	.word	0x40014000
 8006010:	40014400 	.word	0x40014400
 8006014:	40014800 	.word	0x40014800
 8006018:	40001800 	.word	0x40001800
 800601c:	40001c00 	.word	0x40001c00
 8006020:	40002000 	.word	0x40002000

08006024 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006024:	b480      	push	{r7}
 8006026:	b087      	sub	sp, #28
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	f023 0201 	bic.w	r2, r3, #1
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	4b2b      	ldr	r3, [pc, #172]	; (80060fc <TIM_OC1_SetConfig+0xd8>)
 8006050:	4013      	ands	r3, r2
 8006052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f023 0303 	bic.w	r3, r3, #3
 800605a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	4313      	orrs	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f023 0302 	bic.w	r3, r3, #2
 800606c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	697a      	ldr	r2, [r7, #20]
 8006074:	4313      	orrs	r3, r2
 8006076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a21      	ldr	r2, [pc, #132]	; (8006100 <TIM_OC1_SetConfig+0xdc>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d003      	beq.n	8006088 <TIM_OC1_SetConfig+0x64>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a20      	ldr	r2, [pc, #128]	; (8006104 <TIM_OC1_SetConfig+0xe0>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d10c      	bne.n	80060a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	f023 0308 	bic.w	r3, r3, #8
 800608e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	f023 0304 	bic.w	r3, r3, #4
 80060a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a16      	ldr	r2, [pc, #88]	; (8006100 <TIM_OC1_SetConfig+0xdc>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d003      	beq.n	80060b2 <TIM_OC1_SetConfig+0x8e>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a15      	ldr	r2, [pc, #84]	; (8006104 <TIM_OC1_SetConfig+0xe0>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d111      	bne.n	80060d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	699b      	ldr	r3, [r3, #24]
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	697a      	ldr	r2, [r7, #20]
 80060ee:	621a      	str	r2, [r3, #32]
}
 80060f0:	bf00      	nop
 80060f2:	371c      	adds	r7, #28
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	fffeff8f 	.word	0xfffeff8f
 8006100:	40010000 	.word	0x40010000
 8006104:	40010400 	.word	0x40010400

08006108 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006108:	b480      	push	{r7}
 800610a:	b087      	sub	sp, #28
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	f023 0210 	bic.w	r2, r3, #16
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a1b      	ldr	r3, [r3, #32]
 8006122:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	4b2e      	ldr	r3, [pc, #184]	; (80061ec <TIM_OC2_SetConfig+0xe4>)
 8006134:	4013      	ands	r3, r2
 8006136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800613e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	021b      	lsls	r3, r3, #8
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	4313      	orrs	r3, r2
 800614a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f023 0320 	bic.w	r3, r3, #32
 8006152:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	011b      	lsls	r3, r3, #4
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	4313      	orrs	r3, r2
 800615e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a23      	ldr	r2, [pc, #140]	; (80061f0 <TIM_OC2_SetConfig+0xe8>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d003      	beq.n	8006170 <TIM_OC2_SetConfig+0x68>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a22      	ldr	r2, [pc, #136]	; (80061f4 <TIM_OC2_SetConfig+0xec>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d10d      	bne.n	800618c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	011b      	lsls	r3, r3, #4
 800617e:	697a      	ldr	r2, [r7, #20]
 8006180:	4313      	orrs	r3, r2
 8006182:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800618a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a18      	ldr	r2, [pc, #96]	; (80061f0 <TIM_OC2_SetConfig+0xe8>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d003      	beq.n	800619c <TIM_OC2_SetConfig+0x94>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a17      	ldr	r2, [pc, #92]	; (80061f4 <TIM_OC2_SetConfig+0xec>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d113      	bne.n	80061c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	695b      	ldr	r3, [r3, #20]
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	699b      	ldr	r3, [r3, #24]
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	685a      	ldr	r2, [r3, #4]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	697a      	ldr	r2, [r7, #20]
 80061dc:	621a      	str	r2, [r3, #32]
}
 80061de:	bf00      	nop
 80061e0:	371c      	adds	r7, #28
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	feff8fff 	.word	0xfeff8fff
 80061f0:	40010000 	.word	0x40010000
 80061f4:	40010400 	.word	0x40010400

080061f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b087      	sub	sp, #28
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a1b      	ldr	r3, [r3, #32]
 8006206:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a1b      	ldr	r3, [r3, #32]
 8006212:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	69db      	ldr	r3, [r3, #28]
 800621e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006220:	68fa      	ldr	r2, [r7, #12]
 8006222:	4b2d      	ldr	r3, [pc, #180]	; (80062d8 <TIM_OC3_SetConfig+0xe0>)
 8006224:	4013      	ands	r3, r2
 8006226:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f023 0303 	bic.w	r3, r3, #3
 800622e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	4313      	orrs	r3, r2
 8006238:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006240:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	021b      	lsls	r3, r3, #8
 8006248:	697a      	ldr	r2, [r7, #20]
 800624a:	4313      	orrs	r3, r2
 800624c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a22      	ldr	r2, [pc, #136]	; (80062dc <TIM_OC3_SetConfig+0xe4>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d003      	beq.n	800625e <TIM_OC3_SetConfig+0x66>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a21      	ldr	r2, [pc, #132]	; (80062e0 <TIM_OC3_SetConfig+0xe8>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d10d      	bne.n	800627a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006264:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	021b      	lsls	r3, r3, #8
 800626c:	697a      	ldr	r2, [r7, #20]
 800626e:	4313      	orrs	r3, r2
 8006270:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006278:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a17      	ldr	r2, [pc, #92]	; (80062dc <TIM_OC3_SetConfig+0xe4>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d003      	beq.n	800628a <TIM_OC3_SetConfig+0x92>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a16      	ldr	r2, [pc, #88]	; (80062e0 <TIM_OC3_SetConfig+0xe8>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d113      	bne.n	80062b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	011b      	lsls	r3, r3, #4
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	699b      	ldr	r3, [r3, #24]
 80062aa:	011b      	lsls	r3, r3, #4
 80062ac:	693a      	ldr	r2, [r7, #16]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	693a      	ldr	r2, [r7, #16]
 80062b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	68fa      	ldr	r2, [r7, #12]
 80062bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	685a      	ldr	r2, [r3, #4]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	697a      	ldr	r2, [r7, #20]
 80062ca:	621a      	str	r2, [r3, #32]
}
 80062cc:	bf00      	nop
 80062ce:	371c      	adds	r7, #28
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr
 80062d8:	fffeff8f 	.word	0xfffeff8f
 80062dc:	40010000 	.word	0x40010000
 80062e0:	40010400 	.word	0x40010400

080062e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b087      	sub	sp, #28
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	69db      	ldr	r3, [r3, #28]
 800630a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800630c:	68fa      	ldr	r2, [r7, #12]
 800630e:	4b1e      	ldr	r3, [pc, #120]	; (8006388 <TIM_OC4_SetConfig+0xa4>)
 8006310:	4013      	ands	r3, r2
 8006312:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800631a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	021b      	lsls	r3, r3, #8
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	4313      	orrs	r3, r2
 8006326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800632e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	031b      	lsls	r3, r3, #12
 8006336:	693a      	ldr	r2, [r7, #16]
 8006338:	4313      	orrs	r3, r2
 800633a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a13      	ldr	r2, [pc, #76]	; (800638c <TIM_OC4_SetConfig+0xa8>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d003      	beq.n	800634c <TIM_OC4_SetConfig+0x68>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a12      	ldr	r2, [pc, #72]	; (8006390 <TIM_OC4_SetConfig+0xac>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d109      	bne.n	8006360 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006352:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	695b      	ldr	r3, [r3, #20]
 8006358:	019b      	lsls	r3, r3, #6
 800635a:	697a      	ldr	r2, [r7, #20]
 800635c:	4313      	orrs	r3, r2
 800635e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	685a      	ldr	r2, [r3, #4]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	621a      	str	r2, [r3, #32]
}
 800637a:	bf00      	nop
 800637c:	371c      	adds	r7, #28
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	feff8fff 	.word	0xfeff8fff
 800638c:	40010000 	.word	0x40010000
 8006390:	40010400 	.word	0x40010400

08006394 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006394:	b480      	push	{r7}
 8006396:	b087      	sub	sp, #28
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a1b      	ldr	r3, [r3, #32]
 80063a2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	4b1b      	ldr	r3, [pc, #108]	; (800642c <TIM_OC5_SetConfig+0x98>)
 80063c0:	4013      	ands	r3, r2
 80063c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80063d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	041b      	lsls	r3, r3, #16
 80063dc:	693a      	ldr	r2, [r7, #16]
 80063de:	4313      	orrs	r3, r2
 80063e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a12      	ldr	r2, [pc, #72]	; (8006430 <TIM_OC5_SetConfig+0x9c>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d003      	beq.n	80063f2 <TIM_OC5_SetConfig+0x5e>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a11      	ldr	r2, [pc, #68]	; (8006434 <TIM_OC5_SetConfig+0xa0>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d109      	bne.n	8006406 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063f8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	021b      	lsls	r3, r3, #8
 8006400:	697a      	ldr	r2, [r7, #20]
 8006402:	4313      	orrs	r3, r2
 8006404:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	697a      	ldr	r2, [r7, #20]
 800640a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	68fa      	ldr	r2, [r7, #12]
 8006410:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	685a      	ldr	r2, [r3, #4]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	693a      	ldr	r2, [r7, #16]
 800641e:	621a      	str	r2, [r3, #32]
}
 8006420:	bf00      	nop
 8006422:	371c      	adds	r7, #28
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr
 800642c:	fffeff8f 	.word	0xfffeff8f
 8006430:	40010000 	.word	0x40010000
 8006434:	40010400 	.word	0x40010400

08006438 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006438:	b480      	push	{r7}
 800643a:	b087      	sub	sp, #28
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800645e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	4b1c      	ldr	r3, [pc, #112]	; (80064d4 <TIM_OC6_SetConfig+0x9c>)
 8006464:	4013      	ands	r3, r2
 8006466:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	021b      	lsls	r3, r3, #8
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	4313      	orrs	r3, r2
 8006472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800647a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	051b      	lsls	r3, r3, #20
 8006482:	693a      	ldr	r2, [r7, #16]
 8006484:	4313      	orrs	r3, r2
 8006486:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	4a13      	ldr	r2, [pc, #76]	; (80064d8 <TIM_OC6_SetConfig+0xa0>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d003      	beq.n	8006498 <TIM_OC6_SetConfig+0x60>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a12      	ldr	r2, [pc, #72]	; (80064dc <TIM_OC6_SetConfig+0xa4>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d109      	bne.n	80064ac <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800649e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	695b      	ldr	r3, [r3, #20]
 80064a4:	029b      	lsls	r3, r3, #10
 80064a6:	697a      	ldr	r2, [r7, #20]
 80064a8:	4313      	orrs	r3, r2
 80064aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	697a      	ldr	r2, [r7, #20]
 80064b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	685a      	ldr	r2, [r3, #4]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	693a      	ldr	r2, [r7, #16]
 80064c4:	621a      	str	r2, [r3, #32]
}
 80064c6:	bf00      	nop
 80064c8:	371c      	adds	r7, #28
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr
 80064d2:	bf00      	nop
 80064d4:	feff8fff 	.word	0xfeff8fff
 80064d8:	40010000 	.word	0x40010000
 80064dc:	40010400 	.word	0x40010400

080064e0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b087      	sub	sp, #28
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]
 80064ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6a1b      	ldr	r3, [r3, #32]
 80064f2:	f023 0201 	bic.w	r2, r3, #1
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6a1b      	ldr	r3, [r3, #32]
 8006504:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	4a28      	ldr	r2, [pc, #160]	; (80065ac <TIM_TI1_SetConfig+0xcc>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d01b      	beq.n	8006546 <TIM_TI1_SetConfig+0x66>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006514:	d017      	beq.n	8006546 <TIM_TI1_SetConfig+0x66>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	4a25      	ldr	r2, [pc, #148]	; (80065b0 <TIM_TI1_SetConfig+0xd0>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d013      	beq.n	8006546 <TIM_TI1_SetConfig+0x66>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	4a24      	ldr	r2, [pc, #144]	; (80065b4 <TIM_TI1_SetConfig+0xd4>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d00f      	beq.n	8006546 <TIM_TI1_SetConfig+0x66>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	4a23      	ldr	r2, [pc, #140]	; (80065b8 <TIM_TI1_SetConfig+0xd8>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d00b      	beq.n	8006546 <TIM_TI1_SetConfig+0x66>
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	4a22      	ldr	r2, [pc, #136]	; (80065bc <TIM_TI1_SetConfig+0xdc>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d007      	beq.n	8006546 <TIM_TI1_SetConfig+0x66>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4a21      	ldr	r2, [pc, #132]	; (80065c0 <TIM_TI1_SetConfig+0xe0>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d003      	beq.n	8006546 <TIM_TI1_SetConfig+0x66>
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	4a20      	ldr	r2, [pc, #128]	; (80065c4 <TIM_TI1_SetConfig+0xe4>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d101      	bne.n	800654a <TIM_TI1_SetConfig+0x6a>
 8006546:	2301      	movs	r3, #1
 8006548:	e000      	b.n	800654c <TIM_TI1_SetConfig+0x6c>
 800654a:	2300      	movs	r3, #0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d008      	beq.n	8006562 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	f023 0303 	bic.w	r3, r3, #3
 8006556:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006558:	697a      	ldr	r2, [r7, #20]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4313      	orrs	r3, r2
 800655e:	617b      	str	r3, [r7, #20]
 8006560:	e003      	b.n	800656a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	f043 0301 	orr.w	r3, r3, #1
 8006568:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006570:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	011b      	lsls	r3, r3, #4
 8006576:	b2db      	uxtb	r3, r3
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	4313      	orrs	r3, r2
 800657c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	f023 030a 	bic.w	r3, r3, #10
 8006584:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	f003 030a 	and.w	r3, r3, #10
 800658c:	693a      	ldr	r2, [r7, #16]
 800658e:	4313      	orrs	r3, r2
 8006590:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	697a      	ldr	r2, [r7, #20]
 8006596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	693a      	ldr	r2, [r7, #16]
 800659c:	621a      	str	r2, [r3, #32]
}
 800659e:	bf00      	nop
 80065a0:	371c      	adds	r7, #28
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	40010000 	.word	0x40010000
 80065b0:	40000400 	.word	0x40000400
 80065b4:	40000800 	.word	0x40000800
 80065b8:	40000c00 	.word	0x40000c00
 80065bc:	40010400 	.word	0x40010400
 80065c0:	40014000 	.word	0x40014000
 80065c4:	40001800 	.word	0x40001800

080065c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b087      	sub	sp, #28
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	60b9      	str	r1, [r7, #8]
 80065d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6a1b      	ldr	r3, [r3, #32]
 80065d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6a1b      	ldr	r3, [r3, #32]
 80065de:	f023 0201 	bic.w	r2, r3, #1
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	699b      	ldr	r3, [r3, #24]
 80065ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80065f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	011b      	lsls	r3, r3, #4
 80065f8:	693a      	ldr	r2, [r7, #16]
 80065fa:	4313      	orrs	r3, r2
 80065fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f023 030a 	bic.w	r3, r3, #10
 8006604:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	4313      	orrs	r3, r2
 800660c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	697a      	ldr	r2, [r7, #20]
 8006618:	621a      	str	r2, [r3, #32]
}
 800661a:	bf00      	nop
 800661c:	371c      	adds	r7, #28
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr

08006626 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006626:	b480      	push	{r7}
 8006628:	b087      	sub	sp, #28
 800662a:	af00      	add	r7, sp, #0
 800662c:	60f8      	str	r0, [r7, #12]
 800662e:	60b9      	str	r1, [r7, #8]
 8006630:	607a      	str	r2, [r7, #4]
 8006632:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6a1b      	ldr	r3, [r3, #32]
 8006638:	f023 0210 	bic.w	r2, r3, #16
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6a1b      	ldr	r3, [r3, #32]
 800664a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006652:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	021b      	lsls	r3, r3, #8
 8006658:	697a      	ldr	r2, [r7, #20]
 800665a:	4313      	orrs	r3, r2
 800665c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006664:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	031b      	lsls	r3, r3, #12
 800666a:	b29b      	uxth	r3, r3
 800666c:	697a      	ldr	r2, [r7, #20]
 800666e:	4313      	orrs	r3, r2
 8006670:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006678:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	011b      	lsls	r3, r3, #4
 800667e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	4313      	orrs	r3, r2
 8006686:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	693a      	ldr	r2, [r7, #16]
 8006692:	621a      	str	r2, [r3, #32]
}
 8006694:	bf00      	nop
 8006696:	371c      	adds	r7, #28
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b087      	sub	sp, #28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	60b9      	str	r1, [r7, #8]
 80066aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6a1b      	ldr	r3, [r3, #32]
 80066b0:	f023 0210 	bic.w	r2, r3, #16
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	699b      	ldr	r3, [r3, #24]
 80066bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6a1b      	ldr	r3, [r3, #32]
 80066c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80066ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	031b      	lsls	r3, r3, #12
 80066d0:	697a      	ldr	r2, [r7, #20]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80066dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	011b      	lsls	r3, r3, #4
 80066e2:	693a      	ldr	r2, [r7, #16]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	697a      	ldr	r2, [r7, #20]
 80066ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	693a      	ldr	r2, [r7, #16]
 80066f2:	621a      	str	r2, [r3, #32]
}
 80066f4:	bf00      	nop
 80066f6:	371c      	adds	r7, #28
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006700:	b480      	push	{r7}
 8006702:	b087      	sub	sp, #28
 8006704:	af00      	add	r7, sp, #0
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	60b9      	str	r1, [r7, #8]
 800670a:	607a      	str	r2, [r7, #4]
 800670c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6a1b      	ldr	r3, [r3, #32]
 8006712:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	69db      	ldr	r3, [r3, #28]
 800671e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6a1b      	ldr	r3, [r3, #32]
 8006724:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	f023 0303 	bic.w	r3, r3, #3
 800672c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800672e:	697a      	ldr	r2, [r7, #20]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4313      	orrs	r3, r2
 8006734:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800673c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	011b      	lsls	r3, r3, #4
 8006742:	b2db      	uxtb	r3, r3
 8006744:	697a      	ldr	r2, [r7, #20]
 8006746:	4313      	orrs	r3, r2
 8006748:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006750:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	021b      	lsls	r3, r3, #8
 8006756:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800675a:	693a      	ldr	r2, [r7, #16]
 800675c:	4313      	orrs	r3, r2
 800675e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	697a      	ldr	r2, [r7, #20]
 8006764:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	693a      	ldr	r2, [r7, #16]
 800676a:	621a      	str	r2, [r3, #32]
}
 800676c:	bf00      	nop
 800676e:	371c      	adds	r7, #28
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006778:	b480      	push	{r7}
 800677a:	b087      	sub	sp, #28
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	607a      	str	r2, [r7, #4]
 8006784:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6a1b      	ldr	r3, [r3, #32]
 800678a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	69db      	ldr	r3, [r3, #28]
 8006796:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6a1b      	ldr	r3, [r3, #32]
 800679c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067a4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	021b      	lsls	r3, r3, #8
 80067aa:	697a      	ldr	r2, [r7, #20]
 80067ac:	4313      	orrs	r3, r2
 80067ae:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80067b6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	031b      	lsls	r3, r3, #12
 80067bc:	b29b      	uxth	r3, r3
 80067be:	697a      	ldr	r2, [r7, #20]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80067ca:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	031b      	lsls	r3, r3, #12
 80067d0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80067d4:	693a      	ldr	r2, [r7, #16]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	697a      	ldr	r2, [r7, #20]
 80067de:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	693a      	ldr	r2, [r7, #16]
 80067e4:	621a      	str	r2, [r3, #32]
}
 80067e6:	bf00      	nop
 80067e8:	371c      	adds	r7, #28
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr

080067f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80067f2:	b480      	push	{r7}
 80067f4:	b085      	sub	sp, #20
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
 80067fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006808:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800680a:	683a      	ldr	r2, [r7, #0]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	4313      	orrs	r3, r2
 8006810:	f043 0307 	orr.w	r3, r3, #7
 8006814:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	68fa      	ldr	r2, [r7, #12]
 800681a:	609a      	str	r2, [r3, #8]
}
 800681c:	bf00      	nop
 800681e:	3714      	adds	r7, #20
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr

08006828 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006828:	b480      	push	{r7}
 800682a:	b087      	sub	sp, #28
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	607a      	str	r2, [r7, #4]
 8006834:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006842:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	021a      	lsls	r2, r3, #8
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	431a      	orrs	r2, r3
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	4313      	orrs	r3, r2
 8006850:	697a      	ldr	r2, [r7, #20]
 8006852:	4313      	orrs	r3, r2
 8006854:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	609a      	str	r2, [r3, #8]
}
 800685c:	bf00      	nop
 800685e:	371c      	adds	r7, #28
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
 8006870:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006878:	2b01      	cmp	r3, #1
 800687a:	d101      	bne.n	8006880 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800687c:	2302      	movs	r3, #2
 800687e:	e06d      	b.n	800695c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2202      	movs	r2, #2
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a30      	ldr	r2, [pc, #192]	; (8006968 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d004      	beq.n	80068b4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a2f      	ldr	r2, [pc, #188]	; (800696c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d108      	bne.n	80068c6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80068ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	68fa      	ldr	r2, [r7, #12]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a20      	ldr	r2, [pc, #128]	; (8006968 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d022      	beq.n	8006930 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068f2:	d01d      	beq.n	8006930 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a1d      	ldr	r2, [pc, #116]	; (8006970 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d018      	beq.n	8006930 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a1c      	ldr	r2, [pc, #112]	; (8006974 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d013      	beq.n	8006930 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a1a      	ldr	r2, [pc, #104]	; (8006978 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d00e      	beq.n	8006930 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a15      	ldr	r2, [pc, #84]	; (800696c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d009      	beq.n	8006930 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a16      	ldr	r2, [pc, #88]	; (800697c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d004      	beq.n	8006930 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a15      	ldr	r2, [pc, #84]	; (8006980 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d10c      	bne.n	800694a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006936:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	68ba      	ldr	r2, [r7, #8]
 800693e:	4313      	orrs	r3, r2
 8006940:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68ba      	ldr	r2, [r7, #8]
 8006948:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2201      	movs	r2, #1
 800694e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800695a:	2300      	movs	r3, #0
}
 800695c:	4618      	mov	r0, r3
 800695e:	3714      	adds	r7, #20
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr
 8006968:	40010000 	.word	0x40010000
 800696c:	40010400 	.word	0x40010400
 8006970:	40000400 	.word	0x40000400
 8006974:	40000800 	.word	0x40000800
 8006978:	40000c00 	.word	0x40000c00
 800697c:	40014000 	.word	0x40014000
 8006980:	40001800 	.word	0x40001800

08006984 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006984:	b480      	push	{r7}
 8006986:	b085      	sub	sp, #20
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800698e:	2300      	movs	r3, #0
 8006990:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006998:	2b01      	cmp	r3, #1
 800699a:	d101      	bne.n	80069a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800699c:	2302      	movs	r3, #2
 800699e:	e065      	b.n	8006a6c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4313      	orrs	r3, r2
 80069de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	691b      	ldr	r3, [r3, #16]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	695b      	ldr	r3, [r3, #20]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a06:	4313      	orrs	r3, r2
 8006a08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	699b      	ldr	r3, [r3, #24]
 8006a14:	041b      	lsls	r3, r3, #16
 8006a16:	4313      	orrs	r3, r2
 8006a18:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a16      	ldr	r2, [pc, #88]	; (8006a78 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d004      	beq.n	8006a2e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a14      	ldr	r2, [pc, #80]	; (8006a7c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d115      	bne.n	8006a5a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a38:	051b      	lsls	r3, r3, #20
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	69db      	ldr	r3, [r3, #28]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	6a1b      	ldr	r3, [r3, #32]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68fa      	ldr	r2, [r7, #12]
 8006a60:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3714      	adds	r7, #20
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr
 8006a78:	40010000 	.word	0x40010000
 8006a7c:	40010400 	.word	0x40010400

08006a80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a88:	bf00      	nop
 8006a8a:	370c      	adds	r7, #12
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a9c:	bf00      	nop
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006ab0:	bf00      	nop
 8006ab2:	370c      	adds	r7, #12
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr

08006abc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b082      	sub	sp, #8
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d101      	bne.n	8006ace <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	e040      	b.n	8006b50 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d106      	bne.n	8006ae4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f7fb fb22 	bl	8002128 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2224      	movs	r2, #36	; 0x24
 8006ae8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f022 0201 	bic.w	r2, r2, #1
 8006af8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 f82c 	bl	8006b58 <UART_SetConfig>
 8006b00:	4603      	mov	r3, r0
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d101      	bne.n	8006b0a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e022      	b.n	8006b50 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d002      	beq.n	8006b18 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 fa84 	bl	8007020 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	685a      	ldr	r2, [r3, #4]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	689a      	ldr	r2, [r3, #8]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f042 0201 	orr.w	r2, r2, #1
 8006b46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f000 fb0b 	bl	8007164 <UART_CheckIdleState>
 8006b4e:	4603      	mov	r3, r0
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3708      	adds	r7, #8
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b088      	sub	sp, #32
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b60:	2300      	movs	r3, #0
 8006b62:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	689a      	ldr	r2, [r3, #8]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	691b      	ldr	r3, [r3, #16]
 8006b6c:	431a      	orrs	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	695b      	ldr	r3, [r3, #20]
 8006b72:	431a      	orrs	r2, r3
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	69db      	ldr	r3, [r3, #28]
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	4ba6      	ldr	r3, [pc, #664]	; (8006e1c <UART_SetConfig+0x2c4>)
 8006b84:	4013      	ands	r3, r2
 8006b86:	687a      	ldr	r2, [r7, #4]
 8006b88:	6812      	ldr	r2, [r2, #0]
 8006b8a:	6979      	ldr	r1, [r7, #20]
 8006b8c:	430b      	orrs	r3, r1
 8006b8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	68da      	ldr	r2, [r3, #12]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6a1b      	ldr	r3, [r3, #32]
 8006bb0:	697a      	ldr	r2, [r7, #20]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	697a      	ldr	r2, [r7, #20]
 8006bc6:	430a      	orrs	r2, r1
 8006bc8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a94      	ldr	r2, [pc, #592]	; (8006e20 <UART_SetConfig+0x2c8>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d120      	bne.n	8006c16 <UART_SetConfig+0xbe>
 8006bd4:	4b93      	ldr	r3, [pc, #588]	; (8006e24 <UART_SetConfig+0x2cc>)
 8006bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bda:	f003 0303 	and.w	r3, r3, #3
 8006bde:	2b03      	cmp	r3, #3
 8006be0:	d816      	bhi.n	8006c10 <UART_SetConfig+0xb8>
 8006be2:	a201      	add	r2, pc, #4	; (adr r2, 8006be8 <UART_SetConfig+0x90>)
 8006be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be8:	08006bf9 	.word	0x08006bf9
 8006bec:	08006c05 	.word	0x08006c05
 8006bf0:	08006bff 	.word	0x08006bff
 8006bf4:	08006c0b 	.word	0x08006c0b
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	77fb      	strb	r3, [r7, #31]
 8006bfc:	e150      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006bfe:	2302      	movs	r3, #2
 8006c00:	77fb      	strb	r3, [r7, #31]
 8006c02:	e14d      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006c04:	2304      	movs	r3, #4
 8006c06:	77fb      	strb	r3, [r7, #31]
 8006c08:	e14a      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006c0a:	2308      	movs	r3, #8
 8006c0c:	77fb      	strb	r3, [r7, #31]
 8006c0e:	e147      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006c10:	2310      	movs	r3, #16
 8006c12:	77fb      	strb	r3, [r7, #31]
 8006c14:	e144      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a83      	ldr	r2, [pc, #524]	; (8006e28 <UART_SetConfig+0x2d0>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d132      	bne.n	8006c86 <UART_SetConfig+0x12e>
 8006c20:	4b80      	ldr	r3, [pc, #512]	; (8006e24 <UART_SetConfig+0x2cc>)
 8006c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c26:	f003 030c 	and.w	r3, r3, #12
 8006c2a:	2b0c      	cmp	r3, #12
 8006c2c:	d828      	bhi.n	8006c80 <UART_SetConfig+0x128>
 8006c2e:	a201      	add	r2, pc, #4	; (adr r2, 8006c34 <UART_SetConfig+0xdc>)
 8006c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c34:	08006c69 	.word	0x08006c69
 8006c38:	08006c81 	.word	0x08006c81
 8006c3c:	08006c81 	.word	0x08006c81
 8006c40:	08006c81 	.word	0x08006c81
 8006c44:	08006c75 	.word	0x08006c75
 8006c48:	08006c81 	.word	0x08006c81
 8006c4c:	08006c81 	.word	0x08006c81
 8006c50:	08006c81 	.word	0x08006c81
 8006c54:	08006c6f 	.word	0x08006c6f
 8006c58:	08006c81 	.word	0x08006c81
 8006c5c:	08006c81 	.word	0x08006c81
 8006c60:	08006c81 	.word	0x08006c81
 8006c64:	08006c7b 	.word	0x08006c7b
 8006c68:	2300      	movs	r3, #0
 8006c6a:	77fb      	strb	r3, [r7, #31]
 8006c6c:	e118      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006c6e:	2302      	movs	r3, #2
 8006c70:	77fb      	strb	r3, [r7, #31]
 8006c72:	e115      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006c74:	2304      	movs	r3, #4
 8006c76:	77fb      	strb	r3, [r7, #31]
 8006c78:	e112      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006c7a:	2308      	movs	r3, #8
 8006c7c:	77fb      	strb	r3, [r7, #31]
 8006c7e:	e10f      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006c80:	2310      	movs	r3, #16
 8006c82:	77fb      	strb	r3, [r7, #31]
 8006c84:	e10c      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a68      	ldr	r2, [pc, #416]	; (8006e2c <UART_SetConfig+0x2d4>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d120      	bne.n	8006cd2 <UART_SetConfig+0x17a>
 8006c90:	4b64      	ldr	r3, [pc, #400]	; (8006e24 <UART_SetConfig+0x2cc>)
 8006c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c96:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006c9a:	2b30      	cmp	r3, #48	; 0x30
 8006c9c:	d013      	beq.n	8006cc6 <UART_SetConfig+0x16e>
 8006c9e:	2b30      	cmp	r3, #48	; 0x30
 8006ca0:	d814      	bhi.n	8006ccc <UART_SetConfig+0x174>
 8006ca2:	2b20      	cmp	r3, #32
 8006ca4:	d009      	beq.n	8006cba <UART_SetConfig+0x162>
 8006ca6:	2b20      	cmp	r3, #32
 8006ca8:	d810      	bhi.n	8006ccc <UART_SetConfig+0x174>
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d002      	beq.n	8006cb4 <UART_SetConfig+0x15c>
 8006cae:	2b10      	cmp	r3, #16
 8006cb0:	d006      	beq.n	8006cc0 <UART_SetConfig+0x168>
 8006cb2:	e00b      	b.n	8006ccc <UART_SetConfig+0x174>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	77fb      	strb	r3, [r7, #31]
 8006cb8:	e0f2      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006cba:	2302      	movs	r3, #2
 8006cbc:	77fb      	strb	r3, [r7, #31]
 8006cbe:	e0ef      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006cc0:	2304      	movs	r3, #4
 8006cc2:	77fb      	strb	r3, [r7, #31]
 8006cc4:	e0ec      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006cc6:	2308      	movs	r3, #8
 8006cc8:	77fb      	strb	r3, [r7, #31]
 8006cca:	e0e9      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006ccc:	2310      	movs	r3, #16
 8006cce:	77fb      	strb	r3, [r7, #31]
 8006cd0:	e0e6      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a56      	ldr	r2, [pc, #344]	; (8006e30 <UART_SetConfig+0x2d8>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d120      	bne.n	8006d1e <UART_SetConfig+0x1c6>
 8006cdc:	4b51      	ldr	r3, [pc, #324]	; (8006e24 <UART_SetConfig+0x2cc>)
 8006cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ce2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006ce6:	2bc0      	cmp	r3, #192	; 0xc0
 8006ce8:	d013      	beq.n	8006d12 <UART_SetConfig+0x1ba>
 8006cea:	2bc0      	cmp	r3, #192	; 0xc0
 8006cec:	d814      	bhi.n	8006d18 <UART_SetConfig+0x1c0>
 8006cee:	2b80      	cmp	r3, #128	; 0x80
 8006cf0:	d009      	beq.n	8006d06 <UART_SetConfig+0x1ae>
 8006cf2:	2b80      	cmp	r3, #128	; 0x80
 8006cf4:	d810      	bhi.n	8006d18 <UART_SetConfig+0x1c0>
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d002      	beq.n	8006d00 <UART_SetConfig+0x1a8>
 8006cfa:	2b40      	cmp	r3, #64	; 0x40
 8006cfc:	d006      	beq.n	8006d0c <UART_SetConfig+0x1b4>
 8006cfe:	e00b      	b.n	8006d18 <UART_SetConfig+0x1c0>
 8006d00:	2300      	movs	r3, #0
 8006d02:	77fb      	strb	r3, [r7, #31]
 8006d04:	e0cc      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006d06:	2302      	movs	r3, #2
 8006d08:	77fb      	strb	r3, [r7, #31]
 8006d0a:	e0c9      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006d0c:	2304      	movs	r3, #4
 8006d0e:	77fb      	strb	r3, [r7, #31]
 8006d10:	e0c6      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006d12:	2308      	movs	r3, #8
 8006d14:	77fb      	strb	r3, [r7, #31]
 8006d16:	e0c3      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006d18:	2310      	movs	r3, #16
 8006d1a:	77fb      	strb	r3, [r7, #31]
 8006d1c:	e0c0      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a44      	ldr	r2, [pc, #272]	; (8006e34 <UART_SetConfig+0x2dc>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d125      	bne.n	8006d74 <UART_SetConfig+0x21c>
 8006d28:	4b3e      	ldr	r3, [pc, #248]	; (8006e24 <UART_SetConfig+0x2cc>)
 8006d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d36:	d017      	beq.n	8006d68 <UART_SetConfig+0x210>
 8006d38:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d3c:	d817      	bhi.n	8006d6e <UART_SetConfig+0x216>
 8006d3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d42:	d00b      	beq.n	8006d5c <UART_SetConfig+0x204>
 8006d44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d48:	d811      	bhi.n	8006d6e <UART_SetConfig+0x216>
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d003      	beq.n	8006d56 <UART_SetConfig+0x1fe>
 8006d4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d52:	d006      	beq.n	8006d62 <UART_SetConfig+0x20a>
 8006d54:	e00b      	b.n	8006d6e <UART_SetConfig+0x216>
 8006d56:	2300      	movs	r3, #0
 8006d58:	77fb      	strb	r3, [r7, #31]
 8006d5a:	e0a1      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006d5c:	2302      	movs	r3, #2
 8006d5e:	77fb      	strb	r3, [r7, #31]
 8006d60:	e09e      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006d62:	2304      	movs	r3, #4
 8006d64:	77fb      	strb	r3, [r7, #31]
 8006d66:	e09b      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006d68:	2308      	movs	r3, #8
 8006d6a:	77fb      	strb	r3, [r7, #31]
 8006d6c:	e098      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006d6e:	2310      	movs	r3, #16
 8006d70:	77fb      	strb	r3, [r7, #31]
 8006d72:	e095      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a2f      	ldr	r2, [pc, #188]	; (8006e38 <UART_SetConfig+0x2e0>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d125      	bne.n	8006dca <UART_SetConfig+0x272>
 8006d7e:	4b29      	ldr	r3, [pc, #164]	; (8006e24 <UART_SetConfig+0x2cc>)
 8006d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d84:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006d88:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006d8c:	d017      	beq.n	8006dbe <UART_SetConfig+0x266>
 8006d8e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006d92:	d817      	bhi.n	8006dc4 <UART_SetConfig+0x26c>
 8006d94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d98:	d00b      	beq.n	8006db2 <UART_SetConfig+0x25a>
 8006d9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d9e:	d811      	bhi.n	8006dc4 <UART_SetConfig+0x26c>
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d003      	beq.n	8006dac <UART_SetConfig+0x254>
 8006da4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006da8:	d006      	beq.n	8006db8 <UART_SetConfig+0x260>
 8006daa:	e00b      	b.n	8006dc4 <UART_SetConfig+0x26c>
 8006dac:	2301      	movs	r3, #1
 8006dae:	77fb      	strb	r3, [r7, #31]
 8006db0:	e076      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006db2:	2302      	movs	r3, #2
 8006db4:	77fb      	strb	r3, [r7, #31]
 8006db6:	e073      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006db8:	2304      	movs	r3, #4
 8006dba:	77fb      	strb	r3, [r7, #31]
 8006dbc:	e070      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006dbe:	2308      	movs	r3, #8
 8006dc0:	77fb      	strb	r3, [r7, #31]
 8006dc2:	e06d      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006dc4:	2310      	movs	r3, #16
 8006dc6:	77fb      	strb	r3, [r7, #31]
 8006dc8:	e06a      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a1b      	ldr	r2, [pc, #108]	; (8006e3c <UART_SetConfig+0x2e4>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d138      	bne.n	8006e46 <UART_SetConfig+0x2ee>
 8006dd4:	4b13      	ldr	r3, [pc, #76]	; (8006e24 <UART_SetConfig+0x2cc>)
 8006dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dda:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006dde:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006de2:	d017      	beq.n	8006e14 <UART_SetConfig+0x2bc>
 8006de4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006de8:	d82a      	bhi.n	8006e40 <UART_SetConfig+0x2e8>
 8006dea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dee:	d00b      	beq.n	8006e08 <UART_SetConfig+0x2b0>
 8006df0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006df4:	d824      	bhi.n	8006e40 <UART_SetConfig+0x2e8>
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d003      	beq.n	8006e02 <UART_SetConfig+0x2aa>
 8006dfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dfe:	d006      	beq.n	8006e0e <UART_SetConfig+0x2b6>
 8006e00:	e01e      	b.n	8006e40 <UART_SetConfig+0x2e8>
 8006e02:	2300      	movs	r3, #0
 8006e04:	77fb      	strb	r3, [r7, #31]
 8006e06:	e04b      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006e08:	2302      	movs	r3, #2
 8006e0a:	77fb      	strb	r3, [r7, #31]
 8006e0c:	e048      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006e0e:	2304      	movs	r3, #4
 8006e10:	77fb      	strb	r3, [r7, #31]
 8006e12:	e045      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006e14:	2308      	movs	r3, #8
 8006e16:	77fb      	strb	r3, [r7, #31]
 8006e18:	e042      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006e1a:	bf00      	nop
 8006e1c:	efff69f3 	.word	0xefff69f3
 8006e20:	40011000 	.word	0x40011000
 8006e24:	40023800 	.word	0x40023800
 8006e28:	40004400 	.word	0x40004400
 8006e2c:	40004800 	.word	0x40004800
 8006e30:	40004c00 	.word	0x40004c00
 8006e34:	40005000 	.word	0x40005000
 8006e38:	40011400 	.word	0x40011400
 8006e3c:	40007800 	.word	0x40007800
 8006e40:	2310      	movs	r3, #16
 8006e42:	77fb      	strb	r3, [r7, #31]
 8006e44:	e02c      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a72      	ldr	r2, [pc, #456]	; (8007014 <UART_SetConfig+0x4bc>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d125      	bne.n	8006e9c <UART_SetConfig+0x344>
 8006e50:	4b71      	ldr	r3, [pc, #452]	; (8007018 <UART_SetConfig+0x4c0>)
 8006e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e56:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006e5a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006e5e:	d017      	beq.n	8006e90 <UART_SetConfig+0x338>
 8006e60:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006e64:	d817      	bhi.n	8006e96 <UART_SetConfig+0x33e>
 8006e66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e6a:	d00b      	beq.n	8006e84 <UART_SetConfig+0x32c>
 8006e6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e70:	d811      	bhi.n	8006e96 <UART_SetConfig+0x33e>
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d003      	beq.n	8006e7e <UART_SetConfig+0x326>
 8006e76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e7a:	d006      	beq.n	8006e8a <UART_SetConfig+0x332>
 8006e7c:	e00b      	b.n	8006e96 <UART_SetConfig+0x33e>
 8006e7e:	2300      	movs	r3, #0
 8006e80:	77fb      	strb	r3, [r7, #31]
 8006e82:	e00d      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006e84:	2302      	movs	r3, #2
 8006e86:	77fb      	strb	r3, [r7, #31]
 8006e88:	e00a      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006e8a:	2304      	movs	r3, #4
 8006e8c:	77fb      	strb	r3, [r7, #31]
 8006e8e:	e007      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006e90:	2308      	movs	r3, #8
 8006e92:	77fb      	strb	r3, [r7, #31]
 8006e94:	e004      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006e96:	2310      	movs	r3, #16
 8006e98:	77fb      	strb	r3, [r7, #31]
 8006e9a:	e001      	b.n	8006ea0 <UART_SetConfig+0x348>
 8006e9c:	2310      	movs	r3, #16
 8006e9e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	69db      	ldr	r3, [r3, #28]
 8006ea4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ea8:	d15b      	bne.n	8006f62 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006eaa:	7ffb      	ldrb	r3, [r7, #31]
 8006eac:	2b08      	cmp	r3, #8
 8006eae:	d828      	bhi.n	8006f02 <UART_SetConfig+0x3aa>
 8006eb0:	a201      	add	r2, pc, #4	; (adr r2, 8006eb8 <UART_SetConfig+0x360>)
 8006eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb6:	bf00      	nop
 8006eb8:	08006edd 	.word	0x08006edd
 8006ebc:	08006ee5 	.word	0x08006ee5
 8006ec0:	08006eed 	.word	0x08006eed
 8006ec4:	08006f03 	.word	0x08006f03
 8006ec8:	08006ef3 	.word	0x08006ef3
 8006ecc:	08006f03 	.word	0x08006f03
 8006ed0:	08006f03 	.word	0x08006f03
 8006ed4:	08006f03 	.word	0x08006f03
 8006ed8:	08006efb 	.word	0x08006efb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006edc:	f7fd fcdc 	bl	8004898 <HAL_RCC_GetPCLK1Freq>
 8006ee0:	61b8      	str	r0, [r7, #24]
        break;
 8006ee2:	e013      	b.n	8006f0c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ee4:	f7fd fcec 	bl	80048c0 <HAL_RCC_GetPCLK2Freq>
 8006ee8:	61b8      	str	r0, [r7, #24]
        break;
 8006eea:	e00f      	b.n	8006f0c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006eec:	4b4b      	ldr	r3, [pc, #300]	; (800701c <UART_SetConfig+0x4c4>)
 8006eee:	61bb      	str	r3, [r7, #24]
        break;
 8006ef0:	e00c      	b.n	8006f0c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ef2:	f7fd fbbf 	bl	8004674 <HAL_RCC_GetSysClockFreq>
 8006ef6:	61b8      	str	r0, [r7, #24]
        break;
 8006ef8:	e008      	b.n	8006f0c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006efa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006efe:	61bb      	str	r3, [r7, #24]
        break;
 8006f00:	e004      	b.n	8006f0c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006f02:	2300      	movs	r3, #0
 8006f04:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	77bb      	strb	r3, [r7, #30]
        break;
 8006f0a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d074      	beq.n	8006ffc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	005a      	lsls	r2, r3, #1
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	085b      	lsrs	r3, r3, #1
 8006f1c:	441a      	add	r2, r3
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f26:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	2b0f      	cmp	r3, #15
 8006f2c:	d916      	bls.n	8006f5c <UART_SetConfig+0x404>
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f34:	d212      	bcs.n	8006f5c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	b29b      	uxth	r3, r3
 8006f3a:	f023 030f 	bic.w	r3, r3, #15
 8006f3e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	085b      	lsrs	r3, r3, #1
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	f003 0307 	and.w	r3, r3, #7
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	89fb      	ldrh	r3, [r7, #14]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	89fa      	ldrh	r2, [r7, #14]
 8006f58:	60da      	str	r2, [r3, #12]
 8006f5a:	e04f      	b.n	8006ffc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	77bb      	strb	r3, [r7, #30]
 8006f60:	e04c      	b.n	8006ffc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f62:	7ffb      	ldrb	r3, [r7, #31]
 8006f64:	2b08      	cmp	r3, #8
 8006f66:	d828      	bhi.n	8006fba <UART_SetConfig+0x462>
 8006f68:	a201      	add	r2, pc, #4	; (adr r2, 8006f70 <UART_SetConfig+0x418>)
 8006f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f6e:	bf00      	nop
 8006f70:	08006f95 	.word	0x08006f95
 8006f74:	08006f9d 	.word	0x08006f9d
 8006f78:	08006fa5 	.word	0x08006fa5
 8006f7c:	08006fbb 	.word	0x08006fbb
 8006f80:	08006fab 	.word	0x08006fab
 8006f84:	08006fbb 	.word	0x08006fbb
 8006f88:	08006fbb 	.word	0x08006fbb
 8006f8c:	08006fbb 	.word	0x08006fbb
 8006f90:	08006fb3 	.word	0x08006fb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f94:	f7fd fc80 	bl	8004898 <HAL_RCC_GetPCLK1Freq>
 8006f98:	61b8      	str	r0, [r7, #24]
        break;
 8006f9a:	e013      	b.n	8006fc4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f9c:	f7fd fc90 	bl	80048c0 <HAL_RCC_GetPCLK2Freq>
 8006fa0:	61b8      	str	r0, [r7, #24]
        break;
 8006fa2:	e00f      	b.n	8006fc4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fa4:	4b1d      	ldr	r3, [pc, #116]	; (800701c <UART_SetConfig+0x4c4>)
 8006fa6:	61bb      	str	r3, [r7, #24]
        break;
 8006fa8:	e00c      	b.n	8006fc4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006faa:	f7fd fb63 	bl	8004674 <HAL_RCC_GetSysClockFreq>
 8006fae:	61b8      	str	r0, [r7, #24]
        break;
 8006fb0:	e008      	b.n	8006fc4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fb6:	61bb      	str	r3, [r7, #24]
        break;
 8006fb8:	e004      	b.n	8006fc4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	77bb      	strb	r3, [r7, #30]
        break;
 8006fc2:	bf00      	nop
    }

    if (pclk != 0U)
 8006fc4:	69bb      	ldr	r3, [r7, #24]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d018      	beq.n	8006ffc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	085a      	lsrs	r2, r3, #1
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	441a      	add	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fdc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	2b0f      	cmp	r3, #15
 8006fe2:	d909      	bls.n	8006ff8 <UART_SetConfig+0x4a0>
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fea:	d205      	bcs.n	8006ff8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	60da      	str	r2, [r3, #12]
 8006ff6:	e001      	b.n	8006ffc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007008:	7fbb      	ldrb	r3, [r7, #30]
}
 800700a:	4618      	mov	r0, r3
 800700c:	3720      	adds	r7, #32
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}
 8007012:	bf00      	nop
 8007014:	40007c00 	.word	0x40007c00
 8007018:	40023800 	.word	0x40023800
 800701c:	00f42400 	.word	0x00f42400

08007020 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800702c:	f003 0301 	and.w	r3, r3, #1
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00a      	beq.n	800704a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	430a      	orrs	r2, r1
 8007048:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704e:	f003 0302 	and.w	r3, r3, #2
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00a      	beq.n	800706c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	430a      	orrs	r2, r1
 800706a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007070:	f003 0304 	and.w	r3, r3, #4
 8007074:	2b00      	cmp	r3, #0
 8007076:	d00a      	beq.n	800708e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	430a      	orrs	r2, r1
 800708c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007092:	f003 0308 	and.w	r3, r3, #8
 8007096:	2b00      	cmp	r3, #0
 8007098:	d00a      	beq.n	80070b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	430a      	orrs	r2, r1
 80070ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b4:	f003 0310 	and.w	r3, r3, #16
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d00a      	beq.n	80070d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	430a      	orrs	r2, r1
 80070d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d6:	f003 0320 	and.w	r3, r3, #32
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00a      	beq.n	80070f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	430a      	orrs	r2, r1
 80070f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d01a      	beq.n	8007136 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	430a      	orrs	r2, r1
 8007114:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800711a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800711e:	d10a      	bne.n	8007136 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	430a      	orrs	r2, r1
 8007134:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800713a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800713e:	2b00      	cmp	r3, #0
 8007140:	d00a      	beq.n	8007158 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	430a      	orrs	r2, r1
 8007156:	605a      	str	r2, [r3, #4]
  }
}
 8007158:	bf00      	nop
 800715a:	370c      	adds	r7, #12
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr

08007164 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b086      	sub	sp, #24
 8007168:	af02      	add	r7, sp, #8
 800716a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007174:	f7fb fac4 	bl	8002700 <HAL_GetTick>
 8007178:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f003 0308 	and.w	r3, r3, #8
 8007184:	2b08      	cmp	r3, #8
 8007186:	d10e      	bne.n	80071a6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007188:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800718c:	9300      	str	r3, [sp, #0]
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2200      	movs	r2, #0
 8007192:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 f831 	bl	80071fe <UART_WaitOnFlagUntilTimeout>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d001      	beq.n	80071a6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071a2:	2303      	movs	r3, #3
 80071a4:	e027      	b.n	80071f6 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f003 0304 	and.w	r3, r3, #4
 80071b0:	2b04      	cmp	r3, #4
 80071b2:	d10e      	bne.n	80071d2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80071b8:	9300      	str	r3, [sp, #0]
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 f81b 	bl	80071fe <UART_WaitOnFlagUntilTimeout>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d001      	beq.n	80071d2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071ce:	2303      	movs	r3, #3
 80071d0:	e011      	b.n	80071f6 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2220      	movs	r2, #32
 80071d6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2220      	movs	r2, #32
 80071dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2200      	movs	r2, #0
 80071e4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3710      	adds	r7, #16
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}

080071fe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80071fe:	b580      	push	{r7, lr}
 8007200:	b09c      	sub	sp, #112	; 0x70
 8007202:	af00      	add	r7, sp, #0
 8007204:	60f8      	str	r0, [r7, #12]
 8007206:	60b9      	str	r1, [r7, #8]
 8007208:	603b      	str	r3, [r7, #0]
 800720a:	4613      	mov	r3, r2
 800720c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800720e:	e0a7      	b.n	8007360 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007210:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007216:	f000 80a3 	beq.w	8007360 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800721a:	f7fb fa71 	bl	8002700 <HAL_GetTick>
 800721e:	4602      	mov	r2, r0
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	1ad3      	subs	r3, r2, r3
 8007224:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007226:	429a      	cmp	r2, r3
 8007228:	d302      	bcc.n	8007230 <UART_WaitOnFlagUntilTimeout+0x32>
 800722a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800722c:	2b00      	cmp	r3, #0
 800722e:	d13f      	bne.n	80072b0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007236:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007238:	e853 3f00 	ldrex	r3, [r3]
 800723c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800723e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007240:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007244:	667b      	str	r3, [r7, #100]	; 0x64
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	461a      	mov	r2, r3
 800724c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800724e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007250:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007252:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007254:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007256:	e841 2300 	strex	r3, r2, [r1]
 800725a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800725c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800725e:	2b00      	cmp	r3, #0
 8007260:	d1e6      	bne.n	8007230 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3308      	adds	r3, #8
 8007268:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800726c:	e853 3f00 	ldrex	r3, [r3]
 8007270:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007274:	f023 0301 	bic.w	r3, r3, #1
 8007278:	663b      	str	r3, [r7, #96]	; 0x60
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	3308      	adds	r3, #8
 8007280:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007282:	64ba      	str	r2, [r7, #72]	; 0x48
 8007284:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007286:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007288:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800728a:	e841 2300 	strex	r3, r2, [r1]
 800728e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007290:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007292:	2b00      	cmp	r3, #0
 8007294:	d1e5      	bne.n	8007262 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2220      	movs	r2, #32
 800729a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2220      	movs	r2, #32
 80072a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2200      	movs	r2, #0
 80072a8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80072ac:	2303      	movs	r3, #3
 80072ae:	e068      	b.n	8007382 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f003 0304 	and.w	r3, r3, #4
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d050      	beq.n	8007360 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	69db      	ldr	r3, [r3, #28]
 80072c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80072c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072cc:	d148      	bne.n	8007360 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80072d6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072e0:	e853 3f00 	ldrex	r3, [r3]
 80072e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80072e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80072ec:	66fb      	str	r3, [r7, #108]	; 0x6c
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	461a      	mov	r2, r3
 80072f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072f6:	637b      	str	r3, [r7, #52]	; 0x34
 80072f8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80072fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80072fe:	e841 2300 	strex	r3, r2, [r1]
 8007302:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1e6      	bne.n	80072d8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	3308      	adds	r3, #8
 8007310:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	e853 3f00 	ldrex	r3, [r3]
 8007318:	613b      	str	r3, [r7, #16]
   return(result);
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	f023 0301 	bic.w	r3, r3, #1
 8007320:	66bb      	str	r3, [r7, #104]	; 0x68
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	3308      	adds	r3, #8
 8007328:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800732a:	623a      	str	r2, [r7, #32]
 800732c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800732e:	69f9      	ldr	r1, [r7, #28]
 8007330:	6a3a      	ldr	r2, [r7, #32]
 8007332:	e841 2300 	strex	r3, r2, [r1]
 8007336:	61bb      	str	r3, [r7, #24]
   return(result);
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d1e5      	bne.n	800730a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2220      	movs	r2, #32
 8007342:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2220      	movs	r2, #32
 8007348:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2220      	movs	r2, #32
 8007350:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800735c:	2303      	movs	r3, #3
 800735e:	e010      	b.n	8007382 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	69da      	ldr	r2, [r3, #28]
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	4013      	ands	r3, r2
 800736a:	68ba      	ldr	r2, [r7, #8]
 800736c:	429a      	cmp	r2, r3
 800736e:	bf0c      	ite	eq
 8007370:	2301      	moveq	r3, #1
 8007372:	2300      	movne	r3, #0
 8007374:	b2db      	uxtb	r3, r3
 8007376:	461a      	mov	r2, r3
 8007378:	79fb      	ldrb	r3, [r7, #7]
 800737a:	429a      	cmp	r2, r3
 800737c:	f43f af48 	beq.w	8007210 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007380:	2300      	movs	r3, #0
}
 8007382:	4618      	mov	r0, r3
 8007384:	3770      	adds	r7, #112	; 0x70
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}

0800738a <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800738a:	b480      	push	{r7}
 800738c:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800738e:	bf00      	nop
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr

08007398 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007398:	b480      	push	{r7}
 800739a:	b085      	sub	sp, #20
 800739c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800739e:	f3ef 8305 	mrs	r3, IPSR
 80073a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80073a4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d10f      	bne.n	80073ca <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073aa:	f3ef 8310 	mrs	r3, PRIMASK
 80073ae:	607b      	str	r3, [r7, #4]
  return(result);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d105      	bne.n	80073c2 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80073b6:	f3ef 8311 	mrs	r3, BASEPRI
 80073ba:	603b      	str	r3, [r7, #0]
  return(result);
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d007      	beq.n	80073d2 <osKernelInitialize+0x3a>
 80073c2:	4b0e      	ldr	r3, [pc, #56]	; (80073fc <osKernelInitialize+0x64>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	2b02      	cmp	r3, #2
 80073c8:	d103      	bne.n	80073d2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80073ca:	f06f 0305 	mvn.w	r3, #5
 80073ce:	60fb      	str	r3, [r7, #12]
 80073d0:	e00c      	b.n	80073ec <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80073d2:	4b0a      	ldr	r3, [pc, #40]	; (80073fc <osKernelInitialize+0x64>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d105      	bne.n	80073e6 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80073da:	4b08      	ldr	r3, [pc, #32]	; (80073fc <osKernelInitialize+0x64>)
 80073dc:	2201      	movs	r2, #1
 80073de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80073e0:	2300      	movs	r3, #0
 80073e2:	60fb      	str	r3, [r7, #12]
 80073e4:	e002      	b.n	80073ec <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80073e6:	f04f 33ff 	mov.w	r3, #4294967295
 80073ea:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80073ec:	68fb      	ldr	r3, [r7, #12]
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3714      	adds	r7, #20
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr
 80073fa:	bf00      	nop
 80073fc:	200006c8 	.word	0x200006c8

08007400 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007406:	f3ef 8305 	mrs	r3, IPSR
 800740a:	60bb      	str	r3, [r7, #8]
  return(result);
 800740c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800740e:	2b00      	cmp	r3, #0
 8007410:	d10f      	bne.n	8007432 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007412:	f3ef 8310 	mrs	r3, PRIMASK
 8007416:	607b      	str	r3, [r7, #4]
  return(result);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d105      	bne.n	800742a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800741e:	f3ef 8311 	mrs	r3, BASEPRI
 8007422:	603b      	str	r3, [r7, #0]
  return(result);
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d007      	beq.n	800743a <osKernelStart+0x3a>
 800742a:	4b0f      	ldr	r3, [pc, #60]	; (8007468 <osKernelStart+0x68>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	2b02      	cmp	r3, #2
 8007430:	d103      	bne.n	800743a <osKernelStart+0x3a>
    stat = osErrorISR;
 8007432:	f06f 0305 	mvn.w	r3, #5
 8007436:	60fb      	str	r3, [r7, #12]
 8007438:	e010      	b.n	800745c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800743a:	4b0b      	ldr	r3, [pc, #44]	; (8007468 <osKernelStart+0x68>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	2b01      	cmp	r3, #1
 8007440:	d109      	bne.n	8007456 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007442:	f7ff ffa2 	bl	800738a <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007446:	4b08      	ldr	r3, [pc, #32]	; (8007468 <osKernelStart+0x68>)
 8007448:	2202      	movs	r2, #2
 800744a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800744c:	f001 f8ca 	bl	80085e4 <vTaskStartScheduler>
      stat = osOK;
 8007450:	2300      	movs	r3, #0
 8007452:	60fb      	str	r3, [r7, #12]
 8007454:	e002      	b.n	800745c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8007456:	f04f 33ff 	mov.w	r3, #4294967295
 800745a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800745c:	68fb      	ldr	r3, [r7, #12]
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	200006c8 	.word	0x200006c8

0800746c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800746c:	b580      	push	{r7, lr}
 800746e:	b090      	sub	sp, #64	; 0x40
 8007470:	af04      	add	r7, sp, #16
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007478:	2300      	movs	r3, #0
 800747a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800747c:	f3ef 8305 	mrs	r3, IPSR
 8007480:	61fb      	str	r3, [r7, #28]
  return(result);
 8007482:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007484:	2b00      	cmp	r3, #0
 8007486:	f040 808f 	bne.w	80075a8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800748a:	f3ef 8310 	mrs	r3, PRIMASK
 800748e:	61bb      	str	r3, [r7, #24]
  return(result);
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d105      	bne.n	80074a2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007496:	f3ef 8311 	mrs	r3, BASEPRI
 800749a:	617b      	str	r3, [r7, #20]
  return(result);
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d003      	beq.n	80074aa <osThreadNew+0x3e>
 80074a2:	4b44      	ldr	r3, [pc, #272]	; (80075b4 <osThreadNew+0x148>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	2b02      	cmp	r3, #2
 80074a8:	d07e      	beq.n	80075a8 <osThreadNew+0x13c>
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d07b      	beq.n	80075a8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80074b0:	2380      	movs	r3, #128	; 0x80
 80074b2:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80074b4:	2318      	movs	r3, #24
 80074b6:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80074b8:	2300      	movs	r3, #0
 80074ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80074bc:	f04f 33ff 	mov.w	r3, #4294967295
 80074c0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d045      	beq.n	8007554 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d002      	beq.n	80074d6 <osThreadNew+0x6a>
        name = attr->name;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	699b      	ldr	r3, [r3, #24]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d002      	beq.n	80074e4 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	699b      	ldr	r3, [r3, #24]
 80074e2:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80074e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d008      	beq.n	80074fc <osThreadNew+0x90>
 80074ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ec:	2b38      	cmp	r3, #56	; 0x38
 80074ee:	d805      	bhi.n	80074fc <osThreadNew+0x90>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	f003 0301 	and.w	r3, r3, #1
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d001      	beq.n	8007500 <osThreadNew+0x94>
        return (NULL);
 80074fc:	2300      	movs	r3, #0
 80074fe:	e054      	b.n	80075aa <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	695b      	ldr	r3, [r3, #20]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d003      	beq.n	8007510 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	695b      	ldr	r3, [r3, #20]
 800750c:	089b      	lsrs	r3, r3, #2
 800750e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d00e      	beq.n	8007536 <osThreadNew+0xca>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	2bbb      	cmp	r3, #187	; 0xbb
 800751e:	d90a      	bls.n	8007536 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007524:	2b00      	cmp	r3, #0
 8007526:	d006      	beq.n	8007536 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	695b      	ldr	r3, [r3, #20]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d002      	beq.n	8007536 <osThreadNew+0xca>
        mem = 1;
 8007530:	2301      	movs	r3, #1
 8007532:	623b      	str	r3, [r7, #32]
 8007534:	e010      	b.n	8007558 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d10c      	bne.n	8007558 <osThreadNew+0xec>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	68db      	ldr	r3, [r3, #12]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d108      	bne.n	8007558 <osThreadNew+0xec>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	691b      	ldr	r3, [r3, #16]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d104      	bne.n	8007558 <osThreadNew+0xec>
          mem = 0;
 800754e:	2300      	movs	r3, #0
 8007550:	623b      	str	r3, [r7, #32]
 8007552:	e001      	b.n	8007558 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8007554:	2300      	movs	r3, #0
 8007556:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007558:	6a3b      	ldr	r3, [r7, #32]
 800755a:	2b01      	cmp	r3, #1
 800755c:	d110      	bne.n	8007580 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007566:	9202      	str	r2, [sp, #8]
 8007568:	9301      	str	r3, [sp, #4]
 800756a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007572:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007574:	68f8      	ldr	r0, [r7, #12]
 8007576:	f000 fe3f 	bl	80081f8 <xTaskCreateStatic>
 800757a:	4603      	mov	r3, r0
 800757c:	613b      	str	r3, [r7, #16]
 800757e:	e013      	b.n	80075a8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8007580:	6a3b      	ldr	r3, [r7, #32]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d110      	bne.n	80075a8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007588:	b29a      	uxth	r2, r3
 800758a:	f107 0310 	add.w	r3, r7, #16
 800758e:	9301      	str	r3, [sp, #4]
 8007590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007592:	9300      	str	r3, [sp, #0]
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007598:	68f8      	ldr	r0, [r7, #12]
 800759a:	f000 fe90 	bl	80082be <xTaskCreate>
 800759e:	4603      	mov	r3, r0
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d001      	beq.n	80075a8 <osThreadNew+0x13c>
          hTask = NULL;
 80075a4:	2300      	movs	r3, #0
 80075a6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80075a8:	693b      	ldr	r3, [r7, #16]
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3730      	adds	r7, #48	; 0x30
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	200006c8 	.word	0x200006c8

080075b8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075c0:	f3ef 8305 	mrs	r3, IPSR
 80075c4:	613b      	str	r3, [r7, #16]
  return(result);
 80075c6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d10f      	bne.n	80075ec <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075cc:	f3ef 8310 	mrs	r3, PRIMASK
 80075d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d105      	bne.n	80075e4 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80075d8:	f3ef 8311 	mrs	r3, BASEPRI
 80075dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d007      	beq.n	80075f4 <osDelay+0x3c>
 80075e4:	4b0a      	ldr	r3, [pc, #40]	; (8007610 <osDelay+0x58>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	2b02      	cmp	r3, #2
 80075ea:	d103      	bne.n	80075f4 <osDelay+0x3c>
    stat = osErrorISR;
 80075ec:	f06f 0305 	mvn.w	r3, #5
 80075f0:	617b      	str	r3, [r7, #20]
 80075f2:	e007      	b.n	8007604 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80075f4:	2300      	movs	r3, #0
 80075f6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d002      	beq.n	8007604 <osDelay+0x4c>
      vTaskDelay(ticks);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 ffba 	bl	8008578 <vTaskDelay>
    }
  }

  return (stat);
 8007604:	697b      	ldr	r3, [r7, #20]
}
 8007606:	4618      	mov	r0, r3
 8007608:	3718      	adds	r7, #24
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	200006c8 	.word	0x200006c8

08007614 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007614:	b480      	push	{r7}
 8007616:	b085      	sub	sp, #20
 8007618:	af00      	add	r7, sp, #0
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	60b9      	str	r1, [r7, #8]
 800761e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	4a07      	ldr	r2, [pc, #28]	; (8007640 <vApplicationGetIdleTaskMemory+0x2c>)
 8007624:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	4a06      	ldr	r2, [pc, #24]	; (8007644 <vApplicationGetIdleTaskMemory+0x30>)
 800762a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2280      	movs	r2, #128	; 0x80
 8007630:	601a      	str	r2, [r3, #0]
}
 8007632:	bf00      	nop
 8007634:	3714      	adds	r7, #20
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	200006cc 	.word	0x200006cc
 8007644:	20000788 	.word	0x20000788

08007648 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007648:	b480      	push	{r7}
 800764a:	b085      	sub	sp, #20
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	4a07      	ldr	r2, [pc, #28]	; (8007674 <vApplicationGetTimerTaskMemory+0x2c>)
 8007658:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	4a06      	ldr	r2, [pc, #24]	; (8007678 <vApplicationGetTimerTaskMemory+0x30>)
 800765e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007666:	601a      	str	r2, [r3, #0]
}
 8007668:	bf00      	nop
 800766a:	3714      	adds	r7, #20
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	20000988 	.word	0x20000988
 8007678:	20000a44 	.word	0x20000a44

0800767c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f103 0208 	add.w	r2, r3, #8
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f04f 32ff 	mov.w	r2, #4294967295
 8007694:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f103 0208 	add.w	r2, r3, #8
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f103 0208 	add.w	r2, r3, #8
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80076b0:	bf00      	nop
 80076b2:	370c      	adds	r7, #12
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr

080076bc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2200      	movs	r2, #0
 80076c8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80076ca:	bf00      	nop
 80076cc:	370c      	adds	r7, #12
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr

080076d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076d6:	b480      	push	{r7}
 80076d8:	b085      	sub	sp, #20
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
 80076de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	68fa      	ldr	r2, [r7, #12]
 80076ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	689a      	ldr	r2, [r3, #8]
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	683a      	ldr	r2, [r7, #0]
 80076fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	683a      	ldr	r2, [r7, #0]
 8007700:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	1c5a      	adds	r2, r3, #1
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	601a      	str	r2, [r3, #0]
}
 8007712:	bf00      	nop
 8007714:	3714      	adds	r7, #20
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr

0800771e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800771e:	b480      	push	{r7}
 8007720:	b085      	sub	sp, #20
 8007722:	af00      	add	r7, sp, #0
 8007724:	6078      	str	r0, [r7, #4]
 8007726:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007734:	d103      	bne.n	800773e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	60fb      	str	r3, [r7, #12]
 800773c:	e00c      	b.n	8007758 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	3308      	adds	r3, #8
 8007742:	60fb      	str	r3, [r7, #12]
 8007744:	e002      	b.n	800774c <vListInsert+0x2e>
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	60fb      	str	r3, [r7, #12]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	68ba      	ldr	r2, [r7, #8]
 8007754:	429a      	cmp	r2, r3
 8007756:	d2f6      	bcs.n	8007746 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	685a      	ldr	r2, [r3, #4]
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	68fa      	ldr	r2, [r7, #12]
 800776c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	683a      	ldr	r2, [r7, #0]
 8007772:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	1c5a      	adds	r2, r3, #1
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	601a      	str	r2, [r3, #0]
}
 8007784:	bf00      	nop
 8007786:	3714      	adds	r7, #20
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007790:	b480      	push	{r7}
 8007792:	b085      	sub	sp, #20
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	691b      	ldr	r3, [r3, #16]
 800779c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	6892      	ldr	r2, [r2, #8]
 80077a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	6852      	ldr	r2, [r2, #4]
 80077b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d103      	bne.n	80077c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	689a      	ldr	r2, [r3, #8]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	1e5a      	subs	r2, r3, #1
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3714      	adds	r7, #20
 80077dc:	46bd      	mov	sp, r7
 80077de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e2:	4770      	bx	lr

080077e4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d10c      	bne.n	8007812 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80077f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077fc:	b672      	cpsid	i
 80077fe:	f383 8811 	msr	BASEPRI, r3
 8007802:	f3bf 8f6f 	isb	sy
 8007806:	f3bf 8f4f 	dsb	sy
 800780a:	b662      	cpsie	i
 800780c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800780e:	bf00      	nop
 8007810:	e7fe      	b.n	8007810 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8007812:	f002 f8a3 	bl	800995c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800781e:	68f9      	ldr	r1, [r7, #12]
 8007820:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007822:	fb01 f303 	mul.w	r3, r1, r3
 8007826:	441a      	add	r2, r3
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2200      	movs	r2, #0
 8007830:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007842:	3b01      	subs	r3, #1
 8007844:	68f9      	ldr	r1, [r7, #12]
 8007846:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007848:	fb01 f303 	mul.w	r3, r1, r3
 800784c:	441a      	add	r2, r3
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	22ff      	movs	r2, #255	; 0xff
 8007856:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	22ff      	movs	r2, #255	; 0xff
 800785e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d114      	bne.n	8007892 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	691b      	ldr	r3, [r3, #16]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d01a      	beq.n	80078a6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	3310      	adds	r3, #16
 8007874:	4618      	mov	r0, r3
 8007876:	f001 f95d 	bl	8008b34 <xTaskRemoveFromEventList>
 800787a:	4603      	mov	r3, r0
 800787c:	2b00      	cmp	r3, #0
 800787e:	d012      	beq.n	80078a6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007880:	4b0c      	ldr	r3, [pc, #48]	; (80078b4 <xQueueGenericReset+0xd0>)
 8007882:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007886:	601a      	str	r2, [r3, #0]
 8007888:	f3bf 8f4f 	dsb	sy
 800788c:	f3bf 8f6f 	isb	sy
 8007890:	e009      	b.n	80078a6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	3310      	adds	r3, #16
 8007896:	4618      	mov	r0, r3
 8007898:	f7ff fef0 	bl	800767c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	3324      	adds	r3, #36	; 0x24
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7ff feeb 	bl	800767c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80078a6:	f002 f88d 	bl	80099c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80078aa:	2301      	movs	r3, #1
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3710      	adds	r7, #16
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	e000ed04 	.word	0xe000ed04

080078b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b08e      	sub	sp, #56	; 0x38
 80078bc:	af02      	add	r7, sp, #8
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
 80078c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d10c      	bne.n	80078e6 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 80078cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d0:	b672      	cpsid	i
 80078d2:	f383 8811 	msr	BASEPRI, r3
 80078d6:	f3bf 8f6f 	isb	sy
 80078da:	f3bf 8f4f 	dsb	sy
 80078de:	b662      	cpsie	i
 80078e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80078e2:	bf00      	nop
 80078e4:	e7fe      	b.n	80078e4 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d10c      	bne.n	8007906 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 80078ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078f0:	b672      	cpsid	i
 80078f2:	f383 8811 	msr	BASEPRI, r3
 80078f6:	f3bf 8f6f 	isb	sy
 80078fa:	f3bf 8f4f 	dsb	sy
 80078fe:	b662      	cpsie	i
 8007900:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007902:	bf00      	nop
 8007904:	e7fe      	b.n	8007904 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d002      	beq.n	8007912 <xQueueGenericCreateStatic+0x5a>
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d001      	beq.n	8007916 <xQueueGenericCreateStatic+0x5e>
 8007912:	2301      	movs	r3, #1
 8007914:	e000      	b.n	8007918 <xQueueGenericCreateStatic+0x60>
 8007916:	2300      	movs	r3, #0
 8007918:	2b00      	cmp	r3, #0
 800791a:	d10c      	bne.n	8007936 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800791c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007920:	b672      	cpsid	i
 8007922:	f383 8811 	msr	BASEPRI, r3
 8007926:	f3bf 8f6f 	isb	sy
 800792a:	f3bf 8f4f 	dsb	sy
 800792e:	b662      	cpsie	i
 8007930:	623b      	str	r3, [r7, #32]
}
 8007932:	bf00      	nop
 8007934:	e7fe      	b.n	8007934 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d102      	bne.n	8007942 <xQueueGenericCreateStatic+0x8a>
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d101      	bne.n	8007946 <xQueueGenericCreateStatic+0x8e>
 8007942:	2301      	movs	r3, #1
 8007944:	e000      	b.n	8007948 <xQueueGenericCreateStatic+0x90>
 8007946:	2300      	movs	r3, #0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d10c      	bne.n	8007966 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800794c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007950:	b672      	cpsid	i
 8007952:	f383 8811 	msr	BASEPRI, r3
 8007956:	f3bf 8f6f 	isb	sy
 800795a:	f3bf 8f4f 	dsb	sy
 800795e:	b662      	cpsie	i
 8007960:	61fb      	str	r3, [r7, #28]
}
 8007962:	bf00      	nop
 8007964:	e7fe      	b.n	8007964 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007966:	2350      	movs	r3, #80	; 0x50
 8007968:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	2b50      	cmp	r3, #80	; 0x50
 800796e:	d00c      	beq.n	800798a <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8007970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007974:	b672      	cpsid	i
 8007976:	f383 8811 	msr	BASEPRI, r3
 800797a:	f3bf 8f6f 	isb	sy
 800797e:	f3bf 8f4f 	dsb	sy
 8007982:	b662      	cpsie	i
 8007984:	61bb      	str	r3, [r7, #24]
}
 8007986:	bf00      	nop
 8007988:	e7fe      	b.n	8007988 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800798a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007992:	2b00      	cmp	r3, #0
 8007994:	d00d      	beq.n	80079b2 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007998:	2201      	movs	r2, #1
 800799a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800799e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80079a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079a4:	9300      	str	r3, [sp, #0]
 80079a6:	4613      	mov	r3, r2
 80079a8:	687a      	ldr	r2, [r7, #4]
 80079aa:	68b9      	ldr	r1, [r7, #8]
 80079ac:	68f8      	ldr	r0, [r7, #12]
 80079ae:	f000 f805 	bl	80079bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80079b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3730      	adds	r7, #48	; 0x30
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b084      	sub	sp, #16
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	60b9      	str	r1, [r7, #8]
 80079c6:	607a      	str	r2, [r7, #4]
 80079c8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d103      	bne.n	80079d8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80079d0:	69bb      	ldr	r3, [r7, #24]
 80079d2:	69ba      	ldr	r2, [r7, #24]
 80079d4:	601a      	str	r2, [r3, #0]
 80079d6:	e002      	b.n	80079de <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80079de:	69bb      	ldr	r3, [r7, #24]
 80079e0:	68fa      	ldr	r2, [r7, #12]
 80079e2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80079e4:	69bb      	ldr	r3, [r7, #24]
 80079e6:	68ba      	ldr	r2, [r7, #8]
 80079e8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80079ea:	2101      	movs	r1, #1
 80079ec:	69b8      	ldr	r0, [r7, #24]
 80079ee:	f7ff fef9 	bl	80077e4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80079f2:	69bb      	ldr	r3, [r7, #24]
 80079f4:	78fa      	ldrb	r2, [r7, #3]
 80079f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80079fa:	bf00      	nop
 80079fc:	3710      	adds	r7, #16
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
	...

08007a04 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b08e      	sub	sp, #56	; 0x38
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	60f8      	str	r0, [r7, #12]
 8007a0c:	60b9      	str	r1, [r7, #8]
 8007a0e:	607a      	str	r2, [r7, #4]
 8007a10:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007a12:	2300      	movs	r3, #0
 8007a14:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d10c      	bne.n	8007a3a <xQueueGenericSend+0x36>
	__asm volatile
 8007a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a24:	b672      	cpsid	i
 8007a26:	f383 8811 	msr	BASEPRI, r3
 8007a2a:	f3bf 8f6f 	isb	sy
 8007a2e:	f3bf 8f4f 	dsb	sy
 8007a32:	b662      	cpsie	i
 8007a34:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007a36:	bf00      	nop
 8007a38:	e7fe      	b.n	8007a38 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d103      	bne.n	8007a48 <xQueueGenericSend+0x44>
 8007a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d101      	bne.n	8007a4c <xQueueGenericSend+0x48>
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e000      	b.n	8007a4e <xQueueGenericSend+0x4a>
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d10c      	bne.n	8007a6c <xQueueGenericSend+0x68>
	__asm volatile
 8007a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a56:	b672      	cpsid	i
 8007a58:	f383 8811 	msr	BASEPRI, r3
 8007a5c:	f3bf 8f6f 	isb	sy
 8007a60:	f3bf 8f4f 	dsb	sy
 8007a64:	b662      	cpsie	i
 8007a66:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007a68:	bf00      	nop
 8007a6a:	e7fe      	b.n	8007a6a <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	2b02      	cmp	r3, #2
 8007a70:	d103      	bne.n	8007a7a <xQueueGenericSend+0x76>
 8007a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d101      	bne.n	8007a7e <xQueueGenericSend+0x7a>
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	e000      	b.n	8007a80 <xQueueGenericSend+0x7c>
 8007a7e:	2300      	movs	r3, #0
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d10c      	bne.n	8007a9e <xQueueGenericSend+0x9a>
	__asm volatile
 8007a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a88:	b672      	cpsid	i
 8007a8a:	f383 8811 	msr	BASEPRI, r3
 8007a8e:	f3bf 8f6f 	isb	sy
 8007a92:	f3bf 8f4f 	dsb	sy
 8007a96:	b662      	cpsie	i
 8007a98:	623b      	str	r3, [r7, #32]
}
 8007a9a:	bf00      	nop
 8007a9c:	e7fe      	b.n	8007a9c <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a9e:	f001 fa13 	bl	8008ec8 <xTaskGetSchedulerState>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d102      	bne.n	8007aae <xQueueGenericSend+0xaa>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d101      	bne.n	8007ab2 <xQueueGenericSend+0xae>
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e000      	b.n	8007ab4 <xQueueGenericSend+0xb0>
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d10c      	bne.n	8007ad2 <xQueueGenericSend+0xce>
	__asm volatile
 8007ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007abc:	b672      	cpsid	i
 8007abe:	f383 8811 	msr	BASEPRI, r3
 8007ac2:	f3bf 8f6f 	isb	sy
 8007ac6:	f3bf 8f4f 	dsb	sy
 8007aca:	b662      	cpsie	i
 8007acc:	61fb      	str	r3, [r7, #28]
}
 8007ace:	bf00      	nop
 8007ad0:	e7fe      	b.n	8007ad0 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007ad2:	f001 ff43 	bl	800995c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d302      	bcc.n	8007ae8 <xQueueGenericSend+0xe4>
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d129      	bne.n	8007b3c <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ae8:	683a      	ldr	r2, [r7, #0]
 8007aea:	68b9      	ldr	r1, [r7, #8]
 8007aec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007aee:	f000 fa15 	bl	8007f1c <prvCopyDataToQueue>
 8007af2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d010      	beq.n	8007b1e <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007afe:	3324      	adds	r3, #36	; 0x24
 8007b00:	4618      	mov	r0, r3
 8007b02:	f001 f817 	bl	8008b34 <xTaskRemoveFromEventList>
 8007b06:	4603      	mov	r3, r0
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d013      	beq.n	8007b34 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007b0c:	4b3f      	ldr	r3, [pc, #252]	; (8007c0c <xQueueGenericSend+0x208>)
 8007b0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b12:	601a      	str	r2, [r3, #0]
 8007b14:	f3bf 8f4f 	dsb	sy
 8007b18:	f3bf 8f6f 	isb	sy
 8007b1c:	e00a      	b.n	8007b34 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d007      	beq.n	8007b34 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007b24:	4b39      	ldr	r3, [pc, #228]	; (8007c0c <xQueueGenericSend+0x208>)
 8007b26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b2a:	601a      	str	r2, [r3, #0]
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007b34:	f001 ff46 	bl	80099c4 <vPortExitCritical>
				return pdPASS;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	e063      	b.n	8007c04 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d103      	bne.n	8007b4a <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b42:	f001 ff3f 	bl	80099c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007b46:	2300      	movs	r3, #0
 8007b48:	e05c      	b.n	8007c04 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d106      	bne.n	8007b5e <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b50:	f107 0314 	add.w	r3, r7, #20
 8007b54:	4618      	mov	r0, r3
 8007b56:	f001 f853 	bl	8008c00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b5e:	f001 ff31 	bl	80099c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b62:	f000 fdb3 	bl	80086cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b66:	f001 fef9 	bl	800995c <vPortEnterCritical>
 8007b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b70:	b25b      	sxtb	r3, r3
 8007b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b76:	d103      	bne.n	8007b80 <xQueueGenericSend+0x17c>
 8007b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007b86:	b25b      	sxtb	r3, r3
 8007b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b8c:	d103      	bne.n	8007b96 <xQueueGenericSend+0x192>
 8007b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b90:	2200      	movs	r2, #0
 8007b92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007b96:	f001 ff15 	bl	80099c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b9a:	1d3a      	adds	r2, r7, #4
 8007b9c:	f107 0314 	add.w	r3, r7, #20
 8007ba0:	4611      	mov	r1, r2
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f001 f842 	bl	8008c2c <xTaskCheckForTimeOut>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d124      	bne.n	8007bf8 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007bae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007bb0:	f000 faac 	bl	800810c <prvIsQueueFull>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d018      	beq.n	8007bec <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bbc:	3310      	adds	r3, #16
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	4611      	mov	r1, r2
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f000 ff62 	bl	8008a8c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007bc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007bca:	f000 fa37 	bl	800803c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007bce:	f000 fd8b 	bl	80086e8 <xTaskResumeAll>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	f47f af7c 	bne.w	8007ad2 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8007bda:	4b0c      	ldr	r3, [pc, #48]	; (8007c0c <xQueueGenericSend+0x208>)
 8007bdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007be0:	601a      	str	r2, [r3, #0]
 8007be2:	f3bf 8f4f 	dsb	sy
 8007be6:	f3bf 8f6f 	isb	sy
 8007bea:	e772      	b.n	8007ad2 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007bec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007bee:	f000 fa25 	bl	800803c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007bf2:	f000 fd79 	bl	80086e8 <xTaskResumeAll>
 8007bf6:	e76c      	b.n	8007ad2 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007bf8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007bfa:	f000 fa1f 	bl	800803c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007bfe:	f000 fd73 	bl	80086e8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007c02:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3738      	adds	r7, #56	; 0x38
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	e000ed04 	.word	0xe000ed04

08007c10 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b08e      	sub	sp, #56	; 0x38
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	607a      	str	r2, [r7, #4]
 8007c1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d10c      	bne.n	8007c42 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8007c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c2c:	b672      	cpsid	i
 8007c2e:	f383 8811 	msr	BASEPRI, r3
 8007c32:	f3bf 8f6f 	isb	sy
 8007c36:	f3bf 8f4f 	dsb	sy
 8007c3a:	b662      	cpsie	i
 8007c3c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007c3e:	bf00      	nop
 8007c40:	e7fe      	b.n	8007c40 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d103      	bne.n	8007c50 <xQueueGenericSendFromISR+0x40>
 8007c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d101      	bne.n	8007c54 <xQueueGenericSendFromISR+0x44>
 8007c50:	2301      	movs	r3, #1
 8007c52:	e000      	b.n	8007c56 <xQueueGenericSendFromISR+0x46>
 8007c54:	2300      	movs	r3, #0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d10c      	bne.n	8007c74 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8007c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5e:	b672      	cpsid	i
 8007c60:	f383 8811 	msr	BASEPRI, r3
 8007c64:	f3bf 8f6f 	isb	sy
 8007c68:	f3bf 8f4f 	dsb	sy
 8007c6c:	b662      	cpsie	i
 8007c6e:	623b      	str	r3, [r7, #32]
}
 8007c70:	bf00      	nop
 8007c72:	e7fe      	b.n	8007c72 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	2b02      	cmp	r3, #2
 8007c78:	d103      	bne.n	8007c82 <xQueueGenericSendFromISR+0x72>
 8007c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c7e:	2b01      	cmp	r3, #1
 8007c80:	d101      	bne.n	8007c86 <xQueueGenericSendFromISR+0x76>
 8007c82:	2301      	movs	r3, #1
 8007c84:	e000      	b.n	8007c88 <xQueueGenericSendFromISR+0x78>
 8007c86:	2300      	movs	r3, #0
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d10c      	bne.n	8007ca6 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8007c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c90:	b672      	cpsid	i
 8007c92:	f383 8811 	msr	BASEPRI, r3
 8007c96:	f3bf 8f6f 	isb	sy
 8007c9a:	f3bf 8f4f 	dsb	sy
 8007c9e:	b662      	cpsie	i
 8007ca0:	61fb      	str	r3, [r7, #28]
}
 8007ca2:	bf00      	nop
 8007ca4:	e7fe      	b.n	8007ca4 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ca6:	f001 ff41 	bl	8009b2c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007caa:	f3ef 8211 	mrs	r2, BASEPRI
 8007cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb2:	b672      	cpsid	i
 8007cb4:	f383 8811 	msr	BASEPRI, r3
 8007cb8:	f3bf 8f6f 	isb	sy
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	b662      	cpsie	i
 8007cc2:	61ba      	str	r2, [r7, #24]
 8007cc4:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007cc6:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ccc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cd2:	429a      	cmp	r2, r3
 8007cd4:	d302      	bcc.n	8007cdc <xQueueGenericSendFromISR+0xcc>
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d12c      	bne.n	8007d36 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cde:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007ce2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ce6:	683a      	ldr	r2, [r7, #0]
 8007ce8:	68b9      	ldr	r1, [r7, #8]
 8007cea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007cec:	f000 f916 	bl	8007f1c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007cf0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf8:	d112      	bne.n	8007d20 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d016      	beq.n	8007d30 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d04:	3324      	adds	r3, #36	; 0x24
 8007d06:	4618      	mov	r0, r3
 8007d08:	f000 ff14 	bl	8008b34 <xTaskRemoveFromEventList>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d00e      	beq.n	8007d30 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d00b      	beq.n	8007d30 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	601a      	str	r2, [r3, #0]
 8007d1e:	e007      	b.n	8007d30 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007d20:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007d24:	3301      	adds	r3, #1
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	b25a      	sxtb	r2, r3
 8007d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007d30:	2301      	movs	r3, #1
 8007d32:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007d34:	e001      	b.n	8007d3a <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d36:	2300      	movs	r3, #0
 8007d38:	637b      	str	r3, [r7, #52]	; 0x34
 8007d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d3c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007d44:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3738      	adds	r7, #56	; 0x38
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b08c      	sub	sp, #48	; 0x30
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	60f8      	str	r0, [r7, #12]
 8007d58:	60b9      	str	r1, [r7, #8]
 8007d5a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d10c      	bne.n	8007d84 <xQueueReceive+0x34>
	__asm volatile
 8007d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d6e:	b672      	cpsid	i
 8007d70:	f383 8811 	msr	BASEPRI, r3
 8007d74:	f3bf 8f6f 	isb	sy
 8007d78:	f3bf 8f4f 	dsb	sy
 8007d7c:	b662      	cpsie	i
 8007d7e:	623b      	str	r3, [r7, #32]
}
 8007d80:	bf00      	nop
 8007d82:	e7fe      	b.n	8007d82 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d103      	bne.n	8007d92 <xQueueReceive+0x42>
 8007d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d101      	bne.n	8007d96 <xQueueReceive+0x46>
 8007d92:	2301      	movs	r3, #1
 8007d94:	e000      	b.n	8007d98 <xQueueReceive+0x48>
 8007d96:	2300      	movs	r3, #0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d10c      	bne.n	8007db6 <xQueueReceive+0x66>
	__asm volatile
 8007d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da0:	b672      	cpsid	i
 8007da2:	f383 8811 	msr	BASEPRI, r3
 8007da6:	f3bf 8f6f 	isb	sy
 8007daa:	f3bf 8f4f 	dsb	sy
 8007dae:	b662      	cpsie	i
 8007db0:	61fb      	str	r3, [r7, #28]
}
 8007db2:	bf00      	nop
 8007db4:	e7fe      	b.n	8007db4 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007db6:	f001 f887 	bl	8008ec8 <xTaskGetSchedulerState>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d102      	bne.n	8007dc6 <xQueueReceive+0x76>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d101      	bne.n	8007dca <xQueueReceive+0x7a>
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	e000      	b.n	8007dcc <xQueueReceive+0x7c>
 8007dca:	2300      	movs	r3, #0
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d10c      	bne.n	8007dea <xQueueReceive+0x9a>
	__asm volatile
 8007dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd4:	b672      	cpsid	i
 8007dd6:	f383 8811 	msr	BASEPRI, r3
 8007dda:	f3bf 8f6f 	isb	sy
 8007dde:	f3bf 8f4f 	dsb	sy
 8007de2:	b662      	cpsie	i
 8007de4:	61bb      	str	r3, [r7, #24]
}
 8007de6:	bf00      	nop
 8007de8:	e7fe      	b.n	8007de8 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007dea:	f001 fdb7 	bl	800995c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007df2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d01f      	beq.n	8007e3a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007dfa:	68b9      	ldr	r1, [r7, #8]
 8007dfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dfe:	f000 f8f7 	bl	8007ff0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e04:	1e5a      	subs	r2, r3, #1
 8007e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e08:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e0c:	691b      	ldr	r3, [r3, #16]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00f      	beq.n	8007e32 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e14:	3310      	adds	r3, #16
 8007e16:	4618      	mov	r0, r3
 8007e18:	f000 fe8c 	bl	8008b34 <xTaskRemoveFromEventList>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d007      	beq.n	8007e32 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007e22:	4b3d      	ldr	r3, [pc, #244]	; (8007f18 <xQueueReceive+0x1c8>)
 8007e24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e28:	601a      	str	r2, [r3, #0]
 8007e2a:	f3bf 8f4f 	dsb	sy
 8007e2e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007e32:	f001 fdc7 	bl	80099c4 <vPortExitCritical>
				return pdPASS;
 8007e36:	2301      	movs	r3, #1
 8007e38:	e069      	b.n	8007f0e <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d103      	bne.n	8007e48 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007e40:	f001 fdc0 	bl	80099c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007e44:	2300      	movs	r3, #0
 8007e46:	e062      	b.n	8007f0e <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d106      	bne.n	8007e5c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007e4e:	f107 0310 	add.w	r3, r7, #16
 8007e52:	4618      	mov	r0, r3
 8007e54:	f000 fed4 	bl	8008c00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e5c:	f001 fdb2 	bl	80099c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e60:	f000 fc34 	bl	80086cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e64:	f001 fd7a 	bl	800995c <vPortEnterCritical>
 8007e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e6e:	b25b      	sxtb	r3, r3
 8007e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e74:	d103      	bne.n	8007e7e <xQueueReceive+0x12e>
 8007e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e84:	b25b      	sxtb	r3, r3
 8007e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e8a:	d103      	bne.n	8007e94 <xQueueReceive+0x144>
 8007e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e94:	f001 fd96 	bl	80099c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e98:	1d3a      	adds	r2, r7, #4
 8007e9a:	f107 0310 	add.w	r3, r7, #16
 8007e9e:	4611      	mov	r1, r2
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f000 fec3 	bl	8008c2c <xTaskCheckForTimeOut>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d123      	bne.n	8007ef4 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007eac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007eae:	f000 f917 	bl	80080e0 <prvIsQueueEmpty>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d017      	beq.n	8007ee8 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eba:	3324      	adds	r3, #36	; 0x24
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	4611      	mov	r1, r2
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f000 fde3 	bl	8008a8c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007ec6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ec8:	f000 f8b8 	bl	800803c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007ecc:	f000 fc0c 	bl	80086e8 <xTaskResumeAll>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d189      	bne.n	8007dea <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8007ed6:	4b10      	ldr	r3, [pc, #64]	; (8007f18 <xQueueReceive+0x1c8>)
 8007ed8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007edc:	601a      	str	r2, [r3, #0]
 8007ede:	f3bf 8f4f 	dsb	sy
 8007ee2:	f3bf 8f6f 	isb	sy
 8007ee6:	e780      	b.n	8007dea <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007ee8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007eea:	f000 f8a7 	bl	800803c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007eee:	f000 fbfb 	bl	80086e8 <xTaskResumeAll>
 8007ef2:	e77a      	b.n	8007dea <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007ef4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ef6:	f000 f8a1 	bl	800803c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007efa:	f000 fbf5 	bl	80086e8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007efe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f00:	f000 f8ee 	bl	80080e0 <prvIsQueueEmpty>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	f43f af6f 	beq.w	8007dea <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007f0c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3730      	adds	r7, #48	; 0x30
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
 8007f16:	bf00      	nop
 8007f18:	e000ed04 	.word	0xe000ed04

08007f1c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b086      	sub	sp, #24
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	60b9      	str	r1, [r7, #8]
 8007f26:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f30:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d10d      	bne.n	8007f56 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d14d      	bne.n	8007fde <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	689b      	ldr	r3, [r3, #8]
 8007f46:	4618      	mov	r0, r3
 8007f48:	f000 ffdc 	bl	8008f04 <xTaskPriorityDisinherit>
 8007f4c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	609a      	str	r2, [r3, #8]
 8007f54:	e043      	b.n	8007fde <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d119      	bne.n	8007f90 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6858      	ldr	r0, [r3, #4]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f64:	461a      	mov	r2, r3
 8007f66:	68b9      	ldr	r1, [r7, #8]
 8007f68:	f002 fbcd 	bl	800a706 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	685a      	ldr	r2, [r3, #4]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f74:	441a      	add	r2, r3
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	685a      	ldr	r2, [r3, #4]
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d32b      	bcc.n	8007fde <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	605a      	str	r2, [r3, #4]
 8007f8e:	e026      	b.n	8007fde <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	68d8      	ldr	r0, [r3, #12]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f98:	461a      	mov	r2, r3
 8007f9a:	68b9      	ldr	r1, [r7, #8]
 8007f9c:	f002 fbb3 	bl	800a706 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	68da      	ldr	r2, [r3, #12]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fa8:	425b      	negs	r3, r3
 8007faa:	441a      	add	r2, r3
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	68da      	ldr	r2, [r3, #12]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d207      	bcs.n	8007fcc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	689a      	ldr	r2, [r3, #8]
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fc4:	425b      	negs	r3, r3
 8007fc6:	441a      	add	r2, r3
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2b02      	cmp	r3, #2
 8007fd0:	d105      	bne.n	8007fde <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007fd2:	693b      	ldr	r3, [r7, #16]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d002      	beq.n	8007fde <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	3b01      	subs	r3, #1
 8007fdc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	1c5a      	adds	r2, r3, #1
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007fe6:	697b      	ldr	r3, [r7, #20]
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3718      	adds	r7, #24
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b082      	sub	sp, #8
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d018      	beq.n	8008034 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	68da      	ldr	r2, [r3, #12]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800800a:	441a      	add	r2, r3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	68da      	ldr	r2, [r3, #12]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	689b      	ldr	r3, [r3, #8]
 8008018:	429a      	cmp	r2, r3
 800801a:	d303      	bcc.n	8008024 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681a      	ldr	r2, [r3, #0]
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	68d9      	ldr	r1, [r3, #12]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800802c:	461a      	mov	r2, r3
 800802e:	6838      	ldr	r0, [r7, #0]
 8008030:	f002 fb69 	bl	800a706 <memcpy>
	}
}
 8008034:	bf00      	nop
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008044:	f001 fc8a 	bl	800995c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800804e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008050:	e011      	b.n	8008076 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008056:	2b00      	cmp	r3, #0
 8008058:	d012      	beq.n	8008080 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	3324      	adds	r3, #36	; 0x24
 800805e:	4618      	mov	r0, r3
 8008060:	f000 fd68 	bl	8008b34 <xTaskRemoveFromEventList>
 8008064:	4603      	mov	r3, r0
 8008066:	2b00      	cmp	r3, #0
 8008068:	d001      	beq.n	800806e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800806a:	f000 fe45 	bl	8008cf8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800806e:	7bfb      	ldrb	r3, [r7, #15]
 8008070:	3b01      	subs	r3, #1
 8008072:	b2db      	uxtb	r3, r3
 8008074:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800807a:	2b00      	cmp	r3, #0
 800807c:	dce9      	bgt.n	8008052 <prvUnlockQueue+0x16>
 800807e:	e000      	b.n	8008082 <prvUnlockQueue+0x46>
					break;
 8008080:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	22ff      	movs	r2, #255	; 0xff
 8008086:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800808a:	f001 fc9b 	bl	80099c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800808e:	f001 fc65 	bl	800995c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008098:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800809a:	e011      	b.n	80080c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	691b      	ldr	r3, [r3, #16]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d012      	beq.n	80080ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	3310      	adds	r3, #16
 80080a8:	4618      	mov	r0, r3
 80080aa:	f000 fd43 	bl	8008b34 <xTaskRemoveFromEventList>
 80080ae:	4603      	mov	r3, r0
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d001      	beq.n	80080b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80080b4:	f000 fe20 	bl	8008cf8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80080b8:	7bbb      	ldrb	r3, [r7, #14]
 80080ba:	3b01      	subs	r3, #1
 80080bc:	b2db      	uxtb	r3, r3
 80080be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80080c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	dce9      	bgt.n	800809c <prvUnlockQueue+0x60>
 80080c8:	e000      	b.n	80080cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80080ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	22ff      	movs	r2, #255	; 0xff
 80080d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80080d4:	f001 fc76 	bl	80099c4 <vPortExitCritical>
}
 80080d8:	bf00      	nop
 80080da:	3710      	adds	r7, #16
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80080e8:	f001 fc38 	bl	800995c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d102      	bne.n	80080fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80080f4:	2301      	movs	r3, #1
 80080f6:	60fb      	str	r3, [r7, #12]
 80080f8:	e001      	b.n	80080fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80080fa:	2300      	movs	r3, #0
 80080fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80080fe:	f001 fc61 	bl	80099c4 <vPortExitCritical>

	return xReturn;
 8008102:	68fb      	ldr	r3, [r7, #12]
}
 8008104:	4618      	mov	r0, r3
 8008106:	3710      	adds	r7, #16
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008114:	f001 fc22 	bl	800995c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008120:	429a      	cmp	r2, r3
 8008122:	d102      	bne.n	800812a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008124:	2301      	movs	r3, #1
 8008126:	60fb      	str	r3, [r7, #12]
 8008128:	e001      	b.n	800812e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800812a:	2300      	movs	r3, #0
 800812c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800812e:	f001 fc49 	bl	80099c4 <vPortExitCritical>

	return xReturn;
 8008132:	68fb      	ldr	r3, [r7, #12]
}
 8008134:	4618      	mov	r0, r3
 8008136:	3710      	adds	r7, #16
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800813c:	b480      	push	{r7}
 800813e:	b085      	sub	sp, #20
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008146:	2300      	movs	r3, #0
 8008148:	60fb      	str	r3, [r7, #12]
 800814a:	e014      	b.n	8008176 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800814c:	4a0f      	ldr	r2, [pc, #60]	; (800818c <vQueueAddToRegistry+0x50>)
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d10b      	bne.n	8008170 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008158:	490c      	ldr	r1, [pc, #48]	; (800818c <vQueueAddToRegistry+0x50>)
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	683a      	ldr	r2, [r7, #0]
 800815e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008162:	4a0a      	ldr	r2, [pc, #40]	; (800818c <vQueueAddToRegistry+0x50>)
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	00db      	lsls	r3, r3, #3
 8008168:	4413      	add	r3, r2
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800816e:	e006      	b.n	800817e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	3301      	adds	r3, #1
 8008174:	60fb      	str	r3, [r7, #12]
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2b07      	cmp	r3, #7
 800817a:	d9e7      	bls.n	800814c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800817c:	bf00      	nop
 800817e:	bf00      	nop
 8008180:	3714      	adds	r7, #20
 8008182:	46bd      	mov	sp, r7
 8008184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008188:	4770      	bx	lr
 800818a:	bf00      	nop
 800818c:	20000e44 	.word	0x20000e44

08008190 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008190:	b580      	push	{r7, lr}
 8008192:	b086      	sub	sp, #24
 8008194:	af00      	add	r7, sp, #0
 8008196:	60f8      	str	r0, [r7, #12]
 8008198:	60b9      	str	r1, [r7, #8]
 800819a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80081a0:	f001 fbdc 	bl	800995c <vPortEnterCritical>
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80081aa:	b25b      	sxtb	r3, r3
 80081ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b0:	d103      	bne.n	80081ba <vQueueWaitForMessageRestricted+0x2a>
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	2200      	movs	r2, #0
 80081b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80081c0:	b25b      	sxtb	r3, r3
 80081c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c6:	d103      	bne.n	80081d0 <vQueueWaitForMessageRestricted+0x40>
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80081d0:	f001 fbf8 	bl	80099c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d106      	bne.n	80081ea <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	3324      	adds	r3, #36	; 0x24
 80081e0:	687a      	ldr	r2, [r7, #4]
 80081e2:	68b9      	ldr	r1, [r7, #8]
 80081e4:	4618      	mov	r0, r3
 80081e6:	f000 fc77 	bl	8008ad8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80081ea:	6978      	ldr	r0, [r7, #20]
 80081ec:	f7ff ff26 	bl	800803c <prvUnlockQueue>
	}
 80081f0:	bf00      	nop
 80081f2:	3718      	adds	r7, #24
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}

080081f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b08e      	sub	sp, #56	; 0x38
 80081fc:	af04      	add	r7, sp, #16
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	60b9      	str	r1, [r7, #8]
 8008202:	607a      	str	r2, [r7, #4]
 8008204:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008206:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008208:	2b00      	cmp	r3, #0
 800820a:	d10c      	bne.n	8008226 <xTaskCreateStatic+0x2e>
	__asm volatile
 800820c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008210:	b672      	cpsid	i
 8008212:	f383 8811 	msr	BASEPRI, r3
 8008216:	f3bf 8f6f 	isb	sy
 800821a:	f3bf 8f4f 	dsb	sy
 800821e:	b662      	cpsie	i
 8008220:	623b      	str	r3, [r7, #32]
}
 8008222:	bf00      	nop
 8008224:	e7fe      	b.n	8008224 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8008226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008228:	2b00      	cmp	r3, #0
 800822a:	d10c      	bne.n	8008246 <xTaskCreateStatic+0x4e>
	__asm volatile
 800822c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008230:	b672      	cpsid	i
 8008232:	f383 8811 	msr	BASEPRI, r3
 8008236:	f3bf 8f6f 	isb	sy
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	b662      	cpsie	i
 8008240:	61fb      	str	r3, [r7, #28]
}
 8008242:	bf00      	nop
 8008244:	e7fe      	b.n	8008244 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008246:	23bc      	movs	r3, #188	; 0xbc
 8008248:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	2bbc      	cmp	r3, #188	; 0xbc
 800824e:	d00c      	beq.n	800826a <xTaskCreateStatic+0x72>
	__asm volatile
 8008250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008254:	b672      	cpsid	i
 8008256:	f383 8811 	msr	BASEPRI, r3
 800825a:	f3bf 8f6f 	isb	sy
 800825e:	f3bf 8f4f 	dsb	sy
 8008262:	b662      	cpsie	i
 8008264:	61bb      	str	r3, [r7, #24]
}
 8008266:	bf00      	nop
 8008268:	e7fe      	b.n	8008268 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800826a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800826c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800826e:	2b00      	cmp	r3, #0
 8008270:	d01e      	beq.n	80082b0 <xTaskCreateStatic+0xb8>
 8008272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008274:	2b00      	cmp	r3, #0
 8008276:	d01b      	beq.n	80082b0 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800827a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800827c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800827e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008280:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008284:	2202      	movs	r2, #2
 8008286:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800828a:	2300      	movs	r3, #0
 800828c:	9303      	str	r3, [sp, #12]
 800828e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008290:	9302      	str	r3, [sp, #8]
 8008292:	f107 0314 	add.w	r3, r7, #20
 8008296:	9301      	str	r3, [sp, #4]
 8008298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800829a:	9300      	str	r3, [sp, #0]
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	68b9      	ldr	r1, [r7, #8]
 80082a2:	68f8      	ldr	r0, [r7, #12]
 80082a4:	f000 f850 	bl	8008348 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80082a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80082aa:	f000 f8f5 	bl	8008498 <prvAddNewTaskToReadyList>
 80082ae:	e001      	b.n	80082b4 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 80082b0:	2300      	movs	r3, #0
 80082b2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80082b4:	697b      	ldr	r3, [r7, #20]
	}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3728      	adds	r7, #40	; 0x28
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}

080082be <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80082be:	b580      	push	{r7, lr}
 80082c0:	b08c      	sub	sp, #48	; 0x30
 80082c2:	af04      	add	r7, sp, #16
 80082c4:	60f8      	str	r0, [r7, #12]
 80082c6:	60b9      	str	r1, [r7, #8]
 80082c8:	603b      	str	r3, [r7, #0]
 80082ca:	4613      	mov	r3, r2
 80082cc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80082ce:	88fb      	ldrh	r3, [r7, #6]
 80082d0:	009b      	lsls	r3, r3, #2
 80082d2:	4618      	mov	r0, r3
 80082d4:	f001 fc6e 	bl	8009bb4 <pvPortMalloc>
 80082d8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d00e      	beq.n	80082fe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80082e0:	20bc      	movs	r0, #188	; 0xbc
 80082e2:	f001 fc67 	bl	8009bb4 <pvPortMalloc>
 80082e6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d003      	beq.n	80082f6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	697a      	ldr	r2, [r7, #20]
 80082f2:	631a      	str	r2, [r3, #48]	; 0x30
 80082f4:	e005      	b.n	8008302 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80082f6:	6978      	ldr	r0, [r7, #20]
 80082f8:	f001 fd26 	bl	8009d48 <vPortFree>
 80082fc:	e001      	b.n	8008302 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80082fe:	2300      	movs	r3, #0
 8008300:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008302:	69fb      	ldr	r3, [r7, #28]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d017      	beq.n	8008338 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008308:	69fb      	ldr	r3, [r7, #28]
 800830a:	2200      	movs	r2, #0
 800830c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008310:	88fa      	ldrh	r2, [r7, #6]
 8008312:	2300      	movs	r3, #0
 8008314:	9303      	str	r3, [sp, #12]
 8008316:	69fb      	ldr	r3, [r7, #28]
 8008318:	9302      	str	r3, [sp, #8]
 800831a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800831c:	9301      	str	r3, [sp, #4]
 800831e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008320:	9300      	str	r3, [sp, #0]
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	68b9      	ldr	r1, [r7, #8]
 8008326:	68f8      	ldr	r0, [r7, #12]
 8008328:	f000 f80e 	bl	8008348 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800832c:	69f8      	ldr	r0, [r7, #28]
 800832e:	f000 f8b3 	bl	8008498 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008332:	2301      	movs	r3, #1
 8008334:	61bb      	str	r3, [r7, #24]
 8008336:	e002      	b.n	800833e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008338:	f04f 33ff 	mov.w	r3, #4294967295
 800833c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800833e:	69bb      	ldr	r3, [r7, #24]
	}
 8008340:	4618      	mov	r0, r3
 8008342:	3720      	adds	r7, #32
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b088      	sub	sp, #32
 800834c:	af00      	add	r7, sp, #0
 800834e:	60f8      	str	r0, [r7, #12]
 8008350:	60b9      	str	r1, [r7, #8]
 8008352:	607a      	str	r2, [r7, #4]
 8008354:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008358:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	461a      	mov	r2, r3
 8008360:	21a5      	movs	r1, #165	; 0xa5
 8008362:	f002 f9de 	bl	800a722 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008368:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800836a:	6879      	ldr	r1, [r7, #4]
 800836c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8008370:	440b      	add	r3, r1
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	4413      	add	r3, r2
 8008376:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008378:	69bb      	ldr	r3, [r7, #24]
 800837a:	f023 0307 	bic.w	r3, r3, #7
 800837e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	f003 0307 	and.w	r3, r3, #7
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00c      	beq.n	80083a4 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800838a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800838e:	b672      	cpsid	i
 8008390:	f383 8811 	msr	BASEPRI, r3
 8008394:	f3bf 8f6f 	isb	sy
 8008398:	f3bf 8f4f 	dsb	sy
 800839c:	b662      	cpsie	i
 800839e:	617b      	str	r3, [r7, #20]
}
 80083a0:	bf00      	nop
 80083a2:	e7fe      	b.n	80083a2 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d01f      	beq.n	80083ea <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80083aa:	2300      	movs	r3, #0
 80083ac:	61fb      	str	r3, [r7, #28]
 80083ae:	e012      	b.n	80083d6 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80083b0:	68ba      	ldr	r2, [r7, #8]
 80083b2:	69fb      	ldr	r3, [r7, #28]
 80083b4:	4413      	add	r3, r2
 80083b6:	7819      	ldrb	r1, [r3, #0]
 80083b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	4413      	add	r3, r2
 80083be:	3334      	adds	r3, #52	; 0x34
 80083c0:	460a      	mov	r2, r1
 80083c2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80083c4:	68ba      	ldr	r2, [r7, #8]
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	4413      	add	r3, r2
 80083ca:	781b      	ldrb	r3, [r3, #0]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d006      	beq.n	80083de <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	3301      	adds	r3, #1
 80083d4:	61fb      	str	r3, [r7, #28]
 80083d6:	69fb      	ldr	r3, [r7, #28]
 80083d8:	2b0f      	cmp	r3, #15
 80083da:	d9e9      	bls.n	80083b0 <prvInitialiseNewTask+0x68>
 80083dc:	e000      	b.n	80083e0 <prvInitialiseNewTask+0x98>
			{
				break;
 80083de:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80083e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083e2:	2200      	movs	r2, #0
 80083e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80083e8:	e003      	b.n	80083f2 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80083ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083ec:	2200      	movs	r2, #0
 80083ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80083f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083f4:	2b37      	cmp	r3, #55	; 0x37
 80083f6:	d901      	bls.n	80083fc <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80083f8:	2337      	movs	r3, #55	; 0x37
 80083fa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80083fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008400:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008404:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008406:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800840a:	2200      	movs	r2, #0
 800840c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800840e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008410:	3304      	adds	r3, #4
 8008412:	4618      	mov	r0, r3
 8008414:	f7ff f952 	bl	80076bc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800841a:	3318      	adds	r3, #24
 800841c:	4618      	mov	r0, r3
 800841e:	f7ff f94d 	bl	80076bc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008424:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008426:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800842a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800842e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008430:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008434:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008436:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800843a:	2200      	movs	r2, #0
 800843c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008442:	2200      	movs	r2, #0
 8008444:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800844a:	3354      	adds	r3, #84	; 0x54
 800844c:	2260      	movs	r2, #96	; 0x60
 800844e:	2100      	movs	r1, #0
 8008450:	4618      	mov	r0, r3
 8008452:	f002 f966 	bl	800a722 <memset>
 8008456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008458:	4a0c      	ldr	r2, [pc, #48]	; (800848c <prvInitialiseNewTask+0x144>)
 800845a:	659a      	str	r2, [r3, #88]	; 0x58
 800845c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800845e:	4a0c      	ldr	r2, [pc, #48]	; (8008490 <prvInitialiseNewTask+0x148>)
 8008460:	65da      	str	r2, [r3, #92]	; 0x5c
 8008462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008464:	4a0b      	ldr	r2, [pc, #44]	; (8008494 <prvInitialiseNewTask+0x14c>)
 8008466:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008468:	683a      	ldr	r2, [r7, #0]
 800846a:	68f9      	ldr	r1, [r7, #12]
 800846c:	69b8      	ldr	r0, [r7, #24]
 800846e:	f001 f96b 	bl	8009748 <pxPortInitialiseStack>
 8008472:	4602      	mov	r2, r0
 8008474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008476:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800847a:	2b00      	cmp	r3, #0
 800847c:	d002      	beq.n	8008484 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800847e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008482:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008484:	bf00      	nop
 8008486:	3720      	adds	r7, #32
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}
 800848c:	0800b7a8 	.word	0x0800b7a8
 8008490:	0800b7c8 	.word	0x0800b7c8
 8008494:	0800b788 	.word	0x0800b788

08008498 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b082      	sub	sp, #8
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80084a0:	f001 fa5c 	bl	800995c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80084a4:	4b2d      	ldr	r3, [pc, #180]	; (800855c <prvAddNewTaskToReadyList+0xc4>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	3301      	adds	r3, #1
 80084aa:	4a2c      	ldr	r2, [pc, #176]	; (800855c <prvAddNewTaskToReadyList+0xc4>)
 80084ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80084ae:	4b2c      	ldr	r3, [pc, #176]	; (8008560 <prvAddNewTaskToReadyList+0xc8>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d109      	bne.n	80084ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80084b6:	4a2a      	ldr	r2, [pc, #168]	; (8008560 <prvAddNewTaskToReadyList+0xc8>)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80084bc:	4b27      	ldr	r3, [pc, #156]	; (800855c <prvAddNewTaskToReadyList+0xc4>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	d110      	bne.n	80084e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80084c4:	f000 fc3c 	bl	8008d40 <prvInitialiseTaskLists>
 80084c8:	e00d      	b.n	80084e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80084ca:	4b26      	ldr	r3, [pc, #152]	; (8008564 <prvAddNewTaskToReadyList+0xcc>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d109      	bne.n	80084e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80084d2:	4b23      	ldr	r3, [pc, #140]	; (8008560 <prvAddNewTaskToReadyList+0xc8>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084dc:	429a      	cmp	r2, r3
 80084de:	d802      	bhi.n	80084e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80084e0:	4a1f      	ldr	r2, [pc, #124]	; (8008560 <prvAddNewTaskToReadyList+0xc8>)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80084e6:	4b20      	ldr	r3, [pc, #128]	; (8008568 <prvAddNewTaskToReadyList+0xd0>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	3301      	adds	r3, #1
 80084ec:	4a1e      	ldr	r2, [pc, #120]	; (8008568 <prvAddNewTaskToReadyList+0xd0>)
 80084ee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80084f0:	4b1d      	ldr	r3, [pc, #116]	; (8008568 <prvAddNewTaskToReadyList+0xd0>)
 80084f2:	681a      	ldr	r2, [r3, #0]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084fc:	4b1b      	ldr	r3, [pc, #108]	; (800856c <prvAddNewTaskToReadyList+0xd4>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	429a      	cmp	r2, r3
 8008502:	d903      	bls.n	800850c <prvAddNewTaskToReadyList+0x74>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008508:	4a18      	ldr	r2, [pc, #96]	; (800856c <prvAddNewTaskToReadyList+0xd4>)
 800850a:	6013      	str	r3, [r2, #0]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008510:	4613      	mov	r3, r2
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	4413      	add	r3, r2
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	4a15      	ldr	r2, [pc, #84]	; (8008570 <prvAddNewTaskToReadyList+0xd8>)
 800851a:	441a      	add	r2, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	3304      	adds	r3, #4
 8008520:	4619      	mov	r1, r3
 8008522:	4610      	mov	r0, r2
 8008524:	f7ff f8d7 	bl	80076d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008528:	f001 fa4c 	bl	80099c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800852c:	4b0d      	ldr	r3, [pc, #52]	; (8008564 <prvAddNewTaskToReadyList+0xcc>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d00e      	beq.n	8008552 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008534:	4b0a      	ldr	r3, [pc, #40]	; (8008560 <prvAddNewTaskToReadyList+0xc8>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800853e:	429a      	cmp	r2, r3
 8008540:	d207      	bcs.n	8008552 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008542:	4b0c      	ldr	r3, [pc, #48]	; (8008574 <prvAddNewTaskToReadyList+0xdc>)
 8008544:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008548:	601a      	str	r2, [r3, #0]
 800854a:	f3bf 8f4f 	dsb	sy
 800854e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008552:	bf00      	nop
 8008554:	3708      	adds	r7, #8
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop
 800855c:	20001358 	.word	0x20001358
 8008560:	20000e84 	.word	0x20000e84
 8008564:	20001364 	.word	0x20001364
 8008568:	20001374 	.word	0x20001374
 800856c:	20001360 	.word	0x20001360
 8008570:	20000e88 	.word	0x20000e88
 8008574:	e000ed04 	.word	0xe000ed04

08008578 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008578:	b580      	push	{r7, lr}
 800857a:	b084      	sub	sp, #16
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008580:	2300      	movs	r3, #0
 8008582:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d019      	beq.n	80085be <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800858a:	4b14      	ldr	r3, [pc, #80]	; (80085dc <vTaskDelay+0x64>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d00c      	beq.n	80085ac <vTaskDelay+0x34>
	__asm volatile
 8008592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008596:	b672      	cpsid	i
 8008598:	f383 8811 	msr	BASEPRI, r3
 800859c:	f3bf 8f6f 	isb	sy
 80085a0:	f3bf 8f4f 	dsb	sy
 80085a4:	b662      	cpsie	i
 80085a6:	60bb      	str	r3, [r7, #8]
}
 80085a8:	bf00      	nop
 80085aa:	e7fe      	b.n	80085aa <vTaskDelay+0x32>
			vTaskSuspendAll();
 80085ac:	f000 f88e 	bl	80086cc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80085b0:	2100      	movs	r1, #0
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f000 fd18 	bl	8008fe8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80085b8:	f000 f896 	bl	80086e8 <xTaskResumeAll>
 80085bc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d107      	bne.n	80085d4 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 80085c4:	4b06      	ldr	r3, [pc, #24]	; (80085e0 <vTaskDelay+0x68>)
 80085c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085ca:	601a      	str	r2, [r3, #0]
 80085cc:	f3bf 8f4f 	dsb	sy
 80085d0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80085d4:	bf00      	nop
 80085d6:	3710      	adds	r7, #16
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}
 80085dc:	20001380 	.word	0x20001380
 80085e0:	e000ed04 	.word	0xe000ed04

080085e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b08a      	sub	sp, #40	; 0x28
 80085e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80085ea:	2300      	movs	r3, #0
 80085ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80085ee:	2300      	movs	r3, #0
 80085f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80085f2:	463a      	mov	r2, r7
 80085f4:	1d39      	adds	r1, r7, #4
 80085f6:	f107 0308 	add.w	r3, r7, #8
 80085fa:	4618      	mov	r0, r3
 80085fc:	f7ff f80a 	bl	8007614 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008600:	6839      	ldr	r1, [r7, #0]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	68ba      	ldr	r2, [r7, #8]
 8008606:	9202      	str	r2, [sp, #8]
 8008608:	9301      	str	r3, [sp, #4]
 800860a:	2300      	movs	r3, #0
 800860c:	9300      	str	r3, [sp, #0]
 800860e:	2300      	movs	r3, #0
 8008610:	460a      	mov	r2, r1
 8008612:	4926      	ldr	r1, [pc, #152]	; (80086ac <vTaskStartScheduler+0xc8>)
 8008614:	4826      	ldr	r0, [pc, #152]	; (80086b0 <vTaskStartScheduler+0xcc>)
 8008616:	f7ff fdef 	bl	80081f8 <xTaskCreateStatic>
 800861a:	4603      	mov	r3, r0
 800861c:	4a25      	ldr	r2, [pc, #148]	; (80086b4 <vTaskStartScheduler+0xd0>)
 800861e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008620:	4b24      	ldr	r3, [pc, #144]	; (80086b4 <vTaskStartScheduler+0xd0>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d002      	beq.n	800862e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008628:	2301      	movs	r3, #1
 800862a:	617b      	str	r3, [r7, #20]
 800862c:	e001      	b.n	8008632 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800862e:	2300      	movs	r3, #0
 8008630:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	2b01      	cmp	r3, #1
 8008636:	d102      	bne.n	800863e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008638:	f000 fd2a 	bl	8009090 <xTimerCreateTimerTask>
 800863c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	2b01      	cmp	r3, #1
 8008642:	d11d      	bne.n	8008680 <vTaskStartScheduler+0x9c>
	__asm volatile
 8008644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008648:	b672      	cpsid	i
 800864a:	f383 8811 	msr	BASEPRI, r3
 800864e:	f3bf 8f6f 	isb	sy
 8008652:	f3bf 8f4f 	dsb	sy
 8008656:	b662      	cpsie	i
 8008658:	613b      	str	r3, [r7, #16]
}
 800865a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800865c:	4b16      	ldr	r3, [pc, #88]	; (80086b8 <vTaskStartScheduler+0xd4>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	3354      	adds	r3, #84	; 0x54
 8008662:	4a16      	ldr	r2, [pc, #88]	; (80086bc <vTaskStartScheduler+0xd8>)
 8008664:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008666:	4b16      	ldr	r3, [pc, #88]	; (80086c0 <vTaskStartScheduler+0xdc>)
 8008668:	f04f 32ff 	mov.w	r2, #4294967295
 800866c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800866e:	4b15      	ldr	r3, [pc, #84]	; (80086c4 <vTaskStartScheduler+0xe0>)
 8008670:	2201      	movs	r2, #1
 8008672:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008674:	4b14      	ldr	r3, [pc, #80]	; (80086c8 <vTaskStartScheduler+0xe4>)
 8008676:	2200      	movs	r2, #0
 8008678:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800867a:	f001 f8f1 	bl	8009860 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800867e:	e010      	b.n	80086a2 <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008680:	697b      	ldr	r3, [r7, #20]
 8008682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008686:	d10c      	bne.n	80086a2 <vTaskStartScheduler+0xbe>
	__asm volatile
 8008688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800868c:	b672      	cpsid	i
 800868e:	f383 8811 	msr	BASEPRI, r3
 8008692:	f3bf 8f6f 	isb	sy
 8008696:	f3bf 8f4f 	dsb	sy
 800869a:	b662      	cpsie	i
 800869c:	60fb      	str	r3, [r7, #12]
}
 800869e:	bf00      	nop
 80086a0:	e7fe      	b.n	80086a0 <vTaskStartScheduler+0xbc>
}
 80086a2:	bf00      	nop
 80086a4:	3718      	adds	r7, #24
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}
 80086aa:	bf00      	nop
 80086ac:	0800b6c0 	.word	0x0800b6c0
 80086b0:	08008d11 	.word	0x08008d11
 80086b4:	2000137c 	.word	0x2000137c
 80086b8:	20000e84 	.word	0x20000e84
 80086bc:	2000001c 	.word	0x2000001c
 80086c0:	20001378 	.word	0x20001378
 80086c4:	20001364 	.word	0x20001364
 80086c8:	2000135c 	.word	0x2000135c

080086cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80086cc:	b480      	push	{r7}
 80086ce:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80086d0:	4b04      	ldr	r3, [pc, #16]	; (80086e4 <vTaskSuspendAll+0x18>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	3301      	adds	r3, #1
 80086d6:	4a03      	ldr	r2, [pc, #12]	; (80086e4 <vTaskSuspendAll+0x18>)
 80086d8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80086da:	bf00      	nop
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr
 80086e4:	20001380 	.word	0x20001380

080086e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b084      	sub	sp, #16
 80086ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80086ee:	2300      	movs	r3, #0
 80086f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80086f2:	2300      	movs	r3, #0
 80086f4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80086f6:	4b43      	ldr	r3, [pc, #268]	; (8008804 <xTaskResumeAll+0x11c>)
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d10c      	bne.n	8008718 <xTaskResumeAll+0x30>
	__asm volatile
 80086fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008702:	b672      	cpsid	i
 8008704:	f383 8811 	msr	BASEPRI, r3
 8008708:	f3bf 8f6f 	isb	sy
 800870c:	f3bf 8f4f 	dsb	sy
 8008710:	b662      	cpsie	i
 8008712:	603b      	str	r3, [r7, #0]
}
 8008714:	bf00      	nop
 8008716:	e7fe      	b.n	8008716 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008718:	f001 f920 	bl	800995c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800871c:	4b39      	ldr	r3, [pc, #228]	; (8008804 <xTaskResumeAll+0x11c>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	3b01      	subs	r3, #1
 8008722:	4a38      	ldr	r2, [pc, #224]	; (8008804 <xTaskResumeAll+0x11c>)
 8008724:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008726:	4b37      	ldr	r3, [pc, #220]	; (8008804 <xTaskResumeAll+0x11c>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d162      	bne.n	80087f4 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800872e:	4b36      	ldr	r3, [pc, #216]	; (8008808 <xTaskResumeAll+0x120>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d05e      	beq.n	80087f4 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008736:	e02f      	b.n	8008798 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008738:	4b34      	ldr	r3, [pc, #208]	; (800880c <xTaskResumeAll+0x124>)
 800873a:	68db      	ldr	r3, [r3, #12]
 800873c:	68db      	ldr	r3, [r3, #12]
 800873e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	3318      	adds	r3, #24
 8008744:	4618      	mov	r0, r3
 8008746:	f7ff f823 	bl	8007790 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	3304      	adds	r3, #4
 800874e:	4618      	mov	r0, r3
 8008750:	f7ff f81e 	bl	8007790 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008758:	4b2d      	ldr	r3, [pc, #180]	; (8008810 <xTaskResumeAll+0x128>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	429a      	cmp	r2, r3
 800875e:	d903      	bls.n	8008768 <xTaskResumeAll+0x80>
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008764:	4a2a      	ldr	r2, [pc, #168]	; (8008810 <xTaskResumeAll+0x128>)
 8008766:	6013      	str	r3, [r2, #0]
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800876c:	4613      	mov	r3, r2
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	4413      	add	r3, r2
 8008772:	009b      	lsls	r3, r3, #2
 8008774:	4a27      	ldr	r2, [pc, #156]	; (8008814 <xTaskResumeAll+0x12c>)
 8008776:	441a      	add	r2, r3
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	3304      	adds	r3, #4
 800877c:	4619      	mov	r1, r3
 800877e:	4610      	mov	r0, r2
 8008780:	f7fe ffa9 	bl	80076d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008788:	4b23      	ldr	r3, [pc, #140]	; (8008818 <xTaskResumeAll+0x130>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800878e:	429a      	cmp	r2, r3
 8008790:	d302      	bcc.n	8008798 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8008792:	4b22      	ldr	r3, [pc, #136]	; (800881c <xTaskResumeAll+0x134>)
 8008794:	2201      	movs	r2, #1
 8008796:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008798:	4b1c      	ldr	r3, [pc, #112]	; (800880c <xTaskResumeAll+0x124>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d1cb      	bne.n	8008738 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d001      	beq.n	80087aa <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80087a6:	f000 fb6f 	bl	8008e88 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80087aa:	4b1d      	ldr	r3, [pc, #116]	; (8008820 <xTaskResumeAll+0x138>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d010      	beq.n	80087d8 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80087b6:	f000 f847 	bl	8008848 <xTaskIncrementTick>
 80087ba:	4603      	mov	r3, r0
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d002      	beq.n	80087c6 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80087c0:	4b16      	ldr	r3, [pc, #88]	; (800881c <xTaskResumeAll+0x134>)
 80087c2:	2201      	movs	r2, #1
 80087c4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	3b01      	subs	r3, #1
 80087ca:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d1f1      	bne.n	80087b6 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80087d2:	4b13      	ldr	r3, [pc, #76]	; (8008820 <xTaskResumeAll+0x138>)
 80087d4:	2200      	movs	r2, #0
 80087d6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80087d8:	4b10      	ldr	r3, [pc, #64]	; (800881c <xTaskResumeAll+0x134>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d009      	beq.n	80087f4 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80087e0:	2301      	movs	r3, #1
 80087e2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80087e4:	4b0f      	ldr	r3, [pc, #60]	; (8008824 <xTaskResumeAll+0x13c>)
 80087e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087ea:	601a      	str	r2, [r3, #0]
 80087ec:	f3bf 8f4f 	dsb	sy
 80087f0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80087f4:	f001 f8e6 	bl	80099c4 <vPortExitCritical>

	return xAlreadyYielded;
 80087f8:	68bb      	ldr	r3, [r7, #8]
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3710      	adds	r7, #16
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}
 8008802:	bf00      	nop
 8008804:	20001380 	.word	0x20001380
 8008808:	20001358 	.word	0x20001358
 800880c:	20001318 	.word	0x20001318
 8008810:	20001360 	.word	0x20001360
 8008814:	20000e88 	.word	0x20000e88
 8008818:	20000e84 	.word	0x20000e84
 800881c:	2000136c 	.word	0x2000136c
 8008820:	20001368 	.word	0x20001368
 8008824:	e000ed04 	.word	0xe000ed04

08008828 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800882e:	4b05      	ldr	r3, [pc, #20]	; (8008844 <xTaskGetTickCount+0x1c>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008834:	687b      	ldr	r3, [r7, #4]
}
 8008836:	4618      	mov	r0, r3
 8008838:	370c      	adds	r7, #12
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop
 8008844:	2000135c 	.word	0x2000135c

08008848 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b086      	sub	sp, #24
 800884c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800884e:	2300      	movs	r3, #0
 8008850:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008852:	4b50      	ldr	r3, [pc, #320]	; (8008994 <xTaskIncrementTick+0x14c>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	2b00      	cmp	r3, #0
 8008858:	f040 808b 	bne.w	8008972 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800885c:	4b4e      	ldr	r3, [pc, #312]	; (8008998 <xTaskIncrementTick+0x150>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	3301      	adds	r3, #1
 8008862:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008864:	4a4c      	ldr	r2, [pc, #304]	; (8008998 <xTaskIncrementTick+0x150>)
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d122      	bne.n	80088b6 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8008870:	4b4a      	ldr	r3, [pc, #296]	; (800899c <xTaskIncrementTick+0x154>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d00c      	beq.n	8008894 <xTaskIncrementTick+0x4c>
	__asm volatile
 800887a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800887e:	b672      	cpsid	i
 8008880:	f383 8811 	msr	BASEPRI, r3
 8008884:	f3bf 8f6f 	isb	sy
 8008888:	f3bf 8f4f 	dsb	sy
 800888c:	b662      	cpsie	i
 800888e:	603b      	str	r3, [r7, #0]
}
 8008890:	bf00      	nop
 8008892:	e7fe      	b.n	8008892 <xTaskIncrementTick+0x4a>
 8008894:	4b41      	ldr	r3, [pc, #260]	; (800899c <xTaskIncrementTick+0x154>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	60fb      	str	r3, [r7, #12]
 800889a:	4b41      	ldr	r3, [pc, #260]	; (80089a0 <xTaskIncrementTick+0x158>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a3f      	ldr	r2, [pc, #252]	; (800899c <xTaskIncrementTick+0x154>)
 80088a0:	6013      	str	r3, [r2, #0]
 80088a2:	4a3f      	ldr	r2, [pc, #252]	; (80089a0 <xTaskIncrementTick+0x158>)
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	6013      	str	r3, [r2, #0]
 80088a8:	4b3e      	ldr	r3, [pc, #248]	; (80089a4 <xTaskIncrementTick+0x15c>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	3301      	adds	r3, #1
 80088ae:	4a3d      	ldr	r2, [pc, #244]	; (80089a4 <xTaskIncrementTick+0x15c>)
 80088b0:	6013      	str	r3, [r2, #0]
 80088b2:	f000 fae9 	bl	8008e88 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80088b6:	4b3c      	ldr	r3, [pc, #240]	; (80089a8 <xTaskIncrementTick+0x160>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	693a      	ldr	r2, [r7, #16]
 80088bc:	429a      	cmp	r2, r3
 80088be:	d349      	bcc.n	8008954 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088c0:	4b36      	ldr	r3, [pc, #216]	; (800899c <xTaskIncrementTick+0x154>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d104      	bne.n	80088d4 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088ca:	4b37      	ldr	r3, [pc, #220]	; (80089a8 <xTaskIncrementTick+0x160>)
 80088cc:	f04f 32ff 	mov.w	r2, #4294967295
 80088d0:	601a      	str	r2, [r3, #0]
					break;
 80088d2:	e03f      	b.n	8008954 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088d4:	4b31      	ldr	r3, [pc, #196]	; (800899c <xTaskIncrementTick+0x154>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	68db      	ldr	r3, [r3, #12]
 80088dc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80088e4:	693a      	ldr	r2, [r7, #16]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d203      	bcs.n	80088f4 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80088ec:	4a2e      	ldr	r2, [pc, #184]	; (80089a8 <xTaskIncrementTick+0x160>)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80088f2:	e02f      	b.n	8008954 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	3304      	adds	r3, #4
 80088f8:	4618      	mov	r0, r3
 80088fa:	f7fe ff49 	bl	8007790 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008902:	2b00      	cmp	r3, #0
 8008904:	d004      	beq.n	8008910 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	3318      	adds	r3, #24
 800890a:	4618      	mov	r0, r3
 800890c:	f7fe ff40 	bl	8007790 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008914:	4b25      	ldr	r3, [pc, #148]	; (80089ac <xTaskIncrementTick+0x164>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	429a      	cmp	r2, r3
 800891a:	d903      	bls.n	8008924 <xTaskIncrementTick+0xdc>
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008920:	4a22      	ldr	r2, [pc, #136]	; (80089ac <xTaskIncrementTick+0x164>)
 8008922:	6013      	str	r3, [r2, #0]
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008928:	4613      	mov	r3, r2
 800892a:	009b      	lsls	r3, r3, #2
 800892c:	4413      	add	r3, r2
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	4a1f      	ldr	r2, [pc, #124]	; (80089b0 <xTaskIncrementTick+0x168>)
 8008932:	441a      	add	r2, r3
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	3304      	adds	r3, #4
 8008938:	4619      	mov	r1, r3
 800893a:	4610      	mov	r0, r2
 800893c:	f7fe fecb 	bl	80076d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008944:	4b1b      	ldr	r3, [pc, #108]	; (80089b4 <xTaskIncrementTick+0x16c>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800894a:	429a      	cmp	r2, r3
 800894c:	d3b8      	bcc.n	80088c0 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800894e:	2301      	movs	r3, #1
 8008950:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008952:	e7b5      	b.n	80088c0 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008954:	4b17      	ldr	r3, [pc, #92]	; (80089b4 <xTaskIncrementTick+0x16c>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800895a:	4915      	ldr	r1, [pc, #84]	; (80089b0 <xTaskIncrementTick+0x168>)
 800895c:	4613      	mov	r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	4413      	add	r3, r2
 8008962:	009b      	lsls	r3, r3, #2
 8008964:	440b      	add	r3, r1
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2b01      	cmp	r3, #1
 800896a:	d907      	bls.n	800897c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800896c:	2301      	movs	r3, #1
 800896e:	617b      	str	r3, [r7, #20]
 8008970:	e004      	b.n	800897c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008972:	4b11      	ldr	r3, [pc, #68]	; (80089b8 <xTaskIncrementTick+0x170>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	3301      	adds	r3, #1
 8008978:	4a0f      	ldr	r2, [pc, #60]	; (80089b8 <xTaskIncrementTick+0x170>)
 800897a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800897c:	4b0f      	ldr	r3, [pc, #60]	; (80089bc <xTaskIncrementTick+0x174>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d001      	beq.n	8008988 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8008984:	2301      	movs	r3, #1
 8008986:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008988:	697b      	ldr	r3, [r7, #20]
}
 800898a:	4618      	mov	r0, r3
 800898c:	3718      	adds	r7, #24
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}
 8008992:	bf00      	nop
 8008994:	20001380 	.word	0x20001380
 8008998:	2000135c 	.word	0x2000135c
 800899c:	20001310 	.word	0x20001310
 80089a0:	20001314 	.word	0x20001314
 80089a4:	20001370 	.word	0x20001370
 80089a8:	20001378 	.word	0x20001378
 80089ac:	20001360 	.word	0x20001360
 80089b0:	20000e88 	.word	0x20000e88
 80089b4:	20000e84 	.word	0x20000e84
 80089b8:	20001368 	.word	0x20001368
 80089bc:	2000136c 	.word	0x2000136c

080089c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80089c0:	b480      	push	{r7}
 80089c2:	b085      	sub	sp, #20
 80089c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80089c6:	4b2b      	ldr	r3, [pc, #172]	; (8008a74 <vTaskSwitchContext+0xb4>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d003      	beq.n	80089d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80089ce:	4b2a      	ldr	r3, [pc, #168]	; (8008a78 <vTaskSwitchContext+0xb8>)
 80089d0:	2201      	movs	r2, #1
 80089d2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80089d4:	e048      	b.n	8008a68 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 80089d6:	4b28      	ldr	r3, [pc, #160]	; (8008a78 <vTaskSwitchContext+0xb8>)
 80089d8:	2200      	movs	r2, #0
 80089da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089dc:	4b27      	ldr	r3, [pc, #156]	; (8008a7c <vTaskSwitchContext+0xbc>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	60fb      	str	r3, [r7, #12]
 80089e2:	e012      	b.n	8008a0a <vTaskSwitchContext+0x4a>
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10c      	bne.n	8008a04 <vTaskSwitchContext+0x44>
	__asm volatile
 80089ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ee:	b672      	cpsid	i
 80089f0:	f383 8811 	msr	BASEPRI, r3
 80089f4:	f3bf 8f6f 	isb	sy
 80089f8:	f3bf 8f4f 	dsb	sy
 80089fc:	b662      	cpsie	i
 80089fe:	607b      	str	r3, [r7, #4]
}
 8008a00:	bf00      	nop
 8008a02:	e7fe      	b.n	8008a02 <vTaskSwitchContext+0x42>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	3b01      	subs	r3, #1
 8008a08:	60fb      	str	r3, [r7, #12]
 8008a0a:	491d      	ldr	r1, [pc, #116]	; (8008a80 <vTaskSwitchContext+0xc0>)
 8008a0c:	68fa      	ldr	r2, [r7, #12]
 8008a0e:	4613      	mov	r3, r2
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	4413      	add	r3, r2
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	440b      	add	r3, r1
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d0e2      	beq.n	80089e4 <vTaskSwitchContext+0x24>
 8008a1e:	68fa      	ldr	r2, [r7, #12]
 8008a20:	4613      	mov	r3, r2
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	4413      	add	r3, r2
 8008a26:	009b      	lsls	r3, r3, #2
 8008a28:	4a15      	ldr	r2, [pc, #84]	; (8008a80 <vTaskSwitchContext+0xc0>)
 8008a2a:	4413      	add	r3, r2
 8008a2c:	60bb      	str	r3, [r7, #8]
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	685b      	ldr	r3, [r3, #4]
 8008a32:	685a      	ldr	r2, [r3, #4]
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	605a      	str	r2, [r3, #4]
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	685a      	ldr	r2, [r3, #4]
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	3308      	adds	r3, #8
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d104      	bne.n	8008a4e <vTaskSwitchContext+0x8e>
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	685a      	ldr	r2, [r3, #4]
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	605a      	str	r2, [r3, #4]
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	68db      	ldr	r3, [r3, #12]
 8008a54:	4a0b      	ldr	r2, [pc, #44]	; (8008a84 <vTaskSwitchContext+0xc4>)
 8008a56:	6013      	str	r3, [r2, #0]
 8008a58:	4a08      	ldr	r2, [pc, #32]	; (8008a7c <vTaskSwitchContext+0xbc>)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008a5e:	4b09      	ldr	r3, [pc, #36]	; (8008a84 <vTaskSwitchContext+0xc4>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	3354      	adds	r3, #84	; 0x54
 8008a64:	4a08      	ldr	r2, [pc, #32]	; (8008a88 <vTaskSwitchContext+0xc8>)
 8008a66:	6013      	str	r3, [r2, #0]
}
 8008a68:	bf00      	nop
 8008a6a:	3714      	adds	r7, #20
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr
 8008a74:	20001380 	.word	0x20001380
 8008a78:	2000136c 	.word	0x2000136c
 8008a7c:	20001360 	.word	0x20001360
 8008a80:	20000e88 	.word	0x20000e88
 8008a84:	20000e84 	.word	0x20000e84
 8008a88:	2000001c 	.word	0x2000001c

08008a8c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d10c      	bne.n	8008ab6 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8008a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aa0:	b672      	cpsid	i
 8008aa2:	f383 8811 	msr	BASEPRI, r3
 8008aa6:	f3bf 8f6f 	isb	sy
 8008aaa:	f3bf 8f4f 	dsb	sy
 8008aae:	b662      	cpsie	i
 8008ab0:	60fb      	str	r3, [r7, #12]
}
 8008ab2:	bf00      	nop
 8008ab4:	e7fe      	b.n	8008ab4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008ab6:	4b07      	ldr	r3, [pc, #28]	; (8008ad4 <vTaskPlaceOnEventList+0x48>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	3318      	adds	r3, #24
 8008abc:	4619      	mov	r1, r3
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f7fe fe2d 	bl	800771e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008ac4:	2101      	movs	r1, #1
 8008ac6:	6838      	ldr	r0, [r7, #0]
 8008ac8:	f000 fa8e 	bl	8008fe8 <prvAddCurrentTaskToDelayedList>
}
 8008acc:	bf00      	nop
 8008ace:	3710      	adds	r7, #16
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}
 8008ad4:	20000e84 	.word	0x20000e84

08008ad8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b086      	sub	sp, #24
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	60f8      	str	r0, [r7, #12]
 8008ae0:	60b9      	str	r1, [r7, #8]
 8008ae2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d10c      	bne.n	8008b04 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8008aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aee:	b672      	cpsid	i
 8008af0:	f383 8811 	msr	BASEPRI, r3
 8008af4:	f3bf 8f6f 	isb	sy
 8008af8:	f3bf 8f4f 	dsb	sy
 8008afc:	b662      	cpsie	i
 8008afe:	617b      	str	r3, [r7, #20]
}
 8008b00:	bf00      	nop
 8008b02:	e7fe      	b.n	8008b02 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008b04:	4b0a      	ldr	r3, [pc, #40]	; (8008b30 <vTaskPlaceOnEventListRestricted+0x58>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	3318      	adds	r3, #24
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	68f8      	ldr	r0, [r7, #12]
 8008b0e:	f7fe fde2 	bl	80076d6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d002      	beq.n	8008b1e <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8008b18:	f04f 33ff 	mov.w	r3, #4294967295
 8008b1c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008b1e:	6879      	ldr	r1, [r7, #4]
 8008b20:	68b8      	ldr	r0, [r7, #8]
 8008b22:	f000 fa61 	bl	8008fe8 <prvAddCurrentTaskToDelayedList>
	}
 8008b26:	bf00      	nop
 8008b28:	3718      	adds	r7, #24
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}
 8008b2e:	bf00      	nop
 8008b30:	20000e84 	.word	0x20000e84

08008b34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b086      	sub	sp, #24
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	68db      	ldr	r3, [r3, #12]
 8008b42:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d10c      	bne.n	8008b64 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8008b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b4e:	b672      	cpsid	i
 8008b50:	f383 8811 	msr	BASEPRI, r3
 8008b54:	f3bf 8f6f 	isb	sy
 8008b58:	f3bf 8f4f 	dsb	sy
 8008b5c:	b662      	cpsie	i
 8008b5e:	60fb      	str	r3, [r7, #12]
}
 8008b60:	bf00      	nop
 8008b62:	e7fe      	b.n	8008b62 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	3318      	adds	r3, #24
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7fe fe11 	bl	8007790 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b6e:	4b1e      	ldr	r3, [pc, #120]	; (8008be8 <xTaskRemoveFromEventList+0xb4>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d11d      	bne.n	8008bb2 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	3304      	adds	r3, #4
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f7fe fe08 	bl	8007790 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b84:	4b19      	ldr	r3, [pc, #100]	; (8008bec <xTaskRemoveFromEventList+0xb8>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	429a      	cmp	r2, r3
 8008b8a:	d903      	bls.n	8008b94 <xTaskRemoveFromEventList+0x60>
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b90:	4a16      	ldr	r2, [pc, #88]	; (8008bec <xTaskRemoveFromEventList+0xb8>)
 8008b92:	6013      	str	r3, [r2, #0]
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b98:	4613      	mov	r3, r2
 8008b9a:	009b      	lsls	r3, r3, #2
 8008b9c:	4413      	add	r3, r2
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	4a13      	ldr	r2, [pc, #76]	; (8008bf0 <xTaskRemoveFromEventList+0xbc>)
 8008ba2:	441a      	add	r2, r3
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	3304      	adds	r3, #4
 8008ba8:	4619      	mov	r1, r3
 8008baa:	4610      	mov	r0, r2
 8008bac:	f7fe fd93 	bl	80076d6 <vListInsertEnd>
 8008bb0:	e005      	b.n	8008bbe <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	3318      	adds	r3, #24
 8008bb6:	4619      	mov	r1, r3
 8008bb8:	480e      	ldr	r0, [pc, #56]	; (8008bf4 <xTaskRemoveFromEventList+0xc0>)
 8008bba:	f7fe fd8c 	bl	80076d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bc2:	4b0d      	ldr	r3, [pc, #52]	; (8008bf8 <xTaskRemoveFromEventList+0xc4>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d905      	bls.n	8008bd8 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008bd0:	4b0a      	ldr	r3, [pc, #40]	; (8008bfc <xTaskRemoveFromEventList+0xc8>)
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	601a      	str	r2, [r3, #0]
 8008bd6:	e001      	b.n	8008bdc <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008bdc:	697b      	ldr	r3, [r7, #20]
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3718      	adds	r7, #24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	20001380 	.word	0x20001380
 8008bec:	20001360 	.word	0x20001360
 8008bf0:	20000e88 	.word	0x20000e88
 8008bf4:	20001318 	.word	0x20001318
 8008bf8:	20000e84 	.word	0x20000e84
 8008bfc:	2000136c 	.word	0x2000136c

08008c00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008c08:	4b06      	ldr	r3, [pc, #24]	; (8008c24 <vTaskInternalSetTimeOutState+0x24>)
 8008c0a:	681a      	ldr	r2, [r3, #0]
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008c10:	4b05      	ldr	r3, [pc, #20]	; (8008c28 <vTaskInternalSetTimeOutState+0x28>)
 8008c12:	681a      	ldr	r2, [r3, #0]
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	605a      	str	r2, [r3, #4]
}
 8008c18:	bf00      	nop
 8008c1a:	370c      	adds	r7, #12
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c22:	4770      	bx	lr
 8008c24:	20001370 	.word	0x20001370
 8008c28:	2000135c 	.word	0x2000135c

08008c2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b088      	sub	sp, #32
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d10c      	bne.n	8008c56 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8008c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c40:	b672      	cpsid	i
 8008c42:	f383 8811 	msr	BASEPRI, r3
 8008c46:	f3bf 8f6f 	isb	sy
 8008c4a:	f3bf 8f4f 	dsb	sy
 8008c4e:	b662      	cpsie	i
 8008c50:	613b      	str	r3, [r7, #16]
}
 8008c52:	bf00      	nop
 8008c54:	e7fe      	b.n	8008c54 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d10c      	bne.n	8008c76 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8008c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c60:	b672      	cpsid	i
 8008c62:	f383 8811 	msr	BASEPRI, r3
 8008c66:	f3bf 8f6f 	isb	sy
 8008c6a:	f3bf 8f4f 	dsb	sy
 8008c6e:	b662      	cpsie	i
 8008c70:	60fb      	str	r3, [r7, #12]
}
 8008c72:	bf00      	nop
 8008c74:	e7fe      	b.n	8008c74 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8008c76:	f000 fe71 	bl	800995c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008c7a:	4b1d      	ldr	r3, [pc, #116]	; (8008cf0 <xTaskCheckForTimeOut+0xc4>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	69ba      	ldr	r2, [r7, #24]
 8008c86:	1ad3      	subs	r3, r2, r3
 8008c88:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c92:	d102      	bne.n	8008c9a <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008c94:	2300      	movs	r3, #0
 8008c96:	61fb      	str	r3, [r7, #28]
 8008c98:	e023      	b.n	8008ce2 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	4b15      	ldr	r3, [pc, #84]	; (8008cf4 <xTaskCheckForTimeOut+0xc8>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d007      	beq.n	8008cb6 <xTaskCheckForTimeOut+0x8a>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	69ba      	ldr	r2, [r7, #24]
 8008cac:	429a      	cmp	r2, r3
 8008cae:	d302      	bcc.n	8008cb6 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	61fb      	str	r3, [r7, #28]
 8008cb4:	e015      	b.n	8008ce2 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	697a      	ldr	r2, [r7, #20]
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d20b      	bcs.n	8008cd8 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	681a      	ldr	r2, [r3, #0]
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	1ad2      	subs	r2, r2, r3
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f7ff ff97 	bl	8008c00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	61fb      	str	r3, [r7, #28]
 8008cd6:	e004      	b.n	8008ce2 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008cde:	2301      	movs	r3, #1
 8008ce0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008ce2:	f000 fe6f 	bl	80099c4 <vPortExitCritical>

	return xReturn;
 8008ce6:	69fb      	ldr	r3, [r7, #28]
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3720      	adds	r7, #32
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}
 8008cf0:	2000135c 	.word	0x2000135c
 8008cf4:	20001370 	.word	0x20001370

08008cf8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008cfc:	4b03      	ldr	r3, [pc, #12]	; (8008d0c <vTaskMissedYield+0x14>)
 8008cfe:	2201      	movs	r2, #1
 8008d00:	601a      	str	r2, [r3, #0]
}
 8008d02:	bf00      	nop
 8008d04:	46bd      	mov	sp, r7
 8008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0a:	4770      	bx	lr
 8008d0c:	2000136c 	.word	0x2000136c

08008d10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b082      	sub	sp, #8
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008d18:	f000 f852 	bl	8008dc0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008d1c:	4b06      	ldr	r3, [pc, #24]	; (8008d38 <prvIdleTask+0x28>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d9f9      	bls.n	8008d18 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008d24:	4b05      	ldr	r3, [pc, #20]	; (8008d3c <prvIdleTask+0x2c>)
 8008d26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d2a:	601a      	str	r2, [r3, #0]
 8008d2c:	f3bf 8f4f 	dsb	sy
 8008d30:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008d34:	e7f0      	b.n	8008d18 <prvIdleTask+0x8>
 8008d36:	bf00      	nop
 8008d38:	20000e88 	.word	0x20000e88
 8008d3c:	e000ed04 	.word	0xe000ed04

08008d40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008d46:	2300      	movs	r3, #0
 8008d48:	607b      	str	r3, [r7, #4]
 8008d4a:	e00c      	b.n	8008d66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008d4c:	687a      	ldr	r2, [r7, #4]
 8008d4e:	4613      	mov	r3, r2
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	4413      	add	r3, r2
 8008d54:	009b      	lsls	r3, r3, #2
 8008d56:	4a12      	ldr	r2, [pc, #72]	; (8008da0 <prvInitialiseTaskLists+0x60>)
 8008d58:	4413      	add	r3, r2
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f7fe fc8e 	bl	800767c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	3301      	adds	r3, #1
 8008d64:	607b      	str	r3, [r7, #4]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2b37      	cmp	r3, #55	; 0x37
 8008d6a:	d9ef      	bls.n	8008d4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008d6c:	480d      	ldr	r0, [pc, #52]	; (8008da4 <prvInitialiseTaskLists+0x64>)
 8008d6e:	f7fe fc85 	bl	800767c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008d72:	480d      	ldr	r0, [pc, #52]	; (8008da8 <prvInitialiseTaskLists+0x68>)
 8008d74:	f7fe fc82 	bl	800767c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008d78:	480c      	ldr	r0, [pc, #48]	; (8008dac <prvInitialiseTaskLists+0x6c>)
 8008d7a:	f7fe fc7f 	bl	800767c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008d7e:	480c      	ldr	r0, [pc, #48]	; (8008db0 <prvInitialiseTaskLists+0x70>)
 8008d80:	f7fe fc7c 	bl	800767c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008d84:	480b      	ldr	r0, [pc, #44]	; (8008db4 <prvInitialiseTaskLists+0x74>)
 8008d86:	f7fe fc79 	bl	800767c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008d8a:	4b0b      	ldr	r3, [pc, #44]	; (8008db8 <prvInitialiseTaskLists+0x78>)
 8008d8c:	4a05      	ldr	r2, [pc, #20]	; (8008da4 <prvInitialiseTaskLists+0x64>)
 8008d8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008d90:	4b0a      	ldr	r3, [pc, #40]	; (8008dbc <prvInitialiseTaskLists+0x7c>)
 8008d92:	4a05      	ldr	r2, [pc, #20]	; (8008da8 <prvInitialiseTaskLists+0x68>)
 8008d94:	601a      	str	r2, [r3, #0]
}
 8008d96:	bf00      	nop
 8008d98:	3708      	adds	r7, #8
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
 8008d9e:	bf00      	nop
 8008da0:	20000e88 	.word	0x20000e88
 8008da4:	200012e8 	.word	0x200012e8
 8008da8:	200012fc 	.word	0x200012fc
 8008dac:	20001318 	.word	0x20001318
 8008db0:	2000132c 	.word	0x2000132c
 8008db4:	20001344 	.word	0x20001344
 8008db8:	20001310 	.word	0x20001310
 8008dbc:	20001314 	.word	0x20001314

08008dc0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b082      	sub	sp, #8
 8008dc4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008dc6:	e019      	b.n	8008dfc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008dc8:	f000 fdc8 	bl	800995c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dcc:	4b10      	ldr	r3, [pc, #64]	; (8008e10 <prvCheckTasksWaitingTermination+0x50>)
 8008dce:	68db      	ldr	r3, [r3, #12]
 8008dd0:	68db      	ldr	r3, [r3, #12]
 8008dd2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	3304      	adds	r3, #4
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f7fe fcd9 	bl	8007790 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008dde:	4b0d      	ldr	r3, [pc, #52]	; (8008e14 <prvCheckTasksWaitingTermination+0x54>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	3b01      	subs	r3, #1
 8008de4:	4a0b      	ldr	r2, [pc, #44]	; (8008e14 <prvCheckTasksWaitingTermination+0x54>)
 8008de6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008de8:	4b0b      	ldr	r3, [pc, #44]	; (8008e18 <prvCheckTasksWaitingTermination+0x58>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	3b01      	subs	r3, #1
 8008dee:	4a0a      	ldr	r2, [pc, #40]	; (8008e18 <prvCheckTasksWaitingTermination+0x58>)
 8008df0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008df2:	f000 fde7 	bl	80099c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f000 f810 	bl	8008e1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008dfc:	4b06      	ldr	r3, [pc, #24]	; (8008e18 <prvCheckTasksWaitingTermination+0x58>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1e1      	bne.n	8008dc8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008e04:	bf00      	nop
 8008e06:	bf00      	nop
 8008e08:	3708      	adds	r7, #8
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}
 8008e0e:	bf00      	nop
 8008e10:	2000132c 	.word	0x2000132c
 8008e14:	20001358 	.word	0x20001358
 8008e18:	20001340 	.word	0x20001340

08008e1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b084      	sub	sp, #16
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	3354      	adds	r3, #84	; 0x54
 8008e28:	4618      	mov	r0, r3
 8008e2a:	f001 fdb3 	bl	800a994 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d108      	bne.n	8008e4a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f000 ff83 	bl	8009d48 <vPortFree>
				vPortFree( pxTCB );
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 ff80 	bl	8009d48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008e48:	e01a      	b.n	8008e80 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d103      	bne.n	8008e5c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f000 ff77 	bl	8009d48 <vPortFree>
	}
 8008e5a:	e011      	b.n	8008e80 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008e62:	2b02      	cmp	r3, #2
 8008e64:	d00c      	beq.n	8008e80 <prvDeleteTCB+0x64>
	__asm volatile
 8008e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e6a:	b672      	cpsid	i
 8008e6c:	f383 8811 	msr	BASEPRI, r3
 8008e70:	f3bf 8f6f 	isb	sy
 8008e74:	f3bf 8f4f 	dsb	sy
 8008e78:	b662      	cpsie	i
 8008e7a:	60fb      	str	r3, [r7, #12]
}
 8008e7c:	bf00      	nop
 8008e7e:	e7fe      	b.n	8008e7e <prvDeleteTCB+0x62>
	}
 8008e80:	bf00      	nop
 8008e82:	3710      	adds	r7, #16
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}

08008e88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b083      	sub	sp, #12
 8008e8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e8e:	4b0c      	ldr	r3, [pc, #48]	; (8008ec0 <prvResetNextTaskUnblockTime+0x38>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d104      	bne.n	8008ea2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008e98:	4b0a      	ldr	r3, [pc, #40]	; (8008ec4 <prvResetNextTaskUnblockTime+0x3c>)
 8008e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e9e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008ea0:	e008      	b.n	8008eb4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ea2:	4b07      	ldr	r3, [pc, #28]	; (8008ec0 <prvResetNextTaskUnblockTime+0x38>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	68db      	ldr	r3, [r3, #12]
 8008ea8:	68db      	ldr	r3, [r3, #12]
 8008eaa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	4a04      	ldr	r2, [pc, #16]	; (8008ec4 <prvResetNextTaskUnblockTime+0x3c>)
 8008eb2:	6013      	str	r3, [r2, #0]
}
 8008eb4:	bf00      	nop
 8008eb6:	370c      	adds	r7, #12
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr
 8008ec0:	20001310 	.word	0x20001310
 8008ec4:	20001378 	.word	0x20001378

08008ec8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008ec8:	b480      	push	{r7}
 8008eca:	b083      	sub	sp, #12
 8008ecc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008ece:	4b0b      	ldr	r3, [pc, #44]	; (8008efc <xTaskGetSchedulerState+0x34>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d102      	bne.n	8008edc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	607b      	str	r3, [r7, #4]
 8008eda:	e008      	b.n	8008eee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008edc:	4b08      	ldr	r3, [pc, #32]	; (8008f00 <xTaskGetSchedulerState+0x38>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d102      	bne.n	8008eea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008ee4:	2302      	movs	r3, #2
 8008ee6:	607b      	str	r3, [r7, #4]
 8008ee8:	e001      	b.n	8008eee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008eea:	2300      	movs	r3, #0
 8008eec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008eee:	687b      	ldr	r3, [r7, #4]
	}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr
 8008efc:	20001364 	.word	0x20001364
 8008f00:	20001380 	.word	0x20001380

08008f04 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b086      	sub	sp, #24
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008f10:	2300      	movs	r3, #0
 8008f12:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d05a      	beq.n	8008fd0 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008f1a:	4b30      	ldr	r3, [pc, #192]	; (8008fdc <xTaskPriorityDisinherit+0xd8>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	693a      	ldr	r2, [r7, #16]
 8008f20:	429a      	cmp	r2, r3
 8008f22:	d00c      	beq.n	8008f3e <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8008f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f28:	b672      	cpsid	i
 8008f2a:	f383 8811 	msr	BASEPRI, r3
 8008f2e:	f3bf 8f6f 	isb	sy
 8008f32:	f3bf 8f4f 	dsb	sy
 8008f36:	b662      	cpsie	i
 8008f38:	60fb      	str	r3, [r7, #12]
}
 8008f3a:	bf00      	nop
 8008f3c:	e7fe      	b.n	8008f3c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d10c      	bne.n	8008f60 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8008f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f4a:	b672      	cpsid	i
 8008f4c:	f383 8811 	msr	BASEPRI, r3
 8008f50:	f3bf 8f6f 	isb	sy
 8008f54:	f3bf 8f4f 	dsb	sy
 8008f58:	b662      	cpsie	i
 8008f5a:	60bb      	str	r3, [r7, #8]
}
 8008f5c:	bf00      	nop
 8008f5e:	e7fe      	b.n	8008f5e <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f64:	1e5a      	subs	r2, r3, #1
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d02c      	beq.n	8008fd0 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d128      	bne.n	8008fd0 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	3304      	adds	r3, #4
 8008f82:	4618      	mov	r0, r3
 8008f84:	f7fe fc04 	bl	8007790 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008f88:	693b      	ldr	r3, [r7, #16]
 8008f8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f94:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fa0:	4b0f      	ldr	r3, [pc, #60]	; (8008fe0 <xTaskPriorityDisinherit+0xdc>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d903      	bls.n	8008fb0 <xTaskPriorityDisinherit+0xac>
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fac:	4a0c      	ldr	r2, [pc, #48]	; (8008fe0 <xTaskPriorityDisinherit+0xdc>)
 8008fae:	6013      	str	r3, [r2, #0]
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fb4:	4613      	mov	r3, r2
 8008fb6:	009b      	lsls	r3, r3, #2
 8008fb8:	4413      	add	r3, r2
 8008fba:	009b      	lsls	r3, r3, #2
 8008fbc:	4a09      	ldr	r2, [pc, #36]	; (8008fe4 <xTaskPriorityDisinherit+0xe0>)
 8008fbe:	441a      	add	r2, r3
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	3304      	adds	r3, #4
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	4610      	mov	r0, r2
 8008fc8:	f7fe fb85 	bl	80076d6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008fcc:	2301      	movs	r3, #1
 8008fce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008fd0:	697b      	ldr	r3, [r7, #20]
	}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3718      	adds	r7, #24
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}
 8008fda:	bf00      	nop
 8008fdc:	20000e84 	.word	0x20000e84
 8008fe0:	20001360 	.word	0x20001360
 8008fe4:	20000e88 	.word	0x20000e88

08008fe8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b084      	sub	sp, #16
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008ff2:	4b21      	ldr	r3, [pc, #132]	; (8009078 <prvAddCurrentTaskToDelayedList+0x90>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ff8:	4b20      	ldr	r3, [pc, #128]	; (800907c <prvAddCurrentTaskToDelayedList+0x94>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	3304      	adds	r3, #4
 8008ffe:	4618      	mov	r0, r3
 8009000:	f7fe fbc6 	bl	8007790 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800900a:	d10a      	bne.n	8009022 <prvAddCurrentTaskToDelayedList+0x3a>
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d007      	beq.n	8009022 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009012:	4b1a      	ldr	r3, [pc, #104]	; (800907c <prvAddCurrentTaskToDelayedList+0x94>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	3304      	adds	r3, #4
 8009018:	4619      	mov	r1, r3
 800901a:	4819      	ldr	r0, [pc, #100]	; (8009080 <prvAddCurrentTaskToDelayedList+0x98>)
 800901c:	f7fe fb5b 	bl	80076d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009020:	e026      	b.n	8009070 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009022:	68fa      	ldr	r2, [r7, #12]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	4413      	add	r3, r2
 8009028:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800902a:	4b14      	ldr	r3, [pc, #80]	; (800907c <prvAddCurrentTaskToDelayedList+0x94>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	68ba      	ldr	r2, [r7, #8]
 8009030:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009032:	68ba      	ldr	r2, [r7, #8]
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	429a      	cmp	r2, r3
 8009038:	d209      	bcs.n	800904e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800903a:	4b12      	ldr	r3, [pc, #72]	; (8009084 <prvAddCurrentTaskToDelayedList+0x9c>)
 800903c:	681a      	ldr	r2, [r3, #0]
 800903e:	4b0f      	ldr	r3, [pc, #60]	; (800907c <prvAddCurrentTaskToDelayedList+0x94>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	3304      	adds	r3, #4
 8009044:	4619      	mov	r1, r3
 8009046:	4610      	mov	r0, r2
 8009048:	f7fe fb69 	bl	800771e <vListInsert>
}
 800904c:	e010      	b.n	8009070 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800904e:	4b0e      	ldr	r3, [pc, #56]	; (8009088 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009050:	681a      	ldr	r2, [r3, #0]
 8009052:	4b0a      	ldr	r3, [pc, #40]	; (800907c <prvAddCurrentTaskToDelayedList+0x94>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	3304      	adds	r3, #4
 8009058:	4619      	mov	r1, r3
 800905a:	4610      	mov	r0, r2
 800905c:	f7fe fb5f 	bl	800771e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009060:	4b0a      	ldr	r3, [pc, #40]	; (800908c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	68ba      	ldr	r2, [r7, #8]
 8009066:	429a      	cmp	r2, r3
 8009068:	d202      	bcs.n	8009070 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800906a:	4a08      	ldr	r2, [pc, #32]	; (800908c <prvAddCurrentTaskToDelayedList+0xa4>)
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	6013      	str	r3, [r2, #0]
}
 8009070:	bf00      	nop
 8009072:	3710      	adds	r7, #16
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}
 8009078:	2000135c 	.word	0x2000135c
 800907c:	20000e84 	.word	0x20000e84
 8009080:	20001344 	.word	0x20001344
 8009084:	20001314 	.word	0x20001314
 8009088:	20001310 	.word	0x20001310
 800908c:	20001378 	.word	0x20001378

08009090 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b08a      	sub	sp, #40	; 0x28
 8009094:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009096:	2300      	movs	r3, #0
 8009098:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800909a:	f000 fb15 	bl	80096c8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800909e:	4b1d      	ldr	r3, [pc, #116]	; (8009114 <xTimerCreateTimerTask+0x84>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d021      	beq.n	80090ea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80090a6:	2300      	movs	r3, #0
 80090a8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80090aa:	2300      	movs	r3, #0
 80090ac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80090ae:	1d3a      	adds	r2, r7, #4
 80090b0:	f107 0108 	add.w	r1, r7, #8
 80090b4:	f107 030c 	add.w	r3, r7, #12
 80090b8:	4618      	mov	r0, r3
 80090ba:	f7fe fac5 	bl	8007648 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80090be:	6879      	ldr	r1, [r7, #4]
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	9202      	str	r2, [sp, #8]
 80090c6:	9301      	str	r3, [sp, #4]
 80090c8:	2302      	movs	r3, #2
 80090ca:	9300      	str	r3, [sp, #0]
 80090cc:	2300      	movs	r3, #0
 80090ce:	460a      	mov	r2, r1
 80090d0:	4911      	ldr	r1, [pc, #68]	; (8009118 <xTimerCreateTimerTask+0x88>)
 80090d2:	4812      	ldr	r0, [pc, #72]	; (800911c <xTimerCreateTimerTask+0x8c>)
 80090d4:	f7ff f890 	bl	80081f8 <xTaskCreateStatic>
 80090d8:	4603      	mov	r3, r0
 80090da:	4a11      	ldr	r2, [pc, #68]	; (8009120 <xTimerCreateTimerTask+0x90>)
 80090dc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80090de:	4b10      	ldr	r3, [pc, #64]	; (8009120 <xTimerCreateTimerTask+0x90>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d001      	beq.n	80090ea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80090e6:	2301      	movs	r3, #1
 80090e8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d10c      	bne.n	800910a <xTimerCreateTimerTask+0x7a>
	__asm volatile
 80090f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090f4:	b672      	cpsid	i
 80090f6:	f383 8811 	msr	BASEPRI, r3
 80090fa:	f3bf 8f6f 	isb	sy
 80090fe:	f3bf 8f4f 	dsb	sy
 8009102:	b662      	cpsie	i
 8009104:	613b      	str	r3, [r7, #16]
}
 8009106:	bf00      	nop
 8009108:	e7fe      	b.n	8009108 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800910a:	697b      	ldr	r3, [r7, #20]
}
 800910c:	4618      	mov	r0, r3
 800910e:	3718      	adds	r7, #24
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}
 8009114:	200013b4 	.word	0x200013b4
 8009118:	0800b6c8 	.word	0x0800b6c8
 800911c:	08009261 	.word	0x08009261
 8009120:	200013b8 	.word	0x200013b8

08009124 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b08a      	sub	sp, #40	; 0x28
 8009128:	af00      	add	r7, sp, #0
 800912a:	60f8      	str	r0, [r7, #12]
 800912c:	60b9      	str	r1, [r7, #8]
 800912e:	607a      	str	r2, [r7, #4]
 8009130:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009132:	2300      	movs	r3, #0
 8009134:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d10c      	bne.n	8009156 <xTimerGenericCommand+0x32>
	__asm volatile
 800913c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009140:	b672      	cpsid	i
 8009142:	f383 8811 	msr	BASEPRI, r3
 8009146:	f3bf 8f6f 	isb	sy
 800914a:	f3bf 8f4f 	dsb	sy
 800914e:	b662      	cpsie	i
 8009150:	623b      	str	r3, [r7, #32]
}
 8009152:	bf00      	nop
 8009154:	e7fe      	b.n	8009154 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009156:	4b1a      	ldr	r3, [pc, #104]	; (80091c0 <xTimerGenericCommand+0x9c>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d02a      	beq.n	80091b4 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	2b05      	cmp	r3, #5
 800916e:	dc18      	bgt.n	80091a2 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009170:	f7ff feaa 	bl	8008ec8 <xTaskGetSchedulerState>
 8009174:	4603      	mov	r3, r0
 8009176:	2b02      	cmp	r3, #2
 8009178:	d109      	bne.n	800918e <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800917a:	4b11      	ldr	r3, [pc, #68]	; (80091c0 <xTimerGenericCommand+0x9c>)
 800917c:	6818      	ldr	r0, [r3, #0]
 800917e:	f107 0110 	add.w	r1, r7, #16
 8009182:	2300      	movs	r3, #0
 8009184:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009186:	f7fe fc3d 	bl	8007a04 <xQueueGenericSend>
 800918a:	6278      	str	r0, [r7, #36]	; 0x24
 800918c:	e012      	b.n	80091b4 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800918e:	4b0c      	ldr	r3, [pc, #48]	; (80091c0 <xTimerGenericCommand+0x9c>)
 8009190:	6818      	ldr	r0, [r3, #0]
 8009192:	f107 0110 	add.w	r1, r7, #16
 8009196:	2300      	movs	r3, #0
 8009198:	2200      	movs	r2, #0
 800919a:	f7fe fc33 	bl	8007a04 <xQueueGenericSend>
 800919e:	6278      	str	r0, [r7, #36]	; 0x24
 80091a0:	e008      	b.n	80091b4 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80091a2:	4b07      	ldr	r3, [pc, #28]	; (80091c0 <xTimerGenericCommand+0x9c>)
 80091a4:	6818      	ldr	r0, [r3, #0]
 80091a6:	f107 0110 	add.w	r1, r7, #16
 80091aa:	2300      	movs	r3, #0
 80091ac:	683a      	ldr	r2, [r7, #0]
 80091ae:	f7fe fd2f 	bl	8007c10 <xQueueGenericSendFromISR>
 80091b2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80091b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3728      	adds	r7, #40	; 0x28
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}
 80091be:	bf00      	nop
 80091c0:	200013b4 	.word	0x200013b4

080091c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b088      	sub	sp, #32
 80091c8:	af02      	add	r7, sp, #8
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091ce:	4b23      	ldr	r3, [pc, #140]	; (800925c <prvProcessExpiredTimer+0x98>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	68db      	ldr	r3, [r3, #12]
 80091d4:	68db      	ldr	r3, [r3, #12]
 80091d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	3304      	adds	r3, #4
 80091dc:	4618      	mov	r0, r3
 80091de:	f7fe fad7 	bl	8007790 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80091e8:	f003 0304 	and.w	r3, r3, #4
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d024      	beq.n	800923a <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	699a      	ldr	r2, [r3, #24]
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	18d1      	adds	r1, r2, r3
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	683a      	ldr	r2, [r7, #0]
 80091fc:	6978      	ldr	r0, [r7, #20]
 80091fe:	f000 f8d3 	bl	80093a8 <prvInsertTimerInActiveList>
 8009202:	4603      	mov	r3, r0
 8009204:	2b00      	cmp	r3, #0
 8009206:	d021      	beq.n	800924c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009208:	2300      	movs	r3, #0
 800920a:	9300      	str	r3, [sp, #0]
 800920c:	2300      	movs	r3, #0
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	2100      	movs	r1, #0
 8009212:	6978      	ldr	r0, [r7, #20]
 8009214:	f7ff ff86 	bl	8009124 <xTimerGenericCommand>
 8009218:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d115      	bne.n	800924c <prvProcessExpiredTimer+0x88>
	__asm volatile
 8009220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009224:	b672      	cpsid	i
 8009226:	f383 8811 	msr	BASEPRI, r3
 800922a:	f3bf 8f6f 	isb	sy
 800922e:	f3bf 8f4f 	dsb	sy
 8009232:	b662      	cpsie	i
 8009234:	60fb      	str	r3, [r7, #12]
}
 8009236:	bf00      	nop
 8009238:	e7fe      	b.n	8009238 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009240:	f023 0301 	bic.w	r3, r3, #1
 8009244:	b2da      	uxtb	r2, r3
 8009246:	697b      	ldr	r3, [r7, #20]
 8009248:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	6a1b      	ldr	r3, [r3, #32]
 8009250:	6978      	ldr	r0, [r7, #20]
 8009252:	4798      	blx	r3
}
 8009254:	bf00      	nop
 8009256:	3718      	adds	r7, #24
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}
 800925c:	200013ac 	.word	0x200013ac

08009260 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009268:	f107 0308 	add.w	r3, r7, #8
 800926c:	4618      	mov	r0, r3
 800926e:	f000 f857 	bl	8009320 <prvGetNextExpireTime>
 8009272:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	4619      	mov	r1, r3
 8009278:	68f8      	ldr	r0, [r7, #12]
 800927a:	f000 f803 	bl	8009284 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800927e:	f000 f8d5 	bl	800942c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009282:	e7f1      	b.n	8009268 <prvTimerTask+0x8>

08009284 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b084      	sub	sp, #16
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800928e:	f7ff fa1d 	bl	80086cc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009292:	f107 0308 	add.w	r3, r7, #8
 8009296:	4618      	mov	r0, r3
 8009298:	f000 f866 	bl	8009368 <prvSampleTimeNow>
 800929c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d130      	bne.n	8009306 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d10a      	bne.n	80092c0 <prvProcessTimerOrBlockTask+0x3c>
 80092aa:	687a      	ldr	r2, [r7, #4]
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	429a      	cmp	r2, r3
 80092b0:	d806      	bhi.n	80092c0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80092b2:	f7ff fa19 	bl	80086e8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80092b6:	68f9      	ldr	r1, [r7, #12]
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f7ff ff83 	bl	80091c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80092be:	e024      	b.n	800930a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d008      	beq.n	80092d8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80092c6:	4b13      	ldr	r3, [pc, #76]	; (8009314 <prvProcessTimerOrBlockTask+0x90>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d101      	bne.n	80092d4 <prvProcessTimerOrBlockTask+0x50>
 80092d0:	2301      	movs	r3, #1
 80092d2:	e000      	b.n	80092d6 <prvProcessTimerOrBlockTask+0x52>
 80092d4:	2300      	movs	r3, #0
 80092d6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80092d8:	4b0f      	ldr	r3, [pc, #60]	; (8009318 <prvProcessTimerOrBlockTask+0x94>)
 80092da:	6818      	ldr	r0, [r3, #0]
 80092dc:	687a      	ldr	r2, [r7, #4]
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	1ad3      	subs	r3, r2, r3
 80092e2:	683a      	ldr	r2, [r7, #0]
 80092e4:	4619      	mov	r1, r3
 80092e6:	f7fe ff53 	bl	8008190 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80092ea:	f7ff f9fd 	bl	80086e8 <xTaskResumeAll>
 80092ee:	4603      	mov	r3, r0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d10a      	bne.n	800930a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80092f4:	4b09      	ldr	r3, [pc, #36]	; (800931c <prvProcessTimerOrBlockTask+0x98>)
 80092f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092fa:	601a      	str	r2, [r3, #0]
 80092fc:	f3bf 8f4f 	dsb	sy
 8009300:	f3bf 8f6f 	isb	sy
}
 8009304:	e001      	b.n	800930a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009306:	f7ff f9ef 	bl	80086e8 <xTaskResumeAll>
}
 800930a:	bf00      	nop
 800930c:	3710      	adds	r7, #16
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}
 8009312:	bf00      	nop
 8009314:	200013b0 	.word	0x200013b0
 8009318:	200013b4 	.word	0x200013b4
 800931c:	e000ed04 	.word	0xe000ed04

08009320 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009320:	b480      	push	{r7}
 8009322:	b085      	sub	sp, #20
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009328:	4b0e      	ldr	r3, [pc, #56]	; (8009364 <prvGetNextExpireTime+0x44>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d101      	bne.n	8009336 <prvGetNextExpireTime+0x16>
 8009332:	2201      	movs	r2, #1
 8009334:	e000      	b.n	8009338 <prvGetNextExpireTime+0x18>
 8009336:	2200      	movs	r2, #0
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d105      	bne.n	8009350 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009344:	4b07      	ldr	r3, [pc, #28]	; (8009364 <prvGetNextExpireTime+0x44>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	68db      	ldr	r3, [r3, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	60fb      	str	r3, [r7, #12]
 800934e:	e001      	b.n	8009354 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009350:	2300      	movs	r3, #0
 8009352:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009354:	68fb      	ldr	r3, [r7, #12]
}
 8009356:	4618      	mov	r0, r3
 8009358:	3714      	adds	r7, #20
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr
 8009362:	bf00      	nop
 8009364:	200013ac 	.word	0x200013ac

08009368 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b084      	sub	sp, #16
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009370:	f7ff fa5a 	bl	8008828 <xTaskGetTickCount>
 8009374:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009376:	4b0b      	ldr	r3, [pc, #44]	; (80093a4 <prvSampleTimeNow+0x3c>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	68fa      	ldr	r2, [r7, #12]
 800937c:	429a      	cmp	r2, r3
 800937e:	d205      	bcs.n	800938c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009380:	f000 f93c 	bl	80095fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2201      	movs	r2, #1
 8009388:	601a      	str	r2, [r3, #0]
 800938a:	e002      	b.n	8009392 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2200      	movs	r2, #0
 8009390:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009392:	4a04      	ldr	r2, [pc, #16]	; (80093a4 <prvSampleTimeNow+0x3c>)
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009398:	68fb      	ldr	r3, [r7, #12]
}
 800939a:	4618      	mov	r0, r3
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop
 80093a4:	200013bc 	.word	0x200013bc

080093a8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b086      	sub	sp, #24
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	60f8      	str	r0, [r7, #12]
 80093b0:	60b9      	str	r1, [r7, #8]
 80093b2:	607a      	str	r2, [r7, #4]
 80093b4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80093b6:	2300      	movs	r3, #0
 80093b8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	68ba      	ldr	r2, [r7, #8]
 80093be:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	68fa      	ldr	r2, [r7, #12]
 80093c4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80093c6:	68ba      	ldr	r2, [r7, #8]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	429a      	cmp	r2, r3
 80093cc:	d812      	bhi.n	80093f4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093ce:	687a      	ldr	r2, [r7, #4]
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	1ad2      	subs	r2, r2, r3
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	699b      	ldr	r3, [r3, #24]
 80093d8:	429a      	cmp	r2, r3
 80093da:	d302      	bcc.n	80093e2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80093dc:	2301      	movs	r3, #1
 80093de:	617b      	str	r3, [r7, #20]
 80093e0:	e01b      	b.n	800941a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80093e2:	4b10      	ldr	r3, [pc, #64]	; (8009424 <prvInsertTimerInActiveList+0x7c>)
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	3304      	adds	r3, #4
 80093ea:	4619      	mov	r1, r3
 80093ec:	4610      	mov	r0, r2
 80093ee:	f7fe f996 	bl	800771e <vListInsert>
 80093f2:	e012      	b.n	800941a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80093f4:	687a      	ldr	r2, [r7, #4]
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d206      	bcs.n	800940a <prvInsertTimerInActiveList+0x62>
 80093fc:	68ba      	ldr	r2, [r7, #8]
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	429a      	cmp	r2, r3
 8009402:	d302      	bcc.n	800940a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009404:	2301      	movs	r3, #1
 8009406:	617b      	str	r3, [r7, #20]
 8009408:	e007      	b.n	800941a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800940a:	4b07      	ldr	r3, [pc, #28]	; (8009428 <prvInsertTimerInActiveList+0x80>)
 800940c:	681a      	ldr	r2, [r3, #0]
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	3304      	adds	r3, #4
 8009412:	4619      	mov	r1, r3
 8009414:	4610      	mov	r0, r2
 8009416:	f7fe f982 	bl	800771e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800941a:	697b      	ldr	r3, [r7, #20]
}
 800941c:	4618      	mov	r0, r3
 800941e:	3718      	adds	r7, #24
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}
 8009424:	200013b0 	.word	0x200013b0
 8009428:	200013ac 	.word	0x200013ac

0800942c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b08e      	sub	sp, #56	; 0x38
 8009430:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009432:	e0d0      	b.n	80095d6 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2b00      	cmp	r3, #0
 8009438:	da1a      	bge.n	8009470 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800943a:	1d3b      	adds	r3, r7, #4
 800943c:	3304      	adds	r3, #4
 800943e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009442:	2b00      	cmp	r3, #0
 8009444:	d10c      	bne.n	8009460 <prvProcessReceivedCommands+0x34>
	__asm volatile
 8009446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800944a:	b672      	cpsid	i
 800944c:	f383 8811 	msr	BASEPRI, r3
 8009450:	f3bf 8f6f 	isb	sy
 8009454:	f3bf 8f4f 	dsb	sy
 8009458:	b662      	cpsie	i
 800945a:	61fb      	str	r3, [r7, #28]
}
 800945c:	bf00      	nop
 800945e:	e7fe      	b.n	800945e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009466:	6850      	ldr	r0, [r2, #4]
 8009468:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800946a:	6892      	ldr	r2, [r2, #8]
 800946c:	4611      	mov	r1, r2
 800946e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2b00      	cmp	r3, #0
 8009474:	f2c0 80ae 	blt.w	80095d4 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800947c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800947e:	695b      	ldr	r3, [r3, #20]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d004      	beq.n	800948e <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009486:	3304      	adds	r3, #4
 8009488:	4618      	mov	r0, r3
 800948a:	f7fe f981 	bl	8007790 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800948e:	463b      	mov	r3, r7
 8009490:	4618      	mov	r0, r3
 8009492:	f7ff ff69 	bl	8009368 <prvSampleTimeNow>
 8009496:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2b09      	cmp	r3, #9
 800949c:	f200 809b 	bhi.w	80095d6 <prvProcessReceivedCommands+0x1aa>
 80094a0:	a201      	add	r2, pc, #4	; (adr r2, 80094a8 <prvProcessReceivedCommands+0x7c>)
 80094a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094a6:	bf00      	nop
 80094a8:	080094d1 	.word	0x080094d1
 80094ac:	080094d1 	.word	0x080094d1
 80094b0:	080094d1 	.word	0x080094d1
 80094b4:	08009549 	.word	0x08009549
 80094b8:	0800955d 	.word	0x0800955d
 80094bc:	080095ab 	.word	0x080095ab
 80094c0:	080094d1 	.word	0x080094d1
 80094c4:	080094d1 	.word	0x080094d1
 80094c8:	08009549 	.word	0x08009549
 80094cc:	0800955d 	.word	0x0800955d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80094d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80094d6:	f043 0301 	orr.w	r3, r3, #1
 80094da:	b2da      	uxtb	r2, r3
 80094dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80094e2:	68ba      	ldr	r2, [r7, #8]
 80094e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094e6:	699b      	ldr	r3, [r3, #24]
 80094e8:	18d1      	adds	r1, r2, r3
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80094f0:	f7ff ff5a 	bl	80093a8 <prvInsertTimerInActiveList>
 80094f4:	4603      	mov	r3, r0
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d06d      	beq.n	80095d6 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80094fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094fc:	6a1b      	ldr	r3, [r3, #32]
 80094fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009500:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009504:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009508:	f003 0304 	and.w	r3, r3, #4
 800950c:	2b00      	cmp	r3, #0
 800950e:	d062      	beq.n	80095d6 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009510:	68ba      	ldr	r2, [r7, #8]
 8009512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009514:	699b      	ldr	r3, [r3, #24]
 8009516:	441a      	add	r2, r3
 8009518:	2300      	movs	r3, #0
 800951a:	9300      	str	r3, [sp, #0]
 800951c:	2300      	movs	r3, #0
 800951e:	2100      	movs	r1, #0
 8009520:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009522:	f7ff fdff 	bl	8009124 <xTimerGenericCommand>
 8009526:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009528:	6a3b      	ldr	r3, [r7, #32]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d153      	bne.n	80095d6 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800952e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009532:	b672      	cpsid	i
 8009534:	f383 8811 	msr	BASEPRI, r3
 8009538:	f3bf 8f6f 	isb	sy
 800953c:	f3bf 8f4f 	dsb	sy
 8009540:	b662      	cpsie	i
 8009542:	61bb      	str	r3, [r7, #24]
}
 8009544:	bf00      	nop
 8009546:	e7fe      	b.n	8009546 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800954a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800954e:	f023 0301 	bic.w	r3, r3, #1
 8009552:	b2da      	uxtb	r2, r3
 8009554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009556:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800955a:	e03c      	b.n	80095d6 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800955c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800955e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009562:	f043 0301 	orr.w	r3, r3, #1
 8009566:	b2da      	uxtb	r2, r3
 8009568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800956a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800956e:	68ba      	ldr	r2, [r7, #8]
 8009570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009572:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009576:	699b      	ldr	r3, [r3, #24]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d10c      	bne.n	8009596 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800957c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009580:	b672      	cpsid	i
 8009582:	f383 8811 	msr	BASEPRI, r3
 8009586:	f3bf 8f6f 	isb	sy
 800958a:	f3bf 8f4f 	dsb	sy
 800958e:	b662      	cpsie	i
 8009590:	617b      	str	r3, [r7, #20]
}
 8009592:	bf00      	nop
 8009594:	e7fe      	b.n	8009594 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009598:	699a      	ldr	r2, [r3, #24]
 800959a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800959c:	18d1      	adds	r1, r2, r3
 800959e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80095a4:	f7ff ff00 	bl	80093a8 <prvInsertTimerInActiveList>
					break;
 80095a8:	e015      	b.n	80095d6 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80095aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80095b0:	f003 0302 	and.w	r3, r3, #2
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d103      	bne.n	80095c0 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 80095b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80095ba:	f000 fbc5 	bl	8009d48 <vPortFree>
 80095be:	e00a      	b.n	80095d6 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80095c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80095c6:	f023 0301 	bic.w	r3, r3, #1
 80095ca:	b2da      	uxtb	r2, r3
 80095cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80095d2:	e000      	b.n	80095d6 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80095d4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80095d6:	4b08      	ldr	r3, [pc, #32]	; (80095f8 <prvProcessReceivedCommands+0x1cc>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	1d39      	adds	r1, r7, #4
 80095dc:	2200      	movs	r2, #0
 80095de:	4618      	mov	r0, r3
 80095e0:	f7fe fbb6 	bl	8007d50 <xQueueReceive>
 80095e4:	4603      	mov	r3, r0
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	f47f af24 	bne.w	8009434 <prvProcessReceivedCommands+0x8>
	}
}
 80095ec:	bf00      	nop
 80095ee:	bf00      	nop
 80095f0:	3730      	adds	r7, #48	; 0x30
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	200013b4 	.word	0x200013b4

080095fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b088      	sub	sp, #32
 8009600:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009602:	e04a      	b.n	800969a <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009604:	4b2e      	ldr	r3, [pc, #184]	; (80096c0 <prvSwitchTimerLists+0xc4>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	68db      	ldr	r3, [r3, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800960e:	4b2c      	ldr	r3, [pc, #176]	; (80096c0 <prvSwitchTimerLists+0xc4>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	68db      	ldr	r3, [r3, #12]
 8009614:	68db      	ldr	r3, [r3, #12]
 8009616:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	3304      	adds	r3, #4
 800961c:	4618      	mov	r0, r3
 800961e:	f7fe f8b7 	bl	8007790 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	6a1b      	ldr	r3, [r3, #32]
 8009626:	68f8      	ldr	r0, [r7, #12]
 8009628:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009630:	f003 0304 	and.w	r3, r3, #4
 8009634:	2b00      	cmp	r3, #0
 8009636:	d030      	beq.n	800969a <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	699b      	ldr	r3, [r3, #24]
 800963c:	693a      	ldr	r2, [r7, #16]
 800963e:	4413      	add	r3, r2
 8009640:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009642:	68ba      	ldr	r2, [r7, #8]
 8009644:	693b      	ldr	r3, [r7, #16]
 8009646:	429a      	cmp	r2, r3
 8009648:	d90e      	bls.n	8009668 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	68ba      	ldr	r2, [r7, #8]
 800964e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	68fa      	ldr	r2, [r7, #12]
 8009654:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009656:	4b1a      	ldr	r3, [pc, #104]	; (80096c0 <prvSwitchTimerLists+0xc4>)
 8009658:	681a      	ldr	r2, [r3, #0]
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	3304      	adds	r3, #4
 800965e:	4619      	mov	r1, r3
 8009660:	4610      	mov	r0, r2
 8009662:	f7fe f85c 	bl	800771e <vListInsert>
 8009666:	e018      	b.n	800969a <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009668:	2300      	movs	r3, #0
 800966a:	9300      	str	r3, [sp, #0]
 800966c:	2300      	movs	r3, #0
 800966e:	693a      	ldr	r2, [r7, #16]
 8009670:	2100      	movs	r1, #0
 8009672:	68f8      	ldr	r0, [r7, #12]
 8009674:	f7ff fd56 	bl	8009124 <xTimerGenericCommand>
 8009678:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d10c      	bne.n	800969a <prvSwitchTimerLists+0x9e>
	__asm volatile
 8009680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009684:	b672      	cpsid	i
 8009686:	f383 8811 	msr	BASEPRI, r3
 800968a:	f3bf 8f6f 	isb	sy
 800968e:	f3bf 8f4f 	dsb	sy
 8009692:	b662      	cpsie	i
 8009694:	603b      	str	r3, [r7, #0]
}
 8009696:	bf00      	nop
 8009698:	e7fe      	b.n	8009698 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800969a:	4b09      	ldr	r3, [pc, #36]	; (80096c0 <prvSwitchTimerLists+0xc4>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d1af      	bne.n	8009604 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80096a4:	4b06      	ldr	r3, [pc, #24]	; (80096c0 <prvSwitchTimerLists+0xc4>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80096aa:	4b06      	ldr	r3, [pc, #24]	; (80096c4 <prvSwitchTimerLists+0xc8>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a04      	ldr	r2, [pc, #16]	; (80096c0 <prvSwitchTimerLists+0xc4>)
 80096b0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80096b2:	4a04      	ldr	r2, [pc, #16]	; (80096c4 <prvSwitchTimerLists+0xc8>)
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	6013      	str	r3, [r2, #0]
}
 80096b8:	bf00      	nop
 80096ba:	3718      	adds	r7, #24
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}
 80096c0:	200013ac 	.word	0x200013ac
 80096c4:	200013b0 	.word	0x200013b0

080096c8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b082      	sub	sp, #8
 80096cc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80096ce:	f000 f945 	bl	800995c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80096d2:	4b15      	ldr	r3, [pc, #84]	; (8009728 <prvCheckForValidListAndQueue+0x60>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d120      	bne.n	800971c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80096da:	4814      	ldr	r0, [pc, #80]	; (800972c <prvCheckForValidListAndQueue+0x64>)
 80096dc:	f7fd ffce 	bl	800767c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80096e0:	4813      	ldr	r0, [pc, #76]	; (8009730 <prvCheckForValidListAndQueue+0x68>)
 80096e2:	f7fd ffcb 	bl	800767c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80096e6:	4b13      	ldr	r3, [pc, #76]	; (8009734 <prvCheckForValidListAndQueue+0x6c>)
 80096e8:	4a10      	ldr	r2, [pc, #64]	; (800972c <prvCheckForValidListAndQueue+0x64>)
 80096ea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80096ec:	4b12      	ldr	r3, [pc, #72]	; (8009738 <prvCheckForValidListAndQueue+0x70>)
 80096ee:	4a10      	ldr	r2, [pc, #64]	; (8009730 <prvCheckForValidListAndQueue+0x68>)
 80096f0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80096f2:	2300      	movs	r3, #0
 80096f4:	9300      	str	r3, [sp, #0]
 80096f6:	4b11      	ldr	r3, [pc, #68]	; (800973c <prvCheckForValidListAndQueue+0x74>)
 80096f8:	4a11      	ldr	r2, [pc, #68]	; (8009740 <prvCheckForValidListAndQueue+0x78>)
 80096fa:	2110      	movs	r1, #16
 80096fc:	200a      	movs	r0, #10
 80096fe:	f7fe f8db 	bl	80078b8 <xQueueGenericCreateStatic>
 8009702:	4603      	mov	r3, r0
 8009704:	4a08      	ldr	r2, [pc, #32]	; (8009728 <prvCheckForValidListAndQueue+0x60>)
 8009706:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009708:	4b07      	ldr	r3, [pc, #28]	; (8009728 <prvCheckForValidListAndQueue+0x60>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d005      	beq.n	800971c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009710:	4b05      	ldr	r3, [pc, #20]	; (8009728 <prvCheckForValidListAndQueue+0x60>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	490b      	ldr	r1, [pc, #44]	; (8009744 <prvCheckForValidListAndQueue+0x7c>)
 8009716:	4618      	mov	r0, r3
 8009718:	f7fe fd10 	bl	800813c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800971c:	f000 f952 	bl	80099c4 <vPortExitCritical>
}
 8009720:	bf00      	nop
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	200013b4 	.word	0x200013b4
 800972c:	20001384 	.word	0x20001384
 8009730:	20001398 	.word	0x20001398
 8009734:	200013ac 	.word	0x200013ac
 8009738:	200013b0 	.word	0x200013b0
 800973c:	20001460 	.word	0x20001460
 8009740:	200013c0 	.word	0x200013c0
 8009744:	0800b6d0 	.word	0x0800b6d0

08009748 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009748:	b480      	push	{r7}
 800974a:	b085      	sub	sp, #20
 800974c:	af00      	add	r7, sp, #0
 800974e:	60f8      	str	r0, [r7, #12]
 8009750:	60b9      	str	r1, [r7, #8]
 8009752:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	3b04      	subs	r3, #4
 8009758:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009760:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	3b04      	subs	r3, #4
 8009766:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	f023 0201 	bic.w	r2, r3, #1
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	3b04      	subs	r3, #4
 8009776:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009778:	4a0c      	ldr	r2, [pc, #48]	; (80097ac <pxPortInitialiseStack+0x64>)
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	3b14      	subs	r3, #20
 8009782:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	3b04      	subs	r3, #4
 800978e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f06f 0202 	mvn.w	r2, #2
 8009796:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	3b20      	subs	r3, #32
 800979c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800979e:	68fb      	ldr	r3, [r7, #12]
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3714      	adds	r7, #20
 80097a4:	46bd      	mov	sp, r7
 80097a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097aa:	4770      	bx	lr
 80097ac:	080097b1 	.word	0x080097b1

080097b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80097b0:	b480      	push	{r7}
 80097b2:	b085      	sub	sp, #20
 80097b4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80097b6:	2300      	movs	r3, #0
 80097b8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80097ba:	4b14      	ldr	r3, [pc, #80]	; (800980c <prvTaskExitError+0x5c>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097c2:	d00c      	beq.n	80097de <prvTaskExitError+0x2e>
	__asm volatile
 80097c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097c8:	b672      	cpsid	i
 80097ca:	f383 8811 	msr	BASEPRI, r3
 80097ce:	f3bf 8f6f 	isb	sy
 80097d2:	f3bf 8f4f 	dsb	sy
 80097d6:	b662      	cpsie	i
 80097d8:	60fb      	str	r3, [r7, #12]
}
 80097da:	bf00      	nop
 80097dc:	e7fe      	b.n	80097dc <prvTaskExitError+0x2c>
	__asm volatile
 80097de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097e2:	b672      	cpsid	i
 80097e4:	f383 8811 	msr	BASEPRI, r3
 80097e8:	f3bf 8f6f 	isb	sy
 80097ec:	f3bf 8f4f 	dsb	sy
 80097f0:	b662      	cpsie	i
 80097f2:	60bb      	str	r3, [r7, #8]
}
 80097f4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80097f6:	bf00      	nop
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d0fc      	beq.n	80097f8 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80097fe:	bf00      	nop
 8009800:	bf00      	nop
 8009802:	3714      	adds	r7, #20
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr
 800980c:	20000010 	.word	0x20000010

08009810 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009810:	4b07      	ldr	r3, [pc, #28]	; (8009830 <pxCurrentTCBConst2>)
 8009812:	6819      	ldr	r1, [r3, #0]
 8009814:	6808      	ldr	r0, [r1, #0]
 8009816:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800981a:	f380 8809 	msr	PSP, r0
 800981e:	f3bf 8f6f 	isb	sy
 8009822:	f04f 0000 	mov.w	r0, #0
 8009826:	f380 8811 	msr	BASEPRI, r0
 800982a:	4770      	bx	lr
 800982c:	f3af 8000 	nop.w

08009830 <pxCurrentTCBConst2>:
 8009830:	20000e84 	.word	0x20000e84
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009834:	bf00      	nop
 8009836:	bf00      	nop

08009838 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009838:	4808      	ldr	r0, [pc, #32]	; (800985c <prvPortStartFirstTask+0x24>)
 800983a:	6800      	ldr	r0, [r0, #0]
 800983c:	6800      	ldr	r0, [r0, #0]
 800983e:	f380 8808 	msr	MSP, r0
 8009842:	f04f 0000 	mov.w	r0, #0
 8009846:	f380 8814 	msr	CONTROL, r0
 800984a:	b662      	cpsie	i
 800984c:	b661      	cpsie	f
 800984e:	f3bf 8f4f 	dsb	sy
 8009852:	f3bf 8f6f 	isb	sy
 8009856:	df00      	svc	0
 8009858:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800985a:	bf00      	nop
 800985c:	e000ed08 	.word	0xe000ed08

08009860 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b084      	sub	sp, #16
 8009864:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009866:	4b37      	ldr	r3, [pc, #220]	; (8009944 <xPortStartScheduler+0xe4>)
 8009868:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	781b      	ldrb	r3, [r3, #0]
 800986e:	b2db      	uxtb	r3, r3
 8009870:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	22ff      	movs	r2, #255	; 0xff
 8009876:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	781b      	ldrb	r3, [r3, #0]
 800987c:	b2db      	uxtb	r3, r3
 800987e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009880:	78fb      	ldrb	r3, [r7, #3]
 8009882:	b2db      	uxtb	r3, r3
 8009884:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009888:	b2da      	uxtb	r2, r3
 800988a:	4b2f      	ldr	r3, [pc, #188]	; (8009948 <xPortStartScheduler+0xe8>)
 800988c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800988e:	4b2f      	ldr	r3, [pc, #188]	; (800994c <xPortStartScheduler+0xec>)
 8009890:	2207      	movs	r2, #7
 8009892:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009894:	e009      	b.n	80098aa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009896:	4b2d      	ldr	r3, [pc, #180]	; (800994c <xPortStartScheduler+0xec>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	3b01      	subs	r3, #1
 800989c:	4a2b      	ldr	r2, [pc, #172]	; (800994c <xPortStartScheduler+0xec>)
 800989e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80098a0:	78fb      	ldrb	r3, [r7, #3]
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	005b      	lsls	r3, r3, #1
 80098a6:	b2db      	uxtb	r3, r3
 80098a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80098aa:	78fb      	ldrb	r3, [r7, #3]
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098b2:	2b80      	cmp	r3, #128	; 0x80
 80098b4:	d0ef      	beq.n	8009896 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80098b6:	4b25      	ldr	r3, [pc, #148]	; (800994c <xPortStartScheduler+0xec>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f1c3 0307 	rsb	r3, r3, #7
 80098be:	2b04      	cmp	r3, #4
 80098c0:	d00c      	beq.n	80098dc <xPortStartScheduler+0x7c>
	__asm volatile
 80098c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098c6:	b672      	cpsid	i
 80098c8:	f383 8811 	msr	BASEPRI, r3
 80098cc:	f3bf 8f6f 	isb	sy
 80098d0:	f3bf 8f4f 	dsb	sy
 80098d4:	b662      	cpsie	i
 80098d6:	60bb      	str	r3, [r7, #8]
}
 80098d8:	bf00      	nop
 80098da:	e7fe      	b.n	80098da <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80098dc:	4b1b      	ldr	r3, [pc, #108]	; (800994c <xPortStartScheduler+0xec>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	021b      	lsls	r3, r3, #8
 80098e2:	4a1a      	ldr	r2, [pc, #104]	; (800994c <xPortStartScheduler+0xec>)
 80098e4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80098e6:	4b19      	ldr	r3, [pc, #100]	; (800994c <xPortStartScheduler+0xec>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80098ee:	4a17      	ldr	r2, [pc, #92]	; (800994c <xPortStartScheduler+0xec>)
 80098f0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	b2da      	uxtb	r2, r3
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80098fa:	4b15      	ldr	r3, [pc, #84]	; (8009950 <xPortStartScheduler+0xf0>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a14      	ldr	r2, [pc, #80]	; (8009950 <xPortStartScheduler+0xf0>)
 8009900:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009904:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009906:	4b12      	ldr	r3, [pc, #72]	; (8009950 <xPortStartScheduler+0xf0>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4a11      	ldr	r2, [pc, #68]	; (8009950 <xPortStartScheduler+0xf0>)
 800990c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009910:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009912:	f000 f8dd 	bl	8009ad0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009916:	4b0f      	ldr	r3, [pc, #60]	; (8009954 <xPortStartScheduler+0xf4>)
 8009918:	2200      	movs	r2, #0
 800991a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800991c:	f000 f8fc 	bl	8009b18 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009920:	4b0d      	ldr	r3, [pc, #52]	; (8009958 <xPortStartScheduler+0xf8>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a0c      	ldr	r2, [pc, #48]	; (8009958 <xPortStartScheduler+0xf8>)
 8009926:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800992a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800992c:	f7ff ff84 	bl	8009838 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009930:	f7ff f846 	bl	80089c0 <vTaskSwitchContext>
	prvTaskExitError();
 8009934:	f7ff ff3c 	bl	80097b0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009938:	2300      	movs	r3, #0
}
 800993a:	4618      	mov	r0, r3
 800993c:	3710      	adds	r7, #16
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}
 8009942:	bf00      	nop
 8009944:	e000e400 	.word	0xe000e400
 8009948:	200014b0 	.word	0x200014b0
 800994c:	200014b4 	.word	0x200014b4
 8009950:	e000ed20 	.word	0xe000ed20
 8009954:	20000010 	.word	0x20000010
 8009958:	e000ef34 	.word	0xe000ef34

0800995c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800995c:	b480      	push	{r7}
 800995e:	b083      	sub	sp, #12
 8009960:	af00      	add	r7, sp, #0
	__asm volatile
 8009962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009966:	b672      	cpsid	i
 8009968:	f383 8811 	msr	BASEPRI, r3
 800996c:	f3bf 8f6f 	isb	sy
 8009970:	f3bf 8f4f 	dsb	sy
 8009974:	b662      	cpsie	i
 8009976:	607b      	str	r3, [r7, #4]
}
 8009978:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800997a:	4b10      	ldr	r3, [pc, #64]	; (80099bc <vPortEnterCritical+0x60>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	3301      	adds	r3, #1
 8009980:	4a0e      	ldr	r2, [pc, #56]	; (80099bc <vPortEnterCritical+0x60>)
 8009982:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009984:	4b0d      	ldr	r3, [pc, #52]	; (80099bc <vPortEnterCritical+0x60>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	2b01      	cmp	r3, #1
 800998a:	d111      	bne.n	80099b0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800998c:	4b0c      	ldr	r3, [pc, #48]	; (80099c0 <vPortEnterCritical+0x64>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	b2db      	uxtb	r3, r3
 8009992:	2b00      	cmp	r3, #0
 8009994:	d00c      	beq.n	80099b0 <vPortEnterCritical+0x54>
	__asm volatile
 8009996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800999a:	b672      	cpsid	i
 800999c:	f383 8811 	msr	BASEPRI, r3
 80099a0:	f3bf 8f6f 	isb	sy
 80099a4:	f3bf 8f4f 	dsb	sy
 80099a8:	b662      	cpsie	i
 80099aa:	603b      	str	r3, [r7, #0]
}
 80099ac:	bf00      	nop
 80099ae:	e7fe      	b.n	80099ae <vPortEnterCritical+0x52>
	}
}
 80099b0:	bf00      	nop
 80099b2:	370c      	adds	r7, #12
 80099b4:	46bd      	mov	sp, r7
 80099b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ba:	4770      	bx	lr
 80099bc:	20000010 	.word	0x20000010
 80099c0:	e000ed04 	.word	0xe000ed04

080099c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80099ca:	4b13      	ldr	r3, [pc, #76]	; (8009a18 <vPortExitCritical+0x54>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d10c      	bne.n	80099ec <vPortExitCritical+0x28>
	__asm volatile
 80099d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d6:	b672      	cpsid	i
 80099d8:	f383 8811 	msr	BASEPRI, r3
 80099dc:	f3bf 8f6f 	isb	sy
 80099e0:	f3bf 8f4f 	dsb	sy
 80099e4:	b662      	cpsie	i
 80099e6:	607b      	str	r3, [r7, #4]
}
 80099e8:	bf00      	nop
 80099ea:	e7fe      	b.n	80099ea <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80099ec:	4b0a      	ldr	r3, [pc, #40]	; (8009a18 <vPortExitCritical+0x54>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	3b01      	subs	r3, #1
 80099f2:	4a09      	ldr	r2, [pc, #36]	; (8009a18 <vPortExitCritical+0x54>)
 80099f4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80099f6:	4b08      	ldr	r3, [pc, #32]	; (8009a18 <vPortExitCritical+0x54>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d105      	bne.n	8009a0a <vPortExitCritical+0x46>
 80099fe:	2300      	movs	r3, #0
 8009a00:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	f383 8811 	msr	BASEPRI, r3
}
 8009a08:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009a0a:	bf00      	nop
 8009a0c:	370c      	adds	r7, #12
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr
 8009a16:	bf00      	nop
 8009a18:	20000010 	.word	0x20000010
 8009a1c:	00000000 	.word	0x00000000

08009a20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009a20:	f3ef 8009 	mrs	r0, PSP
 8009a24:	f3bf 8f6f 	isb	sy
 8009a28:	4b15      	ldr	r3, [pc, #84]	; (8009a80 <pxCurrentTCBConst>)
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	f01e 0f10 	tst.w	lr, #16
 8009a30:	bf08      	it	eq
 8009a32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009a36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a3a:	6010      	str	r0, [r2, #0]
 8009a3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009a40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009a44:	b672      	cpsid	i
 8009a46:	f380 8811 	msr	BASEPRI, r0
 8009a4a:	f3bf 8f4f 	dsb	sy
 8009a4e:	f3bf 8f6f 	isb	sy
 8009a52:	b662      	cpsie	i
 8009a54:	f7fe ffb4 	bl	80089c0 <vTaskSwitchContext>
 8009a58:	f04f 0000 	mov.w	r0, #0
 8009a5c:	f380 8811 	msr	BASEPRI, r0
 8009a60:	bc09      	pop	{r0, r3}
 8009a62:	6819      	ldr	r1, [r3, #0]
 8009a64:	6808      	ldr	r0, [r1, #0]
 8009a66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a6a:	f01e 0f10 	tst.w	lr, #16
 8009a6e:	bf08      	it	eq
 8009a70:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009a74:	f380 8809 	msr	PSP, r0
 8009a78:	f3bf 8f6f 	isb	sy
 8009a7c:	4770      	bx	lr
 8009a7e:	bf00      	nop

08009a80 <pxCurrentTCBConst>:
 8009a80:	20000e84 	.word	0x20000e84
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009a84:	bf00      	nop
 8009a86:	bf00      	nop

08009a88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b082      	sub	sp, #8
 8009a8c:	af00      	add	r7, sp, #0
	__asm volatile
 8009a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a92:	b672      	cpsid	i
 8009a94:	f383 8811 	msr	BASEPRI, r3
 8009a98:	f3bf 8f6f 	isb	sy
 8009a9c:	f3bf 8f4f 	dsb	sy
 8009aa0:	b662      	cpsie	i
 8009aa2:	607b      	str	r3, [r7, #4]
}
 8009aa4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009aa6:	f7fe fecf 	bl	8008848 <xTaskIncrementTick>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d003      	beq.n	8009ab8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009ab0:	4b06      	ldr	r3, [pc, #24]	; (8009acc <SysTick_Handler+0x44>)
 8009ab2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ab6:	601a      	str	r2, [r3, #0]
 8009ab8:	2300      	movs	r3, #0
 8009aba:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	f383 8811 	msr	BASEPRI, r3
}
 8009ac2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009ac4:	bf00      	nop
 8009ac6:	3708      	adds	r7, #8
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}
 8009acc:	e000ed04 	.word	0xe000ed04

08009ad0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009ad4:	4b0b      	ldr	r3, [pc, #44]	; (8009b04 <vPortSetupTimerInterrupt+0x34>)
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009ada:	4b0b      	ldr	r3, [pc, #44]	; (8009b08 <vPortSetupTimerInterrupt+0x38>)
 8009adc:	2200      	movs	r2, #0
 8009ade:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009ae0:	4b0a      	ldr	r3, [pc, #40]	; (8009b0c <vPortSetupTimerInterrupt+0x3c>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	4a0a      	ldr	r2, [pc, #40]	; (8009b10 <vPortSetupTimerInterrupt+0x40>)
 8009ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8009aea:	099b      	lsrs	r3, r3, #6
 8009aec:	4a09      	ldr	r2, [pc, #36]	; (8009b14 <vPortSetupTimerInterrupt+0x44>)
 8009aee:	3b01      	subs	r3, #1
 8009af0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009af2:	4b04      	ldr	r3, [pc, #16]	; (8009b04 <vPortSetupTimerInterrupt+0x34>)
 8009af4:	2207      	movs	r2, #7
 8009af6:	601a      	str	r2, [r3, #0]
}
 8009af8:	bf00      	nop
 8009afa:	46bd      	mov	sp, r7
 8009afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b00:	4770      	bx	lr
 8009b02:	bf00      	nop
 8009b04:	e000e010 	.word	0xe000e010
 8009b08:	e000e018 	.word	0xe000e018
 8009b0c:	20000004 	.word	0x20000004
 8009b10:	10624dd3 	.word	0x10624dd3
 8009b14:	e000e014 	.word	0xe000e014

08009b18 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009b18:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009b28 <vPortEnableVFP+0x10>
 8009b1c:	6801      	ldr	r1, [r0, #0]
 8009b1e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009b22:	6001      	str	r1, [r0, #0]
 8009b24:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009b26:	bf00      	nop
 8009b28:	e000ed88 	.word	0xe000ed88

08009b2c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b085      	sub	sp, #20
 8009b30:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009b32:	f3ef 8305 	mrs	r3, IPSR
 8009b36:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	2b0f      	cmp	r3, #15
 8009b3c:	d916      	bls.n	8009b6c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009b3e:	4a19      	ldr	r2, [pc, #100]	; (8009ba4 <vPortValidateInterruptPriority+0x78>)
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	4413      	add	r3, r2
 8009b44:	781b      	ldrb	r3, [r3, #0]
 8009b46:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009b48:	4b17      	ldr	r3, [pc, #92]	; (8009ba8 <vPortValidateInterruptPriority+0x7c>)
 8009b4a:	781b      	ldrb	r3, [r3, #0]
 8009b4c:	7afa      	ldrb	r2, [r7, #11]
 8009b4e:	429a      	cmp	r2, r3
 8009b50:	d20c      	bcs.n	8009b6c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8009b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b56:	b672      	cpsid	i
 8009b58:	f383 8811 	msr	BASEPRI, r3
 8009b5c:	f3bf 8f6f 	isb	sy
 8009b60:	f3bf 8f4f 	dsb	sy
 8009b64:	b662      	cpsie	i
 8009b66:	607b      	str	r3, [r7, #4]
}
 8009b68:	bf00      	nop
 8009b6a:	e7fe      	b.n	8009b6a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009b6c:	4b0f      	ldr	r3, [pc, #60]	; (8009bac <vPortValidateInterruptPriority+0x80>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009b74:	4b0e      	ldr	r3, [pc, #56]	; (8009bb0 <vPortValidateInterruptPriority+0x84>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d90c      	bls.n	8009b96 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 8009b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b80:	b672      	cpsid	i
 8009b82:	f383 8811 	msr	BASEPRI, r3
 8009b86:	f3bf 8f6f 	isb	sy
 8009b8a:	f3bf 8f4f 	dsb	sy
 8009b8e:	b662      	cpsie	i
 8009b90:	603b      	str	r3, [r7, #0]
}
 8009b92:	bf00      	nop
 8009b94:	e7fe      	b.n	8009b94 <vPortValidateInterruptPriority+0x68>
	}
 8009b96:	bf00      	nop
 8009b98:	3714      	adds	r7, #20
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba0:	4770      	bx	lr
 8009ba2:	bf00      	nop
 8009ba4:	e000e3f0 	.word	0xe000e3f0
 8009ba8:	200014b0 	.word	0x200014b0
 8009bac:	e000ed0c 	.word	0xe000ed0c
 8009bb0:	200014b4 	.word	0x200014b4

08009bb4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b08a      	sub	sp, #40	; 0x28
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009bc0:	f7fe fd84 	bl	80086cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009bc4:	4b5b      	ldr	r3, [pc, #364]	; (8009d34 <pvPortMalloc+0x180>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d101      	bne.n	8009bd0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009bcc:	f000 f91a 	bl	8009e04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009bd0:	4b59      	ldr	r3, [pc, #356]	; (8009d38 <pvPortMalloc+0x184>)
 8009bd2:	681a      	ldr	r2, [r3, #0]
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	4013      	ands	r3, r2
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	f040 8092 	bne.w	8009d02 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d01f      	beq.n	8009c24 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8009be4:	2208      	movs	r2, #8
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	4413      	add	r3, r2
 8009bea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f003 0307 	and.w	r3, r3, #7
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d016      	beq.n	8009c24 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f023 0307 	bic.w	r3, r3, #7
 8009bfc:	3308      	adds	r3, #8
 8009bfe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f003 0307 	and.w	r3, r3, #7
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d00c      	beq.n	8009c24 <pvPortMalloc+0x70>
	__asm volatile
 8009c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c0e:	b672      	cpsid	i
 8009c10:	f383 8811 	msr	BASEPRI, r3
 8009c14:	f3bf 8f6f 	isb	sy
 8009c18:	f3bf 8f4f 	dsb	sy
 8009c1c:	b662      	cpsie	i
 8009c1e:	617b      	str	r3, [r7, #20]
}
 8009c20:	bf00      	nop
 8009c22:	e7fe      	b.n	8009c22 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d06b      	beq.n	8009d02 <pvPortMalloc+0x14e>
 8009c2a:	4b44      	ldr	r3, [pc, #272]	; (8009d3c <pvPortMalloc+0x188>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	687a      	ldr	r2, [r7, #4]
 8009c30:	429a      	cmp	r2, r3
 8009c32:	d866      	bhi.n	8009d02 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009c34:	4b42      	ldr	r3, [pc, #264]	; (8009d40 <pvPortMalloc+0x18c>)
 8009c36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009c38:	4b41      	ldr	r3, [pc, #260]	; (8009d40 <pvPortMalloc+0x18c>)
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009c3e:	e004      	b.n	8009c4a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8009c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c4c:	685b      	ldr	r3, [r3, #4]
 8009c4e:	687a      	ldr	r2, [r7, #4]
 8009c50:	429a      	cmp	r2, r3
 8009c52:	d903      	bls.n	8009c5c <pvPortMalloc+0xa8>
 8009c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d1f1      	bne.n	8009c40 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009c5c:	4b35      	ldr	r3, [pc, #212]	; (8009d34 <pvPortMalloc+0x180>)
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d04d      	beq.n	8009d02 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009c66:	6a3b      	ldr	r3, [r7, #32]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	2208      	movs	r2, #8
 8009c6c:	4413      	add	r3, r2
 8009c6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c72:	681a      	ldr	r2, [r3, #0]
 8009c74:	6a3b      	ldr	r3, [r7, #32]
 8009c76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c7a:	685a      	ldr	r2, [r3, #4]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	1ad2      	subs	r2, r2, r3
 8009c80:	2308      	movs	r3, #8
 8009c82:	005b      	lsls	r3, r3, #1
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d921      	bls.n	8009ccc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009c88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	4413      	add	r3, r2
 8009c8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009c90:	69bb      	ldr	r3, [r7, #24]
 8009c92:	f003 0307 	and.w	r3, r3, #7
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d00c      	beq.n	8009cb4 <pvPortMalloc+0x100>
	__asm volatile
 8009c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c9e:	b672      	cpsid	i
 8009ca0:	f383 8811 	msr	BASEPRI, r3
 8009ca4:	f3bf 8f6f 	isb	sy
 8009ca8:	f3bf 8f4f 	dsb	sy
 8009cac:	b662      	cpsie	i
 8009cae:	613b      	str	r3, [r7, #16]
}
 8009cb0:	bf00      	nop
 8009cb2:	e7fe      	b.n	8009cb2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cb6:	685a      	ldr	r2, [r3, #4]
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	1ad2      	subs	r2, r2, r3
 8009cbc:	69bb      	ldr	r3, [r7, #24]
 8009cbe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cc2:	687a      	ldr	r2, [r7, #4]
 8009cc4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009cc6:	69b8      	ldr	r0, [r7, #24]
 8009cc8:	f000 f8fe 	bl	8009ec8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009ccc:	4b1b      	ldr	r3, [pc, #108]	; (8009d3c <pvPortMalloc+0x188>)
 8009cce:	681a      	ldr	r2, [r3, #0]
 8009cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cd2:	685b      	ldr	r3, [r3, #4]
 8009cd4:	1ad3      	subs	r3, r2, r3
 8009cd6:	4a19      	ldr	r2, [pc, #100]	; (8009d3c <pvPortMalloc+0x188>)
 8009cd8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009cda:	4b18      	ldr	r3, [pc, #96]	; (8009d3c <pvPortMalloc+0x188>)
 8009cdc:	681a      	ldr	r2, [r3, #0]
 8009cde:	4b19      	ldr	r3, [pc, #100]	; (8009d44 <pvPortMalloc+0x190>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d203      	bcs.n	8009cee <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009ce6:	4b15      	ldr	r3, [pc, #84]	; (8009d3c <pvPortMalloc+0x188>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a16      	ldr	r2, [pc, #88]	; (8009d44 <pvPortMalloc+0x190>)
 8009cec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf0:	685a      	ldr	r2, [r3, #4]
 8009cf2:	4b11      	ldr	r3, [pc, #68]	; (8009d38 <pvPortMalloc+0x184>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	431a      	orrs	r2, r3
 8009cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfe:	2200      	movs	r2, #0
 8009d00:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009d02:	f7fe fcf1 	bl	80086e8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d06:	69fb      	ldr	r3, [r7, #28]
 8009d08:	f003 0307 	and.w	r3, r3, #7
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d00c      	beq.n	8009d2a <pvPortMalloc+0x176>
	__asm volatile
 8009d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d14:	b672      	cpsid	i
 8009d16:	f383 8811 	msr	BASEPRI, r3
 8009d1a:	f3bf 8f6f 	isb	sy
 8009d1e:	f3bf 8f4f 	dsb	sy
 8009d22:	b662      	cpsie	i
 8009d24:	60fb      	str	r3, [r7, #12]
}
 8009d26:	bf00      	nop
 8009d28:	e7fe      	b.n	8009d28 <pvPortMalloc+0x174>
	return pvReturn;
 8009d2a:	69fb      	ldr	r3, [r7, #28]
}
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	3728      	adds	r7, #40	; 0x28
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}
 8009d34:	200050c0 	.word	0x200050c0
 8009d38:	200050cc 	.word	0x200050cc
 8009d3c:	200050c4 	.word	0x200050c4
 8009d40:	200050b8 	.word	0x200050b8
 8009d44:	200050c8 	.word	0x200050c8

08009d48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b086      	sub	sp, #24
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d04c      	beq.n	8009df4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009d5a:	2308      	movs	r3, #8
 8009d5c:	425b      	negs	r3, r3
 8009d5e:	697a      	ldr	r2, [r7, #20]
 8009d60:	4413      	add	r3, r2
 8009d62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009d64:	697b      	ldr	r3, [r7, #20]
 8009d66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009d68:	693b      	ldr	r3, [r7, #16]
 8009d6a:	685a      	ldr	r2, [r3, #4]
 8009d6c:	4b23      	ldr	r3, [pc, #140]	; (8009dfc <vPortFree+0xb4>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	4013      	ands	r3, r2
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d10c      	bne.n	8009d90 <vPortFree+0x48>
	__asm volatile
 8009d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d7a:	b672      	cpsid	i
 8009d7c:	f383 8811 	msr	BASEPRI, r3
 8009d80:	f3bf 8f6f 	isb	sy
 8009d84:	f3bf 8f4f 	dsb	sy
 8009d88:	b662      	cpsie	i
 8009d8a:	60fb      	str	r3, [r7, #12]
}
 8009d8c:	bf00      	nop
 8009d8e:	e7fe      	b.n	8009d8e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d00c      	beq.n	8009db2 <vPortFree+0x6a>
	__asm volatile
 8009d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d9c:	b672      	cpsid	i
 8009d9e:	f383 8811 	msr	BASEPRI, r3
 8009da2:	f3bf 8f6f 	isb	sy
 8009da6:	f3bf 8f4f 	dsb	sy
 8009daa:	b662      	cpsie	i
 8009dac:	60bb      	str	r3, [r7, #8]
}
 8009dae:	bf00      	nop
 8009db0:	e7fe      	b.n	8009db0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	685a      	ldr	r2, [r3, #4]
 8009db6:	4b11      	ldr	r3, [pc, #68]	; (8009dfc <vPortFree+0xb4>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4013      	ands	r3, r2
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d019      	beq.n	8009df4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d115      	bne.n	8009df4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009dc8:	693b      	ldr	r3, [r7, #16]
 8009dca:	685a      	ldr	r2, [r3, #4]
 8009dcc:	4b0b      	ldr	r3, [pc, #44]	; (8009dfc <vPortFree+0xb4>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	43db      	mvns	r3, r3
 8009dd2:	401a      	ands	r2, r3
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009dd8:	f7fe fc78 	bl	80086cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	685a      	ldr	r2, [r3, #4]
 8009de0:	4b07      	ldr	r3, [pc, #28]	; (8009e00 <vPortFree+0xb8>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	4413      	add	r3, r2
 8009de6:	4a06      	ldr	r2, [pc, #24]	; (8009e00 <vPortFree+0xb8>)
 8009de8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009dea:	6938      	ldr	r0, [r7, #16]
 8009dec:	f000 f86c 	bl	8009ec8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009df0:	f7fe fc7a 	bl	80086e8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009df4:	bf00      	nop
 8009df6:	3718      	adds	r7, #24
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}
 8009dfc:	200050cc 	.word	0x200050cc
 8009e00:	200050c4 	.word	0x200050c4

08009e04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009e04:	b480      	push	{r7}
 8009e06:	b085      	sub	sp, #20
 8009e08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009e0a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009e0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009e10:	4b27      	ldr	r3, [pc, #156]	; (8009eb0 <prvHeapInit+0xac>)
 8009e12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	f003 0307 	and.w	r3, r3, #7
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d00c      	beq.n	8009e38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	3307      	adds	r3, #7
 8009e22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	f023 0307 	bic.w	r3, r3, #7
 8009e2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009e2c:	68ba      	ldr	r2, [r7, #8]
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	1ad3      	subs	r3, r2, r3
 8009e32:	4a1f      	ldr	r2, [pc, #124]	; (8009eb0 <prvHeapInit+0xac>)
 8009e34:	4413      	add	r3, r2
 8009e36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009e3c:	4a1d      	ldr	r2, [pc, #116]	; (8009eb4 <prvHeapInit+0xb0>)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009e42:	4b1c      	ldr	r3, [pc, #112]	; (8009eb4 <prvHeapInit+0xb0>)
 8009e44:	2200      	movs	r2, #0
 8009e46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	68ba      	ldr	r2, [r7, #8]
 8009e4c:	4413      	add	r3, r2
 8009e4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009e50:	2208      	movs	r2, #8
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	1a9b      	subs	r3, r3, r2
 8009e56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f023 0307 	bic.w	r3, r3, #7
 8009e5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	4a15      	ldr	r2, [pc, #84]	; (8009eb8 <prvHeapInit+0xb4>)
 8009e64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009e66:	4b14      	ldr	r3, [pc, #80]	; (8009eb8 <prvHeapInit+0xb4>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009e6e:	4b12      	ldr	r3, [pc, #72]	; (8009eb8 <prvHeapInit+0xb4>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	2200      	movs	r2, #0
 8009e74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	1ad2      	subs	r2, r2, r3
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009e84:	4b0c      	ldr	r3, [pc, #48]	; (8009eb8 <prvHeapInit+0xb4>)
 8009e86:	681a      	ldr	r2, [r3, #0]
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	4a0a      	ldr	r2, [pc, #40]	; (8009ebc <prvHeapInit+0xb8>)
 8009e92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	685b      	ldr	r3, [r3, #4]
 8009e98:	4a09      	ldr	r2, [pc, #36]	; (8009ec0 <prvHeapInit+0xbc>)
 8009e9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009e9c:	4b09      	ldr	r3, [pc, #36]	; (8009ec4 <prvHeapInit+0xc0>)
 8009e9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009ea2:	601a      	str	r2, [r3, #0]
}
 8009ea4:	bf00      	nop
 8009ea6:	3714      	adds	r7, #20
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eae:	4770      	bx	lr
 8009eb0:	200014b8 	.word	0x200014b8
 8009eb4:	200050b8 	.word	0x200050b8
 8009eb8:	200050c0 	.word	0x200050c0
 8009ebc:	200050c8 	.word	0x200050c8
 8009ec0:	200050c4 	.word	0x200050c4
 8009ec4:	200050cc 	.word	0x200050cc

08009ec8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b085      	sub	sp, #20
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009ed0:	4b28      	ldr	r3, [pc, #160]	; (8009f74 <prvInsertBlockIntoFreeList+0xac>)
 8009ed2:	60fb      	str	r3, [r7, #12]
 8009ed4:	e002      	b.n	8009edc <prvInsertBlockIntoFreeList+0x14>
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	60fb      	str	r3, [r7, #12]
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	687a      	ldr	r2, [r7, #4]
 8009ee2:	429a      	cmp	r2, r3
 8009ee4:	d8f7      	bhi.n	8009ed6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	68ba      	ldr	r2, [r7, #8]
 8009ef0:	4413      	add	r3, r2
 8009ef2:	687a      	ldr	r2, [r7, #4]
 8009ef4:	429a      	cmp	r2, r3
 8009ef6:	d108      	bne.n	8009f0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	685a      	ldr	r2, [r3, #4]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	685b      	ldr	r3, [r3, #4]
 8009f00:	441a      	add	r2, r3
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	685b      	ldr	r3, [r3, #4]
 8009f12:	68ba      	ldr	r2, [r7, #8]
 8009f14:	441a      	add	r2, r3
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	429a      	cmp	r2, r3
 8009f1c:	d118      	bne.n	8009f50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	681a      	ldr	r2, [r3, #0]
 8009f22:	4b15      	ldr	r3, [pc, #84]	; (8009f78 <prvInsertBlockIntoFreeList+0xb0>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	429a      	cmp	r2, r3
 8009f28:	d00d      	beq.n	8009f46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	685a      	ldr	r2, [r3, #4]
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	685b      	ldr	r3, [r3, #4]
 8009f34:	441a      	add	r2, r3
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	681a      	ldr	r2, [r3, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	601a      	str	r2, [r3, #0]
 8009f44:	e008      	b.n	8009f58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009f46:	4b0c      	ldr	r3, [pc, #48]	; (8009f78 <prvInsertBlockIntoFreeList+0xb0>)
 8009f48:	681a      	ldr	r2, [r3, #0]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	601a      	str	r2, [r3, #0]
 8009f4e:	e003      	b.n	8009f58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681a      	ldr	r2, [r3, #0]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009f58:	68fa      	ldr	r2, [r7, #12]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	d002      	beq.n	8009f66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	687a      	ldr	r2, [r7, #4]
 8009f64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f66:	bf00      	nop
 8009f68:	3714      	adds	r7, #20
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr
 8009f72:	bf00      	nop
 8009f74:	200050b8 	.word	0x200050b8
 8009f78:	200050c0 	.word	0x200050c0

08009f7c <findslot>:
 8009f7c:	4b0a      	ldr	r3, [pc, #40]	; (8009fa8 <findslot+0x2c>)
 8009f7e:	b510      	push	{r4, lr}
 8009f80:	4604      	mov	r4, r0
 8009f82:	6818      	ldr	r0, [r3, #0]
 8009f84:	b118      	cbz	r0, 8009f8e <findslot+0x12>
 8009f86:	6983      	ldr	r3, [r0, #24]
 8009f88:	b90b      	cbnz	r3, 8009f8e <findslot+0x12>
 8009f8a:	f000 faf7 	bl	800a57c <__sinit>
 8009f8e:	2c13      	cmp	r4, #19
 8009f90:	d807      	bhi.n	8009fa2 <findslot+0x26>
 8009f92:	4806      	ldr	r0, [pc, #24]	; (8009fac <findslot+0x30>)
 8009f94:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8009f98:	3201      	adds	r2, #1
 8009f9a:	d002      	beq.n	8009fa2 <findslot+0x26>
 8009f9c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8009fa0:	bd10      	pop	{r4, pc}
 8009fa2:	2000      	movs	r0, #0
 8009fa4:	e7fc      	b.n	8009fa0 <findslot+0x24>
 8009fa6:	bf00      	nop
 8009fa8:	2000001c 	.word	0x2000001c
 8009fac:	200050dc 	.word	0x200050dc

08009fb0 <error>:
 8009fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fb2:	4604      	mov	r4, r0
 8009fb4:	f000 fa84 	bl	800a4c0 <__errno>
 8009fb8:	2613      	movs	r6, #19
 8009fba:	4605      	mov	r5, r0
 8009fbc:	2700      	movs	r7, #0
 8009fbe:	4630      	mov	r0, r6
 8009fc0:	4639      	mov	r1, r7
 8009fc2:	beab      	bkpt	0x00ab
 8009fc4:	4606      	mov	r6, r0
 8009fc6:	602e      	str	r6, [r5, #0]
 8009fc8:	4620      	mov	r0, r4
 8009fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009fcc <checkerror>:
 8009fcc:	1c43      	adds	r3, r0, #1
 8009fce:	d101      	bne.n	8009fd4 <checkerror+0x8>
 8009fd0:	f7ff bfee 	b.w	8009fb0 <error>
 8009fd4:	4770      	bx	lr

08009fd6 <_swiread>:
 8009fd6:	b530      	push	{r4, r5, lr}
 8009fd8:	b085      	sub	sp, #20
 8009fda:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8009fde:	9203      	str	r2, [sp, #12]
 8009fe0:	2406      	movs	r4, #6
 8009fe2:	ad01      	add	r5, sp, #4
 8009fe4:	4620      	mov	r0, r4
 8009fe6:	4629      	mov	r1, r5
 8009fe8:	beab      	bkpt	0x00ab
 8009fea:	4604      	mov	r4, r0
 8009fec:	4620      	mov	r0, r4
 8009fee:	f7ff ffed 	bl	8009fcc <checkerror>
 8009ff2:	b005      	add	sp, #20
 8009ff4:	bd30      	pop	{r4, r5, pc}

08009ff6 <_read>:
 8009ff6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ff8:	4615      	mov	r5, r2
 8009ffa:	9101      	str	r1, [sp, #4]
 8009ffc:	f7ff ffbe 	bl	8009f7c <findslot>
 800a000:	9901      	ldr	r1, [sp, #4]
 800a002:	4604      	mov	r4, r0
 800a004:	b938      	cbnz	r0, 800a016 <_read+0x20>
 800a006:	f000 fa5b 	bl	800a4c0 <__errno>
 800a00a:	2309      	movs	r3, #9
 800a00c:	6003      	str	r3, [r0, #0]
 800a00e:	f04f 30ff 	mov.w	r0, #4294967295
 800a012:	b003      	add	sp, #12
 800a014:	bd30      	pop	{r4, r5, pc}
 800a016:	6800      	ldr	r0, [r0, #0]
 800a018:	462a      	mov	r2, r5
 800a01a:	f7ff ffdc 	bl	8009fd6 <_swiread>
 800a01e:	1c43      	adds	r3, r0, #1
 800a020:	d0f7      	beq.n	800a012 <_read+0x1c>
 800a022:	6863      	ldr	r3, [r4, #4]
 800a024:	1a2a      	subs	r2, r5, r0
 800a026:	4413      	add	r3, r2
 800a028:	6063      	str	r3, [r4, #4]
 800a02a:	4610      	mov	r0, r2
 800a02c:	e7f1      	b.n	800a012 <_read+0x1c>

0800a02e <_swilseek>:
 800a02e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a030:	460c      	mov	r4, r1
 800a032:	4616      	mov	r6, r2
 800a034:	f7ff ffa2 	bl	8009f7c <findslot>
 800a038:	4605      	mov	r5, r0
 800a03a:	b940      	cbnz	r0, 800a04e <_swilseek+0x20>
 800a03c:	f000 fa40 	bl	800a4c0 <__errno>
 800a040:	2309      	movs	r3, #9
 800a042:	6003      	str	r3, [r0, #0]
 800a044:	f04f 34ff 	mov.w	r4, #4294967295
 800a048:	4620      	mov	r0, r4
 800a04a:	b003      	add	sp, #12
 800a04c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a04e:	2e02      	cmp	r6, #2
 800a050:	d903      	bls.n	800a05a <_swilseek+0x2c>
 800a052:	f000 fa35 	bl	800a4c0 <__errno>
 800a056:	2316      	movs	r3, #22
 800a058:	e7f3      	b.n	800a042 <_swilseek+0x14>
 800a05a:	2e01      	cmp	r6, #1
 800a05c:	d112      	bne.n	800a084 <_swilseek+0x56>
 800a05e:	6843      	ldr	r3, [r0, #4]
 800a060:	18e4      	adds	r4, r4, r3
 800a062:	d4f6      	bmi.n	800a052 <_swilseek+0x24>
 800a064:	682b      	ldr	r3, [r5, #0]
 800a066:	260a      	movs	r6, #10
 800a068:	e9cd 3400 	strd	r3, r4, [sp]
 800a06c:	466f      	mov	r7, sp
 800a06e:	4630      	mov	r0, r6
 800a070:	4639      	mov	r1, r7
 800a072:	beab      	bkpt	0x00ab
 800a074:	4606      	mov	r6, r0
 800a076:	4630      	mov	r0, r6
 800a078:	f7ff ffa8 	bl	8009fcc <checkerror>
 800a07c:	2800      	cmp	r0, #0
 800a07e:	dbe1      	blt.n	800a044 <_swilseek+0x16>
 800a080:	606c      	str	r4, [r5, #4]
 800a082:	e7e1      	b.n	800a048 <_swilseek+0x1a>
 800a084:	2e02      	cmp	r6, #2
 800a086:	d1ed      	bne.n	800a064 <_swilseek+0x36>
 800a088:	6803      	ldr	r3, [r0, #0]
 800a08a:	9300      	str	r3, [sp, #0]
 800a08c:	260c      	movs	r6, #12
 800a08e:	466f      	mov	r7, sp
 800a090:	4630      	mov	r0, r6
 800a092:	4639      	mov	r1, r7
 800a094:	beab      	bkpt	0x00ab
 800a096:	4606      	mov	r6, r0
 800a098:	4630      	mov	r0, r6
 800a09a:	f7ff ff97 	bl	8009fcc <checkerror>
 800a09e:	1c43      	adds	r3, r0, #1
 800a0a0:	d0d0      	beq.n	800a044 <_swilseek+0x16>
 800a0a2:	4404      	add	r4, r0
 800a0a4:	e7de      	b.n	800a064 <_swilseek+0x36>

0800a0a6 <_lseek>:
 800a0a6:	f7ff bfc2 	b.w	800a02e <_swilseek>

0800a0aa <_swiwrite>:
 800a0aa:	b530      	push	{r4, r5, lr}
 800a0ac:	b085      	sub	sp, #20
 800a0ae:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800a0b2:	9203      	str	r2, [sp, #12]
 800a0b4:	2405      	movs	r4, #5
 800a0b6:	ad01      	add	r5, sp, #4
 800a0b8:	4620      	mov	r0, r4
 800a0ba:	4629      	mov	r1, r5
 800a0bc:	beab      	bkpt	0x00ab
 800a0be:	4604      	mov	r4, r0
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	f7ff ff83 	bl	8009fcc <checkerror>
 800a0c6:	b005      	add	sp, #20
 800a0c8:	bd30      	pop	{r4, r5, pc}

0800a0ca <_write>:
 800a0ca:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a0cc:	4615      	mov	r5, r2
 800a0ce:	9101      	str	r1, [sp, #4]
 800a0d0:	f7ff ff54 	bl	8009f7c <findslot>
 800a0d4:	9901      	ldr	r1, [sp, #4]
 800a0d6:	4604      	mov	r4, r0
 800a0d8:	b930      	cbnz	r0, 800a0e8 <_write+0x1e>
 800a0da:	f000 f9f1 	bl	800a4c0 <__errno>
 800a0de:	2309      	movs	r3, #9
 800a0e0:	6003      	str	r3, [r0, #0]
 800a0e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0e6:	e012      	b.n	800a10e <_write+0x44>
 800a0e8:	6800      	ldr	r0, [r0, #0]
 800a0ea:	462a      	mov	r2, r5
 800a0ec:	f7ff ffdd 	bl	800a0aa <_swiwrite>
 800a0f0:	2800      	cmp	r0, #0
 800a0f2:	dbf6      	blt.n	800a0e2 <_write+0x18>
 800a0f4:	6862      	ldr	r2, [r4, #4]
 800a0f6:	1a2b      	subs	r3, r5, r0
 800a0f8:	441a      	add	r2, r3
 800a0fa:	42a8      	cmp	r0, r5
 800a0fc:	6062      	str	r2, [r4, #4]
 800a0fe:	d105      	bne.n	800a10c <_write+0x42>
 800a100:	2000      	movs	r0, #0
 800a102:	b003      	add	sp, #12
 800a104:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a108:	f7ff bf52 	b.w	8009fb0 <error>
 800a10c:	4618      	mov	r0, r3
 800a10e:	b003      	add	sp, #12
 800a110:	bd30      	pop	{r4, r5, pc}

0800a112 <_swiclose>:
 800a112:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a114:	2402      	movs	r4, #2
 800a116:	9001      	str	r0, [sp, #4]
 800a118:	ad01      	add	r5, sp, #4
 800a11a:	4620      	mov	r0, r4
 800a11c:	4629      	mov	r1, r5
 800a11e:	beab      	bkpt	0x00ab
 800a120:	4604      	mov	r4, r0
 800a122:	4620      	mov	r0, r4
 800a124:	f7ff ff52 	bl	8009fcc <checkerror>
 800a128:	b003      	add	sp, #12
 800a12a:	bd30      	pop	{r4, r5, pc}

0800a12c <_close>:
 800a12c:	b538      	push	{r3, r4, r5, lr}
 800a12e:	4605      	mov	r5, r0
 800a130:	f7ff ff24 	bl	8009f7c <findslot>
 800a134:	4604      	mov	r4, r0
 800a136:	b930      	cbnz	r0, 800a146 <_close+0x1a>
 800a138:	f000 f9c2 	bl	800a4c0 <__errno>
 800a13c:	2309      	movs	r3, #9
 800a13e:	6003      	str	r3, [r0, #0]
 800a140:	f04f 30ff 	mov.w	r0, #4294967295
 800a144:	bd38      	pop	{r3, r4, r5, pc}
 800a146:	3d01      	subs	r5, #1
 800a148:	2d01      	cmp	r5, #1
 800a14a:	d809      	bhi.n	800a160 <_close+0x34>
 800a14c:	4b09      	ldr	r3, [pc, #36]	; (800a174 <_close+0x48>)
 800a14e:	689a      	ldr	r2, [r3, #8]
 800a150:	691b      	ldr	r3, [r3, #16]
 800a152:	429a      	cmp	r2, r3
 800a154:	d104      	bne.n	800a160 <_close+0x34>
 800a156:	f04f 33ff 	mov.w	r3, #4294967295
 800a15a:	6003      	str	r3, [r0, #0]
 800a15c:	2000      	movs	r0, #0
 800a15e:	e7f1      	b.n	800a144 <_close+0x18>
 800a160:	6820      	ldr	r0, [r4, #0]
 800a162:	f7ff ffd6 	bl	800a112 <_swiclose>
 800a166:	2800      	cmp	r0, #0
 800a168:	d1ec      	bne.n	800a144 <_close+0x18>
 800a16a:	f04f 33ff 	mov.w	r3, #4294967295
 800a16e:	6023      	str	r3, [r4, #0]
 800a170:	e7e8      	b.n	800a144 <_close+0x18>
 800a172:	bf00      	nop
 800a174:	200050dc 	.word	0x200050dc

0800a178 <_swistat>:
 800a178:	b570      	push	{r4, r5, r6, lr}
 800a17a:	460c      	mov	r4, r1
 800a17c:	f7ff fefe 	bl	8009f7c <findslot>
 800a180:	4605      	mov	r5, r0
 800a182:	b930      	cbnz	r0, 800a192 <_swistat+0x1a>
 800a184:	f000 f99c 	bl	800a4c0 <__errno>
 800a188:	2309      	movs	r3, #9
 800a18a:	6003      	str	r3, [r0, #0]
 800a18c:	f04f 30ff 	mov.w	r0, #4294967295
 800a190:	bd70      	pop	{r4, r5, r6, pc}
 800a192:	6863      	ldr	r3, [r4, #4]
 800a194:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a198:	6063      	str	r3, [r4, #4]
 800a19a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a19e:	64a3      	str	r3, [r4, #72]	; 0x48
 800a1a0:	260c      	movs	r6, #12
 800a1a2:	4630      	mov	r0, r6
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	beab      	bkpt	0x00ab
 800a1a8:	4605      	mov	r5, r0
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	f7ff ff0e 	bl	8009fcc <checkerror>
 800a1b0:	1c43      	adds	r3, r0, #1
 800a1b2:	bf1c      	itt	ne
 800a1b4:	6120      	strne	r0, [r4, #16]
 800a1b6:	2000      	movne	r0, #0
 800a1b8:	e7ea      	b.n	800a190 <_swistat+0x18>

0800a1ba <_fstat>:
 800a1ba:	460b      	mov	r3, r1
 800a1bc:	b510      	push	{r4, lr}
 800a1be:	2100      	movs	r1, #0
 800a1c0:	4604      	mov	r4, r0
 800a1c2:	2258      	movs	r2, #88	; 0x58
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	f000 faac 	bl	800a722 <memset>
 800a1ca:	4601      	mov	r1, r0
 800a1cc:	4620      	mov	r0, r4
 800a1ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1d2:	f7ff bfd1 	b.w	800a178 <_swistat>

0800a1d6 <_stat>:
 800a1d6:	b538      	push	{r3, r4, r5, lr}
 800a1d8:	460d      	mov	r5, r1
 800a1da:	4604      	mov	r4, r0
 800a1dc:	2258      	movs	r2, #88	; 0x58
 800a1de:	2100      	movs	r1, #0
 800a1e0:	4628      	mov	r0, r5
 800a1e2:	f000 fa9e 	bl	800a722 <memset>
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	2100      	movs	r1, #0
 800a1ea:	f000 f811 	bl	800a210 <_swiopen>
 800a1ee:	1c43      	adds	r3, r0, #1
 800a1f0:	4604      	mov	r4, r0
 800a1f2:	d00b      	beq.n	800a20c <_stat+0x36>
 800a1f4:	686b      	ldr	r3, [r5, #4]
 800a1f6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800a1fa:	606b      	str	r3, [r5, #4]
 800a1fc:	4629      	mov	r1, r5
 800a1fe:	f7ff ffbb 	bl	800a178 <_swistat>
 800a202:	4605      	mov	r5, r0
 800a204:	4620      	mov	r0, r4
 800a206:	f7ff ff91 	bl	800a12c <_close>
 800a20a:	462c      	mov	r4, r5
 800a20c:	4620      	mov	r0, r4
 800a20e:	bd38      	pop	{r3, r4, r5, pc}

0800a210 <_swiopen>:
 800a210:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a214:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 800a2c0 <_swiopen+0xb0>
 800a218:	b097      	sub	sp, #92	; 0x5c
 800a21a:	4607      	mov	r7, r0
 800a21c:	460e      	mov	r6, r1
 800a21e:	2500      	movs	r5, #0
 800a220:	f858 4035 	ldr.w	r4, [r8, r5, lsl #3]
 800a224:	1c61      	adds	r1, r4, #1
 800a226:	d037      	beq.n	800a298 <_swiopen+0x88>
 800a228:	3501      	adds	r5, #1
 800a22a:	2d14      	cmp	r5, #20
 800a22c:	d1f8      	bne.n	800a220 <_swiopen+0x10>
 800a22e:	f000 f947 	bl	800a4c0 <__errno>
 800a232:	2318      	movs	r3, #24
 800a234:	6003      	str	r3, [r0, #0]
 800a236:	f04f 34ff 	mov.w	r4, #4294967295
 800a23a:	e03d      	b.n	800a2b8 <_swiopen+0xa8>
 800a23c:	f3c6 4400 	ubfx	r4, r6, #16, #1
 800a240:	f240 6301 	movw	r3, #1537	; 0x601
 800a244:	07b2      	lsls	r2, r6, #30
 800a246:	bf48      	it	mi
 800a248:	f044 0402 	orrmi.w	r4, r4, #2
 800a24c:	421e      	tst	r6, r3
 800a24e:	bf18      	it	ne
 800a250:	f044 0404 	orrne.w	r4, r4, #4
 800a254:	0733      	lsls	r3, r6, #28
 800a256:	bf48      	it	mi
 800a258:	f024 0404 	bicmi.w	r4, r4, #4
 800a25c:	4638      	mov	r0, r7
 800a25e:	bf48      	it	mi
 800a260:	f044 0408 	orrmi.w	r4, r4, #8
 800a264:	9700      	str	r7, [sp, #0]
 800a266:	f7f5 ffeb 	bl	8000240 <strlen>
 800a26a:	e9cd 4001 	strd	r4, r0, [sp, #4]
 800a26e:	2401      	movs	r4, #1
 800a270:	4620      	mov	r0, r4
 800a272:	4649      	mov	r1, r9
 800a274:	beab      	bkpt	0x00ab
 800a276:	4604      	mov	r4, r0
 800a278:	2c00      	cmp	r4, #0
 800a27a:	db08      	blt.n	800a28e <_swiopen+0x7e>
 800a27c:	f848 4035 	str.w	r4, [r8, r5, lsl #3]
 800a280:	eb08 08c5 	add.w	r8, r8, r5, lsl #3
 800a284:	2300      	movs	r3, #0
 800a286:	f8c8 3004 	str.w	r3, [r8, #4]
 800a28a:	462c      	mov	r4, r5
 800a28c:	e014      	b.n	800a2b8 <_swiopen+0xa8>
 800a28e:	4620      	mov	r0, r4
 800a290:	f7ff fe8e 	bl	8009fb0 <error>
 800a294:	4604      	mov	r4, r0
 800a296:	e00f      	b.n	800a2b8 <_swiopen+0xa8>
 800a298:	f406 6320 	and.w	r3, r6, #2560	; 0xa00
 800a29c:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800a2a0:	46e9      	mov	r9, sp
 800a2a2:	d1cb      	bne.n	800a23c <_swiopen+0x2c>
 800a2a4:	4649      	mov	r1, r9
 800a2a6:	4638      	mov	r0, r7
 800a2a8:	f7ff ff95 	bl	800a1d6 <_stat>
 800a2ac:	3001      	adds	r0, #1
 800a2ae:	d0c5      	beq.n	800a23c <_swiopen+0x2c>
 800a2b0:	f000 f906 	bl	800a4c0 <__errno>
 800a2b4:	2311      	movs	r3, #17
 800a2b6:	6003      	str	r3, [r0, #0]
 800a2b8:	4620      	mov	r0, r4
 800a2ba:	b017      	add	sp, #92	; 0x5c
 800a2bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a2c0:	200050dc 	.word	0x200050dc

0800a2c4 <_get_semihosting_exts>:
 800a2c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a2c8:	4606      	mov	r6, r0
 800a2ca:	460f      	mov	r7, r1
 800a2cc:	482a      	ldr	r0, [pc, #168]	; (800a378 <_get_semihosting_exts+0xb4>)
 800a2ce:	2100      	movs	r1, #0
 800a2d0:	4615      	mov	r5, r2
 800a2d2:	f7ff ff9d 	bl	800a210 <_swiopen>
 800a2d6:	462a      	mov	r2, r5
 800a2d8:	4604      	mov	r4, r0
 800a2da:	2100      	movs	r1, #0
 800a2dc:	4630      	mov	r0, r6
 800a2de:	f000 fa20 	bl	800a722 <memset>
 800a2e2:	1c63      	adds	r3, r4, #1
 800a2e4:	d016      	beq.n	800a314 <_get_semihosting_exts+0x50>
 800a2e6:	4620      	mov	r0, r4
 800a2e8:	f7ff fe48 	bl	8009f7c <findslot>
 800a2ec:	f04f 090c 	mov.w	r9, #12
 800a2f0:	4680      	mov	r8, r0
 800a2f2:	4648      	mov	r0, r9
 800a2f4:	4641      	mov	r1, r8
 800a2f6:	beab      	bkpt	0x00ab
 800a2f8:	4680      	mov	r8, r0
 800a2fa:	4640      	mov	r0, r8
 800a2fc:	f7ff fe66 	bl	8009fcc <checkerror>
 800a300:	2803      	cmp	r0, #3
 800a302:	dd02      	ble.n	800a30a <_get_semihosting_exts+0x46>
 800a304:	1ec3      	subs	r3, r0, #3
 800a306:	42ab      	cmp	r3, r5
 800a308:	dc08      	bgt.n	800a31c <_get_semihosting_exts+0x58>
 800a30a:	4620      	mov	r0, r4
 800a30c:	f7ff ff0e 	bl	800a12c <_close>
 800a310:	f04f 34ff 	mov.w	r4, #4294967295
 800a314:	4620      	mov	r0, r4
 800a316:	b003      	add	sp, #12
 800a318:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a31c:	2204      	movs	r2, #4
 800a31e:	eb0d 0102 	add.w	r1, sp, r2
 800a322:	4620      	mov	r0, r4
 800a324:	f7ff fe67 	bl	8009ff6 <_read>
 800a328:	2803      	cmp	r0, #3
 800a32a:	ddee      	ble.n	800a30a <_get_semihosting_exts+0x46>
 800a32c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a330:	2b53      	cmp	r3, #83	; 0x53
 800a332:	d1ea      	bne.n	800a30a <_get_semihosting_exts+0x46>
 800a334:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a338:	2b48      	cmp	r3, #72	; 0x48
 800a33a:	d1e6      	bne.n	800a30a <_get_semihosting_exts+0x46>
 800a33c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a340:	2b46      	cmp	r3, #70	; 0x46
 800a342:	d1e2      	bne.n	800a30a <_get_semihosting_exts+0x46>
 800a344:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a348:	2b42      	cmp	r3, #66	; 0x42
 800a34a:	d1de      	bne.n	800a30a <_get_semihosting_exts+0x46>
 800a34c:	2201      	movs	r2, #1
 800a34e:	4639      	mov	r1, r7
 800a350:	4620      	mov	r0, r4
 800a352:	f7ff fe6c 	bl	800a02e <_swilseek>
 800a356:	2800      	cmp	r0, #0
 800a358:	dbd7      	blt.n	800a30a <_get_semihosting_exts+0x46>
 800a35a:	462a      	mov	r2, r5
 800a35c:	4631      	mov	r1, r6
 800a35e:	4620      	mov	r0, r4
 800a360:	f7ff fe49 	bl	8009ff6 <_read>
 800a364:	4605      	mov	r5, r0
 800a366:	4620      	mov	r0, r4
 800a368:	f7ff fee0 	bl	800a12c <_close>
 800a36c:	4628      	mov	r0, r5
 800a36e:	f7ff fe2d 	bl	8009fcc <checkerror>
 800a372:	4604      	mov	r4, r0
 800a374:	e7ce      	b.n	800a314 <_get_semihosting_exts+0x50>
 800a376:	bf00      	nop
 800a378:	0800b76c 	.word	0x0800b76c

0800a37c <initialise_semihosting_exts>:
 800a37c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a37e:	4d0a      	ldr	r5, [pc, #40]	; (800a3a8 <initialise_semihosting_exts+0x2c>)
 800a380:	4c0a      	ldr	r4, [pc, #40]	; (800a3ac <initialise_semihosting_exts+0x30>)
 800a382:	2100      	movs	r1, #0
 800a384:	2201      	movs	r2, #1
 800a386:	a801      	add	r0, sp, #4
 800a388:	6029      	str	r1, [r5, #0]
 800a38a:	6022      	str	r2, [r4, #0]
 800a38c:	f7ff ff9a 	bl	800a2c4 <_get_semihosting_exts>
 800a390:	2800      	cmp	r0, #0
 800a392:	dd07      	ble.n	800a3a4 <initialise_semihosting_exts+0x28>
 800a394:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a398:	f003 0201 	and.w	r2, r3, #1
 800a39c:	f003 0302 	and.w	r3, r3, #2
 800a3a0:	602a      	str	r2, [r5, #0]
 800a3a2:	6023      	str	r3, [r4, #0]
 800a3a4:	b003      	add	sp, #12
 800a3a6:	bd30      	pop	{r4, r5, pc}
 800a3a8:	20000014 	.word	0x20000014
 800a3ac:	20000018 	.word	0x20000018

0800a3b0 <_has_ext_stdout_stderr>:
 800a3b0:	b510      	push	{r4, lr}
 800a3b2:	4c04      	ldr	r4, [pc, #16]	; (800a3c4 <_has_ext_stdout_stderr+0x14>)
 800a3b4:	6823      	ldr	r3, [r4, #0]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	da01      	bge.n	800a3be <_has_ext_stdout_stderr+0xe>
 800a3ba:	f7ff ffdf 	bl	800a37c <initialise_semihosting_exts>
 800a3be:	6820      	ldr	r0, [r4, #0]
 800a3c0:	bd10      	pop	{r4, pc}
 800a3c2:	bf00      	nop
 800a3c4:	20000018 	.word	0x20000018

0800a3c8 <initialise_monitor_handles>:
 800a3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3cc:	b085      	sub	sp, #20
 800a3ce:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800a480 <initialise_monitor_handles+0xb8>
 800a3d2:	f8cd 9004 	str.w	r9, [sp, #4]
 800a3d6:	2303      	movs	r3, #3
 800a3d8:	2400      	movs	r4, #0
 800a3da:	9303      	str	r3, [sp, #12]
 800a3dc:	af01      	add	r7, sp, #4
 800a3de:	9402      	str	r4, [sp, #8]
 800a3e0:	2501      	movs	r5, #1
 800a3e2:	4628      	mov	r0, r5
 800a3e4:	4639      	mov	r1, r7
 800a3e6:	beab      	bkpt	0x00ab
 800a3e8:	4605      	mov	r5, r0
 800a3ea:	f8df 8098 	ldr.w	r8, [pc, #152]	; 800a484 <initialise_monitor_handles+0xbc>
 800a3ee:	4623      	mov	r3, r4
 800a3f0:	4c20      	ldr	r4, [pc, #128]	; (800a474 <initialise_monitor_handles+0xac>)
 800a3f2:	f8c8 5000 	str.w	r5, [r8]
 800a3f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a3fa:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 800a3fe:	3301      	adds	r3, #1
 800a400:	2b14      	cmp	r3, #20
 800a402:	d1fa      	bne.n	800a3fa <initialise_monitor_handles+0x32>
 800a404:	f7ff ffd4 	bl	800a3b0 <_has_ext_stdout_stderr>
 800a408:	4d1b      	ldr	r5, [pc, #108]	; (800a478 <initialise_monitor_handles+0xb0>)
 800a40a:	b1d0      	cbz	r0, 800a442 <initialise_monitor_handles+0x7a>
 800a40c:	f04f 0a03 	mov.w	sl, #3
 800a410:	2304      	movs	r3, #4
 800a412:	f8cd 9004 	str.w	r9, [sp, #4]
 800a416:	2601      	movs	r6, #1
 800a418:	f8cd a00c 	str.w	sl, [sp, #12]
 800a41c:	9302      	str	r3, [sp, #8]
 800a41e:	4630      	mov	r0, r6
 800a420:	4639      	mov	r1, r7
 800a422:	beab      	bkpt	0x00ab
 800a424:	4683      	mov	fp, r0
 800a426:	4b15      	ldr	r3, [pc, #84]	; (800a47c <initialise_monitor_handles+0xb4>)
 800a428:	f8cd 9004 	str.w	r9, [sp, #4]
 800a42c:	f8c3 b000 	str.w	fp, [r3]
 800a430:	2308      	movs	r3, #8
 800a432:	f8cd a00c 	str.w	sl, [sp, #12]
 800a436:	9302      	str	r3, [sp, #8]
 800a438:	4630      	mov	r0, r6
 800a43a:	4639      	mov	r1, r7
 800a43c:	beab      	bkpt	0x00ab
 800a43e:	4606      	mov	r6, r0
 800a440:	602e      	str	r6, [r5, #0]
 800a442:	682b      	ldr	r3, [r5, #0]
 800a444:	3301      	adds	r3, #1
 800a446:	bf02      	ittt	eq
 800a448:	4b0c      	ldreq	r3, [pc, #48]	; (800a47c <initialise_monitor_handles+0xb4>)
 800a44a:	681b      	ldreq	r3, [r3, #0]
 800a44c:	602b      	streq	r3, [r5, #0]
 800a44e:	2600      	movs	r6, #0
 800a450:	f8d8 3000 	ldr.w	r3, [r8]
 800a454:	6023      	str	r3, [r4, #0]
 800a456:	6066      	str	r6, [r4, #4]
 800a458:	f7ff ffaa 	bl	800a3b0 <_has_ext_stdout_stderr>
 800a45c:	b130      	cbz	r0, 800a46c <initialise_monitor_handles+0xa4>
 800a45e:	4b07      	ldr	r3, [pc, #28]	; (800a47c <initialise_monitor_handles+0xb4>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	e9c4 3602 	strd	r3, r6, [r4, #8]
 800a466:	682b      	ldr	r3, [r5, #0]
 800a468:	e9c4 3604 	strd	r3, r6, [r4, #16]
 800a46c:	b005      	add	sp, #20
 800a46e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a472:	bf00      	nop
 800a474:	200050dc 	.word	0x200050dc
 800a478:	200050d0 	.word	0x200050d0
 800a47c:	200050d8 	.word	0x200050d8
 800a480:	0800b782 	.word	0x0800b782
 800a484:	200050d4 	.word	0x200050d4

0800a488 <_isatty>:
 800a488:	b570      	push	{r4, r5, r6, lr}
 800a48a:	f7ff fd77 	bl	8009f7c <findslot>
 800a48e:	2509      	movs	r5, #9
 800a490:	4604      	mov	r4, r0
 800a492:	b920      	cbnz	r0, 800a49e <_isatty+0x16>
 800a494:	f000 f814 	bl	800a4c0 <__errno>
 800a498:	6005      	str	r5, [r0, #0]
 800a49a:	4620      	mov	r0, r4
 800a49c:	bd70      	pop	{r4, r5, r6, pc}
 800a49e:	4628      	mov	r0, r5
 800a4a0:	4621      	mov	r1, r4
 800a4a2:	beab      	bkpt	0x00ab
 800a4a4:	4604      	mov	r4, r0
 800a4a6:	2c01      	cmp	r4, #1
 800a4a8:	d0f7      	beq.n	800a49a <_isatty+0x12>
 800a4aa:	f000 f809 	bl	800a4c0 <__errno>
 800a4ae:	2400      	movs	r4, #0
 800a4b0:	4605      	mov	r5, r0
 800a4b2:	2613      	movs	r6, #19
 800a4b4:	4630      	mov	r0, r6
 800a4b6:	4621      	mov	r1, r4
 800a4b8:	beab      	bkpt	0x00ab
 800a4ba:	4606      	mov	r6, r0
 800a4bc:	602e      	str	r6, [r5, #0]
 800a4be:	e7ec      	b.n	800a49a <_isatty+0x12>

0800a4c0 <__errno>:
 800a4c0:	4b01      	ldr	r3, [pc, #4]	; (800a4c8 <__errno+0x8>)
 800a4c2:	6818      	ldr	r0, [r3, #0]
 800a4c4:	4770      	bx	lr
 800a4c6:	bf00      	nop
 800a4c8:	2000001c 	.word	0x2000001c

0800a4cc <std>:
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	b510      	push	{r4, lr}
 800a4d0:	4604      	mov	r4, r0
 800a4d2:	e9c0 3300 	strd	r3, r3, [r0]
 800a4d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4da:	6083      	str	r3, [r0, #8]
 800a4dc:	8181      	strh	r1, [r0, #12]
 800a4de:	6643      	str	r3, [r0, #100]	; 0x64
 800a4e0:	81c2      	strh	r2, [r0, #14]
 800a4e2:	6183      	str	r3, [r0, #24]
 800a4e4:	4619      	mov	r1, r3
 800a4e6:	2208      	movs	r2, #8
 800a4e8:	305c      	adds	r0, #92	; 0x5c
 800a4ea:	f000 f91a 	bl	800a722 <memset>
 800a4ee:	4b05      	ldr	r3, [pc, #20]	; (800a504 <std+0x38>)
 800a4f0:	6263      	str	r3, [r4, #36]	; 0x24
 800a4f2:	4b05      	ldr	r3, [pc, #20]	; (800a508 <std+0x3c>)
 800a4f4:	62a3      	str	r3, [r4, #40]	; 0x28
 800a4f6:	4b05      	ldr	r3, [pc, #20]	; (800a50c <std+0x40>)
 800a4f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a4fa:	4b05      	ldr	r3, [pc, #20]	; (800a510 <std+0x44>)
 800a4fc:	6224      	str	r4, [r4, #32]
 800a4fe:	6323      	str	r3, [r4, #48]	; 0x30
 800a500:	bd10      	pop	{r4, pc}
 800a502:	bf00      	nop
 800a504:	0800aa6d 	.word	0x0800aa6d
 800a508:	0800aa8f 	.word	0x0800aa8f
 800a50c:	0800aac7 	.word	0x0800aac7
 800a510:	0800aaeb 	.word	0x0800aaeb

0800a514 <_cleanup_r>:
 800a514:	4901      	ldr	r1, [pc, #4]	; (800a51c <_cleanup_r+0x8>)
 800a516:	f000 b8af 	b.w	800a678 <_fwalk_reent>
 800a51a:	bf00      	nop
 800a51c:	0800adc5 	.word	0x0800adc5

0800a520 <__sfmoreglue>:
 800a520:	b570      	push	{r4, r5, r6, lr}
 800a522:	2268      	movs	r2, #104	; 0x68
 800a524:	1e4d      	subs	r5, r1, #1
 800a526:	4355      	muls	r5, r2
 800a528:	460e      	mov	r6, r1
 800a52a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a52e:	f000 f921 	bl	800a774 <_malloc_r>
 800a532:	4604      	mov	r4, r0
 800a534:	b140      	cbz	r0, 800a548 <__sfmoreglue+0x28>
 800a536:	2100      	movs	r1, #0
 800a538:	e9c0 1600 	strd	r1, r6, [r0]
 800a53c:	300c      	adds	r0, #12
 800a53e:	60a0      	str	r0, [r4, #8]
 800a540:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a544:	f000 f8ed 	bl	800a722 <memset>
 800a548:	4620      	mov	r0, r4
 800a54a:	bd70      	pop	{r4, r5, r6, pc}

0800a54c <__sfp_lock_acquire>:
 800a54c:	4801      	ldr	r0, [pc, #4]	; (800a554 <__sfp_lock_acquire+0x8>)
 800a54e:	f000 b8d8 	b.w	800a702 <__retarget_lock_acquire_recursive>
 800a552:	bf00      	nop
 800a554:	2000517d 	.word	0x2000517d

0800a558 <__sfp_lock_release>:
 800a558:	4801      	ldr	r0, [pc, #4]	; (800a560 <__sfp_lock_release+0x8>)
 800a55a:	f000 b8d3 	b.w	800a704 <__retarget_lock_release_recursive>
 800a55e:	bf00      	nop
 800a560:	2000517d 	.word	0x2000517d

0800a564 <__sinit_lock_acquire>:
 800a564:	4801      	ldr	r0, [pc, #4]	; (800a56c <__sinit_lock_acquire+0x8>)
 800a566:	f000 b8cc 	b.w	800a702 <__retarget_lock_acquire_recursive>
 800a56a:	bf00      	nop
 800a56c:	2000517e 	.word	0x2000517e

0800a570 <__sinit_lock_release>:
 800a570:	4801      	ldr	r0, [pc, #4]	; (800a578 <__sinit_lock_release+0x8>)
 800a572:	f000 b8c7 	b.w	800a704 <__retarget_lock_release_recursive>
 800a576:	bf00      	nop
 800a578:	2000517e 	.word	0x2000517e

0800a57c <__sinit>:
 800a57c:	b510      	push	{r4, lr}
 800a57e:	4604      	mov	r4, r0
 800a580:	f7ff fff0 	bl	800a564 <__sinit_lock_acquire>
 800a584:	69a3      	ldr	r3, [r4, #24]
 800a586:	b11b      	cbz	r3, 800a590 <__sinit+0x14>
 800a588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a58c:	f7ff bff0 	b.w	800a570 <__sinit_lock_release>
 800a590:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a594:	6523      	str	r3, [r4, #80]	; 0x50
 800a596:	4b13      	ldr	r3, [pc, #76]	; (800a5e4 <__sinit+0x68>)
 800a598:	4a13      	ldr	r2, [pc, #76]	; (800a5e8 <__sinit+0x6c>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a59e:	42a3      	cmp	r3, r4
 800a5a0:	bf04      	itt	eq
 800a5a2:	2301      	moveq	r3, #1
 800a5a4:	61a3      	streq	r3, [r4, #24]
 800a5a6:	4620      	mov	r0, r4
 800a5a8:	f000 f820 	bl	800a5ec <__sfp>
 800a5ac:	6060      	str	r0, [r4, #4]
 800a5ae:	4620      	mov	r0, r4
 800a5b0:	f000 f81c 	bl	800a5ec <__sfp>
 800a5b4:	60a0      	str	r0, [r4, #8]
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	f000 f818 	bl	800a5ec <__sfp>
 800a5bc:	2200      	movs	r2, #0
 800a5be:	60e0      	str	r0, [r4, #12]
 800a5c0:	2104      	movs	r1, #4
 800a5c2:	6860      	ldr	r0, [r4, #4]
 800a5c4:	f7ff ff82 	bl	800a4cc <std>
 800a5c8:	68a0      	ldr	r0, [r4, #8]
 800a5ca:	2201      	movs	r2, #1
 800a5cc:	2109      	movs	r1, #9
 800a5ce:	f7ff ff7d 	bl	800a4cc <std>
 800a5d2:	68e0      	ldr	r0, [r4, #12]
 800a5d4:	2202      	movs	r2, #2
 800a5d6:	2112      	movs	r1, #18
 800a5d8:	f7ff ff78 	bl	800a4cc <std>
 800a5dc:	2301      	movs	r3, #1
 800a5de:	61a3      	str	r3, [r4, #24]
 800a5e0:	e7d2      	b.n	800a588 <__sinit+0xc>
 800a5e2:	bf00      	nop
 800a5e4:	0800b7e8 	.word	0x0800b7e8
 800a5e8:	0800a515 	.word	0x0800a515

0800a5ec <__sfp>:
 800a5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ee:	4607      	mov	r7, r0
 800a5f0:	f7ff ffac 	bl	800a54c <__sfp_lock_acquire>
 800a5f4:	4b1e      	ldr	r3, [pc, #120]	; (800a670 <__sfp+0x84>)
 800a5f6:	681e      	ldr	r6, [r3, #0]
 800a5f8:	69b3      	ldr	r3, [r6, #24]
 800a5fa:	b913      	cbnz	r3, 800a602 <__sfp+0x16>
 800a5fc:	4630      	mov	r0, r6
 800a5fe:	f7ff ffbd 	bl	800a57c <__sinit>
 800a602:	3648      	adds	r6, #72	; 0x48
 800a604:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a608:	3b01      	subs	r3, #1
 800a60a:	d503      	bpl.n	800a614 <__sfp+0x28>
 800a60c:	6833      	ldr	r3, [r6, #0]
 800a60e:	b30b      	cbz	r3, 800a654 <__sfp+0x68>
 800a610:	6836      	ldr	r6, [r6, #0]
 800a612:	e7f7      	b.n	800a604 <__sfp+0x18>
 800a614:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a618:	b9d5      	cbnz	r5, 800a650 <__sfp+0x64>
 800a61a:	4b16      	ldr	r3, [pc, #88]	; (800a674 <__sfp+0x88>)
 800a61c:	60e3      	str	r3, [r4, #12]
 800a61e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a622:	6665      	str	r5, [r4, #100]	; 0x64
 800a624:	f000 f86c 	bl	800a700 <__retarget_lock_init_recursive>
 800a628:	f7ff ff96 	bl	800a558 <__sfp_lock_release>
 800a62c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a630:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a634:	6025      	str	r5, [r4, #0]
 800a636:	61a5      	str	r5, [r4, #24]
 800a638:	2208      	movs	r2, #8
 800a63a:	4629      	mov	r1, r5
 800a63c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a640:	f000 f86f 	bl	800a722 <memset>
 800a644:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a648:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a64c:	4620      	mov	r0, r4
 800a64e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a650:	3468      	adds	r4, #104	; 0x68
 800a652:	e7d9      	b.n	800a608 <__sfp+0x1c>
 800a654:	2104      	movs	r1, #4
 800a656:	4638      	mov	r0, r7
 800a658:	f7ff ff62 	bl	800a520 <__sfmoreglue>
 800a65c:	4604      	mov	r4, r0
 800a65e:	6030      	str	r0, [r6, #0]
 800a660:	2800      	cmp	r0, #0
 800a662:	d1d5      	bne.n	800a610 <__sfp+0x24>
 800a664:	f7ff ff78 	bl	800a558 <__sfp_lock_release>
 800a668:	230c      	movs	r3, #12
 800a66a:	603b      	str	r3, [r7, #0]
 800a66c:	e7ee      	b.n	800a64c <__sfp+0x60>
 800a66e:	bf00      	nop
 800a670:	0800b7e8 	.word	0x0800b7e8
 800a674:	ffff0001 	.word	0xffff0001

0800a678 <_fwalk_reent>:
 800a678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a67c:	4606      	mov	r6, r0
 800a67e:	4688      	mov	r8, r1
 800a680:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a684:	2700      	movs	r7, #0
 800a686:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a68a:	f1b9 0901 	subs.w	r9, r9, #1
 800a68e:	d505      	bpl.n	800a69c <_fwalk_reent+0x24>
 800a690:	6824      	ldr	r4, [r4, #0]
 800a692:	2c00      	cmp	r4, #0
 800a694:	d1f7      	bne.n	800a686 <_fwalk_reent+0xe>
 800a696:	4638      	mov	r0, r7
 800a698:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a69c:	89ab      	ldrh	r3, [r5, #12]
 800a69e:	2b01      	cmp	r3, #1
 800a6a0:	d907      	bls.n	800a6b2 <_fwalk_reent+0x3a>
 800a6a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a6a6:	3301      	adds	r3, #1
 800a6a8:	d003      	beq.n	800a6b2 <_fwalk_reent+0x3a>
 800a6aa:	4629      	mov	r1, r5
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	47c0      	blx	r8
 800a6b0:	4307      	orrs	r7, r0
 800a6b2:	3568      	adds	r5, #104	; 0x68
 800a6b4:	e7e9      	b.n	800a68a <_fwalk_reent+0x12>
	...

0800a6b8 <__libc_init_array>:
 800a6b8:	b570      	push	{r4, r5, r6, lr}
 800a6ba:	4d0d      	ldr	r5, [pc, #52]	; (800a6f0 <__libc_init_array+0x38>)
 800a6bc:	4c0d      	ldr	r4, [pc, #52]	; (800a6f4 <__libc_init_array+0x3c>)
 800a6be:	1b64      	subs	r4, r4, r5
 800a6c0:	10a4      	asrs	r4, r4, #2
 800a6c2:	2600      	movs	r6, #0
 800a6c4:	42a6      	cmp	r6, r4
 800a6c6:	d109      	bne.n	800a6dc <__libc_init_array+0x24>
 800a6c8:	4d0b      	ldr	r5, [pc, #44]	; (800a6f8 <__libc_init_array+0x40>)
 800a6ca:	4c0c      	ldr	r4, [pc, #48]	; (800a6fc <__libc_init_array+0x44>)
 800a6cc:	f000 ffa8 	bl	800b620 <_init>
 800a6d0:	1b64      	subs	r4, r4, r5
 800a6d2:	10a4      	asrs	r4, r4, #2
 800a6d4:	2600      	movs	r6, #0
 800a6d6:	42a6      	cmp	r6, r4
 800a6d8:	d105      	bne.n	800a6e6 <__libc_init_array+0x2e>
 800a6da:	bd70      	pop	{r4, r5, r6, pc}
 800a6dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6e0:	4798      	blx	r3
 800a6e2:	3601      	adds	r6, #1
 800a6e4:	e7ee      	b.n	800a6c4 <__libc_init_array+0xc>
 800a6e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6ea:	4798      	blx	r3
 800a6ec:	3601      	adds	r6, #1
 800a6ee:	e7f2      	b.n	800a6d6 <__libc_init_array+0x1e>
 800a6f0:	0800b828 	.word	0x0800b828
 800a6f4:	0800b828 	.word	0x0800b828
 800a6f8:	0800b828 	.word	0x0800b828
 800a6fc:	0800b82c 	.word	0x0800b82c

0800a700 <__retarget_lock_init_recursive>:
 800a700:	4770      	bx	lr

0800a702 <__retarget_lock_acquire_recursive>:
 800a702:	4770      	bx	lr

0800a704 <__retarget_lock_release_recursive>:
 800a704:	4770      	bx	lr

0800a706 <memcpy>:
 800a706:	440a      	add	r2, r1
 800a708:	4291      	cmp	r1, r2
 800a70a:	f100 33ff 	add.w	r3, r0, #4294967295
 800a70e:	d100      	bne.n	800a712 <memcpy+0xc>
 800a710:	4770      	bx	lr
 800a712:	b510      	push	{r4, lr}
 800a714:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a718:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a71c:	4291      	cmp	r1, r2
 800a71e:	d1f9      	bne.n	800a714 <memcpy+0xe>
 800a720:	bd10      	pop	{r4, pc}

0800a722 <memset>:
 800a722:	4402      	add	r2, r0
 800a724:	4603      	mov	r3, r0
 800a726:	4293      	cmp	r3, r2
 800a728:	d100      	bne.n	800a72c <memset+0xa>
 800a72a:	4770      	bx	lr
 800a72c:	f803 1b01 	strb.w	r1, [r3], #1
 800a730:	e7f9      	b.n	800a726 <memset+0x4>
	...

0800a734 <sbrk_aligned>:
 800a734:	b570      	push	{r4, r5, r6, lr}
 800a736:	4e0e      	ldr	r6, [pc, #56]	; (800a770 <sbrk_aligned+0x3c>)
 800a738:	460c      	mov	r4, r1
 800a73a:	6831      	ldr	r1, [r6, #0]
 800a73c:	4605      	mov	r5, r0
 800a73e:	b911      	cbnz	r1, 800a746 <sbrk_aligned+0x12>
 800a740:	f000 f984 	bl	800aa4c <_sbrk_r>
 800a744:	6030      	str	r0, [r6, #0]
 800a746:	4621      	mov	r1, r4
 800a748:	4628      	mov	r0, r5
 800a74a:	f000 f97f 	bl	800aa4c <_sbrk_r>
 800a74e:	1c43      	adds	r3, r0, #1
 800a750:	d00a      	beq.n	800a768 <sbrk_aligned+0x34>
 800a752:	1cc4      	adds	r4, r0, #3
 800a754:	f024 0403 	bic.w	r4, r4, #3
 800a758:	42a0      	cmp	r0, r4
 800a75a:	d007      	beq.n	800a76c <sbrk_aligned+0x38>
 800a75c:	1a21      	subs	r1, r4, r0
 800a75e:	4628      	mov	r0, r5
 800a760:	f000 f974 	bl	800aa4c <_sbrk_r>
 800a764:	3001      	adds	r0, #1
 800a766:	d101      	bne.n	800a76c <sbrk_aligned+0x38>
 800a768:	f04f 34ff 	mov.w	r4, #4294967295
 800a76c:	4620      	mov	r0, r4
 800a76e:	bd70      	pop	{r4, r5, r6, pc}
 800a770:	20005184 	.word	0x20005184

0800a774 <_malloc_r>:
 800a774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a778:	1ccd      	adds	r5, r1, #3
 800a77a:	f025 0503 	bic.w	r5, r5, #3
 800a77e:	3508      	adds	r5, #8
 800a780:	2d0c      	cmp	r5, #12
 800a782:	bf38      	it	cc
 800a784:	250c      	movcc	r5, #12
 800a786:	2d00      	cmp	r5, #0
 800a788:	4607      	mov	r7, r0
 800a78a:	db01      	blt.n	800a790 <_malloc_r+0x1c>
 800a78c:	42a9      	cmp	r1, r5
 800a78e:	d905      	bls.n	800a79c <_malloc_r+0x28>
 800a790:	230c      	movs	r3, #12
 800a792:	603b      	str	r3, [r7, #0]
 800a794:	2600      	movs	r6, #0
 800a796:	4630      	mov	r0, r6
 800a798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a79c:	4e2e      	ldr	r6, [pc, #184]	; (800a858 <_malloc_r+0xe4>)
 800a79e:	f000 fbc5 	bl	800af2c <__malloc_lock>
 800a7a2:	6833      	ldr	r3, [r6, #0]
 800a7a4:	461c      	mov	r4, r3
 800a7a6:	bb34      	cbnz	r4, 800a7f6 <_malloc_r+0x82>
 800a7a8:	4629      	mov	r1, r5
 800a7aa:	4638      	mov	r0, r7
 800a7ac:	f7ff ffc2 	bl	800a734 <sbrk_aligned>
 800a7b0:	1c43      	adds	r3, r0, #1
 800a7b2:	4604      	mov	r4, r0
 800a7b4:	d14d      	bne.n	800a852 <_malloc_r+0xde>
 800a7b6:	6834      	ldr	r4, [r6, #0]
 800a7b8:	4626      	mov	r6, r4
 800a7ba:	2e00      	cmp	r6, #0
 800a7bc:	d140      	bne.n	800a840 <_malloc_r+0xcc>
 800a7be:	6823      	ldr	r3, [r4, #0]
 800a7c0:	4631      	mov	r1, r6
 800a7c2:	4638      	mov	r0, r7
 800a7c4:	eb04 0803 	add.w	r8, r4, r3
 800a7c8:	f000 f940 	bl	800aa4c <_sbrk_r>
 800a7cc:	4580      	cmp	r8, r0
 800a7ce:	d13a      	bne.n	800a846 <_malloc_r+0xd2>
 800a7d0:	6821      	ldr	r1, [r4, #0]
 800a7d2:	3503      	adds	r5, #3
 800a7d4:	1a6d      	subs	r5, r5, r1
 800a7d6:	f025 0503 	bic.w	r5, r5, #3
 800a7da:	3508      	adds	r5, #8
 800a7dc:	2d0c      	cmp	r5, #12
 800a7de:	bf38      	it	cc
 800a7e0:	250c      	movcc	r5, #12
 800a7e2:	4629      	mov	r1, r5
 800a7e4:	4638      	mov	r0, r7
 800a7e6:	f7ff ffa5 	bl	800a734 <sbrk_aligned>
 800a7ea:	3001      	adds	r0, #1
 800a7ec:	d02b      	beq.n	800a846 <_malloc_r+0xd2>
 800a7ee:	6823      	ldr	r3, [r4, #0]
 800a7f0:	442b      	add	r3, r5
 800a7f2:	6023      	str	r3, [r4, #0]
 800a7f4:	e00e      	b.n	800a814 <_malloc_r+0xa0>
 800a7f6:	6822      	ldr	r2, [r4, #0]
 800a7f8:	1b52      	subs	r2, r2, r5
 800a7fa:	d41e      	bmi.n	800a83a <_malloc_r+0xc6>
 800a7fc:	2a0b      	cmp	r2, #11
 800a7fe:	d916      	bls.n	800a82e <_malloc_r+0xba>
 800a800:	1961      	adds	r1, r4, r5
 800a802:	42a3      	cmp	r3, r4
 800a804:	6025      	str	r5, [r4, #0]
 800a806:	bf18      	it	ne
 800a808:	6059      	strne	r1, [r3, #4]
 800a80a:	6863      	ldr	r3, [r4, #4]
 800a80c:	bf08      	it	eq
 800a80e:	6031      	streq	r1, [r6, #0]
 800a810:	5162      	str	r2, [r4, r5]
 800a812:	604b      	str	r3, [r1, #4]
 800a814:	4638      	mov	r0, r7
 800a816:	f104 060b 	add.w	r6, r4, #11
 800a81a:	f000 fb8d 	bl	800af38 <__malloc_unlock>
 800a81e:	f026 0607 	bic.w	r6, r6, #7
 800a822:	1d23      	adds	r3, r4, #4
 800a824:	1af2      	subs	r2, r6, r3
 800a826:	d0b6      	beq.n	800a796 <_malloc_r+0x22>
 800a828:	1b9b      	subs	r3, r3, r6
 800a82a:	50a3      	str	r3, [r4, r2]
 800a82c:	e7b3      	b.n	800a796 <_malloc_r+0x22>
 800a82e:	6862      	ldr	r2, [r4, #4]
 800a830:	42a3      	cmp	r3, r4
 800a832:	bf0c      	ite	eq
 800a834:	6032      	streq	r2, [r6, #0]
 800a836:	605a      	strne	r2, [r3, #4]
 800a838:	e7ec      	b.n	800a814 <_malloc_r+0xa0>
 800a83a:	4623      	mov	r3, r4
 800a83c:	6864      	ldr	r4, [r4, #4]
 800a83e:	e7b2      	b.n	800a7a6 <_malloc_r+0x32>
 800a840:	4634      	mov	r4, r6
 800a842:	6876      	ldr	r6, [r6, #4]
 800a844:	e7b9      	b.n	800a7ba <_malloc_r+0x46>
 800a846:	230c      	movs	r3, #12
 800a848:	603b      	str	r3, [r7, #0]
 800a84a:	4638      	mov	r0, r7
 800a84c:	f000 fb74 	bl	800af38 <__malloc_unlock>
 800a850:	e7a1      	b.n	800a796 <_malloc_r+0x22>
 800a852:	6025      	str	r5, [r4, #0]
 800a854:	e7de      	b.n	800a814 <_malloc_r+0xa0>
 800a856:	bf00      	nop
 800a858:	20005180 	.word	0x20005180

0800a85c <iprintf>:
 800a85c:	b40f      	push	{r0, r1, r2, r3}
 800a85e:	4b0a      	ldr	r3, [pc, #40]	; (800a888 <iprintf+0x2c>)
 800a860:	b513      	push	{r0, r1, r4, lr}
 800a862:	681c      	ldr	r4, [r3, #0]
 800a864:	b124      	cbz	r4, 800a870 <iprintf+0x14>
 800a866:	69a3      	ldr	r3, [r4, #24]
 800a868:	b913      	cbnz	r3, 800a870 <iprintf+0x14>
 800a86a:	4620      	mov	r0, r4
 800a86c:	f7ff fe86 	bl	800a57c <__sinit>
 800a870:	ab05      	add	r3, sp, #20
 800a872:	9a04      	ldr	r2, [sp, #16]
 800a874:	68a1      	ldr	r1, [r4, #8]
 800a876:	9301      	str	r3, [sp, #4]
 800a878:	4620      	mov	r0, r4
 800a87a:	f000 fbd9 	bl	800b030 <_vfiprintf_r>
 800a87e:	b002      	add	sp, #8
 800a880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a884:	b004      	add	sp, #16
 800a886:	4770      	bx	lr
 800a888:	2000001c 	.word	0x2000001c

0800a88c <_puts_r>:
 800a88c:	b570      	push	{r4, r5, r6, lr}
 800a88e:	460e      	mov	r6, r1
 800a890:	4605      	mov	r5, r0
 800a892:	b118      	cbz	r0, 800a89c <_puts_r+0x10>
 800a894:	6983      	ldr	r3, [r0, #24]
 800a896:	b90b      	cbnz	r3, 800a89c <_puts_r+0x10>
 800a898:	f7ff fe70 	bl	800a57c <__sinit>
 800a89c:	69ab      	ldr	r3, [r5, #24]
 800a89e:	68ac      	ldr	r4, [r5, #8]
 800a8a0:	b913      	cbnz	r3, 800a8a8 <_puts_r+0x1c>
 800a8a2:	4628      	mov	r0, r5
 800a8a4:	f7ff fe6a 	bl	800a57c <__sinit>
 800a8a8:	4b2c      	ldr	r3, [pc, #176]	; (800a95c <_puts_r+0xd0>)
 800a8aa:	429c      	cmp	r4, r3
 800a8ac:	d120      	bne.n	800a8f0 <_puts_r+0x64>
 800a8ae:	686c      	ldr	r4, [r5, #4]
 800a8b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a8b2:	07db      	lsls	r3, r3, #31
 800a8b4:	d405      	bmi.n	800a8c2 <_puts_r+0x36>
 800a8b6:	89a3      	ldrh	r3, [r4, #12]
 800a8b8:	0598      	lsls	r0, r3, #22
 800a8ba:	d402      	bmi.n	800a8c2 <_puts_r+0x36>
 800a8bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a8be:	f7ff ff20 	bl	800a702 <__retarget_lock_acquire_recursive>
 800a8c2:	89a3      	ldrh	r3, [r4, #12]
 800a8c4:	0719      	lsls	r1, r3, #28
 800a8c6:	d51d      	bpl.n	800a904 <_puts_r+0x78>
 800a8c8:	6923      	ldr	r3, [r4, #16]
 800a8ca:	b1db      	cbz	r3, 800a904 <_puts_r+0x78>
 800a8cc:	3e01      	subs	r6, #1
 800a8ce:	68a3      	ldr	r3, [r4, #8]
 800a8d0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a8d4:	3b01      	subs	r3, #1
 800a8d6:	60a3      	str	r3, [r4, #8]
 800a8d8:	bb39      	cbnz	r1, 800a92a <_puts_r+0x9e>
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	da38      	bge.n	800a950 <_puts_r+0xc4>
 800a8de:	4622      	mov	r2, r4
 800a8e0:	210a      	movs	r1, #10
 800a8e2:	4628      	mov	r0, r5
 800a8e4:	f000 f906 	bl	800aaf4 <__swbuf_r>
 800a8e8:	3001      	adds	r0, #1
 800a8ea:	d011      	beq.n	800a910 <_puts_r+0x84>
 800a8ec:	250a      	movs	r5, #10
 800a8ee:	e011      	b.n	800a914 <_puts_r+0x88>
 800a8f0:	4b1b      	ldr	r3, [pc, #108]	; (800a960 <_puts_r+0xd4>)
 800a8f2:	429c      	cmp	r4, r3
 800a8f4:	d101      	bne.n	800a8fa <_puts_r+0x6e>
 800a8f6:	68ac      	ldr	r4, [r5, #8]
 800a8f8:	e7da      	b.n	800a8b0 <_puts_r+0x24>
 800a8fa:	4b1a      	ldr	r3, [pc, #104]	; (800a964 <_puts_r+0xd8>)
 800a8fc:	429c      	cmp	r4, r3
 800a8fe:	bf08      	it	eq
 800a900:	68ec      	ldreq	r4, [r5, #12]
 800a902:	e7d5      	b.n	800a8b0 <_puts_r+0x24>
 800a904:	4621      	mov	r1, r4
 800a906:	4628      	mov	r0, r5
 800a908:	f000 f958 	bl	800abbc <__swsetup_r>
 800a90c:	2800      	cmp	r0, #0
 800a90e:	d0dd      	beq.n	800a8cc <_puts_r+0x40>
 800a910:	f04f 35ff 	mov.w	r5, #4294967295
 800a914:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a916:	07da      	lsls	r2, r3, #31
 800a918:	d405      	bmi.n	800a926 <_puts_r+0x9a>
 800a91a:	89a3      	ldrh	r3, [r4, #12]
 800a91c:	059b      	lsls	r3, r3, #22
 800a91e:	d402      	bmi.n	800a926 <_puts_r+0x9a>
 800a920:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a922:	f7ff feef 	bl	800a704 <__retarget_lock_release_recursive>
 800a926:	4628      	mov	r0, r5
 800a928:	bd70      	pop	{r4, r5, r6, pc}
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	da04      	bge.n	800a938 <_puts_r+0xac>
 800a92e:	69a2      	ldr	r2, [r4, #24]
 800a930:	429a      	cmp	r2, r3
 800a932:	dc06      	bgt.n	800a942 <_puts_r+0xb6>
 800a934:	290a      	cmp	r1, #10
 800a936:	d004      	beq.n	800a942 <_puts_r+0xb6>
 800a938:	6823      	ldr	r3, [r4, #0]
 800a93a:	1c5a      	adds	r2, r3, #1
 800a93c:	6022      	str	r2, [r4, #0]
 800a93e:	7019      	strb	r1, [r3, #0]
 800a940:	e7c5      	b.n	800a8ce <_puts_r+0x42>
 800a942:	4622      	mov	r2, r4
 800a944:	4628      	mov	r0, r5
 800a946:	f000 f8d5 	bl	800aaf4 <__swbuf_r>
 800a94a:	3001      	adds	r0, #1
 800a94c:	d1bf      	bne.n	800a8ce <_puts_r+0x42>
 800a94e:	e7df      	b.n	800a910 <_puts_r+0x84>
 800a950:	6823      	ldr	r3, [r4, #0]
 800a952:	250a      	movs	r5, #10
 800a954:	1c5a      	adds	r2, r3, #1
 800a956:	6022      	str	r2, [r4, #0]
 800a958:	701d      	strb	r5, [r3, #0]
 800a95a:	e7db      	b.n	800a914 <_puts_r+0x88>
 800a95c:	0800b7a8 	.word	0x0800b7a8
 800a960:	0800b7c8 	.word	0x0800b7c8
 800a964:	0800b788 	.word	0x0800b788

0800a968 <puts>:
 800a968:	4b02      	ldr	r3, [pc, #8]	; (800a974 <puts+0xc>)
 800a96a:	4601      	mov	r1, r0
 800a96c:	6818      	ldr	r0, [r3, #0]
 800a96e:	f7ff bf8d 	b.w	800a88c <_puts_r>
 800a972:	bf00      	nop
 800a974:	2000001c 	.word	0x2000001c

0800a978 <cleanup_glue>:
 800a978:	b538      	push	{r3, r4, r5, lr}
 800a97a:	460c      	mov	r4, r1
 800a97c:	6809      	ldr	r1, [r1, #0]
 800a97e:	4605      	mov	r5, r0
 800a980:	b109      	cbz	r1, 800a986 <cleanup_glue+0xe>
 800a982:	f7ff fff9 	bl	800a978 <cleanup_glue>
 800a986:	4621      	mov	r1, r4
 800a988:	4628      	mov	r0, r5
 800a98a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a98e:	f000 bad9 	b.w	800af44 <_free_r>
	...

0800a994 <_reclaim_reent>:
 800a994:	4b2c      	ldr	r3, [pc, #176]	; (800aa48 <_reclaim_reent+0xb4>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	4283      	cmp	r3, r0
 800a99a:	b570      	push	{r4, r5, r6, lr}
 800a99c:	4604      	mov	r4, r0
 800a99e:	d051      	beq.n	800aa44 <_reclaim_reent+0xb0>
 800a9a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a9a2:	b143      	cbz	r3, 800a9b6 <_reclaim_reent+0x22>
 800a9a4:	68db      	ldr	r3, [r3, #12]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d14a      	bne.n	800aa40 <_reclaim_reent+0xac>
 800a9aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a9ac:	6819      	ldr	r1, [r3, #0]
 800a9ae:	b111      	cbz	r1, 800a9b6 <_reclaim_reent+0x22>
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	f000 fac7 	bl	800af44 <_free_r>
 800a9b6:	6961      	ldr	r1, [r4, #20]
 800a9b8:	b111      	cbz	r1, 800a9c0 <_reclaim_reent+0x2c>
 800a9ba:	4620      	mov	r0, r4
 800a9bc:	f000 fac2 	bl	800af44 <_free_r>
 800a9c0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a9c2:	b111      	cbz	r1, 800a9ca <_reclaim_reent+0x36>
 800a9c4:	4620      	mov	r0, r4
 800a9c6:	f000 fabd 	bl	800af44 <_free_r>
 800a9ca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a9cc:	b111      	cbz	r1, 800a9d4 <_reclaim_reent+0x40>
 800a9ce:	4620      	mov	r0, r4
 800a9d0:	f000 fab8 	bl	800af44 <_free_r>
 800a9d4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a9d6:	b111      	cbz	r1, 800a9de <_reclaim_reent+0x4a>
 800a9d8:	4620      	mov	r0, r4
 800a9da:	f000 fab3 	bl	800af44 <_free_r>
 800a9de:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a9e0:	b111      	cbz	r1, 800a9e8 <_reclaim_reent+0x54>
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	f000 faae 	bl	800af44 <_free_r>
 800a9e8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a9ea:	b111      	cbz	r1, 800a9f2 <_reclaim_reent+0x5e>
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	f000 faa9 	bl	800af44 <_free_r>
 800a9f2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a9f4:	b111      	cbz	r1, 800a9fc <_reclaim_reent+0x68>
 800a9f6:	4620      	mov	r0, r4
 800a9f8:	f000 faa4 	bl	800af44 <_free_r>
 800a9fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a9fe:	b111      	cbz	r1, 800aa06 <_reclaim_reent+0x72>
 800aa00:	4620      	mov	r0, r4
 800aa02:	f000 fa9f 	bl	800af44 <_free_r>
 800aa06:	69a3      	ldr	r3, [r4, #24]
 800aa08:	b1e3      	cbz	r3, 800aa44 <_reclaim_reent+0xb0>
 800aa0a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800aa0c:	4620      	mov	r0, r4
 800aa0e:	4798      	blx	r3
 800aa10:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800aa12:	b1b9      	cbz	r1, 800aa44 <_reclaim_reent+0xb0>
 800aa14:	4620      	mov	r0, r4
 800aa16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aa1a:	f7ff bfad 	b.w	800a978 <cleanup_glue>
 800aa1e:	5949      	ldr	r1, [r1, r5]
 800aa20:	b941      	cbnz	r1, 800aa34 <_reclaim_reent+0xa0>
 800aa22:	3504      	adds	r5, #4
 800aa24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa26:	2d80      	cmp	r5, #128	; 0x80
 800aa28:	68d9      	ldr	r1, [r3, #12]
 800aa2a:	d1f8      	bne.n	800aa1e <_reclaim_reent+0x8a>
 800aa2c:	4620      	mov	r0, r4
 800aa2e:	f000 fa89 	bl	800af44 <_free_r>
 800aa32:	e7ba      	b.n	800a9aa <_reclaim_reent+0x16>
 800aa34:	680e      	ldr	r6, [r1, #0]
 800aa36:	4620      	mov	r0, r4
 800aa38:	f000 fa84 	bl	800af44 <_free_r>
 800aa3c:	4631      	mov	r1, r6
 800aa3e:	e7ef      	b.n	800aa20 <_reclaim_reent+0x8c>
 800aa40:	2500      	movs	r5, #0
 800aa42:	e7ef      	b.n	800aa24 <_reclaim_reent+0x90>
 800aa44:	bd70      	pop	{r4, r5, r6, pc}
 800aa46:	bf00      	nop
 800aa48:	2000001c 	.word	0x2000001c

0800aa4c <_sbrk_r>:
 800aa4c:	b538      	push	{r3, r4, r5, lr}
 800aa4e:	4d06      	ldr	r5, [pc, #24]	; (800aa68 <_sbrk_r+0x1c>)
 800aa50:	2300      	movs	r3, #0
 800aa52:	4604      	mov	r4, r0
 800aa54:	4608      	mov	r0, r1
 800aa56:	602b      	str	r3, [r5, #0]
 800aa58:	f7f7 fdbc 	bl	80025d4 <_sbrk>
 800aa5c:	1c43      	adds	r3, r0, #1
 800aa5e:	d102      	bne.n	800aa66 <_sbrk_r+0x1a>
 800aa60:	682b      	ldr	r3, [r5, #0]
 800aa62:	b103      	cbz	r3, 800aa66 <_sbrk_r+0x1a>
 800aa64:	6023      	str	r3, [r4, #0]
 800aa66:	bd38      	pop	{r3, r4, r5, pc}
 800aa68:	20005188 	.word	0x20005188

0800aa6c <__sread>:
 800aa6c:	b510      	push	{r4, lr}
 800aa6e:	460c      	mov	r4, r1
 800aa70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa74:	f000 fda0 	bl	800b5b8 <_read_r>
 800aa78:	2800      	cmp	r0, #0
 800aa7a:	bfab      	itete	ge
 800aa7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa7e:	89a3      	ldrhlt	r3, [r4, #12]
 800aa80:	181b      	addge	r3, r3, r0
 800aa82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa86:	bfac      	ite	ge
 800aa88:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa8a:	81a3      	strhlt	r3, [r4, #12]
 800aa8c:	bd10      	pop	{r4, pc}

0800aa8e <__swrite>:
 800aa8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa92:	461f      	mov	r7, r3
 800aa94:	898b      	ldrh	r3, [r1, #12]
 800aa96:	05db      	lsls	r3, r3, #23
 800aa98:	4605      	mov	r5, r0
 800aa9a:	460c      	mov	r4, r1
 800aa9c:	4616      	mov	r6, r2
 800aa9e:	d505      	bpl.n	800aaac <__swrite+0x1e>
 800aaa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaa4:	2302      	movs	r3, #2
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	f000 f9c8 	bl	800ae3c <_lseek_r>
 800aaac:	89a3      	ldrh	r3, [r4, #12]
 800aaae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aab2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aab6:	81a3      	strh	r3, [r4, #12]
 800aab8:	4632      	mov	r2, r6
 800aaba:	463b      	mov	r3, r7
 800aabc:	4628      	mov	r0, r5
 800aabe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aac2:	f000 b869 	b.w	800ab98 <_write_r>

0800aac6 <__sseek>:
 800aac6:	b510      	push	{r4, lr}
 800aac8:	460c      	mov	r4, r1
 800aaca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aace:	f000 f9b5 	bl	800ae3c <_lseek_r>
 800aad2:	1c43      	adds	r3, r0, #1
 800aad4:	89a3      	ldrh	r3, [r4, #12]
 800aad6:	bf15      	itete	ne
 800aad8:	6560      	strne	r0, [r4, #84]	; 0x54
 800aada:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aade:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aae2:	81a3      	strheq	r3, [r4, #12]
 800aae4:	bf18      	it	ne
 800aae6:	81a3      	strhne	r3, [r4, #12]
 800aae8:	bd10      	pop	{r4, pc}

0800aaea <__sclose>:
 800aaea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaee:	f000 b8d3 	b.w	800ac98 <_close_r>
	...

0800aaf4 <__swbuf_r>:
 800aaf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaf6:	460e      	mov	r6, r1
 800aaf8:	4614      	mov	r4, r2
 800aafa:	4605      	mov	r5, r0
 800aafc:	b118      	cbz	r0, 800ab06 <__swbuf_r+0x12>
 800aafe:	6983      	ldr	r3, [r0, #24]
 800ab00:	b90b      	cbnz	r3, 800ab06 <__swbuf_r+0x12>
 800ab02:	f7ff fd3b 	bl	800a57c <__sinit>
 800ab06:	4b21      	ldr	r3, [pc, #132]	; (800ab8c <__swbuf_r+0x98>)
 800ab08:	429c      	cmp	r4, r3
 800ab0a:	d12b      	bne.n	800ab64 <__swbuf_r+0x70>
 800ab0c:	686c      	ldr	r4, [r5, #4]
 800ab0e:	69a3      	ldr	r3, [r4, #24]
 800ab10:	60a3      	str	r3, [r4, #8]
 800ab12:	89a3      	ldrh	r3, [r4, #12]
 800ab14:	071a      	lsls	r2, r3, #28
 800ab16:	d52f      	bpl.n	800ab78 <__swbuf_r+0x84>
 800ab18:	6923      	ldr	r3, [r4, #16]
 800ab1a:	b36b      	cbz	r3, 800ab78 <__swbuf_r+0x84>
 800ab1c:	6923      	ldr	r3, [r4, #16]
 800ab1e:	6820      	ldr	r0, [r4, #0]
 800ab20:	1ac0      	subs	r0, r0, r3
 800ab22:	6963      	ldr	r3, [r4, #20]
 800ab24:	b2f6      	uxtb	r6, r6
 800ab26:	4283      	cmp	r3, r0
 800ab28:	4637      	mov	r7, r6
 800ab2a:	dc04      	bgt.n	800ab36 <__swbuf_r+0x42>
 800ab2c:	4621      	mov	r1, r4
 800ab2e:	4628      	mov	r0, r5
 800ab30:	f000 f948 	bl	800adc4 <_fflush_r>
 800ab34:	bb30      	cbnz	r0, 800ab84 <__swbuf_r+0x90>
 800ab36:	68a3      	ldr	r3, [r4, #8]
 800ab38:	3b01      	subs	r3, #1
 800ab3a:	60a3      	str	r3, [r4, #8]
 800ab3c:	6823      	ldr	r3, [r4, #0]
 800ab3e:	1c5a      	adds	r2, r3, #1
 800ab40:	6022      	str	r2, [r4, #0]
 800ab42:	701e      	strb	r6, [r3, #0]
 800ab44:	6963      	ldr	r3, [r4, #20]
 800ab46:	3001      	adds	r0, #1
 800ab48:	4283      	cmp	r3, r0
 800ab4a:	d004      	beq.n	800ab56 <__swbuf_r+0x62>
 800ab4c:	89a3      	ldrh	r3, [r4, #12]
 800ab4e:	07db      	lsls	r3, r3, #31
 800ab50:	d506      	bpl.n	800ab60 <__swbuf_r+0x6c>
 800ab52:	2e0a      	cmp	r6, #10
 800ab54:	d104      	bne.n	800ab60 <__swbuf_r+0x6c>
 800ab56:	4621      	mov	r1, r4
 800ab58:	4628      	mov	r0, r5
 800ab5a:	f000 f933 	bl	800adc4 <_fflush_r>
 800ab5e:	b988      	cbnz	r0, 800ab84 <__swbuf_r+0x90>
 800ab60:	4638      	mov	r0, r7
 800ab62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab64:	4b0a      	ldr	r3, [pc, #40]	; (800ab90 <__swbuf_r+0x9c>)
 800ab66:	429c      	cmp	r4, r3
 800ab68:	d101      	bne.n	800ab6e <__swbuf_r+0x7a>
 800ab6a:	68ac      	ldr	r4, [r5, #8]
 800ab6c:	e7cf      	b.n	800ab0e <__swbuf_r+0x1a>
 800ab6e:	4b09      	ldr	r3, [pc, #36]	; (800ab94 <__swbuf_r+0xa0>)
 800ab70:	429c      	cmp	r4, r3
 800ab72:	bf08      	it	eq
 800ab74:	68ec      	ldreq	r4, [r5, #12]
 800ab76:	e7ca      	b.n	800ab0e <__swbuf_r+0x1a>
 800ab78:	4621      	mov	r1, r4
 800ab7a:	4628      	mov	r0, r5
 800ab7c:	f000 f81e 	bl	800abbc <__swsetup_r>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	d0cb      	beq.n	800ab1c <__swbuf_r+0x28>
 800ab84:	f04f 37ff 	mov.w	r7, #4294967295
 800ab88:	e7ea      	b.n	800ab60 <__swbuf_r+0x6c>
 800ab8a:	bf00      	nop
 800ab8c:	0800b7a8 	.word	0x0800b7a8
 800ab90:	0800b7c8 	.word	0x0800b7c8
 800ab94:	0800b788 	.word	0x0800b788

0800ab98 <_write_r>:
 800ab98:	b538      	push	{r3, r4, r5, lr}
 800ab9a:	4d07      	ldr	r5, [pc, #28]	; (800abb8 <_write_r+0x20>)
 800ab9c:	4604      	mov	r4, r0
 800ab9e:	4608      	mov	r0, r1
 800aba0:	4611      	mov	r1, r2
 800aba2:	2200      	movs	r2, #0
 800aba4:	602a      	str	r2, [r5, #0]
 800aba6:	461a      	mov	r2, r3
 800aba8:	f7ff fa8f 	bl	800a0ca <_write>
 800abac:	1c43      	adds	r3, r0, #1
 800abae:	d102      	bne.n	800abb6 <_write_r+0x1e>
 800abb0:	682b      	ldr	r3, [r5, #0]
 800abb2:	b103      	cbz	r3, 800abb6 <_write_r+0x1e>
 800abb4:	6023      	str	r3, [r4, #0]
 800abb6:	bd38      	pop	{r3, r4, r5, pc}
 800abb8:	20005188 	.word	0x20005188

0800abbc <__swsetup_r>:
 800abbc:	4b32      	ldr	r3, [pc, #200]	; (800ac88 <__swsetup_r+0xcc>)
 800abbe:	b570      	push	{r4, r5, r6, lr}
 800abc0:	681d      	ldr	r5, [r3, #0]
 800abc2:	4606      	mov	r6, r0
 800abc4:	460c      	mov	r4, r1
 800abc6:	b125      	cbz	r5, 800abd2 <__swsetup_r+0x16>
 800abc8:	69ab      	ldr	r3, [r5, #24]
 800abca:	b913      	cbnz	r3, 800abd2 <__swsetup_r+0x16>
 800abcc:	4628      	mov	r0, r5
 800abce:	f7ff fcd5 	bl	800a57c <__sinit>
 800abd2:	4b2e      	ldr	r3, [pc, #184]	; (800ac8c <__swsetup_r+0xd0>)
 800abd4:	429c      	cmp	r4, r3
 800abd6:	d10f      	bne.n	800abf8 <__swsetup_r+0x3c>
 800abd8:	686c      	ldr	r4, [r5, #4]
 800abda:	89a3      	ldrh	r3, [r4, #12]
 800abdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800abe0:	0719      	lsls	r1, r3, #28
 800abe2:	d42c      	bmi.n	800ac3e <__swsetup_r+0x82>
 800abe4:	06dd      	lsls	r5, r3, #27
 800abe6:	d411      	bmi.n	800ac0c <__swsetup_r+0x50>
 800abe8:	2309      	movs	r3, #9
 800abea:	6033      	str	r3, [r6, #0]
 800abec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800abf0:	81a3      	strh	r3, [r4, #12]
 800abf2:	f04f 30ff 	mov.w	r0, #4294967295
 800abf6:	e03e      	b.n	800ac76 <__swsetup_r+0xba>
 800abf8:	4b25      	ldr	r3, [pc, #148]	; (800ac90 <__swsetup_r+0xd4>)
 800abfa:	429c      	cmp	r4, r3
 800abfc:	d101      	bne.n	800ac02 <__swsetup_r+0x46>
 800abfe:	68ac      	ldr	r4, [r5, #8]
 800ac00:	e7eb      	b.n	800abda <__swsetup_r+0x1e>
 800ac02:	4b24      	ldr	r3, [pc, #144]	; (800ac94 <__swsetup_r+0xd8>)
 800ac04:	429c      	cmp	r4, r3
 800ac06:	bf08      	it	eq
 800ac08:	68ec      	ldreq	r4, [r5, #12]
 800ac0a:	e7e6      	b.n	800abda <__swsetup_r+0x1e>
 800ac0c:	0758      	lsls	r0, r3, #29
 800ac0e:	d512      	bpl.n	800ac36 <__swsetup_r+0x7a>
 800ac10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac12:	b141      	cbz	r1, 800ac26 <__swsetup_r+0x6a>
 800ac14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac18:	4299      	cmp	r1, r3
 800ac1a:	d002      	beq.n	800ac22 <__swsetup_r+0x66>
 800ac1c:	4630      	mov	r0, r6
 800ac1e:	f000 f991 	bl	800af44 <_free_r>
 800ac22:	2300      	movs	r3, #0
 800ac24:	6363      	str	r3, [r4, #52]	; 0x34
 800ac26:	89a3      	ldrh	r3, [r4, #12]
 800ac28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac2c:	81a3      	strh	r3, [r4, #12]
 800ac2e:	2300      	movs	r3, #0
 800ac30:	6063      	str	r3, [r4, #4]
 800ac32:	6923      	ldr	r3, [r4, #16]
 800ac34:	6023      	str	r3, [r4, #0]
 800ac36:	89a3      	ldrh	r3, [r4, #12]
 800ac38:	f043 0308 	orr.w	r3, r3, #8
 800ac3c:	81a3      	strh	r3, [r4, #12]
 800ac3e:	6923      	ldr	r3, [r4, #16]
 800ac40:	b94b      	cbnz	r3, 800ac56 <__swsetup_r+0x9a>
 800ac42:	89a3      	ldrh	r3, [r4, #12]
 800ac44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac4c:	d003      	beq.n	800ac56 <__swsetup_r+0x9a>
 800ac4e:	4621      	mov	r1, r4
 800ac50:	4630      	mov	r0, r6
 800ac52:	f000 f92b 	bl	800aeac <__smakebuf_r>
 800ac56:	89a0      	ldrh	r0, [r4, #12]
 800ac58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac5c:	f010 0301 	ands.w	r3, r0, #1
 800ac60:	d00a      	beq.n	800ac78 <__swsetup_r+0xbc>
 800ac62:	2300      	movs	r3, #0
 800ac64:	60a3      	str	r3, [r4, #8]
 800ac66:	6963      	ldr	r3, [r4, #20]
 800ac68:	425b      	negs	r3, r3
 800ac6a:	61a3      	str	r3, [r4, #24]
 800ac6c:	6923      	ldr	r3, [r4, #16]
 800ac6e:	b943      	cbnz	r3, 800ac82 <__swsetup_r+0xc6>
 800ac70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ac74:	d1ba      	bne.n	800abec <__swsetup_r+0x30>
 800ac76:	bd70      	pop	{r4, r5, r6, pc}
 800ac78:	0781      	lsls	r1, r0, #30
 800ac7a:	bf58      	it	pl
 800ac7c:	6963      	ldrpl	r3, [r4, #20]
 800ac7e:	60a3      	str	r3, [r4, #8]
 800ac80:	e7f4      	b.n	800ac6c <__swsetup_r+0xb0>
 800ac82:	2000      	movs	r0, #0
 800ac84:	e7f7      	b.n	800ac76 <__swsetup_r+0xba>
 800ac86:	bf00      	nop
 800ac88:	2000001c 	.word	0x2000001c
 800ac8c:	0800b7a8 	.word	0x0800b7a8
 800ac90:	0800b7c8 	.word	0x0800b7c8
 800ac94:	0800b788 	.word	0x0800b788

0800ac98 <_close_r>:
 800ac98:	b538      	push	{r3, r4, r5, lr}
 800ac9a:	4d06      	ldr	r5, [pc, #24]	; (800acb4 <_close_r+0x1c>)
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	4604      	mov	r4, r0
 800aca0:	4608      	mov	r0, r1
 800aca2:	602b      	str	r3, [r5, #0]
 800aca4:	f7ff fa42 	bl	800a12c <_close>
 800aca8:	1c43      	adds	r3, r0, #1
 800acaa:	d102      	bne.n	800acb2 <_close_r+0x1a>
 800acac:	682b      	ldr	r3, [r5, #0]
 800acae:	b103      	cbz	r3, 800acb2 <_close_r+0x1a>
 800acb0:	6023      	str	r3, [r4, #0]
 800acb2:	bd38      	pop	{r3, r4, r5, pc}
 800acb4:	20005188 	.word	0x20005188

0800acb8 <__sflush_r>:
 800acb8:	898a      	ldrh	r2, [r1, #12]
 800acba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acbe:	4605      	mov	r5, r0
 800acc0:	0710      	lsls	r0, r2, #28
 800acc2:	460c      	mov	r4, r1
 800acc4:	d458      	bmi.n	800ad78 <__sflush_r+0xc0>
 800acc6:	684b      	ldr	r3, [r1, #4]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	dc05      	bgt.n	800acd8 <__sflush_r+0x20>
 800accc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800acce:	2b00      	cmp	r3, #0
 800acd0:	dc02      	bgt.n	800acd8 <__sflush_r+0x20>
 800acd2:	2000      	movs	r0, #0
 800acd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acd8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800acda:	2e00      	cmp	r6, #0
 800acdc:	d0f9      	beq.n	800acd2 <__sflush_r+0x1a>
 800acde:	2300      	movs	r3, #0
 800ace0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ace4:	682f      	ldr	r7, [r5, #0]
 800ace6:	602b      	str	r3, [r5, #0]
 800ace8:	d032      	beq.n	800ad50 <__sflush_r+0x98>
 800acea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800acec:	89a3      	ldrh	r3, [r4, #12]
 800acee:	075a      	lsls	r2, r3, #29
 800acf0:	d505      	bpl.n	800acfe <__sflush_r+0x46>
 800acf2:	6863      	ldr	r3, [r4, #4]
 800acf4:	1ac0      	subs	r0, r0, r3
 800acf6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800acf8:	b10b      	cbz	r3, 800acfe <__sflush_r+0x46>
 800acfa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800acfc:	1ac0      	subs	r0, r0, r3
 800acfe:	2300      	movs	r3, #0
 800ad00:	4602      	mov	r2, r0
 800ad02:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad04:	6a21      	ldr	r1, [r4, #32]
 800ad06:	4628      	mov	r0, r5
 800ad08:	47b0      	blx	r6
 800ad0a:	1c43      	adds	r3, r0, #1
 800ad0c:	89a3      	ldrh	r3, [r4, #12]
 800ad0e:	d106      	bne.n	800ad1e <__sflush_r+0x66>
 800ad10:	6829      	ldr	r1, [r5, #0]
 800ad12:	291d      	cmp	r1, #29
 800ad14:	d82c      	bhi.n	800ad70 <__sflush_r+0xb8>
 800ad16:	4a2a      	ldr	r2, [pc, #168]	; (800adc0 <__sflush_r+0x108>)
 800ad18:	40ca      	lsrs	r2, r1
 800ad1a:	07d6      	lsls	r6, r2, #31
 800ad1c:	d528      	bpl.n	800ad70 <__sflush_r+0xb8>
 800ad1e:	2200      	movs	r2, #0
 800ad20:	6062      	str	r2, [r4, #4]
 800ad22:	04d9      	lsls	r1, r3, #19
 800ad24:	6922      	ldr	r2, [r4, #16]
 800ad26:	6022      	str	r2, [r4, #0]
 800ad28:	d504      	bpl.n	800ad34 <__sflush_r+0x7c>
 800ad2a:	1c42      	adds	r2, r0, #1
 800ad2c:	d101      	bne.n	800ad32 <__sflush_r+0x7a>
 800ad2e:	682b      	ldr	r3, [r5, #0]
 800ad30:	b903      	cbnz	r3, 800ad34 <__sflush_r+0x7c>
 800ad32:	6560      	str	r0, [r4, #84]	; 0x54
 800ad34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad36:	602f      	str	r7, [r5, #0]
 800ad38:	2900      	cmp	r1, #0
 800ad3a:	d0ca      	beq.n	800acd2 <__sflush_r+0x1a>
 800ad3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad40:	4299      	cmp	r1, r3
 800ad42:	d002      	beq.n	800ad4a <__sflush_r+0x92>
 800ad44:	4628      	mov	r0, r5
 800ad46:	f000 f8fd 	bl	800af44 <_free_r>
 800ad4a:	2000      	movs	r0, #0
 800ad4c:	6360      	str	r0, [r4, #52]	; 0x34
 800ad4e:	e7c1      	b.n	800acd4 <__sflush_r+0x1c>
 800ad50:	6a21      	ldr	r1, [r4, #32]
 800ad52:	2301      	movs	r3, #1
 800ad54:	4628      	mov	r0, r5
 800ad56:	47b0      	blx	r6
 800ad58:	1c41      	adds	r1, r0, #1
 800ad5a:	d1c7      	bne.n	800acec <__sflush_r+0x34>
 800ad5c:	682b      	ldr	r3, [r5, #0]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d0c4      	beq.n	800acec <__sflush_r+0x34>
 800ad62:	2b1d      	cmp	r3, #29
 800ad64:	d001      	beq.n	800ad6a <__sflush_r+0xb2>
 800ad66:	2b16      	cmp	r3, #22
 800ad68:	d101      	bne.n	800ad6e <__sflush_r+0xb6>
 800ad6a:	602f      	str	r7, [r5, #0]
 800ad6c:	e7b1      	b.n	800acd2 <__sflush_r+0x1a>
 800ad6e:	89a3      	ldrh	r3, [r4, #12]
 800ad70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad74:	81a3      	strh	r3, [r4, #12]
 800ad76:	e7ad      	b.n	800acd4 <__sflush_r+0x1c>
 800ad78:	690f      	ldr	r7, [r1, #16]
 800ad7a:	2f00      	cmp	r7, #0
 800ad7c:	d0a9      	beq.n	800acd2 <__sflush_r+0x1a>
 800ad7e:	0793      	lsls	r3, r2, #30
 800ad80:	680e      	ldr	r6, [r1, #0]
 800ad82:	bf08      	it	eq
 800ad84:	694b      	ldreq	r3, [r1, #20]
 800ad86:	600f      	str	r7, [r1, #0]
 800ad88:	bf18      	it	ne
 800ad8a:	2300      	movne	r3, #0
 800ad8c:	eba6 0807 	sub.w	r8, r6, r7
 800ad90:	608b      	str	r3, [r1, #8]
 800ad92:	f1b8 0f00 	cmp.w	r8, #0
 800ad96:	dd9c      	ble.n	800acd2 <__sflush_r+0x1a>
 800ad98:	6a21      	ldr	r1, [r4, #32]
 800ad9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ad9c:	4643      	mov	r3, r8
 800ad9e:	463a      	mov	r2, r7
 800ada0:	4628      	mov	r0, r5
 800ada2:	47b0      	blx	r6
 800ada4:	2800      	cmp	r0, #0
 800ada6:	dc06      	bgt.n	800adb6 <__sflush_r+0xfe>
 800ada8:	89a3      	ldrh	r3, [r4, #12]
 800adaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adae:	81a3      	strh	r3, [r4, #12]
 800adb0:	f04f 30ff 	mov.w	r0, #4294967295
 800adb4:	e78e      	b.n	800acd4 <__sflush_r+0x1c>
 800adb6:	4407      	add	r7, r0
 800adb8:	eba8 0800 	sub.w	r8, r8, r0
 800adbc:	e7e9      	b.n	800ad92 <__sflush_r+0xda>
 800adbe:	bf00      	nop
 800adc0:	20400001 	.word	0x20400001

0800adc4 <_fflush_r>:
 800adc4:	b538      	push	{r3, r4, r5, lr}
 800adc6:	690b      	ldr	r3, [r1, #16]
 800adc8:	4605      	mov	r5, r0
 800adca:	460c      	mov	r4, r1
 800adcc:	b913      	cbnz	r3, 800add4 <_fflush_r+0x10>
 800adce:	2500      	movs	r5, #0
 800add0:	4628      	mov	r0, r5
 800add2:	bd38      	pop	{r3, r4, r5, pc}
 800add4:	b118      	cbz	r0, 800adde <_fflush_r+0x1a>
 800add6:	6983      	ldr	r3, [r0, #24]
 800add8:	b90b      	cbnz	r3, 800adde <_fflush_r+0x1a>
 800adda:	f7ff fbcf 	bl	800a57c <__sinit>
 800adde:	4b14      	ldr	r3, [pc, #80]	; (800ae30 <_fflush_r+0x6c>)
 800ade0:	429c      	cmp	r4, r3
 800ade2:	d11b      	bne.n	800ae1c <_fflush_r+0x58>
 800ade4:	686c      	ldr	r4, [r5, #4]
 800ade6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d0ef      	beq.n	800adce <_fflush_r+0xa>
 800adee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800adf0:	07d0      	lsls	r0, r2, #31
 800adf2:	d404      	bmi.n	800adfe <_fflush_r+0x3a>
 800adf4:	0599      	lsls	r1, r3, #22
 800adf6:	d402      	bmi.n	800adfe <_fflush_r+0x3a>
 800adf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800adfa:	f7ff fc82 	bl	800a702 <__retarget_lock_acquire_recursive>
 800adfe:	4628      	mov	r0, r5
 800ae00:	4621      	mov	r1, r4
 800ae02:	f7ff ff59 	bl	800acb8 <__sflush_r>
 800ae06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae08:	07da      	lsls	r2, r3, #31
 800ae0a:	4605      	mov	r5, r0
 800ae0c:	d4e0      	bmi.n	800add0 <_fflush_r+0xc>
 800ae0e:	89a3      	ldrh	r3, [r4, #12]
 800ae10:	059b      	lsls	r3, r3, #22
 800ae12:	d4dd      	bmi.n	800add0 <_fflush_r+0xc>
 800ae14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae16:	f7ff fc75 	bl	800a704 <__retarget_lock_release_recursive>
 800ae1a:	e7d9      	b.n	800add0 <_fflush_r+0xc>
 800ae1c:	4b05      	ldr	r3, [pc, #20]	; (800ae34 <_fflush_r+0x70>)
 800ae1e:	429c      	cmp	r4, r3
 800ae20:	d101      	bne.n	800ae26 <_fflush_r+0x62>
 800ae22:	68ac      	ldr	r4, [r5, #8]
 800ae24:	e7df      	b.n	800ade6 <_fflush_r+0x22>
 800ae26:	4b04      	ldr	r3, [pc, #16]	; (800ae38 <_fflush_r+0x74>)
 800ae28:	429c      	cmp	r4, r3
 800ae2a:	bf08      	it	eq
 800ae2c:	68ec      	ldreq	r4, [r5, #12]
 800ae2e:	e7da      	b.n	800ade6 <_fflush_r+0x22>
 800ae30:	0800b7a8 	.word	0x0800b7a8
 800ae34:	0800b7c8 	.word	0x0800b7c8
 800ae38:	0800b788 	.word	0x0800b788

0800ae3c <_lseek_r>:
 800ae3c:	b538      	push	{r3, r4, r5, lr}
 800ae3e:	4d07      	ldr	r5, [pc, #28]	; (800ae5c <_lseek_r+0x20>)
 800ae40:	4604      	mov	r4, r0
 800ae42:	4608      	mov	r0, r1
 800ae44:	4611      	mov	r1, r2
 800ae46:	2200      	movs	r2, #0
 800ae48:	602a      	str	r2, [r5, #0]
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	f7ff f92b 	bl	800a0a6 <_lseek>
 800ae50:	1c43      	adds	r3, r0, #1
 800ae52:	d102      	bne.n	800ae5a <_lseek_r+0x1e>
 800ae54:	682b      	ldr	r3, [r5, #0]
 800ae56:	b103      	cbz	r3, 800ae5a <_lseek_r+0x1e>
 800ae58:	6023      	str	r3, [r4, #0]
 800ae5a:	bd38      	pop	{r3, r4, r5, pc}
 800ae5c:	20005188 	.word	0x20005188

0800ae60 <__swhatbuf_r>:
 800ae60:	b570      	push	{r4, r5, r6, lr}
 800ae62:	460e      	mov	r6, r1
 800ae64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae68:	2900      	cmp	r1, #0
 800ae6a:	b096      	sub	sp, #88	; 0x58
 800ae6c:	4614      	mov	r4, r2
 800ae6e:	461d      	mov	r5, r3
 800ae70:	da08      	bge.n	800ae84 <__swhatbuf_r+0x24>
 800ae72:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ae76:	2200      	movs	r2, #0
 800ae78:	602a      	str	r2, [r5, #0]
 800ae7a:	061a      	lsls	r2, r3, #24
 800ae7c:	d410      	bmi.n	800aea0 <__swhatbuf_r+0x40>
 800ae7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae82:	e00e      	b.n	800aea2 <__swhatbuf_r+0x42>
 800ae84:	466a      	mov	r2, sp
 800ae86:	f000 fba9 	bl	800b5dc <_fstat_r>
 800ae8a:	2800      	cmp	r0, #0
 800ae8c:	dbf1      	blt.n	800ae72 <__swhatbuf_r+0x12>
 800ae8e:	9a01      	ldr	r2, [sp, #4]
 800ae90:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ae94:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ae98:	425a      	negs	r2, r3
 800ae9a:	415a      	adcs	r2, r3
 800ae9c:	602a      	str	r2, [r5, #0]
 800ae9e:	e7ee      	b.n	800ae7e <__swhatbuf_r+0x1e>
 800aea0:	2340      	movs	r3, #64	; 0x40
 800aea2:	2000      	movs	r0, #0
 800aea4:	6023      	str	r3, [r4, #0]
 800aea6:	b016      	add	sp, #88	; 0x58
 800aea8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800aeac <__smakebuf_r>:
 800aeac:	898b      	ldrh	r3, [r1, #12]
 800aeae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aeb0:	079d      	lsls	r5, r3, #30
 800aeb2:	4606      	mov	r6, r0
 800aeb4:	460c      	mov	r4, r1
 800aeb6:	d507      	bpl.n	800aec8 <__smakebuf_r+0x1c>
 800aeb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aebc:	6023      	str	r3, [r4, #0]
 800aebe:	6123      	str	r3, [r4, #16]
 800aec0:	2301      	movs	r3, #1
 800aec2:	6163      	str	r3, [r4, #20]
 800aec4:	b002      	add	sp, #8
 800aec6:	bd70      	pop	{r4, r5, r6, pc}
 800aec8:	ab01      	add	r3, sp, #4
 800aeca:	466a      	mov	r2, sp
 800aecc:	f7ff ffc8 	bl	800ae60 <__swhatbuf_r>
 800aed0:	9900      	ldr	r1, [sp, #0]
 800aed2:	4605      	mov	r5, r0
 800aed4:	4630      	mov	r0, r6
 800aed6:	f7ff fc4d 	bl	800a774 <_malloc_r>
 800aeda:	b948      	cbnz	r0, 800aef0 <__smakebuf_r+0x44>
 800aedc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aee0:	059a      	lsls	r2, r3, #22
 800aee2:	d4ef      	bmi.n	800aec4 <__smakebuf_r+0x18>
 800aee4:	f023 0303 	bic.w	r3, r3, #3
 800aee8:	f043 0302 	orr.w	r3, r3, #2
 800aeec:	81a3      	strh	r3, [r4, #12]
 800aeee:	e7e3      	b.n	800aeb8 <__smakebuf_r+0xc>
 800aef0:	4b0d      	ldr	r3, [pc, #52]	; (800af28 <__smakebuf_r+0x7c>)
 800aef2:	62b3      	str	r3, [r6, #40]	; 0x28
 800aef4:	89a3      	ldrh	r3, [r4, #12]
 800aef6:	6020      	str	r0, [r4, #0]
 800aef8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aefc:	81a3      	strh	r3, [r4, #12]
 800aefe:	9b00      	ldr	r3, [sp, #0]
 800af00:	6163      	str	r3, [r4, #20]
 800af02:	9b01      	ldr	r3, [sp, #4]
 800af04:	6120      	str	r0, [r4, #16]
 800af06:	b15b      	cbz	r3, 800af20 <__smakebuf_r+0x74>
 800af08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af0c:	4630      	mov	r0, r6
 800af0e:	f000 fb77 	bl	800b600 <_isatty_r>
 800af12:	b128      	cbz	r0, 800af20 <__smakebuf_r+0x74>
 800af14:	89a3      	ldrh	r3, [r4, #12]
 800af16:	f023 0303 	bic.w	r3, r3, #3
 800af1a:	f043 0301 	orr.w	r3, r3, #1
 800af1e:	81a3      	strh	r3, [r4, #12]
 800af20:	89a0      	ldrh	r0, [r4, #12]
 800af22:	4305      	orrs	r5, r0
 800af24:	81a5      	strh	r5, [r4, #12]
 800af26:	e7cd      	b.n	800aec4 <__smakebuf_r+0x18>
 800af28:	0800a515 	.word	0x0800a515

0800af2c <__malloc_lock>:
 800af2c:	4801      	ldr	r0, [pc, #4]	; (800af34 <__malloc_lock+0x8>)
 800af2e:	f7ff bbe8 	b.w	800a702 <__retarget_lock_acquire_recursive>
 800af32:	bf00      	nop
 800af34:	2000517c 	.word	0x2000517c

0800af38 <__malloc_unlock>:
 800af38:	4801      	ldr	r0, [pc, #4]	; (800af40 <__malloc_unlock+0x8>)
 800af3a:	f7ff bbe3 	b.w	800a704 <__retarget_lock_release_recursive>
 800af3e:	bf00      	nop
 800af40:	2000517c 	.word	0x2000517c

0800af44 <_free_r>:
 800af44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800af46:	2900      	cmp	r1, #0
 800af48:	d044      	beq.n	800afd4 <_free_r+0x90>
 800af4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af4e:	9001      	str	r0, [sp, #4]
 800af50:	2b00      	cmp	r3, #0
 800af52:	f1a1 0404 	sub.w	r4, r1, #4
 800af56:	bfb8      	it	lt
 800af58:	18e4      	addlt	r4, r4, r3
 800af5a:	f7ff ffe7 	bl	800af2c <__malloc_lock>
 800af5e:	4a1e      	ldr	r2, [pc, #120]	; (800afd8 <_free_r+0x94>)
 800af60:	9801      	ldr	r0, [sp, #4]
 800af62:	6813      	ldr	r3, [r2, #0]
 800af64:	b933      	cbnz	r3, 800af74 <_free_r+0x30>
 800af66:	6063      	str	r3, [r4, #4]
 800af68:	6014      	str	r4, [r2, #0]
 800af6a:	b003      	add	sp, #12
 800af6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af70:	f7ff bfe2 	b.w	800af38 <__malloc_unlock>
 800af74:	42a3      	cmp	r3, r4
 800af76:	d908      	bls.n	800af8a <_free_r+0x46>
 800af78:	6825      	ldr	r5, [r4, #0]
 800af7a:	1961      	adds	r1, r4, r5
 800af7c:	428b      	cmp	r3, r1
 800af7e:	bf01      	itttt	eq
 800af80:	6819      	ldreq	r1, [r3, #0]
 800af82:	685b      	ldreq	r3, [r3, #4]
 800af84:	1949      	addeq	r1, r1, r5
 800af86:	6021      	streq	r1, [r4, #0]
 800af88:	e7ed      	b.n	800af66 <_free_r+0x22>
 800af8a:	461a      	mov	r2, r3
 800af8c:	685b      	ldr	r3, [r3, #4]
 800af8e:	b10b      	cbz	r3, 800af94 <_free_r+0x50>
 800af90:	42a3      	cmp	r3, r4
 800af92:	d9fa      	bls.n	800af8a <_free_r+0x46>
 800af94:	6811      	ldr	r1, [r2, #0]
 800af96:	1855      	adds	r5, r2, r1
 800af98:	42a5      	cmp	r5, r4
 800af9a:	d10b      	bne.n	800afb4 <_free_r+0x70>
 800af9c:	6824      	ldr	r4, [r4, #0]
 800af9e:	4421      	add	r1, r4
 800afa0:	1854      	adds	r4, r2, r1
 800afa2:	42a3      	cmp	r3, r4
 800afa4:	6011      	str	r1, [r2, #0]
 800afa6:	d1e0      	bne.n	800af6a <_free_r+0x26>
 800afa8:	681c      	ldr	r4, [r3, #0]
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	6053      	str	r3, [r2, #4]
 800afae:	4421      	add	r1, r4
 800afb0:	6011      	str	r1, [r2, #0]
 800afb2:	e7da      	b.n	800af6a <_free_r+0x26>
 800afb4:	d902      	bls.n	800afbc <_free_r+0x78>
 800afb6:	230c      	movs	r3, #12
 800afb8:	6003      	str	r3, [r0, #0]
 800afba:	e7d6      	b.n	800af6a <_free_r+0x26>
 800afbc:	6825      	ldr	r5, [r4, #0]
 800afbe:	1961      	adds	r1, r4, r5
 800afc0:	428b      	cmp	r3, r1
 800afc2:	bf04      	itt	eq
 800afc4:	6819      	ldreq	r1, [r3, #0]
 800afc6:	685b      	ldreq	r3, [r3, #4]
 800afc8:	6063      	str	r3, [r4, #4]
 800afca:	bf04      	itt	eq
 800afcc:	1949      	addeq	r1, r1, r5
 800afce:	6021      	streq	r1, [r4, #0]
 800afd0:	6054      	str	r4, [r2, #4]
 800afd2:	e7ca      	b.n	800af6a <_free_r+0x26>
 800afd4:	b003      	add	sp, #12
 800afd6:	bd30      	pop	{r4, r5, pc}
 800afd8:	20005180 	.word	0x20005180

0800afdc <__sfputc_r>:
 800afdc:	6893      	ldr	r3, [r2, #8]
 800afde:	3b01      	subs	r3, #1
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	b410      	push	{r4}
 800afe4:	6093      	str	r3, [r2, #8]
 800afe6:	da08      	bge.n	800affa <__sfputc_r+0x1e>
 800afe8:	6994      	ldr	r4, [r2, #24]
 800afea:	42a3      	cmp	r3, r4
 800afec:	db01      	blt.n	800aff2 <__sfputc_r+0x16>
 800afee:	290a      	cmp	r1, #10
 800aff0:	d103      	bne.n	800affa <__sfputc_r+0x1e>
 800aff2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aff6:	f7ff bd7d 	b.w	800aaf4 <__swbuf_r>
 800affa:	6813      	ldr	r3, [r2, #0]
 800affc:	1c58      	adds	r0, r3, #1
 800affe:	6010      	str	r0, [r2, #0]
 800b000:	7019      	strb	r1, [r3, #0]
 800b002:	4608      	mov	r0, r1
 800b004:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b008:	4770      	bx	lr

0800b00a <__sfputs_r>:
 800b00a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b00c:	4606      	mov	r6, r0
 800b00e:	460f      	mov	r7, r1
 800b010:	4614      	mov	r4, r2
 800b012:	18d5      	adds	r5, r2, r3
 800b014:	42ac      	cmp	r4, r5
 800b016:	d101      	bne.n	800b01c <__sfputs_r+0x12>
 800b018:	2000      	movs	r0, #0
 800b01a:	e007      	b.n	800b02c <__sfputs_r+0x22>
 800b01c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b020:	463a      	mov	r2, r7
 800b022:	4630      	mov	r0, r6
 800b024:	f7ff ffda 	bl	800afdc <__sfputc_r>
 800b028:	1c43      	adds	r3, r0, #1
 800b02a:	d1f3      	bne.n	800b014 <__sfputs_r+0xa>
 800b02c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b030 <_vfiprintf_r>:
 800b030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b034:	460d      	mov	r5, r1
 800b036:	b09d      	sub	sp, #116	; 0x74
 800b038:	4614      	mov	r4, r2
 800b03a:	4698      	mov	r8, r3
 800b03c:	4606      	mov	r6, r0
 800b03e:	b118      	cbz	r0, 800b048 <_vfiprintf_r+0x18>
 800b040:	6983      	ldr	r3, [r0, #24]
 800b042:	b90b      	cbnz	r3, 800b048 <_vfiprintf_r+0x18>
 800b044:	f7ff fa9a 	bl	800a57c <__sinit>
 800b048:	4b89      	ldr	r3, [pc, #548]	; (800b270 <_vfiprintf_r+0x240>)
 800b04a:	429d      	cmp	r5, r3
 800b04c:	d11b      	bne.n	800b086 <_vfiprintf_r+0x56>
 800b04e:	6875      	ldr	r5, [r6, #4]
 800b050:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b052:	07d9      	lsls	r1, r3, #31
 800b054:	d405      	bmi.n	800b062 <_vfiprintf_r+0x32>
 800b056:	89ab      	ldrh	r3, [r5, #12]
 800b058:	059a      	lsls	r2, r3, #22
 800b05a:	d402      	bmi.n	800b062 <_vfiprintf_r+0x32>
 800b05c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b05e:	f7ff fb50 	bl	800a702 <__retarget_lock_acquire_recursive>
 800b062:	89ab      	ldrh	r3, [r5, #12]
 800b064:	071b      	lsls	r3, r3, #28
 800b066:	d501      	bpl.n	800b06c <_vfiprintf_r+0x3c>
 800b068:	692b      	ldr	r3, [r5, #16]
 800b06a:	b9eb      	cbnz	r3, 800b0a8 <_vfiprintf_r+0x78>
 800b06c:	4629      	mov	r1, r5
 800b06e:	4630      	mov	r0, r6
 800b070:	f7ff fda4 	bl	800abbc <__swsetup_r>
 800b074:	b1c0      	cbz	r0, 800b0a8 <_vfiprintf_r+0x78>
 800b076:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b078:	07dc      	lsls	r4, r3, #31
 800b07a:	d50e      	bpl.n	800b09a <_vfiprintf_r+0x6a>
 800b07c:	f04f 30ff 	mov.w	r0, #4294967295
 800b080:	b01d      	add	sp, #116	; 0x74
 800b082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b086:	4b7b      	ldr	r3, [pc, #492]	; (800b274 <_vfiprintf_r+0x244>)
 800b088:	429d      	cmp	r5, r3
 800b08a:	d101      	bne.n	800b090 <_vfiprintf_r+0x60>
 800b08c:	68b5      	ldr	r5, [r6, #8]
 800b08e:	e7df      	b.n	800b050 <_vfiprintf_r+0x20>
 800b090:	4b79      	ldr	r3, [pc, #484]	; (800b278 <_vfiprintf_r+0x248>)
 800b092:	429d      	cmp	r5, r3
 800b094:	bf08      	it	eq
 800b096:	68f5      	ldreq	r5, [r6, #12]
 800b098:	e7da      	b.n	800b050 <_vfiprintf_r+0x20>
 800b09a:	89ab      	ldrh	r3, [r5, #12]
 800b09c:	0598      	lsls	r0, r3, #22
 800b09e:	d4ed      	bmi.n	800b07c <_vfiprintf_r+0x4c>
 800b0a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b0a2:	f7ff fb2f 	bl	800a704 <__retarget_lock_release_recursive>
 800b0a6:	e7e9      	b.n	800b07c <_vfiprintf_r+0x4c>
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	9309      	str	r3, [sp, #36]	; 0x24
 800b0ac:	2320      	movs	r3, #32
 800b0ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b0b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0b6:	2330      	movs	r3, #48	; 0x30
 800b0b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b27c <_vfiprintf_r+0x24c>
 800b0bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b0c0:	f04f 0901 	mov.w	r9, #1
 800b0c4:	4623      	mov	r3, r4
 800b0c6:	469a      	mov	sl, r3
 800b0c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0cc:	b10a      	cbz	r2, 800b0d2 <_vfiprintf_r+0xa2>
 800b0ce:	2a25      	cmp	r2, #37	; 0x25
 800b0d0:	d1f9      	bne.n	800b0c6 <_vfiprintf_r+0x96>
 800b0d2:	ebba 0b04 	subs.w	fp, sl, r4
 800b0d6:	d00b      	beq.n	800b0f0 <_vfiprintf_r+0xc0>
 800b0d8:	465b      	mov	r3, fp
 800b0da:	4622      	mov	r2, r4
 800b0dc:	4629      	mov	r1, r5
 800b0de:	4630      	mov	r0, r6
 800b0e0:	f7ff ff93 	bl	800b00a <__sfputs_r>
 800b0e4:	3001      	adds	r0, #1
 800b0e6:	f000 80aa 	beq.w	800b23e <_vfiprintf_r+0x20e>
 800b0ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0ec:	445a      	add	r2, fp
 800b0ee:	9209      	str	r2, [sp, #36]	; 0x24
 800b0f0:	f89a 3000 	ldrb.w	r3, [sl]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	f000 80a2 	beq.w	800b23e <_vfiprintf_r+0x20e>
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	f04f 32ff 	mov.w	r2, #4294967295
 800b100:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b104:	f10a 0a01 	add.w	sl, sl, #1
 800b108:	9304      	str	r3, [sp, #16]
 800b10a:	9307      	str	r3, [sp, #28]
 800b10c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b110:	931a      	str	r3, [sp, #104]	; 0x68
 800b112:	4654      	mov	r4, sl
 800b114:	2205      	movs	r2, #5
 800b116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b11a:	4858      	ldr	r0, [pc, #352]	; (800b27c <_vfiprintf_r+0x24c>)
 800b11c:	f7f5 f898 	bl	8000250 <memchr>
 800b120:	9a04      	ldr	r2, [sp, #16]
 800b122:	b9d8      	cbnz	r0, 800b15c <_vfiprintf_r+0x12c>
 800b124:	06d1      	lsls	r1, r2, #27
 800b126:	bf44      	itt	mi
 800b128:	2320      	movmi	r3, #32
 800b12a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b12e:	0713      	lsls	r3, r2, #28
 800b130:	bf44      	itt	mi
 800b132:	232b      	movmi	r3, #43	; 0x2b
 800b134:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b138:	f89a 3000 	ldrb.w	r3, [sl]
 800b13c:	2b2a      	cmp	r3, #42	; 0x2a
 800b13e:	d015      	beq.n	800b16c <_vfiprintf_r+0x13c>
 800b140:	9a07      	ldr	r2, [sp, #28]
 800b142:	4654      	mov	r4, sl
 800b144:	2000      	movs	r0, #0
 800b146:	f04f 0c0a 	mov.w	ip, #10
 800b14a:	4621      	mov	r1, r4
 800b14c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b150:	3b30      	subs	r3, #48	; 0x30
 800b152:	2b09      	cmp	r3, #9
 800b154:	d94e      	bls.n	800b1f4 <_vfiprintf_r+0x1c4>
 800b156:	b1b0      	cbz	r0, 800b186 <_vfiprintf_r+0x156>
 800b158:	9207      	str	r2, [sp, #28]
 800b15a:	e014      	b.n	800b186 <_vfiprintf_r+0x156>
 800b15c:	eba0 0308 	sub.w	r3, r0, r8
 800b160:	fa09 f303 	lsl.w	r3, r9, r3
 800b164:	4313      	orrs	r3, r2
 800b166:	9304      	str	r3, [sp, #16]
 800b168:	46a2      	mov	sl, r4
 800b16a:	e7d2      	b.n	800b112 <_vfiprintf_r+0xe2>
 800b16c:	9b03      	ldr	r3, [sp, #12]
 800b16e:	1d19      	adds	r1, r3, #4
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	9103      	str	r1, [sp, #12]
 800b174:	2b00      	cmp	r3, #0
 800b176:	bfbb      	ittet	lt
 800b178:	425b      	neglt	r3, r3
 800b17a:	f042 0202 	orrlt.w	r2, r2, #2
 800b17e:	9307      	strge	r3, [sp, #28]
 800b180:	9307      	strlt	r3, [sp, #28]
 800b182:	bfb8      	it	lt
 800b184:	9204      	strlt	r2, [sp, #16]
 800b186:	7823      	ldrb	r3, [r4, #0]
 800b188:	2b2e      	cmp	r3, #46	; 0x2e
 800b18a:	d10c      	bne.n	800b1a6 <_vfiprintf_r+0x176>
 800b18c:	7863      	ldrb	r3, [r4, #1]
 800b18e:	2b2a      	cmp	r3, #42	; 0x2a
 800b190:	d135      	bne.n	800b1fe <_vfiprintf_r+0x1ce>
 800b192:	9b03      	ldr	r3, [sp, #12]
 800b194:	1d1a      	adds	r2, r3, #4
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	9203      	str	r2, [sp, #12]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	bfb8      	it	lt
 800b19e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b1a2:	3402      	adds	r4, #2
 800b1a4:	9305      	str	r3, [sp, #20]
 800b1a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b28c <_vfiprintf_r+0x25c>
 800b1aa:	7821      	ldrb	r1, [r4, #0]
 800b1ac:	2203      	movs	r2, #3
 800b1ae:	4650      	mov	r0, sl
 800b1b0:	f7f5 f84e 	bl	8000250 <memchr>
 800b1b4:	b140      	cbz	r0, 800b1c8 <_vfiprintf_r+0x198>
 800b1b6:	2340      	movs	r3, #64	; 0x40
 800b1b8:	eba0 000a 	sub.w	r0, r0, sl
 800b1bc:	fa03 f000 	lsl.w	r0, r3, r0
 800b1c0:	9b04      	ldr	r3, [sp, #16]
 800b1c2:	4303      	orrs	r3, r0
 800b1c4:	3401      	adds	r4, #1
 800b1c6:	9304      	str	r3, [sp, #16]
 800b1c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1cc:	482c      	ldr	r0, [pc, #176]	; (800b280 <_vfiprintf_r+0x250>)
 800b1ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b1d2:	2206      	movs	r2, #6
 800b1d4:	f7f5 f83c 	bl	8000250 <memchr>
 800b1d8:	2800      	cmp	r0, #0
 800b1da:	d03f      	beq.n	800b25c <_vfiprintf_r+0x22c>
 800b1dc:	4b29      	ldr	r3, [pc, #164]	; (800b284 <_vfiprintf_r+0x254>)
 800b1de:	bb1b      	cbnz	r3, 800b228 <_vfiprintf_r+0x1f8>
 800b1e0:	9b03      	ldr	r3, [sp, #12]
 800b1e2:	3307      	adds	r3, #7
 800b1e4:	f023 0307 	bic.w	r3, r3, #7
 800b1e8:	3308      	adds	r3, #8
 800b1ea:	9303      	str	r3, [sp, #12]
 800b1ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1ee:	443b      	add	r3, r7
 800b1f0:	9309      	str	r3, [sp, #36]	; 0x24
 800b1f2:	e767      	b.n	800b0c4 <_vfiprintf_r+0x94>
 800b1f4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1f8:	460c      	mov	r4, r1
 800b1fa:	2001      	movs	r0, #1
 800b1fc:	e7a5      	b.n	800b14a <_vfiprintf_r+0x11a>
 800b1fe:	2300      	movs	r3, #0
 800b200:	3401      	adds	r4, #1
 800b202:	9305      	str	r3, [sp, #20]
 800b204:	4619      	mov	r1, r3
 800b206:	f04f 0c0a 	mov.w	ip, #10
 800b20a:	4620      	mov	r0, r4
 800b20c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b210:	3a30      	subs	r2, #48	; 0x30
 800b212:	2a09      	cmp	r2, #9
 800b214:	d903      	bls.n	800b21e <_vfiprintf_r+0x1ee>
 800b216:	2b00      	cmp	r3, #0
 800b218:	d0c5      	beq.n	800b1a6 <_vfiprintf_r+0x176>
 800b21a:	9105      	str	r1, [sp, #20]
 800b21c:	e7c3      	b.n	800b1a6 <_vfiprintf_r+0x176>
 800b21e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b222:	4604      	mov	r4, r0
 800b224:	2301      	movs	r3, #1
 800b226:	e7f0      	b.n	800b20a <_vfiprintf_r+0x1da>
 800b228:	ab03      	add	r3, sp, #12
 800b22a:	9300      	str	r3, [sp, #0]
 800b22c:	462a      	mov	r2, r5
 800b22e:	4b16      	ldr	r3, [pc, #88]	; (800b288 <_vfiprintf_r+0x258>)
 800b230:	a904      	add	r1, sp, #16
 800b232:	4630      	mov	r0, r6
 800b234:	f3af 8000 	nop.w
 800b238:	4607      	mov	r7, r0
 800b23a:	1c78      	adds	r0, r7, #1
 800b23c:	d1d6      	bne.n	800b1ec <_vfiprintf_r+0x1bc>
 800b23e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b240:	07d9      	lsls	r1, r3, #31
 800b242:	d405      	bmi.n	800b250 <_vfiprintf_r+0x220>
 800b244:	89ab      	ldrh	r3, [r5, #12]
 800b246:	059a      	lsls	r2, r3, #22
 800b248:	d402      	bmi.n	800b250 <_vfiprintf_r+0x220>
 800b24a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b24c:	f7ff fa5a 	bl	800a704 <__retarget_lock_release_recursive>
 800b250:	89ab      	ldrh	r3, [r5, #12]
 800b252:	065b      	lsls	r3, r3, #25
 800b254:	f53f af12 	bmi.w	800b07c <_vfiprintf_r+0x4c>
 800b258:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b25a:	e711      	b.n	800b080 <_vfiprintf_r+0x50>
 800b25c:	ab03      	add	r3, sp, #12
 800b25e:	9300      	str	r3, [sp, #0]
 800b260:	462a      	mov	r2, r5
 800b262:	4b09      	ldr	r3, [pc, #36]	; (800b288 <_vfiprintf_r+0x258>)
 800b264:	a904      	add	r1, sp, #16
 800b266:	4630      	mov	r0, r6
 800b268:	f000 f880 	bl	800b36c <_printf_i>
 800b26c:	e7e4      	b.n	800b238 <_vfiprintf_r+0x208>
 800b26e:	bf00      	nop
 800b270:	0800b7a8 	.word	0x0800b7a8
 800b274:	0800b7c8 	.word	0x0800b7c8
 800b278:	0800b788 	.word	0x0800b788
 800b27c:	0800b7ec 	.word	0x0800b7ec
 800b280:	0800b7f6 	.word	0x0800b7f6
 800b284:	00000000 	.word	0x00000000
 800b288:	0800b00b 	.word	0x0800b00b
 800b28c:	0800b7f2 	.word	0x0800b7f2

0800b290 <_printf_common>:
 800b290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b294:	4616      	mov	r6, r2
 800b296:	4699      	mov	r9, r3
 800b298:	688a      	ldr	r2, [r1, #8]
 800b29a:	690b      	ldr	r3, [r1, #16]
 800b29c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b2a0:	4293      	cmp	r3, r2
 800b2a2:	bfb8      	it	lt
 800b2a4:	4613      	movlt	r3, r2
 800b2a6:	6033      	str	r3, [r6, #0]
 800b2a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b2ac:	4607      	mov	r7, r0
 800b2ae:	460c      	mov	r4, r1
 800b2b0:	b10a      	cbz	r2, 800b2b6 <_printf_common+0x26>
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	6033      	str	r3, [r6, #0]
 800b2b6:	6823      	ldr	r3, [r4, #0]
 800b2b8:	0699      	lsls	r1, r3, #26
 800b2ba:	bf42      	ittt	mi
 800b2bc:	6833      	ldrmi	r3, [r6, #0]
 800b2be:	3302      	addmi	r3, #2
 800b2c0:	6033      	strmi	r3, [r6, #0]
 800b2c2:	6825      	ldr	r5, [r4, #0]
 800b2c4:	f015 0506 	ands.w	r5, r5, #6
 800b2c8:	d106      	bne.n	800b2d8 <_printf_common+0x48>
 800b2ca:	f104 0a19 	add.w	sl, r4, #25
 800b2ce:	68e3      	ldr	r3, [r4, #12]
 800b2d0:	6832      	ldr	r2, [r6, #0]
 800b2d2:	1a9b      	subs	r3, r3, r2
 800b2d4:	42ab      	cmp	r3, r5
 800b2d6:	dc26      	bgt.n	800b326 <_printf_common+0x96>
 800b2d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b2dc:	1e13      	subs	r3, r2, #0
 800b2de:	6822      	ldr	r2, [r4, #0]
 800b2e0:	bf18      	it	ne
 800b2e2:	2301      	movne	r3, #1
 800b2e4:	0692      	lsls	r2, r2, #26
 800b2e6:	d42b      	bmi.n	800b340 <_printf_common+0xb0>
 800b2e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b2ec:	4649      	mov	r1, r9
 800b2ee:	4638      	mov	r0, r7
 800b2f0:	47c0      	blx	r8
 800b2f2:	3001      	adds	r0, #1
 800b2f4:	d01e      	beq.n	800b334 <_printf_common+0xa4>
 800b2f6:	6823      	ldr	r3, [r4, #0]
 800b2f8:	68e5      	ldr	r5, [r4, #12]
 800b2fa:	6832      	ldr	r2, [r6, #0]
 800b2fc:	f003 0306 	and.w	r3, r3, #6
 800b300:	2b04      	cmp	r3, #4
 800b302:	bf08      	it	eq
 800b304:	1aad      	subeq	r5, r5, r2
 800b306:	68a3      	ldr	r3, [r4, #8]
 800b308:	6922      	ldr	r2, [r4, #16]
 800b30a:	bf0c      	ite	eq
 800b30c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b310:	2500      	movne	r5, #0
 800b312:	4293      	cmp	r3, r2
 800b314:	bfc4      	itt	gt
 800b316:	1a9b      	subgt	r3, r3, r2
 800b318:	18ed      	addgt	r5, r5, r3
 800b31a:	2600      	movs	r6, #0
 800b31c:	341a      	adds	r4, #26
 800b31e:	42b5      	cmp	r5, r6
 800b320:	d11a      	bne.n	800b358 <_printf_common+0xc8>
 800b322:	2000      	movs	r0, #0
 800b324:	e008      	b.n	800b338 <_printf_common+0xa8>
 800b326:	2301      	movs	r3, #1
 800b328:	4652      	mov	r2, sl
 800b32a:	4649      	mov	r1, r9
 800b32c:	4638      	mov	r0, r7
 800b32e:	47c0      	blx	r8
 800b330:	3001      	adds	r0, #1
 800b332:	d103      	bne.n	800b33c <_printf_common+0xac>
 800b334:	f04f 30ff 	mov.w	r0, #4294967295
 800b338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b33c:	3501      	adds	r5, #1
 800b33e:	e7c6      	b.n	800b2ce <_printf_common+0x3e>
 800b340:	18e1      	adds	r1, r4, r3
 800b342:	1c5a      	adds	r2, r3, #1
 800b344:	2030      	movs	r0, #48	; 0x30
 800b346:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b34a:	4422      	add	r2, r4
 800b34c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b350:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b354:	3302      	adds	r3, #2
 800b356:	e7c7      	b.n	800b2e8 <_printf_common+0x58>
 800b358:	2301      	movs	r3, #1
 800b35a:	4622      	mov	r2, r4
 800b35c:	4649      	mov	r1, r9
 800b35e:	4638      	mov	r0, r7
 800b360:	47c0      	blx	r8
 800b362:	3001      	adds	r0, #1
 800b364:	d0e6      	beq.n	800b334 <_printf_common+0xa4>
 800b366:	3601      	adds	r6, #1
 800b368:	e7d9      	b.n	800b31e <_printf_common+0x8e>
	...

0800b36c <_printf_i>:
 800b36c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b370:	7e0f      	ldrb	r7, [r1, #24]
 800b372:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b374:	2f78      	cmp	r7, #120	; 0x78
 800b376:	4691      	mov	r9, r2
 800b378:	4680      	mov	r8, r0
 800b37a:	460c      	mov	r4, r1
 800b37c:	469a      	mov	sl, r3
 800b37e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b382:	d807      	bhi.n	800b394 <_printf_i+0x28>
 800b384:	2f62      	cmp	r7, #98	; 0x62
 800b386:	d80a      	bhi.n	800b39e <_printf_i+0x32>
 800b388:	2f00      	cmp	r7, #0
 800b38a:	f000 80d8 	beq.w	800b53e <_printf_i+0x1d2>
 800b38e:	2f58      	cmp	r7, #88	; 0x58
 800b390:	f000 80a3 	beq.w	800b4da <_printf_i+0x16e>
 800b394:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b398:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b39c:	e03a      	b.n	800b414 <_printf_i+0xa8>
 800b39e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b3a2:	2b15      	cmp	r3, #21
 800b3a4:	d8f6      	bhi.n	800b394 <_printf_i+0x28>
 800b3a6:	a101      	add	r1, pc, #4	; (adr r1, 800b3ac <_printf_i+0x40>)
 800b3a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b3ac:	0800b405 	.word	0x0800b405
 800b3b0:	0800b419 	.word	0x0800b419
 800b3b4:	0800b395 	.word	0x0800b395
 800b3b8:	0800b395 	.word	0x0800b395
 800b3bc:	0800b395 	.word	0x0800b395
 800b3c0:	0800b395 	.word	0x0800b395
 800b3c4:	0800b419 	.word	0x0800b419
 800b3c8:	0800b395 	.word	0x0800b395
 800b3cc:	0800b395 	.word	0x0800b395
 800b3d0:	0800b395 	.word	0x0800b395
 800b3d4:	0800b395 	.word	0x0800b395
 800b3d8:	0800b525 	.word	0x0800b525
 800b3dc:	0800b449 	.word	0x0800b449
 800b3e0:	0800b507 	.word	0x0800b507
 800b3e4:	0800b395 	.word	0x0800b395
 800b3e8:	0800b395 	.word	0x0800b395
 800b3ec:	0800b547 	.word	0x0800b547
 800b3f0:	0800b395 	.word	0x0800b395
 800b3f4:	0800b449 	.word	0x0800b449
 800b3f8:	0800b395 	.word	0x0800b395
 800b3fc:	0800b395 	.word	0x0800b395
 800b400:	0800b50f 	.word	0x0800b50f
 800b404:	682b      	ldr	r3, [r5, #0]
 800b406:	1d1a      	adds	r2, r3, #4
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	602a      	str	r2, [r5, #0]
 800b40c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b410:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b414:	2301      	movs	r3, #1
 800b416:	e0a3      	b.n	800b560 <_printf_i+0x1f4>
 800b418:	6820      	ldr	r0, [r4, #0]
 800b41a:	6829      	ldr	r1, [r5, #0]
 800b41c:	0606      	lsls	r6, r0, #24
 800b41e:	f101 0304 	add.w	r3, r1, #4
 800b422:	d50a      	bpl.n	800b43a <_printf_i+0xce>
 800b424:	680e      	ldr	r6, [r1, #0]
 800b426:	602b      	str	r3, [r5, #0]
 800b428:	2e00      	cmp	r6, #0
 800b42a:	da03      	bge.n	800b434 <_printf_i+0xc8>
 800b42c:	232d      	movs	r3, #45	; 0x2d
 800b42e:	4276      	negs	r6, r6
 800b430:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b434:	485e      	ldr	r0, [pc, #376]	; (800b5b0 <_printf_i+0x244>)
 800b436:	230a      	movs	r3, #10
 800b438:	e019      	b.n	800b46e <_printf_i+0x102>
 800b43a:	680e      	ldr	r6, [r1, #0]
 800b43c:	602b      	str	r3, [r5, #0]
 800b43e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b442:	bf18      	it	ne
 800b444:	b236      	sxthne	r6, r6
 800b446:	e7ef      	b.n	800b428 <_printf_i+0xbc>
 800b448:	682b      	ldr	r3, [r5, #0]
 800b44a:	6820      	ldr	r0, [r4, #0]
 800b44c:	1d19      	adds	r1, r3, #4
 800b44e:	6029      	str	r1, [r5, #0]
 800b450:	0601      	lsls	r1, r0, #24
 800b452:	d501      	bpl.n	800b458 <_printf_i+0xec>
 800b454:	681e      	ldr	r6, [r3, #0]
 800b456:	e002      	b.n	800b45e <_printf_i+0xf2>
 800b458:	0646      	lsls	r6, r0, #25
 800b45a:	d5fb      	bpl.n	800b454 <_printf_i+0xe8>
 800b45c:	881e      	ldrh	r6, [r3, #0]
 800b45e:	4854      	ldr	r0, [pc, #336]	; (800b5b0 <_printf_i+0x244>)
 800b460:	2f6f      	cmp	r7, #111	; 0x6f
 800b462:	bf0c      	ite	eq
 800b464:	2308      	moveq	r3, #8
 800b466:	230a      	movne	r3, #10
 800b468:	2100      	movs	r1, #0
 800b46a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b46e:	6865      	ldr	r5, [r4, #4]
 800b470:	60a5      	str	r5, [r4, #8]
 800b472:	2d00      	cmp	r5, #0
 800b474:	bfa2      	ittt	ge
 800b476:	6821      	ldrge	r1, [r4, #0]
 800b478:	f021 0104 	bicge.w	r1, r1, #4
 800b47c:	6021      	strge	r1, [r4, #0]
 800b47e:	b90e      	cbnz	r6, 800b484 <_printf_i+0x118>
 800b480:	2d00      	cmp	r5, #0
 800b482:	d04d      	beq.n	800b520 <_printf_i+0x1b4>
 800b484:	4615      	mov	r5, r2
 800b486:	fbb6 f1f3 	udiv	r1, r6, r3
 800b48a:	fb03 6711 	mls	r7, r3, r1, r6
 800b48e:	5dc7      	ldrb	r7, [r0, r7]
 800b490:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b494:	4637      	mov	r7, r6
 800b496:	42bb      	cmp	r3, r7
 800b498:	460e      	mov	r6, r1
 800b49a:	d9f4      	bls.n	800b486 <_printf_i+0x11a>
 800b49c:	2b08      	cmp	r3, #8
 800b49e:	d10b      	bne.n	800b4b8 <_printf_i+0x14c>
 800b4a0:	6823      	ldr	r3, [r4, #0]
 800b4a2:	07de      	lsls	r6, r3, #31
 800b4a4:	d508      	bpl.n	800b4b8 <_printf_i+0x14c>
 800b4a6:	6923      	ldr	r3, [r4, #16]
 800b4a8:	6861      	ldr	r1, [r4, #4]
 800b4aa:	4299      	cmp	r1, r3
 800b4ac:	bfde      	ittt	le
 800b4ae:	2330      	movle	r3, #48	; 0x30
 800b4b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b4b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b4b8:	1b52      	subs	r2, r2, r5
 800b4ba:	6122      	str	r2, [r4, #16]
 800b4bc:	f8cd a000 	str.w	sl, [sp]
 800b4c0:	464b      	mov	r3, r9
 800b4c2:	aa03      	add	r2, sp, #12
 800b4c4:	4621      	mov	r1, r4
 800b4c6:	4640      	mov	r0, r8
 800b4c8:	f7ff fee2 	bl	800b290 <_printf_common>
 800b4cc:	3001      	adds	r0, #1
 800b4ce:	d14c      	bne.n	800b56a <_printf_i+0x1fe>
 800b4d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b4d4:	b004      	add	sp, #16
 800b4d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4da:	4835      	ldr	r0, [pc, #212]	; (800b5b0 <_printf_i+0x244>)
 800b4dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b4e0:	6829      	ldr	r1, [r5, #0]
 800b4e2:	6823      	ldr	r3, [r4, #0]
 800b4e4:	f851 6b04 	ldr.w	r6, [r1], #4
 800b4e8:	6029      	str	r1, [r5, #0]
 800b4ea:	061d      	lsls	r5, r3, #24
 800b4ec:	d514      	bpl.n	800b518 <_printf_i+0x1ac>
 800b4ee:	07df      	lsls	r7, r3, #31
 800b4f0:	bf44      	itt	mi
 800b4f2:	f043 0320 	orrmi.w	r3, r3, #32
 800b4f6:	6023      	strmi	r3, [r4, #0]
 800b4f8:	b91e      	cbnz	r6, 800b502 <_printf_i+0x196>
 800b4fa:	6823      	ldr	r3, [r4, #0]
 800b4fc:	f023 0320 	bic.w	r3, r3, #32
 800b500:	6023      	str	r3, [r4, #0]
 800b502:	2310      	movs	r3, #16
 800b504:	e7b0      	b.n	800b468 <_printf_i+0xfc>
 800b506:	6823      	ldr	r3, [r4, #0]
 800b508:	f043 0320 	orr.w	r3, r3, #32
 800b50c:	6023      	str	r3, [r4, #0]
 800b50e:	2378      	movs	r3, #120	; 0x78
 800b510:	4828      	ldr	r0, [pc, #160]	; (800b5b4 <_printf_i+0x248>)
 800b512:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b516:	e7e3      	b.n	800b4e0 <_printf_i+0x174>
 800b518:	0659      	lsls	r1, r3, #25
 800b51a:	bf48      	it	mi
 800b51c:	b2b6      	uxthmi	r6, r6
 800b51e:	e7e6      	b.n	800b4ee <_printf_i+0x182>
 800b520:	4615      	mov	r5, r2
 800b522:	e7bb      	b.n	800b49c <_printf_i+0x130>
 800b524:	682b      	ldr	r3, [r5, #0]
 800b526:	6826      	ldr	r6, [r4, #0]
 800b528:	6961      	ldr	r1, [r4, #20]
 800b52a:	1d18      	adds	r0, r3, #4
 800b52c:	6028      	str	r0, [r5, #0]
 800b52e:	0635      	lsls	r5, r6, #24
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	d501      	bpl.n	800b538 <_printf_i+0x1cc>
 800b534:	6019      	str	r1, [r3, #0]
 800b536:	e002      	b.n	800b53e <_printf_i+0x1d2>
 800b538:	0670      	lsls	r0, r6, #25
 800b53a:	d5fb      	bpl.n	800b534 <_printf_i+0x1c8>
 800b53c:	8019      	strh	r1, [r3, #0]
 800b53e:	2300      	movs	r3, #0
 800b540:	6123      	str	r3, [r4, #16]
 800b542:	4615      	mov	r5, r2
 800b544:	e7ba      	b.n	800b4bc <_printf_i+0x150>
 800b546:	682b      	ldr	r3, [r5, #0]
 800b548:	1d1a      	adds	r2, r3, #4
 800b54a:	602a      	str	r2, [r5, #0]
 800b54c:	681d      	ldr	r5, [r3, #0]
 800b54e:	6862      	ldr	r2, [r4, #4]
 800b550:	2100      	movs	r1, #0
 800b552:	4628      	mov	r0, r5
 800b554:	f7f4 fe7c 	bl	8000250 <memchr>
 800b558:	b108      	cbz	r0, 800b55e <_printf_i+0x1f2>
 800b55a:	1b40      	subs	r0, r0, r5
 800b55c:	6060      	str	r0, [r4, #4]
 800b55e:	6863      	ldr	r3, [r4, #4]
 800b560:	6123      	str	r3, [r4, #16]
 800b562:	2300      	movs	r3, #0
 800b564:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b568:	e7a8      	b.n	800b4bc <_printf_i+0x150>
 800b56a:	6923      	ldr	r3, [r4, #16]
 800b56c:	462a      	mov	r2, r5
 800b56e:	4649      	mov	r1, r9
 800b570:	4640      	mov	r0, r8
 800b572:	47d0      	blx	sl
 800b574:	3001      	adds	r0, #1
 800b576:	d0ab      	beq.n	800b4d0 <_printf_i+0x164>
 800b578:	6823      	ldr	r3, [r4, #0]
 800b57a:	079b      	lsls	r3, r3, #30
 800b57c:	d413      	bmi.n	800b5a6 <_printf_i+0x23a>
 800b57e:	68e0      	ldr	r0, [r4, #12]
 800b580:	9b03      	ldr	r3, [sp, #12]
 800b582:	4298      	cmp	r0, r3
 800b584:	bfb8      	it	lt
 800b586:	4618      	movlt	r0, r3
 800b588:	e7a4      	b.n	800b4d4 <_printf_i+0x168>
 800b58a:	2301      	movs	r3, #1
 800b58c:	4632      	mov	r2, r6
 800b58e:	4649      	mov	r1, r9
 800b590:	4640      	mov	r0, r8
 800b592:	47d0      	blx	sl
 800b594:	3001      	adds	r0, #1
 800b596:	d09b      	beq.n	800b4d0 <_printf_i+0x164>
 800b598:	3501      	adds	r5, #1
 800b59a:	68e3      	ldr	r3, [r4, #12]
 800b59c:	9903      	ldr	r1, [sp, #12]
 800b59e:	1a5b      	subs	r3, r3, r1
 800b5a0:	42ab      	cmp	r3, r5
 800b5a2:	dcf2      	bgt.n	800b58a <_printf_i+0x21e>
 800b5a4:	e7eb      	b.n	800b57e <_printf_i+0x212>
 800b5a6:	2500      	movs	r5, #0
 800b5a8:	f104 0619 	add.w	r6, r4, #25
 800b5ac:	e7f5      	b.n	800b59a <_printf_i+0x22e>
 800b5ae:	bf00      	nop
 800b5b0:	0800b7fd 	.word	0x0800b7fd
 800b5b4:	0800b80e 	.word	0x0800b80e

0800b5b8 <_read_r>:
 800b5b8:	b538      	push	{r3, r4, r5, lr}
 800b5ba:	4d07      	ldr	r5, [pc, #28]	; (800b5d8 <_read_r+0x20>)
 800b5bc:	4604      	mov	r4, r0
 800b5be:	4608      	mov	r0, r1
 800b5c0:	4611      	mov	r1, r2
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	602a      	str	r2, [r5, #0]
 800b5c6:	461a      	mov	r2, r3
 800b5c8:	f7fe fd15 	bl	8009ff6 <_read>
 800b5cc:	1c43      	adds	r3, r0, #1
 800b5ce:	d102      	bne.n	800b5d6 <_read_r+0x1e>
 800b5d0:	682b      	ldr	r3, [r5, #0]
 800b5d2:	b103      	cbz	r3, 800b5d6 <_read_r+0x1e>
 800b5d4:	6023      	str	r3, [r4, #0]
 800b5d6:	bd38      	pop	{r3, r4, r5, pc}
 800b5d8:	20005188 	.word	0x20005188

0800b5dc <_fstat_r>:
 800b5dc:	b538      	push	{r3, r4, r5, lr}
 800b5de:	4d07      	ldr	r5, [pc, #28]	; (800b5fc <_fstat_r+0x20>)
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	4604      	mov	r4, r0
 800b5e4:	4608      	mov	r0, r1
 800b5e6:	4611      	mov	r1, r2
 800b5e8:	602b      	str	r3, [r5, #0]
 800b5ea:	f7fe fde6 	bl	800a1ba <_fstat>
 800b5ee:	1c43      	adds	r3, r0, #1
 800b5f0:	d102      	bne.n	800b5f8 <_fstat_r+0x1c>
 800b5f2:	682b      	ldr	r3, [r5, #0]
 800b5f4:	b103      	cbz	r3, 800b5f8 <_fstat_r+0x1c>
 800b5f6:	6023      	str	r3, [r4, #0]
 800b5f8:	bd38      	pop	{r3, r4, r5, pc}
 800b5fa:	bf00      	nop
 800b5fc:	20005188 	.word	0x20005188

0800b600 <_isatty_r>:
 800b600:	b538      	push	{r3, r4, r5, lr}
 800b602:	4d06      	ldr	r5, [pc, #24]	; (800b61c <_isatty_r+0x1c>)
 800b604:	2300      	movs	r3, #0
 800b606:	4604      	mov	r4, r0
 800b608:	4608      	mov	r0, r1
 800b60a:	602b      	str	r3, [r5, #0]
 800b60c:	f7fe ff3c 	bl	800a488 <_isatty>
 800b610:	1c43      	adds	r3, r0, #1
 800b612:	d102      	bne.n	800b61a <_isatty_r+0x1a>
 800b614:	682b      	ldr	r3, [r5, #0]
 800b616:	b103      	cbz	r3, 800b61a <_isatty_r+0x1a>
 800b618:	6023      	str	r3, [r4, #0]
 800b61a:	bd38      	pop	{r3, r4, r5, pc}
 800b61c:	20005188 	.word	0x20005188

0800b620 <_init>:
 800b620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b622:	bf00      	nop
 800b624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b626:	bc08      	pop	{r3}
 800b628:	469e      	mov	lr, r3
 800b62a:	4770      	bx	lr

0800b62c <_fini>:
 800b62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b62e:	bf00      	nop
 800b630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b632:	bc08      	pop	{r3}
 800b634:	469e      	mov	lr, r3
 800b636:	4770      	bx	lr
