Running: xsim.dir/top_VHDL_instantiation_behav/xsimk.exe -simmode gui -wdb top_VHDL_instantiation_behav.wdb -simrunnum 0 -socket 59556
Design successfully loaded
Design Loading Memory Usage: 6580 KB (Peak: 6580 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 7144 KB (Peak: 7144 KB)
Simulation CPU Usage: 15 ms
