# system info SoC on 2025.12.17.19:49:27
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1765981144
#
#
# Files generated for SoC on 2025.12.17.19:49:27
files:
filepath,kind,attributes,module,is_top
SoC/simulation/SoC.v,VERILOG,,SoC,true
SoC/simulation/submodules/SoC_sdram_controller.v,VERILOG,,SoC_sdram_controller,false
SoC/simulation/submodules/SoC_cpu.sdc,SDC,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_jtag_debug_module_sysclk.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_jtag_debug_module_tck.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_jtag_debug_module_wrapper.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_nios2_waves.do,OTHER,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_ociram_default_contents.dat,DAT,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_ociram_default_contents.hex,HEX,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_ociram_default_contents.mif,MIF,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_oci_test_bench.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_a.dat,DAT,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_a.hex,HEX,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_a.mif,MIF,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_b.dat,DAT,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_b.hex,HEX,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_b.mif,MIF,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_test_bench.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_jtag_uart.v,VERILOG,,SoC_jtag_uart,false
SoC/simulation/submodules/SoC_timer.v,VERILOG,,SoC_timer,false
SoC/simulation/submodules/SoC_sysid.vo,VERILOG,,SoC_sysid,false
SoC/simulation/submodules/SoC_led_out.v,VERILOG,,SoC_led_out,false
SoC/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
SoC/simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
SoC/simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
SoC/simulation/submodules/SoC_pll.vo,VERILOG,,SoC_pll,false
SoC/simulation/submodules/SoC_mm_interconnect_0.v,VERILOG,,SoC_mm_interconnect_0,false
SoC/simulation/submodules/SoC_mm_interconnect_1.v,VERILOG,,SoC_mm_interconnect_1,false
SoC/simulation/submodules/SoC_irq_mapper.sv,SYSTEM_VERILOG,,SoC_irq_mapper,false
SoC/simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
SoC/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
SoC/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
SoC/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
SoC/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
SoC/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
SoC/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
SoC/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
SoC/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
SoC/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
SoC/simulation/submodules/SoC_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_addr_router,false
SoC/simulation/submodules/SoC_mm_interconnect_0_addr_router_001.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_addr_router_001,false
SoC/simulation/submodules/SoC_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_id_router,false
SoC/simulation/submodules/SoC_mm_interconnect_0_id_router_002.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_id_router_002,false
SoC/simulation/submodules/SoC_mm_interconnect_0_id_router_005.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_id_router_005,false
SoC/simulation/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_xbar_demux,false
SoC/simulation/submodules/SoC_mm_interconnect_0_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_xbar_demux_001,false
SoC/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_xbar_mux,false
SoC/simulation/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_xbar_mux,false
SoC/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_xbar_mux_002,false
SoC/simulation/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_002.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_xbar_mux_002,false
SoC/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_xbar_mux_005,false
SoC/simulation/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_005.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_xbar_mux_005,false
SoC/simulation/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_002.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_rsp_xbar_demux_002,false
SoC/simulation/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_005.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_rsp_xbar_demux_005,false
SoC/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_rsp_xbar_mux,false
SoC/simulation/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_rsp_xbar_mux,false
SoC/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_rsp_xbar_mux_001,false
SoC/simulation/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_rsp_xbar_mux_001,false
SoC/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
SoC/simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
SoC/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
SoC/simulation/submodules/SoC_mm_interconnect_1_addr_router.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_1_addr_router,false
SoC/simulation/submodules/SoC_mm_interconnect_1_id_router.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_1_id_router,false
SoC/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
SoC/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
SoC/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
SoC/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
SoC/simulation/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_1_cmd_xbar_demux,false
SoC/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_1_cmd_xbar_mux,false
SoC/simulation/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_1_cmd_xbar_mux,false
SoC/simulation/submodules/SoC_mm_interconnect_1_rsp_xbar_demux.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_1_rsp_xbar_demux,false
SoC/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_1_rsp_xbar_mux,false
SoC/simulation/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_1_rsp_xbar_mux,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
SoC.sdram_controller,SoC_sdram_controller
SoC.cpu,SoC_cpu
SoC.jtag_uart,SoC_jtag_uart
SoC.timer,SoC_timer
SoC.sysid,SoC_sysid
SoC.led_out,SoC_led_out
SoC.mm_clock_crossing_bridge,altera_avalon_mm_clock_crossing_bridge
SoC.pll,SoC_pll
SoC.mm_interconnect_0,SoC_mm_interconnect_0
SoC.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
SoC.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
SoC.mm_interconnect_0.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.sdram_controller_s1_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.led_out_s1_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.mm_clock_crossing_bridge_s0_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.pll_pll_slave_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.cpu_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
SoC.mm_interconnect_0.cpu_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
SoC.mm_interconnect_0.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.sdram_controller_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.led_out_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.mm_clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.pll_pll_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.mm_clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.addr_router,SoC_mm_interconnect_0_addr_router
SoC.mm_interconnect_0.addr_router_001,SoC_mm_interconnect_0_addr_router_001
SoC.mm_interconnect_0.id_router,SoC_mm_interconnect_0_id_router
SoC.mm_interconnect_0.id_router_001,SoC_mm_interconnect_0_id_router
SoC.mm_interconnect_0.id_router_002,SoC_mm_interconnect_0_id_router_002
SoC.mm_interconnect_0.id_router_003,SoC_mm_interconnect_0_id_router_002
SoC.mm_interconnect_0.id_router_004,SoC_mm_interconnect_0_id_router_002
SoC.mm_interconnect_0.id_router_005,SoC_mm_interconnect_0_id_router_005
SoC.mm_interconnect_0.cmd_xbar_demux,SoC_mm_interconnect_0_cmd_xbar_demux
SoC.mm_interconnect_0.rsp_xbar_demux,SoC_mm_interconnect_0_cmd_xbar_demux
SoC.mm_interconnect_0.rsp_xbar_demux_001,SoC_mm_interconnect_0_cmd_xbar_demux
SoC.mm_interconnect_0.cmd_xbar_demux_001,SoC_mm_interconnect_0_cmd_xbar_demux_001
SoC.mm_interconnect_0.cmd_xbar_mux,SoC_mm_interconnect_0_cmd_xbar_mux
SoC.mm_interconnect_0.cmd_xbar_mux_001,SoC_mm_interconnect_0_cmd_xbar_mux
SoC.mm_interconnect_0.cmd_xbar_mux_002,SoC_mm_interconnect_0_cmd_xbar_mux_002
SoC.mm_interconnect_0.cmd_xbar_mux_003,SoC_mm_interconnect_0_cmd_xbar_mux_002
SoC.mm_interconnect_0.cmd_xbar_mux_004,SoC_mm_interconnect_0_cmd_xbar_mux_002
SoC.mm_interconnect_0.cmd_xbar_mux_005,SoC_mm_interconnect_0_cmd_xbar_mux_005
SoC.mm_interconnect_0.rsp_xbar_demux_002,SoC_mm_interconnect_0_rsp_xbar_demux_002
SoC.mm_interconnect_0.rsp_xbar_demux_003,SoC_mm_interconnect_0_rsp_xbar_demux_002
SoC.mm_interconnect_0.rsp_xbar_demux_004,SoC_mm_interconnect_0_rsp_xbar_demux_002
SoC.mm_interconnect_0.rsp_xbar_demux_005,SoC_mm_interconnect_0_rsp_xbar_demux_005
SoC.mm_interconnect_0.rsp_xbar_mux,SoC_mm_interconnect_0_rsp_xbar_mux
SoC.mm_interconnect_0.rsp_xbar_mux_001,SoC_mm_interconnect_0_rsp_xbar_mux_001
SoC.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
SoC.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
SoC.mm_interconnect_1,SoC_mm_interconnect_1
SoC.mm_interconnect_1.mm_clock_crossing_bridge_m0_translator,altera_merlin_master_translator
SoC.mm_interconnect_1.timer_s1_translator,altera_merlin_slave_translator
SoC.mm_interconnect_1.sysid_control_slave_translator,altera_merlin_slave_translator
SoC.mm_interconnect_1.mm_clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
SoC.mm_interconnect_1.timer_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoC.mm_interconnect_1.sysid_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
SoC.mm_interconnect_1.timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_1.sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_1.addr_router,SoC_mm_interconnect_1_addr_router
SoC.mm_interconnect_1.id_router,SoC_mm_interconnect_1_id_router
SoC.mm_interconnect_1.id_router_001,SoC_mm_interconnect_1_id_router
SoC.mm_interconnect_1.limiter,altera_merlin_traffic_limiter
SoC.mm_interconnect_1.cmd_xbar_demux,SoC_mm_interconnect_1_cmd_xbar_demux
SoC.mm_interconnect_1.cmd_xbar_mux,SoC_mm_interconnect_1_cmd_xbar_mux
SoC.mm_interconnect_1.cmd_xbar_mux_001,SoC_mm_interconnect_1_cmd_xbar_mux
SoC.mm_interconnect_1.rsp_xbar_demux,SoC_mm_interconnect_1_rsp_xbar_demux
SoC.mm_interconnect_1.rsp_xbar_demux_001,SoC_mm_interconnect_1_rsp_xbar_demux
SoC.mm_interconnect_1.rsp_xbar_mux,SoC_mm_interconnect_1_rsp_xbar_mux
SoC.irq_mapper,SoC_irq_mapper
SoC.irq_synchronizer,altera_irq_clock_crosser
SoC.rst_controller,altera_reset_controller
SoC.rst_controller_001,altera_reset_controller
SoC.rst_controller_002,altera_reset_controller
