Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Fri Nov  4 23:55:17 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
TIMING-18  Warning   Missing input or output delay     12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.005        0.000                      0                  150        0.155        0.000                      0                  150        3.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.005        0.000                      0                  150        0.155        0.000                      0                  150        3.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/lcd_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 2.209ns (44.822%)  route 2.719ns (55.178%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 15.470 - 10.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.856     5.954    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.419     6.373 r  Inst_top_level/lcd_delay_reg[5]/Q
                         net (fo=3, routed)           1.117     7.490    Inst_top_level/lcd_delay_reg_n_0_[5]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.296     7.786 r  Inst_top_level/next_state1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.786    Inst_top_level/next_state1_carry_i_8_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.318 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.318    Inst_top_level/next_state1_carry_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.432    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.546    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.703 f  Inst_top_level/next_state1_carry__2/CO[1]
                         net (fo=37, routed)          0.495     9.198    Inst_top_level/next_state1_carry__2_n_2
    SLICE_X110Y87        LUT6 (Prop_lut6_I2_O)        0.329     9.527 f  Inst_top_level/lcd_done_i_3/O
                         net (fo=1, routed)           0.433     9.960    Inst_top_level/lcd_done_i_3_n_0
    SLICE_X110Y87        LUT5 (Prop_lut5_I0_O)        0.124    10.084 r  Inst_top_level/lcd_done_i_2/O
                         net (fo=1, routed)           0.674    10.758    Inst_top_level/lcd_done_i_2_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I1_O)        0.124    10.882 r  Inst_top_level/lcd_done_i_1/O
                         net (fo=1, routed)           0.000    10.882    Inst_top_level/lcd_done_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Inst_top_level/lcd_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.682    15.470    Inst_top_level/CLK
    SLICE_X110Y87        FDRE                                         r  Inst_top_level/lcd_done_reg/C
                         clock pessimism              0.424    15.894    
                         clock uncertainty           -0.035    15.858    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.029    15.887    Inst_top_level/lcd_done_reg
  -------------------------------------------------------------------
                         required time                         15.887    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 2.037ns (42.008%)  route 2.812ns (57.992%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 15.466 - 10.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.853     5.951    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X110Y80        FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDCE (Prop_fdce_C_Q)         0.419     6.370 r  Inst_top_level/Inst_i2c_master/count_reg[1]/Q
                         net (fo=2, routed)           0.592     6.962    Inst_top_level/Inst_i2c_master/count[1]
    SLICE_X111Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.811 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    Inst_top_level/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.033 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/O[0]
                         net (fo=6, routed)           1.176     9.209    Inst_top_level/Inst_i2c_master/data0[4]
    SLICE_X113Y81        LUT6 (Prop_lut6_I2_O)        0.299     9.508 r  Inst_top_level/Inst_i2c_master/data_clk_i_5/O
                         net (fo=1, routed)           0.738    10.246    Inst_top_level/Inst_i2c_master/data_clk_i_5_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I3_O)        0.124    10.370 r  Inst_top_level/Inst_i2c_master/data_clk_i_4/O
                         net (fo=1, routed)           0.306    10.676    Inst_top_level/Inst_i2c_master/data_clk_i_4_n_0
    SLICE_X112Y82        LUT6 (Prop_lut6_I3_O)        0.124    10.800 r  Inst_top_level/Inst_i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000    10.800    Inst_top_level/Inst_i2c_master/data_clk_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  Inst_top_level/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.678    15.466    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y82        FDRE                                         r  Inst_top_level/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.464    15.930    
                         clock uncertainty           -0.035    15.894    
    SLICE_X112Y82        FDRE (Setup_fdre_C_D)        0.077    15.971    Inst_top_level/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         15.971    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/lcd_delay_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.961ns (40.754%)  route 2.851ns (59.246%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 15.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.856     5.954    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.419     6.373 r  Inst_top_level/lcd_delay_reg[5]/Q
                         net (fo=3, routed)           1.117     7.490    Inst_top_level/lcd_delay_reg_n_0_[5]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.296     7.786 r  Inst_top_level/next_state1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.786    Inst_top_level/next_state1_carry_i_8_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.318 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.318    Inst_top_level/next_state1_carry_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.432    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.546    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.703 r  Inst_top_level/next_state1_carry__2/CO[1]
                         net (fo=37, routed)          1.734    10.437    Inst_top_level/next_state1_carry__2_n_2
    SLICE_X106Y84        LUT2 (Prop_lut2_I0_O)        0.329    10.766 r  Inst_top_level/lcd_delay[10]_i_1/O
                         net (fo=1, routed)           0.000    10.766    Inst_top_level/p_1_in[10]
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.677    15.465    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[10]/C
                         clock pessimism              0.489    15.954    
                         clock uncertainty           -0.035    15.918    
    SLICE_X106Y84        FDRE (Setup_fdre_C_D)        0.029    15.947    Inst_top_level/lcd_delay_reg[10]
  -------------------------------------------------------------------
                         required time                         15.947    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/lcd_delay_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.987ns (41.073%)  route 2.851ns (58.927%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 15.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.856     5.954    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.419     6.373 r  Inst_top_level/lcd_delay_reg[5]/Q
                         net (fo=3, routed)           1.117     7.490    Inst_top_level/lcd_delay_reg_n_0_[5]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.296     7.786 r  Inst_top_level/next_state1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.786    Inst_top_level/next_state1_carry_i_8_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.318 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.318    Inst_top_level/next_state1_carry_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.432    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.546    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.703 r  Inst_top_level/next_state1_carry__2/CO[1]
                         net (fo=37, routed)          1.734    10.437    Inst_top_level/next_state1_carry__2_n_2
    SLICE_X106Y84        LUT2 (Prop_lut2_I0_O)        0.355    10.792 r  Inst_top_level/lcd_delay[11]_i_1/O
                         net (fo=1, routed)           0.000    10.792    Inst_top_level/p_1_in[11]
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.677    15.465    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[11]/C
                         clock pessimism              0.489    15.954    
                         clock uncertainty           -0.035    15.918    
    SLICE_X106Y84        FDRE (Setup_fdre_C_D)        0.075    15.993    Inst_top_level/lcd_delay_reg[11]
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/byteSel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.961ns (43.734%)  route 2.523ns (56.266%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 15.466 - 10.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.856     5.954    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.419     6.373 r  Inst_top_level/lcd_delay_reg[5]/Q
                         net (fo=3, routed)           1.117     7.490    Inst_top_level/lcd_delay_reg_n_0_[5]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.296     7.786 r  Inst_top_level/next_state1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.786    Inst_top_level/next_state1_carry_i_8_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.318 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.318    Inst_top_level/next_state1_carry_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.432    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.546    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.703 f  Inst_top_level/next_state1_carry__2/CO[1]
                         net (fo=37, routed)          0.874     9.577    Inst_top_level/next_state1_carry__2_n_2
    SLICE_X109Y86        LUT5 (Prop_lut5_I2_O)        0.329     9.906 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.532    10.438    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.678    15.466    Inst_top_level/CLK
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[0]/C
                         clock pessimism              0.465    15.931    
                         clock uncertainty           -0.035    15.895    
    SLICE_X109Y85        FDRE (Setup_fdre_C_CE)      -0.205    15.690    Inst_top_level/byteSel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.690    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/byteSel_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.961ns (43.734%)  route 2.523ns (56.266%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 15.466 - 10.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.856     5.954    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.419     6.373 r  Inst_top_level/lcd_delay_reg[5]/Q
                         net (fo=3, routed)           1.117     7.490    Inst_top_level/lcd_delay_reg_n_0_[5]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.296     7.786 r  Inst_top_level/next_state1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.786    Inst_top_level/next_state1_carry_i_8_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.318 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.318    Inst_top_level/next_state1_carry_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.432    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.546    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.703 f  Inst_top_level/next_state1_carry__2/CO[1]
                         net (fo=37, routed)          0.874     9.577    Inst_top_level/next_state1_carry__2_n_2
    SLICE_X109Y86        LUT5 (Prop_lut5_I2_O)        0.329     9.906 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.532    10.438    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.678    15.466    Inst_top_level/CLK
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[4]/C
                         clock pessimism              0.465    15.931    
                         clock uncertainty           -0.035    15.895    
    SLICE_X109Y85        FDRE (Setup_fdre_C_CE)      -0.205    15.690    Inst_top_level/byteSel_reg[4]
  -------------------------------------------------------------------
                         required time                         15.690    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/byteSel_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.961ns (43.734%)  route 2.523ns (56.266%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 15.466 - 10.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.856     5.954    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.419     6.373 r  Inst_top_level/lcd_delay_reg[5]/Q
                         net (fo=3, routed)           1.117     7.490    Inst_top_level/lcd_delay_reg_n_0_[5]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.296     7.786 r  Inst_top_level/next_state1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.786    Inst_top_level/next_state1_carry_i_8_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.318 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.318    Inst_top_level/next_state1_carry_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.432    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.546    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.703 f  Inst_top_level/next_state1_carry__2/CO[1]
                         net (fo=37, routed)          0.874     9.577    Inst_top_level/next_state1_carry__2_n_2
    SLICE_X109Y86        LUT5 (Prop_lut5_I2_O)        0.329     9.906 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.532    10.438    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.678    15.466    Inst_top_level/CLK
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[5]/C
                         clock pessimism              0.465    15.931    
                         clock uncertainty           -0.035    15.895    
    SLICE_X109Y85        FDRE (Setup_fdre_C_CE)      -0.205    15.690    Inst_top_level/byteSel_reg[5]
  -------------------------------------------------------------------
                         required time                         15.690    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 Inst_top_level/Inst_i2c_master/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.267ns (48.015%)  route 2.454ns (51.985%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 15.463 - 10.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.853     5.951    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X110Y80        FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDCE (Prop_fdce_C_Q)         0.419     6.370 r  Inst_top_level/Inst_i2c_master/count_reg[1]/Q
                         net (fo=2, routed)           0.592     6.962    Inst_top_level/Inst_i2c_master/count[1]
    SLICE_X111Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.811 r  Inst_top_level/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    Inst_top_level/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  Inst_top_level/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.925    Inst_top_level/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.259 r  Inst_top_level/Inst_i2c_master/count_reg[10]_i_3/O[1]
                         net (fo=3, routed)           0.802     9.061    Inst_top_level/Inst_i2c_master/data0[9]
    SLICE_X112Y81        LUT3 (Prop_lut3_I1_O)        0.303     9.364 r  Inst_top_level/Inst_i2c_master/data_clk_i_2/O
                         net (fo=2, routed)           0.644    10.008    Inst_top_level/Inst_i2c_master/data_clk_i_2_n_0
    SLICE_X113Y81        LUT6 (Prop_lut6_I1_O)        0.124    10.132 r  Inst_top_level/Inst_i2c_master/stretch_i_2/O
                         net (fo=1, routed)           0.416    10.548    Inst_top_level/Inst_i2c_master/stretch_i_2_n_0
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124    10.672 r  Inst_top_level/Inst_i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000    10.672    Inst_top_level/Inst_i2c_master/stretch_i_1_n_0
    SLICE_X112Y80        FDCE                                         r  Inst_top_level/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.675    15.463    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y80        FDCE                                         r  Inst_top_level/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.464    15.927    
                         clock uncertainty           -0.035    15.891    
    SLICE_X112Y80        FDCE (Setup_fdce_C_D)        0.077    15.968    Inst_top_level/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/lcd_delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.961ns (41.936%)  route 2.715ns (58.065%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 15.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.856     5.954    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.419     6.373 r  Inst_top_level/lcd_delay_reg[5]/Q
                         net (fo=3, routed)           1.117     7.490    Inst_top_level/lcd_delay_reg_n_0_[5]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.296     7.786 r  Inst_top_level/next_state1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.786    Inst_top_level/next_state1_carry_i_8_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.318 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.318    Inst_top_level/next_state1_carry_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.432    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.546    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.703 r  Inst_top_level/next_state1_carry__2/CO[1]
                         net (fo=37, routed)          1.598    10.301    Inst_top_level/next_state1_carry__2_n_2
    SLICE_X106Y84        LUT2 (Prop_lut2_I0_O)        0.329    10.630 r  Inst_top_level/lcd_delay[4]_i_1/O
                         net (fo=1, routed)           0.000    10.630    Inst_top_level/p_1_in[4]
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.677    15.465    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[4]/C
                         clock pessimism              0.489    15.954    
                         clock uncertainty           -0.035    15.918    
    SLICE_X106Y84        FDRE (Setup_fdre_C_D)        0.031    15.949    Inst_top_level/lcd_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         15.949    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 Inst_top_level/lcd_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/lcd_delay_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.989ns (42.281%)  route 2.715ns (57.719%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 15.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.856     5.954    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.419     6.373 r  Inst_top_level/lcd_delay_reg[5]/Q
                         net (fo=3, routed)           1.117     7.490    Inst_top_level/lcd_delay_reg_n_0_[5]
    SLICE_X106Y85        LUT4 (Prop_lut4_I0_O)        0.296     7.786 r  Inst_top_level/next_state1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.786    Inst_top_level/next_state1_carry_i_8_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.318 r  Inst_top_level/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.318    Inst_top_level/next_state1_carry_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  Inst_top_level/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.432    Inst_top_level/next_state1_carry__0_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  Inst_top_level/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.546    Inst_top_level/next_state1_carry__1_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.703 r  Inst_top_level/next_state1_carry__2/CO[1]
                         net (fo=37, routed)          1.598    10.301    Inst_top_level/next_state1_carry__2_n_2
    SLICE_X106Y84        LUT2 (Prop_lut2_I0_O)        0.357    10.658 r  Inst_top_level/lcd_delay[5]_i_1/O
                         net (fo=1, routed)           0.000    10.658    Inst_top_level/p_1_in[5]
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.677    15.465    Inst_top_level/CLK
    SLICE_X106Y84        FDRE                                         r  Inst_top_level/lcd_delay_reg[5]/C
                         clock pessimism              0.489    15.954    
                         clock uncertainty           -0.035    15.918    
    SLICE_X106Y84        FDRE (Setup_fdre_C_D)        0.075    15.993    Inst_top_level/lcd_delay_reg[5]
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  5.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_top_level/byteSel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/lcd_delay_cnst_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.485%)  route 0.102ns (35.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.631     1.741    Inst_top_level/CLK
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141     1.882 f  Inst_top_level/byteSel_reg[0]/Q
                         net (fo=21, routed)          0.102     1.985    Inst_top_level/byteSel_reg[0]
    SLICE_X108Y85        LUT6 (Prop_lut6_I1_O)        0.045     2.030 r  Inst_top_level/lcd_delay_cnst[13]_i_1/O
                         net (fo=1, routed)           0.000     2.030    Inst_top_level/lcd_delay_cnst[13]_i_1_n_0
    SLICE_X108Y85        FDRE                                         r  Inst_top_level/lcd_delay_cnst_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.900     2.267    Inst_top_level/CLK
    SLICE_X108Y85        FDRE                                         r  Inst_top_level/lcd_delay_cnst_reg[13]/C
                         clock pessimism             -0.512     1.754    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.120     1.874    Inst_top_level/lcd_delay_cnst_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.632     1.742    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X113Y84        FDRE                                         r  Inst_top_level/Inst_i2c_master/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141     1.883 r  Inst_top_level/Inst_i2c_master/data_clk_prev_reg/Q
                         net (fo=8, routed)           0.110     1.994    Inst_top_level/Inst_i2c_master/data_clk_prev
    SLICE_X112Y84        LUT5 (Prop_lut5_I1_O)        0.045     2.039 r  Inst_top_level/Inst_i2c_master/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     2.039    Inst_top_level/Inst_i2c_master/scl_ena_i_1_n_0
    SLICE_X112Y84        FDCE                                         r  Inst_top_level/Inst_i2c_master/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.902     2.269    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y84        FDCE                                         r  Inst_top_level/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.513     1.755    
    SLICE_X112Y84        FDCE (Hold_fdce_C_D)         0.120     1.875    Inst_top_level/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_top_level/lcd_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/lcd_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.632     1.742    Inst_top_level/CLK
    SLICE_X109Y87        FDRE                                         r  Inst_top_level/lcd_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.128     1.870 f  Inst_top_level/lcd_count_reg[1]/Q
                         net (fo=5, routed)           0.083     1.953    Inst_top_level/lcd_count_reg_n_0_[1]
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.099     2.052 r  Inst_top_level/lcd_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.052    Inst_top_level/lcd_count[0]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  Inst_top_level/lcd_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.901     2.268    Inst_top_level/CLK
    SLICE_X109Y87        FDRE                                         r  Inst_top_level/lcd_count_reg[0]/C
                         clock pessimism             -0.525     1.742    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.092     1.834    Inst_top_level/lcd_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.632     1.742    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y86        FDPE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDPE (Prop_fdpe_C_Q)         0.164     1.906 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.117     2.024    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y86        LUT6 (Prop_lut6_I1_O)        0.045     2.069 r  Inst_top_level/Inst_i2c_master/busy_i_1/O
                         net (fo=1, routed)           0.000     2.069    Inst_top_level/Inst_i2c_master/busy_i_1_n_0
    SLICE_X113Y86        FDPE                                         r  Inst_top_level/Inst_i2c_master/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.903     2.270    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X113Y86        FDPE                                         r  Inst_top_level/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.514     1.755    
    SLICE_X113Y86        FDPE (Hold_fdpe_C_D)         0.092     1.847    Inst_top_level/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_top_level/byteSel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/lcd_delay_cnst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.211%)  route 0.184ns (49.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.631     1.741    Inst_top_level/CLK
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  Inst_top_level/byteSel_reg[0]/Q
                         net (fo=21, routed)          0.184     2.067    Inst_top_level/byteSel_reg[0]
    SLICE_X108Y85        LUT6 (Prop_lut6_I4_O)        0.045     2.112 r  Inst_top_level/lcd_delay_cnst[7]_i_1/O
                         net (fo=1, routed)           0.000     2.112    Inst_top_level/lcd_delay_cnst[7]_i_1_n_0
    SLICE_X108Y85        FDRE                                         r  Inst_top_level/lcd_delay_cnst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.900     2.267    Inst_top_level/CLK
    SLICE_X108Y85        FDRE                                         r  Inst_top_level/lcd_delay_cnst_reg[7]/C
                         clock pessimism             -0.512     1.754    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.121     1.875    Inst_top_level/lcd_delay_cnst_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.889%)  route 0.194ns (51.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.632     1.742    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X113Y86        FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDPE (Prop_fdpe_C_Q)         0.141     1.883 r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          0.194     2.078    Inst_top_level/Inst_i2c_master/bit_cnt[0]
    SLICE_X112Y85        LUT6 (Prop_lut6_I1_O)        0.045     2.123 r  Inst_top_level/Inst_i2c_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.123    Inst_top_level/Inst_i2c_master/bit_cnt[2]_i_1_n_0
    SLICE_X112Y85        FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.903     2.270    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y85        FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.512     1.757    
    SLICE_X112Y85        FDPE (Hold_fdpe_C_D)         0.120     1.877    Inst_top_level/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_top_level/byteSel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/lcd_delay_cnst_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.631     1.741    Inst_top_level/CLK
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141     1.882 f  Inst_top_level/byteSel_reg[0]/Q
                         net (fo=21, routed)          0.193     2.076    Inst_top_level/byteSel_reg[0]
    SLICE_X108Y85        LUT6 (Prop_lut6_I4_O)        0.045     2.121 r  Inst_top_level/lcd_delay_cnst[18]_i_2/O
                         net (fo=1, routed)           0.000     2.121    Inst_top_level/lcd_delay_cnst[18]_i_2_n_0
    SLICE_X108Y85        FDRE                                         r  Inst_top_level/lcd_delay_cnst_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.900     2.267    Inst_top_level/CLK
    SLICE_X108Y85        FDRE                                         r  Inst_top_level/lcd_delay_cnst_reg[18]/C
                         clock pessimism             -0.512     1.754    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.121     1.875    Inst_top_level/lcd_delay_cnst_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.380%)  route 0.198ns (51.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.632     1.742    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X113Y86        FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDPE (Prop_fdpe_C_Q)         0.141     1.883 r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          0.198     2.082    Inst_top_level/Inst_i2c_master/bit_cnt[0]
    SLICE_X112Y85        LUT6 (Prop_lut6_I0_O)        0.045     2.127 r  Inst_top_level/Inst_i2c_master/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.127    Inst_top_level/Inst_i2c_master/bit_cnt[1]_i_1_n_0
    SLICE_X112Y85        FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.903     2.270    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y85        FDPE                                         r  Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]/C
                         clock pessimism             -0.512     1.757    
    SLICE_X112Y85        FDPE (Hold_fdpe_C_D)         0.121     1.878    Inst_top_level/Inst_i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_top_level/lcd_RS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.284%)  route 0.192ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.633     1.743    Inst_top_level/CLK
    SLICE_X111Y87        FDRE                                         r  Inst_top_level/lcd_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  Inst_top_level/lcd_RS_reg/Q
                         net (fo=3, routed)           0.192     2.077    Inst_top_level/Inst_i2c_master/D[0]
    SLICE_X111Y85        FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.903     2.270    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X111Y85        FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[0]/C
                         clock pessimism             -0.512     1.757    
    SLICE_X111Y85        FDRE (Hold_fdre_C_D)         0.070     1.827    Inst_top_level/Inst_i2c_master/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.628     1.738    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y80        FDCE                                         r  Inst_top_level/Inst_i2c_master/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.902 r  Inst_top_level/Inst_i2c_master/stretch_reg/Q
                         net (fo=2, routed)           0.175     2.077    Inst_top_level/Inst_i2c_master/stretch
    SLICE_X112Y80        LUT3 (Prop_lut3_I2_O)        0.045     2.122 r  Inst_top_level/Inst_i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000     2.122    Inst_top_level/Inst_i2c_master/stretch_i_1_n_0
    SLICE_X112Y80        FDCE                                         r  Inst_top_level/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.898     2.265    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y80        FDCE                                         r  Inst_top_level/Inst_i2c_master/stretch_reg/C
                         clock pessimism             -0.526     1.738    
    SLICE_X112Y80        FDCE (Hold_fdce_C_D)         0.120     1.858    Inst_top_level/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y85   Inst_top_level/byteSel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y86   Inst_top_level/byteSel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y86   Inst_top_level/byteSel_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y86   Inst_top_level/byteSel_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y85   Inst_top_level/byteSel_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y85   Inst_top_level/byteSel_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y87   Inst_top_level/i2c_enable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y87   Inst_top_level/lcd_EN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y87   Inst_top_level/lcd_RS_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X109Y85   Inst_top_level/byteSel_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X109Y85   Inst_top_level/byteSel_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X109Y85   Inst_top_level/byteSel_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X109Y85   Inst_top_level/byteSel_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   Inst_top_level/byteSel_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   Inst_top_level/byteSel_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   Inst_top_level/byteSel_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   Inst_top_level/byteSel_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   Inst_top_level/byteSel_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_top_level/Inst_i2c_master/sda_int_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            je[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.731ns  (logic 4.450ns (57.557%)  route 3.281ns (42.443%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.860     5.958    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y85        FDPE                                         r  Inst_top_level/Inst_i2c_master/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDPE (Prop_fdpe_C_Q)         0.518     6.476 f  Inst_top_level/Inst_i2c_master/sda_int_reg/Q
                         net (fo=3, routed)           1.118     7.594    Inst_top_level/Inst_i2c_master/sda_int_reg_n_0
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.153     7.747 f  Inst_top_level/Inst_i2c_master/je_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           2.163     9.910    je_TRI[2]
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.779    13.689 r  je_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    13.689    je[2]
    J15                                                               r  je[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_top_level/Inst_i2c_master/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            je[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.463ns  (logic 4.212ns (56.449%)  route 3.250ns (43.551%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.856     5.954    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y82        FDRE                                         r  Inst_top_level/Inst_i2c_master/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518     6.472 f  Inst_top_level/Inst_i2c_master/scl_clk_reg/Q
                         net (fo=2, routed)           0.807     7.278    Inst_top_level/Inst_i2c_master/scl_clk
    SLICE_X112Y84        LUT2 (Prop_lut2_I1_O)        0.124     7.402 f  Inst_top_level/Inst_i2c_master/je_IOBUF[3]_inst_i_2/O
                         net (fo=1, routed)           2.444     9.846    je_IOBUF[3]_inst/T
    H15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570    13.416 r  je_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.416    je[3]
    H15                                                               r  je[3] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_top_level/Inst_i2c_master/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            je[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.033ns (48.120%)  route 1.114ns (51.880%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.632     1.742    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y84        FDCE                                         r  Inst_top_level/Inst_i2c_master/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.164     1.906 f  Inst_top_level/Inst_i2c_master/scl_ena_reg/Q
                         net (fo=2, routed)           0.174     2.080    Inst_top_level/Inst_i2c_master/scl_ena_reg_n_0
    SLICE_X112Y84        LUT2 (Prop_lut2_I0_O)        0.045     2.125 r  Inst_top_level/Inst_i2c_master/je_IOBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.940     3.065    je_IOBUF[3]_inst/T
    H15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.889 r  je_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.889    je[3]
    H15                                                               r  je[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            je[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.076ns (48.748%)  route 1.131ns (51.252%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.632     1.742    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X113Y85        FDCE                                         r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.141     1.883 r  Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.321     2.204    Inst_top_level/Inst_i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X112Y86        LUT4 (Prop_lut4_I3_O)        0.043     2.247 r  Inst_top_level/Inst_i2c_master/je_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.810     3.057    je_TRI[2]
    J15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.892     3.949 r  je_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     3.949    je[2]
    J15                                                               r  je[2] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Inst_top_level/lcd_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 2.102ns (36.361%)  route 3.678ns (63.639%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.504     3.984    Inst_top_level/sw_IBUF[1]
    SLICE_X112Y87        LUT4 (Prop_lut4_I1_O)        0.150     4.134 r  Inst_top_level/lcd_RS_i_2/O
                         net (fo=2, routed)           0.500     4.634    Inst_top_level/lcd_RS_0
    SLICE_X110Y87        LUT5 (Prop_lut5_I4_O)        0.348     4.982 r  Inst_top_level/lcd_done_i_2/O
                         net (fo=1, routed)           0.674     5.656    Inst_top_level/lcd_done_i_2_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I1_O)        0.124     5.780 r  Inst_top_level/lcd_done_i_1/O
                         net (fo=1, routed)           0.000     5.780    Inst_top_level/lcd_done_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Inst_top_level/lcd_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.682     5.470    Inst_top_level/CLK
    SLICE_X110Y87        FDRE                                         r  Inst_top_level/lcd_done_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Inst_top_level/byteSel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.671ns  (logic 1.961ns (34.573%)  route 3.711ns (65.427%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.497     3.976    Inst_top_level/sw_IBUF[1]
    SLICE_X109Y87        LUT3 (Prop_lut3_I2_O)        0.154     4.130 r  Inst_top_level/lcd_delay[31]_i_1/O
                         net (fo=34, routed)          0.682     4.812    Inst_top_level/lcd_delay
    SLICE_X109Y86        LUT5 (Prop_lut5_I1_O)        0.327     5.139 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.532     5.671    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.678     5.466    Inst_top_level/CLK
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Inst_top_level/byteSel_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.671ns  (logic 1.961ns (34.573%)  route 3.711ns (65.427%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.497     3.976    Inst_top_level/sw_IBUF[1]
    SLICE_X109Y87        LUT3 (Prop_lut3_I2_O)        0.154     4.130 r  Inst_top_level/lcd_delay[31]_i_1/O
                         net (fo=34, routed)          0.682     4.812    Inst_top_level/lcd_delay
    SLICE_X109Y86        LUT5 (Prop_lut5_I1_O)        0.327     5.139 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.532     5.671    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.678     5.466    Inst_top_level/CLK
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Inst_top_level/byteSel_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.671ns  (logic 1.961ns (34.573%)  route 3.711ns (65.427%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.497     3.976    Inst_top_level/sw_IBUF[1]
    SLICE_X109Y87        LUT3 (Prop_lut3_I2_O)        0.154     4.130 r  Inst_top_level/lcd_delay[31]_i_1/O
                         net (fo=34, routed)          0.682     4.812    Inst_top_level/lcd_delay
    SLICE_X109Y86        LUT5 (Prop_lut5_I1_O)        0.327     5.139 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.532     5.671    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.678     5.466    Inst_top_level/CLK
    SLICE_X109Y85        FDRE                                         r  Inst_top_level/byteSel_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Inst_top_level/Inst_i2c_master/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.665ns  (logic 1.618ns (28.552%)  route 4.048ns (71.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=14, routed)          2.020     3.487    Inst_top_level/Inst_i2c_master/sw_IBUF[0]
    SLICE_X110Y87        LUT1 (Prop_lut1_I0_O)        0.150     3.637 f  Inst_top_level/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          2.028     5.665    Inst_top_level/Inst_i2c_master/sw[0]
    SLICE_X112Y80        FDCE                                         f  Inst_top_level/Inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.675     5.463    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X112Y80        FDCE                                         r  Inst_top_level/Inst_i2c_master/stretch_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Inst_top_level/lcd_RS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.978ns (36.046%)  route 3.509ns (63.954%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        5.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.504     3.984    Inst_top_level/sw_IBUF[1]
    SLICE_X112Y87        LUT4 (Prop_lut4_I1_O)        0.150     4.134 r  Inst_top_level/lcd_RS_i_2/O
                         net (fo=2, routed)           1.005     5.139    Inst_top_level/lcd_RS_0
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.348     5.487 r  Inst_top_level/lcd_RS_i_1/O
                         net (fo=1, routed)           0.000     5.487    Inst_top_level/lcd_RS_i_1_n_0
    SLICE_X111Y87        FDRE                                         r  Inst_top_level/lcd_RS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.682     5.470    Inst_top_level/CLK
    SLICE_X111Y87        FDRE                                         r  Inst_top_level/lcd_RS_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Inst_top_level/byteSel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.961ns (35.741%)  route 3.525ns (64.259%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.497     3.976    Inst_top_level/sw_IBUF[1]
    SLICE_X109Y87        LUT3 (Prop_lut3_I2_O)        0.154     4.130 r  Inst_top_level/lcd_delay[31]_i_1/O
                         net (fo=34, routed)          0.682     4.812    Inst_top_level/lcd_delay
    SLICE_X109Y86        LUT5 (Prop_lut5_I1_O)        0.327     5.139 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.347     5.486    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Inst_top_level/byteSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.681     5.469    Inst_top_level/CLK
    SLICE_X110Y86        FDRE                                         r  Inst_top_level/byteSel_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Inst_top_level/byteSel_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.961ns (35.741%)  route 3.525ns (64.259%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.497     3.976    Inst_top_level/sw_IBUF[1]
    SLICE_X109Y87        LUT3 (Prop_lut3_I2_O)        0.154     4.130 r  Inst_top_level/lcd_delay[31]_i_1/O
                         net (fo=34, routed)          0.682     4.812    Inst_top_level/lcd_delay
    SLICE_X109Y86        LUT5 (Prop_lut5_I1_O)        0.327     5.139 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.347     5.486    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Inst_top_level/byteSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.681     5.469    Inst_top_level/CLK
    SLICE_X110Y86        FDRE                                         r  Inst_top_level/byteSel_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Inst_top_level/byteSel_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.961ns (35.741%)  route 3.525ns (64.259%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.497     3.976    Inst_top_level/sw_IBUF[1]
    SLICE_X109Y87        LUT3 (Prop_lut3_I2_O)        0.154     4.130 r  Inst_top_level/lcd_delay[31]_i_1/O
                         net (fo=34, routed)          0.682     4.812    Inst_top_level/lcd_delay
    SLICE_X109Y86        LUT5 (Prop_lut5_I1_O)        0.327     5.139 r  Inst_top_level/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.347     5.486    Inst_top_level/byteSel[5]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Inst_top_level/byteSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.681     5.469    Inst_top_level/CLK
    SLICE_X110Y86        FDRE                                         r  Inst_top_level/byteSel_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Inst_top_level/Inst_i2c_master/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.618ns (30.048%)  route 3.766ns (69.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=14, routed)          2.020     3.487    Inst_top_level/Inst_i2c_master/sw_IBUF[0]
    SLICE_X110Y87        LUT1 (Prop_lut1_I0_O)        0.150     3.637 f  Inst_top_level/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.746     5.383    Inst_top_level/Inst_i2c_master/sw[0]
    SLICE_X110Y80        FDCE                                         f  Inst_top_level/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.675     5.463    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X110Y80        FDCE                                         r  Inst_top_level/Inst_i2c_master/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Inst_top_level/lcd_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.281ns (27.141%)  route 0.753ns (72.859%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=14, routed)          0.753     0.989    Inst_top_level/sw_IBUF[0]
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.045     1.034 r  Inst_top_level/lcd_done_i_1/O
                         net (fo=1, routed)           0.000     1.034    Inst_top_level/lcd_done_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Inst_top_level/lcd_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.904     2.271    Inst_top_level/CLK
    SLICE_X110Y87        FDRE                                         r  Inst_top_level/lcd_done_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Inst_top_level/nibble_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.281ns (25.681%)  route 0.812ns (74.319%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=14, routed)          0.812     1.047    Inst_top_level/sw_IBUF[0]
    SLICE_X109Y86        LUT5 (Prop_lut5_I4_O)        0.045     1.092 r  Inst_top_level/nibble_sel_i_1/O
                         net (fo=1, routed)           0.000     1.092    Inst_top_level/nibble_sel_i_1_n_0
    SLICE_X109Y86        FDRE                                         r  Inst_top_level/nibble_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.900     2.267    Inst_top_level/CLK
    SLICE_X109Y86        FDRE                                         r  Inst_top_level/nibble_sel_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Inst_top_level/lcd_RS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.281ns (25.245%)  route 0.831ns (74.755%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=14, routed)          0.831     1.066    Inst_top_level/sw_IBUF[0]
    SLICE_X111Y87        LUT4 (Prop_lut4_I3_O)        0.045     1.111 r  Inst_top_level/lcd_RS_i_1/O
                         net (fo=1, routed)           0.000     1.111    Inst_top_level/lcd_RS_i_1_n_0
    SLICE_X111Y87        FDRE                                         r  Inst_top_level/lcd_RS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.904     2.271    Inst_top_level/CLK
    SLICE_X111Y87        FDRE                                         r  Inst_top_level/lcd_RS_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Inst_top_level/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.281ns (25.245%)  route 0.831ns (74.755%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=14, routed)          0.831     1.066    Inst_top_level/sw_IBUF[0]
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.045     1.111 r  Inst_top_level/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.111    Inst_top_level/next_state[2]_i_1_n_0
    SLICE_X111Y87        FDRE                                         r  Inst_top_level/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.904     2.271    Inst_top_level/CLK
    SLICE_X111Y87        FDRE                                         r  Inst_top_level/next_state_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Inst_top_level/i2c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.281ns (25.130%)  route 0.836ns (74.870%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=14, routed)          0.836     1.071    Inst_top_level/Inst_i2c_master/sw_IBUF[0]
    SLICE_X112Y87        LUT6 (Prop_lut6_I3_O)        0.045     1.116 r  Inst_top_level/Inst_i2c_master/i2c_enable_i_1/O
                         net (fo=1, routed)           0.000     1.116    Inst_top_level/Inst_i2c_master_n_5
    SLICE_X112Y87        FDRE                                         r  Inst_top_level/i2c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.904     2.271    Inst_top_level/CLK
    SLICE_X112Y87        FDRE                                         r  Inst_top_level/i2c_enable_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Inst_top_level/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.338ns (29.751%)  route 0.797ns (70.249%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.683     0.931    Inst_top_level/Inst_i2c_master/sw_IBUF[1]
    SLICE_X112Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.976 r  Inst_top_level/Inst_i2c_master/next_state[1]_i_2/O
                         net (fo=3, routed)           0.114     1.090    Inst_top_level/Inst_i2c_master_n_4
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.045     1.135 r  Inst_top_level/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.135    Inst_top_level/next_state[1]_i_1_n_0
    SLICE_X111Y88        FDRE                                         r  Inst_top_level/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.906     2.273    Inst_top_level/CLK
    SLICE_X111Y88        FDRE                                         r  Inst_top_level/next_state_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Inst_top_level/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.338ns (29.725%)  route 0.798ns (70.275%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.683     0.931    Inst_top_level/Inst_i2c_master/sw_IBUF[1]
    SLICE_X112Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.976 r  Inst_top_level/Inst_i2c_master/next_state[1]_i_2/O
                         net (fo=3, routed)           0.115     1.091    Inst_top_level/Inst_i2c_master_n_4
    SLICE_X111Y88        LUT6 (Prop_lut6_I1_O)        0.045     1.136 r  Inst_top_level/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.136    Inst_top_level/next_state[0]_i_1_n_0
    SLICE_X111Y88        FDRE                                         r  Inst_top_level/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.906     2.273    Inst_top_level/CLK
    SLICE_X111Y88        FDRE                                         r  Inst_top_level/next_state_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.281ns (24.471%)  route 0.866ns (75.529%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=14, routed)          0.765     1.001    Inst_top_level/Inst_i2c_master/sw_IBUF[0]
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.045     1.046 r  Inst_top_level/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.101     1.146    Inst_top_level/Inst_i2c_master/addr_rw0
    SLICE_X110Y85        FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.903     2.270    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X110Y85        FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.281ns (24.471%)  route 0.866ns (75.529%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=14, routed)          0.765     1.001    Inst_top_level/Inst_i2c_master/sw_IBUF[0]
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.045     1.046 r  Inst_top_level/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.101     1.146    Inst_top_level/Inst_i2c_master/addr_rw0
    SLICE_X110Y85        FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.903     2.270    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X110Y85        FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.281ns (24.471%)  route 0.866ns (75.529%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=14, routed)          0.765     1.001    Inst_top_level/Inst_i2c_master/sw_IBUF[0]
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.045     1.046 r  Inst_top_level/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.101     1.146    Inst_top_level/Inst_i2c_master/addr_rw0
    SLICE_X110Y85        FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.903     2.270    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X110Y85        FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[6]/C





