[
  {
    "name": "Dut",
    "numStateBytes": 6,
    "initialFnSym": "",
    "finalFnSym": "",
    "states": [
      {
        "name": "clk",
        "offset": 0,
        "numBits": 1,
        "type": "input"
      },
      {
        "name": "clk",
        "offset": 1,
        "numBits": 1,
        "type": "wire"
      },
      {
        "name": "reg",
        "offset": 3,
        "numBits": 8,
        "type": "register"
      },
      {
        "name": "o",
        "offset": 4,
        "numBits": 8,
        "type": "wire"
      },
      {
        "name": "o",
        "offset": 5,
        "numBits": 8,
        "type": "output"
      }
    ]
  }
]