Simulator report for LAB3_qsim
Wed Oct 12 14:05:32 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 181 nodes    ;
; Simulation Coverage         ;      97.79 % ;
; Total Number of Transitions ; 2375         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                             ;
+--------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; Option                                                                                     ; Setting                           ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; Simulation mode                                                                            ; Functional                        ; Timing        ;
; Start time                                                                                 ; 0 ns                              ; 0 ns          ;
; Simulation results format                                                                  ; VWF                               ;               ;
; Vector input source                                                                        ; Z:/BMCDO020/CEG-LAB3/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off                               ; On            ;
; Check outputs                                                                              ; Off                               ; Off           ;
; Report simulation coverage                                                                 ; On                                ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                ; On            ;
; Display missing 1-value coverage report                                                    ; On                                ; On            ;
; Display missing 0-value coverage report                                                    ; On                                ; On            ;
; Detect setup and hold time violations                                                      ; Off                               ; Off           ;
; Detect glitches                                                                            ; Off                               ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                               ; Off           ;
; Generate Signal Activity File                                                              ; Off                               ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                               ; Off           ;
; Group bus channels in simulation results                                                   ; Off                               ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                        ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                               ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                               ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                              ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                         ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                         ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      97.79 % ;
; Total nodes checked                                 ; 181          ;
; Total output ports checked                          ; 181          ;
; Total output ports with complete 1/0-value coverage ; 177          ;
; Total output ports with no 1/0-value coverage       ; 4            ;
; Total output ports with no 1-value coverage         ; 4            ;
; Total output ports with no 0-value coverage         ; 4            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; Node Name                                                                      ; Output Port Name                                                               ; Output Port Type ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; |Lab3top|V                                                                     ; |Lab3top|V                                                                     ; pin_out          ;
; |Lab3top|A3                                                                    ; |Lab3top|A3                                                                    ; out              ;
; |Lab3top|A2                                                                    ; |Lab3top|A2                                                                    ; out              ;
; |Lab3top|A1                                                                    ; |Lab3top|A1                                                                    ; out              ;
; |Lab3top|A0                                                                    ; |Lab3top|A0                                                                    ; out              ;
; |Lab3top|Clk                                                                   ; |Lab3top|Clk                                                                   ; out              ;
; |Lab3top|B3                                                                    ; |Lab3top|B3                                                                    ; out              ;
; |Lab3top|B2                                                                    ; |Lab3top|B2                                                                    ; out              ;
; |Lab3top|B1                                                                    ; |Lab3top|B1                                                                    ; out              ;
; |Lab3top|B0                                                                    ; |Lab3top|B0                                                                    ; out              ;
; |Lab3top|S3                                                                    ; |Lab3top|S3                                                                    ; out              ;
; |Lab3top|S2                                                                    ; |Lab3top|S2                                                                    ; out              ;
; |Lab3top|S1                                                                    ; |Lab3top|S1                                                                    ; out              ;
; |Lab3top|S0                                                                    ; |Lab3top|S0                                                                    ; out              ;
; |Lab3top|Z                                                                     ; |Lab3top|Z                                                                     ; pin_out          ;
; |Lab3top|S                                                                     ; |Lab3top|S                                                                     ; pin_out          ;
; |Lab3top|C0                                                                    ; |Lab3top|C0                                                                    ; pin_out          ;
; |Lab3top|C1                                                                    ; |Lab3top|C1                                                                    ; pin_out          ;
; |Lab3top|C2                                                                    ; |Lab3top|C2                                                                    ; pin_out          ;
; |Lab3top|C3                                                                    ; |Lab3top|C3                                                                    ; pin_out          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|inst12                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|inst12                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|inst13                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|inst13                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|inst14                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|inst14                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|inst11                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|inst11                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|81 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|81 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|79 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|79 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|78 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|78 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|71 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|71 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|72 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|72 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|68 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|68 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|61 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|61 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|62 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|62 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|83 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|83 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|77 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|77 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|73 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|73 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|69 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|69 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|63 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|63 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|64 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|64 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|74 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|74 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|66 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst3|74151:inst|f74151:sub|66 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|inst12                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|inst12                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|inst13                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|inst13                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|inst14                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|inst14                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|inst11                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|inst11                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|81 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|81 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|79 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|79 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|78 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|78 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|71 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|71 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|72 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|72 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|68 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|68 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|61 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|61 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|62 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|62 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|83 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|83 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|77 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|77 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|73 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|73 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|69 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|69 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|63 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|63 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|64 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|64 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|74 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|74 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|70 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|70 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|65 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|65 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|66 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst2|74151:inst|f74151:sub|66 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|inst12                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|inst12                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|inst13                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|inst13                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|inst14                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|inst14                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|inst11                   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|inst11                   ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|81 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|81 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|79 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|79 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|78 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|78 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|71 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|71 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|72 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|72 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|68 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|68 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|61 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|61 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|62 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|62 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|83 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|83 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|77 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|77 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|73 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|73 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|69 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|69 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|63 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|63 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|64 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|64 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|74 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|74 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|70 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|70 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|65 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|65 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|66 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|f74151:sub|66 ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|inst12                    ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|inst12                    ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|inst13                    ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|inst13                    ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|inst14                    ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|inst14                    ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|inst11                    ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|inst11                    ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|81  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|81  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|79  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|79  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|78  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|78  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|71  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|71  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|72  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|72  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|68  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|68  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|61  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|61  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|62  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|62  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|83  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|83  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|77  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|77  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|73  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|73  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|69  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|69  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|63  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|63  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|64  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|64  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|74  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|74  ; out0             ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|65  ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst|74151:inst|f74151:sub|65  ; out0             ;
; |Lab3top|74257:8to4|29                                                         ; |Lab3top|74257:8to4|29                                                         ; out              ;
; |Lab3top|74257:8to4|30                                                         ; |Lab3top|74257:8to4|30                                                         ; out0             ;
; |Lab3top|74257:8to4|36                                                         ; |Lab3top|74257:8to4|36                                                         ; out0             ;
; |Lab3top|74257:8to4|8                                                          ; |Lab3top|74257:8to4|8                                                          ; out0             ;
; |Lab3top|74257:8to4|26                                                         ; |Lab3top|74257:8to4|26                                                         ; out              ;
; |Lab3top|74257:8to4|25                                                         ; |Lab3top|74257:8to4|25                                                         ; out0             ;
; |Lab3top|74257:8to4|35                                                         ; |Lab3top|74257:8to4|35                                                         ; out0             ;
; |Lab3top|74257:8to4|6                                                          ; |Lab3top|74257:8to4|6                                                          ; out0             ;
; |Lab3top|74257:8to4|22                                                         ; |Lab3top|74257:8to4|22                                                         ; out              ;
; |Lab3top|74257:8to4|21                                                         ; |Lab3top|74257:8to4|21                                                         ; out0             ;
; |Lab3top|74257:8to4|34                                                         ; |Lab3top|74257:8to4|34                                                         ; out0             ;
; |Lab3top|74257:8to4|4                                                          ; |Lab3top|74257:8to4|4                                                          ; out0             ;
; |Lab3top|74257:8to4|20                                                         ; |Lab3top|74257:8to4|20                                                         ; out              ;
; |Lab3top|74257:8to4|18                                                         ; |Lab3top|74257:8to4|18                                                         ; out0             ;
; |Lab3top|74257:8to4|33                                                         ; |Lab3top|74257:8to4|33                                                         ; out0             ;
; |Lab3top|74257:8to4|2                                                          ; |Lab3top|74257:8to4|2                                                          ; out0             ;
; |Lab3top|Register4bit:inst1|inst                                               ; |Lab3top|Register4bit:inst1|inst                                               ; regout           ;
; |Lab3top|Register4bit:inst1|inst1                                              ; |Lab3top|Register4bit:inst1|inst1                                              ; regout           ;
; |Lab3top|Register4bit:inst1|inst2                                              ; |Lab3top|Register4bit:inst1|inst2                                              ; regout           ;
; |Lab3top|Register4bit:inst1|inst3                                              ; |Lab3top|Register4bit:inst1|inst3                                              ; regout           ;
; |Lab3top|Register4bit:inst2|inst                                               ; |Lab3top|Register4bit:inst2|inst                                               ; regout           ;
; |Lab3top|Register4bit:inst2|inst1                                              ; |Lab3top|Register4bit:inst2|inst1                                              ; regout           ;
; |Lab3top|Register4bit:inst2|inst2                                              ; |Lab3top|Register4bit:inst2|inst2                                              ; regout           ;
; |Lab3top|Register4bit:inst2|inst3                                              ; |Lab3top|Register4bit:inst2|inst3                                              ; regout           ;
; |Lab3top|Register4bit:inst5|inst                                               ; |Lab3top|Register4bit:inst5|inst                                               ; regout           ;
; |Lab3top|Register4bit:inst5|inst1                                              ; |Lab3top|Register4bit:inst5|inst1                                              ; regout           ;
; |Lab3top|Register4bit:inst5|inst2                                              ; |Lab3top|Register4bit:inst5|inst2                                              ; regout           ;
; |Lab3top|Register4bit:inst5|inst3                                              ; |Lab3top|Register4bit:inst5|inst3                                              ; regout           ;
; |Lab3top|Arithcircuit4bits:inst9|inst2                                         ; |Lab3top|Arithcircuit4bits:inst9|inst2                                         ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|inst3                                         ; |Lab3top|Arithcircuit4bits:inst9|inst3                                         ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|xor0             ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|xor0             ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|and              ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|and              ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|xor1             ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|xor1             ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|xor2             ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|xor2             ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|xor3             ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|xor3             ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|18    ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|18    ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|16    ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|16    ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|14    ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|14    ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst16                    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst16                    ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst9                     ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst9                     ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst8                     ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst8                     ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst14                    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst14                    ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst12                    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst12                    ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst13                    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst13                    ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst11                    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst11                    ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst17                    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst17                    ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst15                    ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst15                    ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst         ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst         ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst10       ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst10       ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst8        ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst8        ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst1        ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst1        ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst2        ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst2        ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst          ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst          ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst10        ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst10        ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst8         ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst8         ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst1         ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst1         ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst2         ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst2         ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst         ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst         ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst10       ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst10       ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst8        ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst8        ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst1        ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst1        ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst2        ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst2        ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst         ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst         ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst10       ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst10       ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8        ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8        ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst1        ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst1        ; out0             ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst2        ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst2        ; out0             ;
; |Lab3top|State4bits:inst26|inst21                                              ; |Lab3top|State4bits:inst26|inst21                                              ; out0             ;
; |Lab3top|State4bits:inst26|inst                                                ; |Lab3top|State4bits:inst26|inst                                                ; out0             ;
; |Lab3top|State4bits:inst26|inst19                                              ; |Lab3top|State4bits:inst26|inst19                                              ; out0             ;
; |Lab3top|Register4bit:inst3|inst1                                              ; |Lab3top|Register4bit:inst3|inst1                                              ; regout           ;
; |Lab3top|Register4bit:inst3|inst2                                              ; |Lab3top|Register4bit:inst3|inst2                                              ; regout           ;
; |Lab3top|Register4bit:inst3|inst3                                              ; |Lab3top|Register4bit:inst3|inst3                                              ; regout           ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; Node Name                                                                   ; Output Port Name                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; |Lab3top|CLRN                                                               ; |Lab3top|CLRN                                                               ; out              ;
; |Lab3top|Cy                                                                 ; |Lab3top|Cy                                                                 ; pin_out          ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|20 ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|20 ; out0             ;
; |Lab3top|Register4bit:inst3|inst                                            ; |Lab3top|Register4bit:inst3|inst                                            ; regout           ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; Node Name                                                                   ; Output Port Name                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; |Lab3top|CLRN                                                               ; |Lab3top|CLRN                                                               ; out              ;
; |Lab3top|Cy                                                                 ; |Lab3top|Cy                                                                 ; pin_out          ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|20 ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|20 ; out0             ;
; |Lab3top|Register4bit:inst3|inst                                            ; |Lab3top|Register4bit:inst3|inst                                            ; regout           ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 12 14:05:30 2016
Info: Command: quartus_sim --simulation_results_format=VWF LAB3 -c LAB3_qsim
Info (324025): Using vector source file "Z:/BMCDO020/CEG-LAB3/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 50.0 ns on register "|Lab3top|Register4bit:inst1|inst2"
Warning (324036): Found clock-sensitive change during active clock edge at time 50.0 ns on register "|Lab3top|Register4bit:inst1|inst3"
Warning (324036): Found clock-sensitive change during active clock edge at time 50.0 ns on register "|Lab3top|Register4bit:inst2|inst2"
Warning (324036): Found clock-sensitive change during active clock edge at time 50.0 ns on register "|Lab3top|Register4bit:inst2|inst3"
Warning (324036): Found clock-sensitive change during active clock edge at time 50.0 ns on register "|Lab3top|Register4bit:inst5|inst"
Warning (324036): Found clock-sensitive change during active clock edge at time 50.0 ns on register "|Lab3top|Register4bit:inst5|inst1"
Warning (324036): Found clock-sensitive change during active clock edge at time 100.0 ns on register "|Lab3top|Register4bit:inst1|inst"
Warning (324036): Found clock-sensitive change during active clock edge at time 100.0 ns on register "|Lab3top|Register4bit:inst1|inst1"
Warning (324036): Found clock-sensitive change during active clock edge at time 100.0 ns on register "|Lab3top|Register4bit:inst2|inst1"
Warning (324036): Found clock-sensitive change during active clock edge at time 100.0 ns on register "|Lab3top|Register4bit:inst5|inst3"
Warning (324036): Found clock-sensitive change during active clock edge at time 150.0 ns on register "|Lab3top|Register4bit:inst5|inst2"
Warning (324036): Found clock-sensitive change during active clock edge at time 750.0 ns on register "|Lab3top|Register4bit:inst2|inst"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      97.79 %
Info (328052): Number of transitions in simulation is 2375
Info (324045): Vector file LAB3_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 324 megabytes
    Info: Processing ended: Wed Oct 12 14:05:32 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


