// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/23/2023 22:49:27"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ElevadorBetaV3 (
	Menor,
	CLK,
	FIFO,
	BC,
	BE,
	Igual,
	Maior,
	OA,
	OB,
	OC,
	OD,
	OE,
	OF,
	OG,
	Enable,
	Rd,
	WR,
	SAP);
output 	Menor;
input 	CLK;
output 	[2:0] FIFO;
input 	[4:0] BC;
input 	[4:0] BE;
output 	Igual;
output 	Maior;
output 	OA;
output 	OB;
output 	OC;
output 	OD;
output 	OE;
output 	OF;
output 	OG;
output 	Enable;
output 	Rd;
output 	WR;
output 	[2:0] SAP;

// Design Ports Information
// Menor	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIFO[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIFO[1]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIFO[0]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BE[2]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BE[0]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Igual	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Maior	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OA	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OB	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OC	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OD	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OF	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OG	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Enable	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WR	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAP[2]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAP[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAP[0]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BC[0]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BC[2]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BC[4]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BC[1]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BC[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BE[1]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BE[4]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BE[3]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \BE[2]~input_o ;
wire \BE[0]~input_o ;
wire \Menor~output_o ;
wire \FIFO[2]~output_o ;
wire \FIFO[1]~output_o ;
wire \FIFO[0]~output_o ;
wire \Igual~output_o ;
wire \Maior~output_o ;
wire \OA~output_o ;
wire \OB~output_o ;
wire \OC~output_o ;
wire \OD~output_o ;
wire \OE~output_o ;
wire \OF~output_o ;
wire \OG~output_o ;
wire \Enable~output_o ;
wire \Rd~output_o ;
wire \WR~output_o ;
wire \SAP[2]~output_o ;
wire \SAP[1]~output_o ;
wire \SAP[0]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \BE[4]~input_o ;
wire \inst1|inst5|inst7~combout ;
wire \inst1|inst5|inst~q ;
wire \inst1|inst5|inst8~0_combout ;
wire \inst1|inst5|inst1~q ;
wire \BE[1]~input_o ;
wire \inst1|inst8|inst7~combout ;
wire \inst1|inst8|inst~q ;
wire \inst1|inst8|inst8~0_combout ;
wire \inst1|inst8|inst1~q ;
wire \BE[3]~input_o ;
wire \inst1|inst6|inst7~combout ;
wire \inst1|inst6|inst~q ;
wire \inst1|inst6|inst8~0_combout ;
wire \inst1|inst6|inst1~q ;
wire \BC[3]~input_o ;
wire \inst1|inst3|inst7~combout ;
wire \inst1|inst3|inst~q ;
wire \inst1|inst3|inst8~0_combout ;
wire \inst1|inst3|inst1~q ;
wire \BC[1]~input_o ;
wire \inst1|inst1|inst7~combout ;
wire \inst1|inst1|inst~q ;
wire \inst1|inst1|inst8~0_combout ;
wire \inst1|inst1|inst1~q ;
wire \BC[2]~input_o ;
wire \inst1|inst2|inst7~combout ;
wire \inst1|inst2|inst~q ;
wire \inst1|inst2|inst8~0_combout ;
wire \inst1|inst2|inst1~q ;
wire \BC[0]~input_o ;
wire \inst1|inst|inst7~combout ;
wire \inst1|inst|inst~q ;
wire \inst1|inst|inst8~0_combout ;
wire \inst1|inst|inst1~q ;
wire \inst6|inst6|inst|$00000|auto_generated|result_node[2]~29_combout ;
wire \BC[4]~input_o ;
wire \inst1|inst4|inst7~combout ;
wire \inst1|inst4|inst~q ;
wire \inst1|inst4|inst8~0_combout ;
wire \inst1|inst4|inst1~q ;
wire \inst6|inst6|inst|$00000|auto_generated|result_node[2]~30_combout ;
wire \inst6|inst6|inst|$00000|auto_generated|result_node[2]~25_combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \inst|inst1|WideOr5~0_combout ;
wire \inst6|inst6|inst|$00000|auto_generated|result_node[0]~22_combout ;
wire \inst6|inst6|inst|$00000|auto_generated|result_node[0]~23_combout ;
wire \inst6|inst6|inst|$00000|auto_generated|result_node[0]~24_combout ;
wire \inst6|inst6|inst|$00000|auto_generated|result_node[1]~27_combout ;
wire \inst6|inst6|inst|$00000|auto_generated|result_node[1]~28_combout ;
wire \inst6|inst6|inst|$00000|auto_generated|result_node[1]~26_combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \inst2|sub|109~1_combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \inst19~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \inst6|inst2~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \inst|inst1|fstate.B~0_combout ;
wire \inst|inst1|fstate.B~q ;
wire \inst|inst1|Selector0~0_combout ;
wire \inst|inst1|Selector0~1_combout ;
wire \inst|inst1|fstate.T~q ;
wire \inst|inst1|Selector1~0_combout ;
wire \inst|inst1|Selector1~1_combout ;
wire \inst|inst1|fstate.A1~q ;
wire \inst|inst1|SA1~0_combout ;
wire \inst2|sub|91~combout ;
wire \inst2|sub|88~4_combout ;
wire \inst2|sub|88~2_combout ;
wire \inst2|sub|84~combout ;
wire \inst|inst1|Selector2~0_combout ;
wire \inst|inst1|Selector2~1_combout ;
wire \inst|inst1|fstate.A2~q ;
wire \inst|inst1|Selector3~0_combout ;
wire \inst|inst1|Selector3~1_combout ;
wire \inst|inst1|fstate.A3~q ;
wire \inst|inst1|fstate.A4~2_combout ;
wire \inst|inst1|fstate.A4~q ;
wire \inst14|86~0_combout ;
wire \inst2|sub|109~0_combout ;
wire \inst2|sub|85~combout ;
wire \inst14|81~combout ;
wire \inst14|82~4_combout ;
wire \inst14|5~5_combout ;
wire \inst14|84~4_combout ;
wire \inst14|85~combout ;
wire \inst14|86~1_combout ;
wire \inst14|5~4_combout ;
wire [2:0] \inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [3:0] \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [3:0] \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [3:0] \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;

wire [35:0] \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \Menor~output (
	.i(!\inst2|sub|85~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Menor~output_o ),
	.obar());
// synopsys translate_off
defparam \Menor~output .bus_hold = "false";
defparam \Menor~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \FIFO[2]~output (
	.i(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FIFO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FIFO[2]~output .bus_hold = "false";
defparam \FIFO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \FIFO[1]~output (
	.i(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FIFO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FIFO[1]~output .bus_hold = "false";
defparam \FIFO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \FIFO[0]~output (
	.i(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FIFO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FIFO[0]~output .bus_hold = "false";
defparam \FIFO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \Igual~output (
	.i(\inst2|sub|109~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Igual~output_o ),
	.obar());
// synopsys translate_off
defparam \Igual~output .bus_hold = "false";
defparam \Igual~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \Maior~output (
	.i(\inst2|sub|84~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Maior~output_o ),
	.obar());
// synopsys translate_off
defparam \Maior~output .bus_hold = "false";
defparam \Maior~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \OA~output (
	.i(\inst14|81~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OA~output_o ),
	.obar());
// synopsys translate_off
defparam \OA~output .bus_hold = "false";
defparam \OA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \OB~output (
	.i(\inst14|82~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OB~output_o ),
	.obar());
// synopsys translate_off
defparam \OB~output .bus_hold = "false";
defparam \OB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \OC~output (
	.i(\inst14|5~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OC~output_o ),
	.obar());
// synopsys translate_off
defparam \OC~output .bus_hold = "false";
defparam \OC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \OD~output (
	.i(!\inst14|84~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OD~output_o ),
	.obar());
// synopsys translate_off
defparam \OD~output .bus_hold = "false";
defparam \OD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \OE~output (
	.i(\inst14|85~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \OF~output (
	.i(\inst14|86~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OF~output_o ),
	.obar());
// synopsys translate_off
defparam \OF~output .bus_hold = "false";
defparam \OF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \OG~output (
	.i(\inst14|5~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OG~output_o ),
	.obar());
// synopsys translate_off
defparam \OG~output .bus_hold = "false";
defparam \OG~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \Enable~output (
	.i(\inst2|sub|84~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Enable~output_o ),
	.obar());
// synopsys translate_off
defparam \Enable~output .bus_hold = "false";
defparam \Enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \Rd~output (
	.i(\inst19~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd~output .bus_hold = "false";
defparam \Rd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \WR~output (
	.i(\inst6|inst2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WR~output_o ),
	.obar());
// synopsys translate_off
defparam \WR~output .bus_hold = "false";
defparam \WR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \SAP[2]~output (
	.i(!\inst14|86~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SAP[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SAP[2]~output .bus_hold = "false";
defparam \SAP[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \SAP[1]~output (
	.i(\inst|inst1|SA1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SAP[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SAP[1]~output .bus_hold = "false";
defparam \SAP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \SAP[0]~output (
	.i(!\inst|inst1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SAP[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SAP[0]~output .bus_hold = "false";
defparam \SAP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N22
cycloneive_io_ibuf \BE[4]~input (
	.i(BE[4]),
	.ibar(gnd),
	.o(\BE[4]~input_o ));
// synopsys translate_off
defparam \BE[4]~input .bus_hold = "false";
defparam \BE[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y22_N18
cycloneive_lcell_comb \inst1|inst5|inst7 (
// Equation(s):
// \inst1|inst5|inst7~combout  = (\inst1|inst5|inst1~q ) # ((\inst1|inst5|inst~q  & \BE[4]~input_o ))

	.dataa(\inst1|inst5|inst1~q ),
	.datab(gnd),
	.datac(\inst1|inst5|inst~q ),
	.datad(\BE[4]~input_o ),
	.cin(gnd),
	.combout(\inst1|inst5|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|inst7 .lut_mask = 16'hFAAA;
defparam \inst1|inst5|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y22_N19
dffeas \inst1|inst5|inst (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst5|inst7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|inst .is_wysiwyg = "true";
defparam \inst1|inst5|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y22_N12
cycloneive_lcell_comb \inst1|inst5|inst8~0 (
// Equation(s):
// \inst1|inst5|inst8~0_combout  = (!\inst1|inst5|inst~q  & (!\inst1|inst5|inst1~q  & \BE[4]~input_o ))

	.dataa(gnd),
	.datab(\inst1|inst5|inst~q ),
	.datac(\inst1|inst5|inst1~q ),
	.datad(\BE[4]~input_o ),
	.cin(gnd),
	.combout(\inst1|inst5|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|inst8~0 .lut_mask = 16'h0300;
defparam \inst1|inst5|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y22_N13
dffeas \inst1|inst5|inst1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst5|inst8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|inst1 .is_wysiwyg = "true";
defparam \inst1|inst5|inst1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \BE[1]~input (
	.i(BE[1]),
	.ibar(gnd),
	.o(\BE[1]~input_o ));
// synopsys translate_off
defparam \BE[1]~input .bus_hold = "false";
defparam \BE[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneive_lcell_comb \inst1|inst8|inst7 (
// Equation(s):
// \inst1|inst8|inst7~combout  = (\inst1|inst8|inst1~q ) # ((\inst1|inst8|inst~q  & \BE[1]~input_o ))

	.dataa(gnd),
	.datab(\inst1|inst8|inst1~q ),
	.datac(\inst1|inst8|inst~q ),
	.datad(\BE[1]~input_o ),
	.cin(gnd),
	.combout(\inst1|inst8|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst8|inst7 .lut_mask = 16'hFCCC;
defparam \inst1|inst8|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \inst1|inst8|inst (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst8|inst7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst8|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst8|inst .is_wysiwyg = "true";
defparam \inst1|inst8|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneive_lcell_comb \inst1|inst8|inst8~0 (
// Equation(s):
// \inst1|inst8|inst8~0_combout  = (!\inst1|inst8|inst~q  & (!\inst1|inst8|inst1~q  & \BE[1]~input_o ))

	.dataa(gnd),
	.datab(\inst1|inst8|inst~q ),
	.datac(\inst1|inst8|inst1~q ),
	.datad(\BE[1]~input_o ),
	.cin(gnd),
	.combout(\inst1|inst8|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst8|inst8~0 .lut_mask = 16'h0300;
defparam \inst1|inst8|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \inst1|inst8|inst1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst8|inst8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst8|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst8|inst1 .is_wysiwyg = "true";
defparam \inst1|inst8|inst1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \BE[3]~input (
	.i(BE[3]),
	.ibar(gnd),
	.o(\BE[3]~input_o ));
// synopsys translate_off
defparam \BE[3]~input .bus_hold = "false";
defparam \BE[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \inst1|inst6|inst7 (
// Equation(s):
// \inst1|inst6|inst7~combout  = (\inst1|inst6|inst1~q ) # ((\inst1|inst6|inst~q  & \BE[3]~input_o ))

	.dataa(gnd),
	.datab(\inst1|inst6|inst1~q ),
	.datac(\inst1|inst6|inst~q ),
	.datad(\BE[3]~input_o ),
	.cin(gnd),
	.combout(\inst1|inst6|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|inst7 .lut_mask = 16'hFCCC;
defparam \inst1|inst6|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \inst1|inst6|inst (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst6|inst7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst6|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst6|inst .is_wysiwyg = "true";
defparam \inst1|inst6|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \inst1|inst6|inst8~0 (
// Equation(s):
// \inst1|inst6|inst8~0_combout  = (!\inst1|inst6|inst~q  & (!\inst1|inst6|inst1~q  & \BE[3]~input_o ))

	.dataa(gnd),
	.datab(\inst1|inst6|inst~q ),
	.datac(\inst1|inst6|inst1~q ),
	.datad(\BE[3]~input_o ),
	.cin(gnd),
	.combout(\inst1|inst6|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|inst8~0 .lut_mask = 16'h0300;
defparam \inst1|inst6|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \inst1|inst6|inst1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst6|inst8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst6|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst6|inst1 .is_wysiwyg = "true";
defparam \inst1|inst6|inst1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cycloneive_io_ibuf \BC[3]~input (
	.i(BC[3]),
	.ibar(gnd),
	.o(\BC[3]~input_o ));
// synopsys translate_off
defparam \BC[3]~input .bus_hold = "false";
defparam \BC[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N10
cycloneive_lcell_comb \inst1|inst3|inst7 (
// Equation(s):
// \inst1|inst3|inst7~combout  = (\inst1|inst3|inst1~q ) # ((\BC[3]~input_o  & \inst1|inst3|inst~q ))

	.dataa(\BC[3]~input_o ),
	.datab(gnd),
	.datac(\inst1|inst3|inst~q ),
	.datad(\inst1|inst3|inst1~q ),
	.cin(gnd),
	.combout(\inst1|inst3|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|inst7 .lut_mask = 16'hFFA0;
defparam \inst1|inst3|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N11
dffeas \inst1|inst3|inst (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst3|inst7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst3|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst3|inst .is_wysiwyg = "true";
defparam \inst1|inst3|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N12
cycloneive_lcell_comb \inst1|inst3|inst8~0 (
// Equation(s):
// \inst1|inst3|inst8~0_combout  = (\BC[3]~input_o  & (!\inst1|inst3|inst1~q  & !\inst1|inst3|inst~q ))

	.dataa(\BC[3]~input_o ),
	.datab(gnd),
	.datac(\inst1|inst3|inst1~q ),
	.datad(\inst1|inst3|inst~q ),
	.cin(gnd),
	.combout(\inst1|inst3|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|inst8~0 .lut_mask = 16'h000A;
defparam \inst1|inst3|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N13
dffeas \inst1|inst3|inst1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst3|inst8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst3|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst3|inst1 .is_wysiwyg = "true";
defparam \inst1|inst3|inst1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cycloneive_io_ibuf \BC[1]~input (
	.i(BC[1]),
	.ibar(gnd),
	.o(\BC[1]~input_o ));
// synopsys translate_off
defparam \BC[1]~input .bus_hold = "false";
defparam \BC[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N16
cycloneive_lcell_comb \inst1|inst1|inst7 (
// Equation(s):
// \inst1|inst1|inst7~combout  = (\inst1|inst1|inst1~q ) # ((\BC[1]~input_o  & \inst1|inst1|inst~q ))

	.dataa(\BC[1]~input_o ),
	.datab(gnd),
	.datac(\inst1|inst1|inst~q ),
	.datad(\inst1|inst1|inst1~q ),
	.cin(gnd),
	.combout(\inst1|inst1|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst7 .lut_mask = 16'hFFA0;
defparam \inst1|inst1|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N17
dffeas \inst1|inst1|inst (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst1|inst7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|inst .is_wysiwyg = "true";
defparam \inst1|inst1|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N18
cycloneive_lcell_comb \inst1|inst1|inst8~0 (
// Equation(s):
// \inst1|inst1|inst8~0_combout  = (\BC[1]~input_o  & (!\inst1|inst1|inst1~q  & !\inst1|inst1|inst~q ))

	.dataa(\BC[1]~input_o ),
	.datab(gnd),
	.datac(\inst1|inst1|inst1~q ),
	.datad(\inst1|inst1|inst~q ),
	.cin(gnd),
	.combout(\inst1|inst1|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst8~0 .lut_mask = 16'h000A;
defparam \inst1|inst1|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N19
dffeas \inst1|inst1|inst1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst1|inst8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|inst1 .is_wysiwyg = "true";
defparam \inst1|inst1|inst1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \BC[2]~input (
	.i(BC[2]),
	.ibar(gnd),
	.o(\BC[2]~input_o ));
// synopsys translate_off
defparam \BC[2]~input .bus_hold = "false";
defparam \BC[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N20
cycloneive_lcell_comb \inst1|inst2|inst7 (
// Equation(s):
// \inst1|inst2|inst7~combout  = (\inst1|inst2|inst1~q ) # ((\BC[2]~input_o  & \inst1|inst2|inst~q ))

	.dataa(\inst1|inst2|inst1~q ),
	.datab(\BC[2]~input_o ),
	.datac(\inst1|inst2|inst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst2|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|inst7 .lut_mask = 16'hEAEA;
defparam \inst1|inst2|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N21
dffeas \inst1|inst2|inst (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst2|inst7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|inst .is_wysiwyg = "true";
defparam \inst1|inst2|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N26
cycloneive_lcell_comb \inst1|inst2|inst8~0 (
// Equation(s):
// \inst1|inst2|inst8~0_combout  = (\BC[2]~input_o  & (!\inst1|inst2|inst1~q  & !\inst1|inst2|inst~q ))

	.dataa(gnd),
	.datab(\BC[2]~input_o ),
	.datac(\inst1|inst2|inst1~q ),
	.datad(\inst1|inst2|inst~q ),
	.cin(gnd),
	.combout(\inst1|inst2|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|inst8~0 .lut_mask = 16'h000C;
defparam \inst1|inst2|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N27
dffeas \inst1|inst2|inst1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst2|inst8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|inst1 .is_wysiwyg = "true";
defparam \inst1|inst2|inst1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cycloneive_io_ibuf \BC[0]~input (
	.i(BC[0]),
	.ibar(gnd),
	.o(\BC[0]~input_o ));
// synopsys translate_off
defparam \BC[0]~input .bus_hold = "false";
defparam \BC[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N6
cycloneive_lcell_comb \inst1|inst|inst7 (
// Equation(s):
// \inst1|inst|inst7~combout  = (\inst1|inst|inst1~q ) # ((\inst1|inst|inst~q  & \BC[0]~input_o ))

	.dataa(gnd),
	.datab(\inst1|inst|inst1~q ),
	.datac(\inst1|inst|inst~q ),
	.datad(\BC[0]~input_o ),
	.cin(gnd),
	.combout(\inst1|inst|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|inst7 .lut_mask = 16'hFCCC;
defparam \inst1|inst|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N7
dffeas \inst1|inst|inst (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst|inst7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst|inst .is_wysiwyg = "true";
defparam \inst1|inst|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N0
cycloneive_lcell_comb \inst1|inst|inst8~0 (
// Equation(s):
// \inst1|inst|inst8~0_combout  = (!\inst1|inst|inst~q  & (!\inst1|inst|inst1~q  & \BC[0]~input_o ))

	.dataa(\inst1|inst|inst~q ),
	.datab(gnd),
	.datac(\inst1|inst|inst1~q ),
	.datad(\BC[0]~input_o ),
	.cin(gnd),
	.combout(\inst1|inst|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|inst8~0 .lut_mask = 16'h0500;
defparam \inst1|inst|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N1
dffeas \inst1|inst|inst1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst|inst8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst|inst1 .is_wysiwyg = "true";
defparam \inst1|inst|inst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N8
cycloneive_lcell_comb \inst6|inst6|inst|$00000|auto_generated|result_node[2]~29 (
// Equation(s):
// \inst6|inst6|inst|$00000|auto_generated|result_node[2]~29_combout  = (\inst1|inst3|inst1~q  & (\inst1|inst2|inst1~q  $ (((\inst1|inst|inst1~q ) # (!\inst1|inst1|inst1~q ))))) # (!\inst1|inst3|inst1~q  & (!\inst1|inst2|inst1~q  & ((!\inst1|inst|inst1~q ) # 
// (!\inst1|inst1|inst1~q ))))

	.dataa(\inst1|inst3|inst1~q ),
	.datab(\inst1|inst1|inst1~q ),
	.datac(\inst1|inst2|inst1~q ),
	.datad(\inst1|inst|inst1~q ),
	.cin(gnd),
	.combout(\inst6|inst6|inst|$00000|auto_generated|result_node[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[2]~29 .lut_mask = 16'h0B87;
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N8
cycloneive_io_ibuf \BC[4]~input (
	.i(BC[4]),
	.ibar(gnd),
	.o(\BC[4]~input_o ));
// synopsys translate_off
defparam \BC[4]~input .bus_hold = "false";
defparam \BC[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N2
cycloneive_lcell_comb \inst1|inst4|inst7 (
// Equation(s):
// \inst1|inst4|inst7~combout  = (\inst1|inst4|inst1~q ) # ((\BC[4]~input_o  & \inst1|inst4|inst~q ))

	.dataa(\BC[4]~input_o ),
	.datab(gnd),
	.datac(\inst1|inst4|inst~q ),
	.datad(\inst1|inst4|inst1~q ),
	.cin(gnd),
	.combout(\inst1|inst4|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4|inst7 .lut_mask = 16'hFFA0;
defparam \inst1|inst4|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N3
dffeas \inst1|inst4|inst (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|inst7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|inst .is_wysiwyg = "true";
defparam \inst1|inst4|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N28
cycloneive_lcell_comb \inst1|inst4|inst8~0 (
// Equation(s):
// \inst1|inst4|inst8~0_combout  = (\BC[4]~input_o  & (!\inst1|inst4|inst1~q  & !\inst1|inst4|inst~q ))

	.dataa(\BC[4]~input_o ),
	.datab(gnd),
	.datac(\inst1|inst4|inst1~q ),
	.datad(\inst1|inst4|inst~q ),
	.cin(gnd),
	.combout(\inst1|inst4|inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4|inst8~0 .lut_mask = 16'h000A;
defparam \inst1|inst4|inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N29
dffeas \inst1|inst4|inst1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|inst8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|inst1 .is_wysiwyg = "true";
defparam \inst1|inst4|inst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N22
cycloneive_lcell_comb \inst6|inst6|inst|$00000|auto_generated|result_node[2]~30 (
// Equation(s):
// \inst6|inst6|inst|$00000|auto_generated|result_node[2]~30_combout  = (\inst1|inst3|inst1~q  & ((\inst6|inst6|inst|$00000|auto_generated|result_node[2]~29_combout  & ((!\inst1|inst4|inst1~q ) # (!\inst1|inst1|inst1~q ))) # 
// (!\inst6|inst6|inst|$00000|auto_generated|result_node[2]~29_combout  & ((\inst1|inst4|inst1~q ))))) # (!\inst1|inst3|inst1~q  & (((\inst6|inst6|inst|$00000|auto_generated|result_node[2]~29_combout  & \inst1|inst4|inst1~q ))))

	.dataa(\inst1|inst3|inst1~q ),
	.datab(\inst1|inst1|inst1~q ),
	.datac(\inst6|inst6|inst|$00000|auto_generated|result_node[2]~29_combout ),
	.datad(\inst1|inst4|inst1~q ),
	.cin(gnd),
	.combout(\inst6|inst6|inst|$00000|auto_generated|result_node[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[2]~30 .lut_mask = 16'h7AA0;
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \inst6|inst6|inst|$00000|auto_generated|result_node[2]~25 (
// Equation(s):
// \inst6|inst6|inst|$00000|auto_generated|result_node[2]~25_combout  = (\inst1|inst5|inst1~q ) # ((!\inst1|inst8|inst1~q  & ((\inst1|inst6|inst1~q ) # (\inst6|inst6|inst|$00000|auto_generated|result_node[2]~30_combout ))))

	.dataa(\inst1|inst5|inst1~q ),
	.datab(\inst1|inst8|inst1~q ),
	.datac(\inst1|inst6|inst1~q ),
	.datad(\inst6|inst6|inst|$00000|auto_generated|result_node[2]~30_combout ),
	.cin(gnd),
	.combout(\inst6|inst6|inst|$00000|auto_generated|result_node[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[2]~25 .lut_mask = 16'hBBBA;
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # (!\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout )))
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (!\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \inst|inst1|WideOr5~0 (
// Equation(s):
// \inst|inst1|WideOr5~0_combout  = (\inst|inst1|fstate.A3~q ) # ((\inst|inst1|fstate.A1~q ) # (!\inst|inst1|fstate.B~q ))

	.dataa(\inst|inst1|fstate.A3~q ),
	.datab(gnd),
	.datac(\inst|inst1|fstate.B~q ),
	.datad(\inst|inst1|fstate.A1~q ),
	.cin(gnd),
	.combout(\inst|inst1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|WideOr5~0 .lut_mask = 16'hFFAF;
defparam \inst|inst1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N30
cycloneive_lcell_comb \inst6|inst6|inst|$00000|auto_generated|result_node[0]~22 (
// Equation(s):
// \inst6|inst6|inst|$00000|auto_generated|result_node[0]~22_combout  = (\inst1|inst1|inst1~q  & (((\inst1|inst4|inst1~q )))) # (!\inst1|inst1|inst1~q  & ((\inst1|inst2|inst1~q ) # ((!\inst1|inst3|inst1~q  & \inst1|inst4|inst1~q ))))

	.dataa(\inst1|inst3|inst1~q ),
	.datab(\inst1|inst1|inst1~q ),
	.datac(\inst1|inst2|inst1~q ),
	.datad(\inst1|inst4|inst1~q ),
	.cin(gnd),
	.combout(\inst6|inst6|inst|$00000|auto_generated|result_node[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[0]~22 .lut_mask = 16'hFD30;
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N24
cycloneive_lcell_comb \inst6|inst6|inst|$00000|auto_generated|result_node[0]~23 (
// Equation(s):
// \inst6|inst6|inst|$00000|auto_generated|result_node[0]~23_combout  = (\inst1|inst|inst1~q  & ((\inst1|inst2|inst1~q ) # ((!\inst6|inst6|inst|$00000|auto_generated|result_node[0]~22_combout  & !\inst1|inst3|inst1~q )))) # (!\inst1|inst|inst1~q  & 
// (((\inst6|inst6|inst|$00000|auto_generated|result_node[0]~22_combout ))))

	.dataa(\inst1|inst2|inst1~q ),
	.datab(\inst1|inst|inst1~q ),
	.datac(\inst6|inst6|inst|$00000|auto_generated|result_node[0]~22_combout ),
	.datad(\inst1|inst3|inst1~q ),
	.cin(gnd),
	.combout(\inst6|inst6|inst|$00000|auto_generated|result_node[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[0]~23 .lut_mask = 16'hB8BC;
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \inst6|inst6|inst|$00000|auto_generated|result_node[0]~24 (
// Equation(s):
// \inst6|inst6|inst|$00000|auto_generated|result_node[0]~24_combout  = (\inst1|inst8|inst1~q  & (((\inst1|inst5|inst1~q )))) # (!\inst1|inst8|inst1~q  & (!\inst1|inst6|inst1~q  & ((\inst1|inst5|inst1~q ) # 
// (\inst6|inst6|inst|$00000|auto_generated|result_node[0]~23_combout ))))

	.dataa(\inst1|inst6|inst1~q ),
	.datab(\inst1|inst8|inst1~q ),
	.datac(\inst1|inst5|inst1~q ),
	.datad(\inst6|inst6|inst|$00000|auto_generated|result_node[0]~23_combout ),
	.cin(gnd),
	.combout(\inst6|inst6|inst|$00000|auto_generated|result_node[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[0]~24 .lut_mask = 16'hD1D0;
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N4
cycloneive_lcell_comb \inst6|inst6|inst|$00000|auto_generated|result_node[1]~27 (
// Equation(s):
// \inst6|inst6|inst|$00000|auto_generated|result_node[1]~27_combout  = (\inst1|inst2|inst1~q  & (((\inst1|inst1|inst1~q  & \inst1|inst4|inst1~q )) # (!\inst1|inst3|inst1~q ))) # (!\inst1|inst2|inst1~q  & (((\inst1|inst1|inst1~q  & !\inst1|inst4|inst1~q ))))

	.dataa(\inst1|inst3|inst1~q ),
	.datab(\inst1|inst1|inst1~q ),
	.datac(\inst1|inst2|inst1~q ),
	.datad(\inst1|inst4|inst1~q ),
	.cin(gnd),
	.combout(\inst6|inst6|inst|$00000|auto_generated|result_node[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[1]~27 .lut_mask = 16'hD05C;
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N14
cycloneive_lcell_comb \inst6|inst6|inst|$00000|auto_generated|result_node[1]~28 (
// Equation(s):
// \inst6|inst6|inst|$00000|auto_generated|result_node[1]~28_combout  = (\inst1|inst|inst1~q  & (\inst1|inst1|inst1~q  $ (((\inst6|inst6|inst|$00000|auto_generated|result_node[1]~27_combout  & !\inst1|inst4|inst1~q ))))) # (!\inst1|inst|inst1~q  & 
// (((\inst6|inst6|inst|$00000|auto_generated|result_node[1]~27_combout ))))

	.dataa(\inst1|inst1|inst1~q ),
	.datab(\inst1|inst|inst1~q ),
	.datac(\inst6|inst6|inst|$00000|auto_generated|result_node[1]~27_combout ),
	.datad(\inst1|inst4|inst1~q ),
	.cin(gnd),
	.combout(\inst6|inst6|inst|$00000|auto_generated|result_node[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[1]~28 .lut_mask = 16'hB878;
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \inst6|inst6|inst|$00000|auto_generated|result_node[1]~26 (
// Equation(s):
// \inst6|inst6|inst|$00000|auto_generated|result_node[1]~26_combout  = (!\inst1|inst5|inst1~q  & ((\inst1|inst8|inst1~q ) # ((!\inst1|inst6|inst1~q  & \inst6|inst6|inst|$00000|auto_generated|result_node[1]~28_combout ))))

	.dataa(\inst1|inst5|inst1~q ),
	.datab(\inst1|inst8|inst1~q ),
	.datac(\inst1|inst6|inst1~q ),
	.datad(\inst6|inst6|inst|$00000|auto_generated|result_node[1]~28_combout ),
	.cin(gnd),
	.combout(\inst6|inst6|inst|$00000|auto_generated|result_node[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[1]~26 .lut_mask = 16'h4544;
defparam \inst6|inst6|inst|$00000|auto_generated|result_node[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] 
// & ((VCC)))) # (!\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout 
// )))))
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [2] $ (!\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  $ (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h0FF0;
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (((\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFFB;
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \inst2|sub|109~1 (
// Equation(s):
// \inst2|sub|109~1_combout  = (\inst2|sub|109~0_combout  & (\inst|inst1|WideOr5~0_combout  $ (\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0])))

	.dataa(gnd),
	.datab(\inst|inst1|WideOr5~0_combout ),
	.datac(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(\inst2|sub|109~0_combout ),
	.cin(gnd),
	.combout(\inst2|sub|109~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|109~1 .lut_mask = 16'h3C00;
defparam \inst2|sub|109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q ) # ((\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ) # (!\inst2|sub|109~1_combout ))))

	.dataa(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.datad(\inst2|sub|109~1_combout ),
	.cin(gnd),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hEAEE;
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = (\inst6|inst6|inst|$00000|auto_generated|result_node[0]~24_combout ) # ((\inst6|inst6|inst|$00000|auto_generated|result_node[2]~25_combout ) # 
// ((\inst6|inst6|inst|$00000|auto_generated|result_node[1]~26_combout ) # (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout )))

	.dataa(\inst6|inst6|inst|$00000|auto_generated|result_node[0]~24_combout ),
	.datab(\inst6|inst6|inst|$00000|auto_generated|result_node[2]~25_combout ),
	.datac(\inst6|inst6|inst|$00000|auto_generated|result_node[1]~26_combout ),
	.datad(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cin(gnd),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 16'hFFFE;
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb inst19(
// Equation(s):
// \inst19~combout  = (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\inst2|sub|109~0_combout  & (\inst|inst1|WideOr5~0_combout  $ (\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0]))))

	.dataa(\inst|inst1|WideOr5~0_combout ),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(\inst2|sub|109~0_combout ),
	.cin(gnd),
	.combout(\inst19~combout ),
	.cout());
// synopsys translate_off
defparam inst19.lut_mask = 16'h4800;
defparam inst19.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0_combout  = \inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout  $ (\inst19~combout )

	.dataa(gnd),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(\inst19~combout ),
	.cin(gnd),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h33CC;
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] 
// $ (((\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// ((GND))))
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout )) # 
// (!\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datad(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'hF000;
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \inst6|inst2 (
// Equation(s):
// \inst6|inst2~combout  = (\inst6|inst6|inst|$00000|auto_generated|result_node[0]~24_combout ) # ((\inst6|inst6|inst|$00000|auto_generated|result_node[1]~26_combout ) # (\inst6|inst6|inst|$00000|auto_generated|result_node[2]~25_combout ))

	.dataa(\inst6|inst6|inst|$00000|auto_generated|result_node[0]~24_combout ),
	.datab(gnd),
	.datac(\inst6|inst6|inst|$00000|auto_generated|result_node[1]~26_combout ),
	.datad(\inst6|inst6|inst|$00000|auto_generated|result_node[2]~25_combout ),
	.cin(gnd),
	.combout(\inst6|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst2 .lut_mask = 16'hFFFA;
defparam \inst6|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\inst19~combout  & ((\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q ) # ((\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \inst6|inst2~combout ))))

	.dataa(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\inst6|inst2~combout ),
	.datac(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\inst19~combout ),
	.cin(gnd),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h00F8;
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout  = (!\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q  & ((\inst6|inst6|inst|$00000|auto_generated|result_node[2]~25_combout ) # 
// ((\inst6|inst6|inst|$00000|auto_generated|result_node[1]~26_combout ) # (\inst6|inst6|inst|$00000|auto_generated|result_node[0]~24_combout ))))

	.dataa(\inst6|inst6|inst|$00000|auto_generated|result_node[2]~25_combout ),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\inst6|inst6|inst|$00000|auto_generated|result_node[1]~26_combout ),
	.datad(\inst6|inst6|inst|$00000|auto_generated|result_node[0]~24_combout ),
	.cin(gnd),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h3332;
defparam \inst8|myFIFO|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & (!\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & ((\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (!\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (!\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & !\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  $ (\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.cin(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h0FF0;
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & (!\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # 
// (!\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & ((\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (!\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & (\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & (!\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & !\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] $ (\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )

	.dataa(gnd),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3C;
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(\CLK~inputclkctrl_outclk ),
	.ena0(\inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\inst19~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst6|inst6|inst|$00000|auto_generated|result_node[2]~25_combout ,\inst6|inst6|inst|$00000|auto_generated|result_node[1]~26_combout ,
\inst6|inst6|inst|$00000|auto_generated|result_node[0]~24_combout }),
	.portaaddr({\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ALTSYNCRAM";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 4;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 15;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 4;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 15;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \inst|inst1|fstate.B~0 (
// Equation(s):
// \inst|inst1|fstate.B~0_combout  = (\inst|inst1|fstate.B~q ) # ((\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0] $ (!\inst|inst1|WideOr5~0_combout )) # (!\inst2|sub|109~0_combout ))

	.dataa(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(\inst|inst1|WideOr5~0_combout ),
	.datac(\inst|inst1|fstate.B~q ),
	.datad(\inst2|sub|109~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|fstate.B~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|fstate.B~0 .lut_mask = 16'hF9FF;
defparam \inst|inst1|fstate.B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \inst|inst1|fstate.B (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst|inst1|fstate.B~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst1|fstate.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst1|fstate.B .is_wysiwyg = "true";
defparam \inst|inst1|fstate.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \inst|inst1|Selector0~0 (
// Equation(s):
// \inst|inst1|Selector0~0_combout  = (\inst2|sub|109~1_combout  & (((\inst|inst1|fstate.T~q )))) # (!\inst2|sub|109~1_combout  & (!\inst2|sub|84~combout  & ((\inst|inst1|fstate.A1~q ) # (\inst|inst1|fstate.T~q ))))

	.dataa(\inst|inst1|fstate.A1~q ),
	.datab(\inst|inst1|fstate.T~q ),
	.datac(\inst2|sub|84~combout ),
	.datad(\inst2|sub|109~1_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Selector0~0 .lut_mask = 16'hCC0E;
defparam \inst|inst1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \inst|inst1|Selector0~1 (
// Equation(s):
// \inst|inst1|Selector0~1_combout  = (\inst|inst1|Selector0~0_combout ) # ((!\inst|inst1|fstate.B~q  & !\inst2|sub|109~1_combout ))

	.dataa(\inst|inst1|fstate.B~q ),
	.datab(\inst2|sub|109~1_combout ),
	.datac(gnd),
	.datad(\inst|inst1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Selector0~1 .lut_mask = 16'hFF11;
defparam \inst|inst1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \inst|inst1|fstate.T (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst|inst1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst1|fstate.T~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst1|fstate.T .is_wysiwyg = "true";
defparam \inst|inst1|fstate.T .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \inst|inst1|Selector1~0 (
// Equation(s):
// \inst|inst1|Selector1~0_combout  = (\inst2|sub|109~1_combout  & (((\inst|inst1|fstate.A1~q )))) # (!\inst2|sub|109~1_combout  & (\inst|inst1|fstate.A2~q  & ((!\inst2|sub|84~combout ))))

	.dataa(\inst|inst1|fstate.A2~q ),
	.datab(\inst|inst1|fstate.A1~q ),
	.datac(\inst2|sub|109~1_combout ),
	.datad(\inst2|sub|84~combout ),
	.cin(gnd),
	.combout(\inst|inst1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Selector1~0 .lut_mask = 16'hC0CA;
defparam \inst|inst1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \inst|inst1|Selector1~1 (
// Equation(s):
// \inst|inst1|Selector1~1_combout  = (\inst|inst1|Selector1~0_combout ) # ((\inst2|sub|84~combout  & (\inst|inst1|fstate.T~q  & !\inst2|sub|109~1_combout )))

	.dataa(\inst2|sub|84~combout ),
	.datab(\inst|inst1|fstate.T~q ),
	.datac(\inst2|sub|109~1_combout ),
	.datad(\inst|inst1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Selector1~1 .lut_mask = 16'hFF08;
defparam \inst|inst1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \inst|inst1|fstate.A1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst|inst1|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst1|fstate.A1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst1|fstate.A1 .is_wysiwyg = "true";
defparam \inst|inst1|fstate.A1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \inst|inst1|SA1~0 (
// Equation(s):
// \inst|inst1|SA1~0_combout  = (\inst|inst1|fstate.A2~q ) # (\inst|inst1|fstate.A1~q )

	.dataa(gnd),
	.datab(\inst|inst1|fstate.A2~q ),
	.datac(gnd),
	.datad(\inst|inst1|fstate.A1~q ),
	.cin(gnd),
	.combout(\inst|inst1|SA1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|SA1~0 .lut_mask = 16'hFFCC;
defparam \inst|inst1|SA1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \inst2|sub|91 (
// Equation(s):
// \inst2|sub|91~combout  = \inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2] $ (((\inst|inst1|fstate.A4~q ) # (\inst|inst1|fstate.A3~q )))

	.dataa(\inst|inst1|fstate.A4~q ),
	.datab(gnd),
	.datac(\inst|inst1|fstate.A3~q ),
	.datad(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.cin(gnd),
	.combout(\inst2|sub|91~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|91 .lut_mask = 16'h05FA;
defparam \inst2|sub|91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \inst2|sub|88~4 (
// Equation(s):
// \inst2|sub|88~4_combout  = (\inst|inst1|WideOr5~0_combout  & ((\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1]) # ((!\inst|inst1|fstate.A2~q  & !\inst|inst1|fstate.A1~q ))))

	.dataa(\inst|inst1|fstate.A2~q ),
	.datab(\inst|inst1|fstate.A1~q ),
	.datac(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(\inst|inst1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\inst2|sub|88~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|88~4 .lut_mask = 16'hF100;
defparam \inst2|sub|88~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \inst2|sub|88~2 (
// Equation(s):
// \inst2|sub|88~2_combout  = (\inst14|86~0_combout  & ((\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2]) # ((\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0] & \inst2|sub|88~4_combout )))) # (!\inst14|86~0_combout  & 
// (\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2] & (\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0] & \inst2|sub|88~4_combout )))

	.dataa(\inst14|86~0_combout ),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(\inst2|sub|88~4_combout ),
	.cin(gnd),
	.combout(\inst2|sub|88~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|88~2 .lut_mask = 16'hE888;
defparam \inst2|sub|88~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \inst2|sub|84 (
// Equation(s):
// \inst2|sub|84~combout  = LCELL((\inst2|sub|88~2_combout ) # ((!\inst|inst1|SA1~0_combout  & (\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1] & !\inst2|sub|91~combout ))))

	.dataa(\inst|inst1|SA1~0_combout ),
	.datab(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(\inst2|sub|91~combout ),
	.datad(\inst2|sub|88~2_combout ),
	.cin(gnd),
	.combout(\inst2|sub|84~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|84 .lut_mask = 16'hFF04;
defparam \inst2|sub|84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \inst|inst1|Selector2~0 (
// Equation(s):
// \inst|inst1|Selector2~0_combout  = (\inst2|sub|109~1_combout  & (\inst|inst1|fstate.A2~q )) # (!\inst2|sub|109~1_combout  & (((\inst|inst1|fstate.A3~q  & !\inst2|sub|84~combout ))))

	.dataa(\inst|inst1|fstate.A2~q ),
	.datab(\inst|inst1|fstate.A3~q ),
	.datac(\inst2|sub|109~1_combout ),
	.datad(\inst2|sub|84~combout ),
	.cin(gnd),
	.combout(\inst|inst1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Selector2~0 .lut_mask = 16'hA0AC;
defparam \inst|inst1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \inst|inst1|Selector2~1 (
// Equation(s):
// \inst|inst1|Selector2~1_combout  = (\inst|inst1|Selector2~0_combout ) # ((\inst2|sub|84~combout  & (\inst|inst1|fstate.A1~q  & !\inst2|sub|109~1_combout )))

	.dataa(\inst2|sub|84~combout ),
	.datab(\inst|inst1|fstate.A1~q ),
	.datac(\inst2|sub|109~1_combout ),
	.datad(\inst|inst1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Selector2~1 .lut_mask = 16'hFF08;
defparam \inst|inst1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \inst|inst1|fstate.A2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst|inst1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst1|fstate.A2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst1|fstate.A2 .is_wysiwyg = "true";
defparam \inst|inst1|fstate.A2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \inst|inst1|Selector3~0 (
// Equation(s):
// \inst|inst1|Selector3~0_combout  = (\inst2|sub|109~1_combout  & (\inst|inst1|fstate.A3~q )) # (!\inst2|sub|109~1_combout  & (((\inst|inst1|fstate.A4~q  & !\inst2|sub|84~combout ))))

	.dataa(\inst|inst1|fstate.A3~q ),
	.datab(\inst|inst1|fstate.A4~q ),
	.datac(\inst2|sub|84~combout ),
	.datad(\inst2|sub|109~1_combout ),
	.cin(gnd),
	.combout(\inst|inst1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Selector3~0 .lut_mask = 16'hAA0C;
defparam \inst|inst1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \inst|inst1|Selector3~1 (
// Equation(s):
// \inst|inst1|Selector3~1_combout  = (\inst|inst1|Selector3~0_combout ) # ((\inst|inst1|fstate.A2~q  & (!\inst2|sub|109~1_combout  & \inst2|sub|84~combout )))

	.dataa(\inst|inst1|fstate.A2~q ),
	.datab(\inst2|sub|109~1_combout ),
	.datac(\inst|inst1|Selector3~0_combout ),
	.datad(\inst2|sub|84~combout ),
	.cin(gnd),
	.combout(\inst|inst1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|Selector3~1 .lut_mask = 16'hF2F0;
defparam \inst|inst1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \inst|inst1|fstate.A3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst|inst1|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst1|fstate.A3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst1|fstate.A3 .is_wysiwyg = "true";
defparam \inst|inst1|fstate.A3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \inst|inst1|fstate.A4~2 (
// Equation(s):
// \inst|inst1|fstate.A4~2_combout  = (\inst2|sub|109~1_combout  & (((\inst|inst1|fstate.A4~q )))) # (!\inst2|sub|109~1_combout  & (\inst2|sub|84~combout  & ((\inst|inst1|fstate.A3~q ) # (\inst|inst1|fstate.A4~q ))))

	.dataa(\inst|inst1|fstate.A3~q ),
	.datab(\inst2|sub|109~1_combout ),
	.datac(\inst|inst1|fstate.A4~q ),
	.datad(\inst2|sub|84~combout ),
	.cin(gnd),
	.combout(\inst|inst1|fstate.A4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|fstate.A4~2 .lut_mask = 16'hF2C0;
defparam \inst|inst1|fstate.A4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \inst|inst1|fstate.A4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst|inst1|fstate.A4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst1|fstate.A4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst1|fstate.A4 .is_wysiwyg = "true";
defparam \inst|inst1|fstate.A4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \inst14|86~0 (
// Equation(s):
// \inst14|86~0_combout  = (!\inst|inst1|fstate.A4~q  & !\inst|inst1|fstate.A3~q )

	.dataa(gnd),
	.datab(\inst|inst1|fstate.A4~q ),
	.datac(gnd),
	.datad(\inst|inst1|fstate.A3~q ),
	.cin(gnd),
	.combout(\inst14|86~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|86~0 .lut_mask = 16'h0033;
defparam \inst14|86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \inst2|sub|109~0 (
// Equation(s):
// \inst2|sub|109~0_combout  = (\inst14|86~0_combout  & (!\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2] & (\inst|inst1|SA1~0_combout  $ (!\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1])))) # (!\inst14|86~0_combout  & 
// (\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2] & (\inst|inst1|SA1~0_combout  $ (!\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1]))))

	.dataa(\inst14|86~0_combout ),
	.datab(\inst|inst1|SA1~0_combout ),
	.datac(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.cin(gnd),
	.combout(\inst2|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|109~0 .lut_mask = 16'h4182;
defparam \inst2|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \inst2|sub|85 (
// Equation(s):
// \inst2|sub|85~combout  = (\inst2|sub|84~combout ) # ((\inst2|sub|109~0_combout  & (\inst|inst1|WideOr5~0_combout  $ (\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0]))))

	.dataa(\inst2|sub|109~0_combout ),
	.datab(\inst|inst1|WideOr5~0_combout ),
	.datac(\inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(\inst2|sub|84~combout ),
	.cin(gnd),
	.combout(\inst2|sub|85~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|85 .lut_mask = 16'hFF28;
defparam \inst2|sub|85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \inst14|81 (
// Equation(s):
// \inst14|81~combout  = (\inst14|86~0_combout  & (!\inst|inst1|fstate.A2~q  & (!\inst|inst1|WideOr5~0_combout  & !\inst|inst1|fstate.A1~q ))) # (!\inst14|86~0_combout  & (((\inst|inst1|WideOr5~0_combout ))))

	.dataa(\inst14|86~0_combout ),
	.datab(\inst|inst1|fstate.A2~q ),
	.datac(\inst|inst1|WideOr5~0_combout ),
	.datad(\inst|inst1|fstate.A1~q ),
	.cin(gnd),
	.combout(\inst14|81~combout ),
	.cout());
// synopsys translate_off
defparam \inst14|81 .lut_mask = 16'h5052;
defparam \inst14|81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \inst14|82~4 (
// Equation(s):
// \inst14|82~4_combout  = (!\inst14|86~0_combout  & (\inst|inst1|WideOr5~0_combout  $ (((!\inst|inst1|fstate.A2~q  & !\inst|inst1|fstate.A1~q )))))

	.dataa(\inst14|86~0_combout ),
	.datab(\inst|inst1|fstate.A2~q ),
	.datac(\inst|inst1|WideOr5~0_combout ),
	.datad(\inst|inst1|fstate.A1~q ),
	.cin(gnd),
	.combout(\inst14|82~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|82~4 .lut_mask = 16'h5041;
defparam \inst14|82~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \inst14|5~5 (
// Equation(s):
// \inst14|5~5_combout  = (\inst14|86~0_combout  & (\inst|inst1|WideOr5~0_combout  & ((\inst|inst1|fstate.A2~q ) # (\inst|inst1|fstate.A1~q ))))

	.dataa(\inst14|86~0_combout ),
	.datab(\inst|inst1|fstate.A2~q ),
	.datac(\inst|inst1|WideOr5~0_combout ),
	.datad(\inst|inst1|fstate.A1~q ),
	.cin(gnd),
	.combout(\inst14|5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|5~5 .lut_mask = 16'hA080;
defparam \inst14|5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \inst14|84~4 (
// Equation(s):
// \inst14|84~4_combout  = (\inst|inst1|fstate.A2~q ) # ((\inst|inst1|fstate.A1~q ) # (\inst14|86~0_combout  $ (!\inst|inst1|WideOr5~0_combout )))

	.dataa(\inst14|86~0_combout ),
	.datab(\inst|inst1|fstate.A2~q ),
	.datac(\inst|inst1|WideOr5~0_combout ),
	.datad(\inst|inst1|fstate.A1~q ),
	.cin(gnd),
	.combout(\inst14|84~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|84~4 .lut_mask = 16'hFFED;
defparam \inst14|84~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \inst14|85 (
// Equation(s):
// \inst14|85~combout  = ((!\inst14|86~0_combout  & (!\inst|inst1|fstate.A2~q  & !\inst|inst1|fstate.A1~q ))) # (!\inst|inst1|WideOr5~0_combout )

	.dataa(\inst14|86~0_combout ),
	.datab(\inst|inst1|fstate.A2~q ),
	.datac(\inst|inst1|WideOr5~0_combout ),
	.datad(\inst|inst1|fstate.A1~q ),
	.cin(gnd),
	.combout(\inst14|85~combout ),
	.cout());
// synopsys translate_off
defparam \inst14|85 .lut_mask = 16'h0F1F;
defparam \inst14|85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \inst14|86~1 (
// Equation(s):
// \inst14|86~1_combout  = (\inst|inst1|fstate.A2~q ) # ((\inst|inst1|fstate.T~q ) # ((\inst14|86~0_combout  & \inst|inst1|fstate.A1~q )))

	.dataa(\inst14|86~0_combout ),
	.datab(\inst|inst1|fstate.A2~q ),
	.datac(\inst|inst1|fstate.T~q ),
	.datad(\inst|inst1|fstate.A1~q ),
	.cin(gnd),
	.combout(\inst14|86~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|86~1 .lut_mask = 16'hFEFC;
defparam \inst14|86~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \inst14|5~4 (
// Equation(s):
// \inst14|5~4_combout  = (!\inst|inst1|fstate.A1~q  & (!\inst|inst1|fstate.A2~q  & (!\inst|inst1|fstate.A3~q  & !\inst|inst1|fstate.A4~q )))

	.dataa(\inst|inst1|fstate.A1~q ),
	.datab(\inst|inst1|fstate.A2~q ),
	.datac(\inst|inst1|fstate.A3~q ),
	.datad(\inst|inst1|fstate.A4~q ),
	.cin(gnd),
	.combout(\inst14|5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|5~4 .lut_mask = 16'h0001;
defparam \inst14|5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N15
cycloneive_io_ibuf \BE[2]~input (
	.i(BE[2]),
	.ibar(gnd),
	.o(\BE[2]~input_o ));
// synopsys translate_off
defparam \BE[2]~input .bus_hold = "false";
defparam \BE[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \BE[0]~input (
	.i(BE[0]),
	.ibar(gnd),
	.o(\BE[0]~input_o ));
// synopsys translate_off
defparam \BE[0]~input .bus_hold = "false";
defparam \BE[0]~input .simulate_z_as = "z";
// synopsys translate_on

assign Menor = \Menor~output_o ;

assign FIFO[2] = \FIFO[2]~output_o ;

assign FIFO[1] = \FIFO[1]~output_o ;

assign FIFO[0] = \FIFO[0]~output_o ;

assign Igual = \Igual~output_o ;

assign Maior = \Maior~output_o ;

assign OA = \OA~output_o ;

assign OB = \OB~output_o ;

assign OC = \OC~output_o ;

assign OD = \OD~output_o ;

assign OE = \OE~output_o ;

assign OF = \OF~output_o ;

assign OG = \OG~output_o ;

assign Enable = \Enable~output_o ;

assign Rd = \Rd~output_o ;

assign WR = \WR~output_o ;

assign SAP[2] = \SAP[2]~output_o ;

assign SAP[1] = \SAP[1]~output_o ;

assign SAP[0] = \SAP[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
