Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jul 11 13:55:28 2024
| Host         : amd-training-6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     42          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (118)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: onep_inst/cs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: onep_inst/cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rom_inst/OUT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rom_inst/OUT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rom_inst/OUT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rom_inst/OUT_reg[27]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (118)
--------------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  129          inf        0.000                      0                  129           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN2
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.756ns  (logic 5.894ns (39.947%)  route 8.861ns (60.053%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN2 (IN)
                         net (fo=0)                   0.000     0.000    BTN2
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BTN2_IBUF_inst/O
                         net (fo=9, routed)           3.383     4.834    rom_inst/BTN2_IBUF
    SLICE_X39Y59         LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  rom_inst/a_OBUF_inst_i_28/O
                         net (fo=7, routed)           1.160     6.118    rom_inst/a_OBUF_inst_i_28_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.242 f  rom_inst/a_OBUF_inst_i_44/O
                         net (fo=1, routed)           0.951     7.193    rom_inst/a_OBUF_inst_i_44_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  rom_inst/a_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.161     7.478    rom_inst/a_OBUF_inst_i_20_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  rom_inst/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.856     8.459    rom_inst/a_OBUF_inst_i_4_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.150     8.609 r  rom_inst/e_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.349    10.958    e_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.798    14.756 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    14.756    e
    M17                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN2
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.472ns  (logic 5.837ns (40.332%)  route 8.635ns (59.668%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN2 (IN)
                         net (fo=0)                   0.000     0.000    BTN2
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BTN2_IBUF_inst/O
                         net (fo=9, routed)           3.383     4.834    rom_inst/BTN2_IBUF
    SLICE_X39Y59         LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  rom_inst/a_OBUF_inst_i_28/O
                         net (fo=7, routed)           1.160     6.118    rom_inst/a_OBUF_inst_i_28_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.242 f  rom_inst/a_OBUF_inst_i_44/O
                         net (fo=1, routed)           0.951     7.193    rom_inst/a_OBUF_inst_i_44_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  rom_inst/a_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.161     7.478    rom_inst/a_OBUF_inst_i_20_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  rom_inst/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.861     8.464    rom_inst/a_OBUF_inst_i_4_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I0_O)        0.152     8.616 r  rom_inst/g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.118    10.734    g_OBUF
    H18                  OBUF (Prop_obuf_I_O)         3.738    14.472 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    14.472    g
    H18                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN2
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.140ns  (logic 5.825ns (41.195%)  route 8.315ns (58.805%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN2 (IN)
                         net (fo=0)                   0.000     0.000    BTN2
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BTN2_IBUF_inst/O
                         net (fo=9, routed)           2.901     4.352    rom_inst/BTN2_IBUF
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.476 r  rom_inst/a_OBUF_inst_i_36/O
                         net (fo=9, routed)           1.035     5.512    rom_inst/a_OBUF_inst_i_36_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.636 f  rom_inst/a_OBUF_inst_i_41/O
                         net (fo=1, routed)           0.811     6.447    cnt/a_OBUF_inst_i_3_1
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.571 f  cnt/a_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.802     7.373    cnt/a_OBUF_inst_i_15_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.497 r  cnt/a_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.843     8.340    rom_inst/b
    SLICE_X43Y61         LUT4 (Prop_lut4_I3_O)        0.154     8.494 r  rom_inst/f_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.922    10.416    f_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.724    14.140 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    14.140    f
    J16                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN2
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.050ns  (logic 5.584ns (39.744%)  route 8.466ns (60.256%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN2 (IN)
                         net (fo=0)                   0.000     0.000    BTN2
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BTN2_IBUF_inst/O
                         net (fo=9, routed)           2.901     4.352    rom_inst/BTN2_IBUF
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.476 r  rom_inst/a_OBUF_inst_i_36/O
                         net (fo=9, routed)           1.035     5.512    rom_inst/a_OBUF_inst_i_36_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.636 f  rom_inst/a_OBUF_inst_i_41/O
                         net (fo=1, routed)           0.811     6.447    cnt/a_OBUF_inst_i_3_1
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.571 f  cnt/a_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.802     7.373    cnt/a_OBUF_inst_i_15_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.497 r  cnt/a_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.843     8.340    rom_inst/b
    SLICE_X43Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.464 r  rom_inst/d_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.072    10.536    d_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.513    14.050 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    14.050    d
    J15                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN2
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.031ns  (logic 5.604ns (39.941%)  route 8.427ns (60.059%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN2 (IN)
                         net (fo=0)                   0.000     0.000    BTN2
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BTN2_IBUF_inst/O
                         net (fo=9, routed)           3.383     4.834    rom_inst/BTN2_IBUF
    SLICE_X39Y59         LUT5 (Prop_lut5_I3_O)        0.124     4.958 f  rom_inst/a_OBUF_inst_i_28/O
                         net (fo=7, routed)           1.160     6.118    rom_inst/a_OBUF_inst_i_28_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.242 r  rom_inst/a_OBUF_inst_i_44/O
                         net (fo=1, routed)           0.951     7.193    rom_inst/a_OBUF_inst_i_44_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.317 f  rom_inst/a_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.161     7.478    rom_inst/a_OBUF_inst_i_20_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.602 f  rom_inst/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.861     8.464    rom_inst/a_OBUF_inst_i_4_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  rom_inst/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.910    10.498    c_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534    14.031 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    14.031    c
    J18                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN2
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.911ns  (logic 5.632ns (40.483%)  route 8.279ns (59.517%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN2 (IN)
                         net (fo=0)                   0.000     0.000    BTN2
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BTN2_IBUF_inst/O
                         net (fo=9, routed)           3.383     4.834    rom_inst/BTN2_IBUF
    SLICE_X39Y59         LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  rom_inst/a_OBUF_inst_i_28/O
                         net (fo=7, routed)           1.160     6.118    rom_inst/a_OBUF_inst_i_28_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.242 f  rom_inst/a_OBUF_inst_i_44/O
                         net (fo=1, routed)           0.951     7.193    rom_inst/a_OBUF_inst_i_44_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  rom_inst/a_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.161     7.478    rom_inst/a_OBUF_inst_i_20_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  rom_inst/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.820     8.423    rom_inst/a_OBUF_inst_i_4_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.547 r  rom_inst/a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.803    10.350    a_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.561    13.911 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    13.911    a
    K14                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN2
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.770ns  (logic 5.586ns (40.567%)  route 8.184ns (59.433%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BTN2 (IN)
                         net (fo=0)                   0.000     0.000    BTN2
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BTN2_IBUF_inst/O
                         net (fo=9, routed)           3.383     4.834    rom_inst/BTN2_IBUF
    SLICE_X39Y59         LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  rom_inst/a_OBUF_inst_i_28/O
                         net (fo=7, routed)           1.160     6.118    rom_inst/a_OBUF_inst_i_28_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.242 f  rom_inst/a_OBUF_inst_i_44/O
                         net (fo=1, routed)           0.951     7.193    rom_inst/a_OBUF_inst_i_44_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  rom_inst/a_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.161     7.478    rom_inst/a_OBUF_inst_i_20_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  rom_inst/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.856     8.459    rom_inst/a_OBUF_inst_i_4_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I3_O)        0.124     8.583 r  rom_inst/b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672    10.255    b_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.516    13.770 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    13.770    b
    H15                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/do_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.638ns  (logic 4.126ns (54.020%)  route 3.512ns (45.980%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE                         0.000     0.000 r  cnt/do_reg[1]/C
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt/do_reg[1]/Q
                         net (fo=13, routed)          1.224     1.680    cnt/Q[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.124     1.804 r  cnt/A4_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.288     4.092    A4_OBUF
    L16                  OBUF (Prop_obuf_I_O)         3.546     7.638 r  A4_OBUF_inst/O
                         net (fo=0)                   0.000     7.638    A4
    L16                                                               r  A4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/do_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.223ns  (logic 4.326ns (59.897%)  route 2.897ns (40.103%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE                         0.000     0.000 r  cnt/do_reg[1]/C
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt/do_reg[1]/Q
                         net (fo=13, routed)          0.897     1.353    cnt/Q[1]
    SLICE_X40Y69         LUT2 (Prop_lut2_I0_O)        0.154     1.507 r  cnt/A2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.999     3.507    A2_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.716     7.223 r  A2_OBUF_inst/O
                         net (fo=0)                   0.000     7.223    A2
    H17                                                               r  A2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/do_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 4.169ns (58.077%)  route 3.010ns (41.923%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE                         0.000     0.000 r  cnt/do_reg[1]/C
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt/do_reg[1]/Q
                         net (fo=13, routed)          0.694     1.150    cnt/Q[1]
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.274 r  cnt/A3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.315     3.590    A3_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.589     7.179 r  A3_OBUF_inst/O
                         net (fo=0)                   0.000     7.179    A3
    M18                                                               r  A3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom_inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_inst/addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.607%)  route 0.116ns (38.393%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE                         0.000     0.000 r  rom_inst/addr_reg[3]/C
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/addr_reg[3]/Q
                         net (fo=9, routed)           0.116     0.257    rom_inst/addr_reg[3]_0[0]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.045     0.302 r  rom_inst/addr[6]_i_2/O
                         net (fo=1, routed)           0.000     0.302    rom_inst/p_0_in[6]
    SLICE_X40Y57         FDRE                                         r  rom_inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_inst/addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE                         0.000     0.000 r  rom_inst/addr_reg[5]/C
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/addr_reg[5]/Q
                         net (fo=3, routed)           0.143     0.284    rom_inst/addr_reg[5]
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.329 r  rom_inst/addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.329    rom_inst/p_0_in[5]
    SLICE_X40Y57         FDRE                                         r  rom_inst/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_inst/addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.189ns (55.020%)  route 0.155ns (44.980%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE                         0.000     0.000 r  rom_inst/addr_reg[0]/C
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/addr_reg[0]/Q
                         net (fo=15, routed)          0.155     0.296    rom_inst/addr[0]
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.048     0.344 r  rom_inst/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.344    rom_inst/addr[2]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  rom_inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdiv/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE                         0.000     0.000 r  clkdiv/clk_out_reg/C
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkdiv/clk_out_reg/Q
                         net (fo=3, routed)           0.168     0.309    clkdiv/CLK
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  clkdiv/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.354    clkdiv/clk_out_i_1_n_0
    SLICE_X41Y69         FDRE                                         r  clkdiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdiv/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  clkdiv/counter_reg[11]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    clkdiv/counter_reg[11]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clkdiv/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    clkdiv/counter_reg[8]_i_1_n_4
    SLICE_X43Y69         FDRE                                         r  clkdiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdiv/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE                         0.000     0.000 r  clkdiv/counter_reg[15]/C
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkdiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    clkdiv/counter_reg[15]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clkdiv/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    clkdiv/counter_reg[12]_i_1_n_4
    SLICE_X43Y70         FDRE                                         r  clkdiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdiv/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE                         0.000     0.000 r  clkdiv/counter_reg[3]/C
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkdiv/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    clkdiv/counter_reg[3]
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  clkdiv/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    clkdiv/counter_reg[0]_i_2_n_4
    SLICE_X43Y67         FDRE                                         r  clkdiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdiv/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE                         0.000     0.000 r  clkdiv/counter_reg[7]/C
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkdiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    clkdiv/counter_reg[7]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  clkdiv/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    clkdiv/counter_reg[4]_i_1_n_4
    SLICE_X43Y68         FDRE                                         r  clkdiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdiv/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE                         0.000     0.000 r  clkdiv/counter_reg[4]/C
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkdiv/counter_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    clkdiv/counter_reg[4]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  clkdiv/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    clkdiv/counter_reg[4]_i_1_n_7
    SLICE_X43Y68         FDRE                                         r  clkdiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdiv/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  clkdiv/counter_reg[8]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkdiv/counter_reg[8]/Q
                         net (fo=2, routed)           0.116     0.257    clkdiv/counter_reg[8]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  clkdiv/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    clkdiv/counter_reg[8]_i_1_n_7
    SLICE_X43Y69         FDRE                                         r  clkdiv/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





