<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Board Support Package: common/drivers/ksz8851snl.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.6.3 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_c5ab7d5005c5f96afef39cd6ff9e2484.html">common</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_640347b79a58de25a4e6f9b018e8e1be.html">drivers</a>
  </div>
</div>
<div class="contents">
<h1>ksz8851snl.h File Reference</h1>
<p>Driver for Micrel KSZ8851SNL ethernet controller.  
<a href="#_details">More...</a></p>
<code>#include &lt;stdint.h&gt;</code><br/>
<code>#include &lt;stdbool.h&gt;</code><br/>
<div class="dynheader">
Include dependency graph for ksz8851snl.h:</div>
<div class="dynsection">
<div class="center"><img src="ksz8851snl_8h__incl.png" border="0" usemap="#common_2drivers_2ksz8851snl_8h_map" alt=""/></div>
</div>

<p><a href="ksz8851snl_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gad51cd3c807cd039a80c618c0a758393a">KSZ8851SNL_DEBUG</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DEBUG macros.  <a href="group__ksz8851snl.html#gad51cd3c807cd039a80c618c0a758393a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga88edd2aa4feabff4af21a997d5d8aa23">DEBUG_PRINT</a>(...)&nbsp;&nbsp;&nbsp;(void)0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DEBUG macro for printf function.  <a href="group__ksz8851snl.html#ga88edd2aa4feabff4af21a997d5d8aa23"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga28aac5b994ede5c7c1f1c6b851b9498d">LOW_QMU_MAC_REG</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MAC Address Low.  <a href="group__ksz8851snl.html#ga28aac5b994ede5c7c1f1c6b851b9498d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga9cadc20666f3e62c66a57cdac4ea1cee">MID_QMU_MAC_REG</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MAC Address Middle.  <a href="group__ksz8851snl.html#ga9cadc20666f3e62c66a57cdac4ea1cee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaccb7bc0b7cf2a4120efd3e78c7a4dbba">HIGH_QMU_MAC_REG</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MAC Address High.  <a href="group__ksz8851snl.html#gaccb7bc0b7cf2a4120efd3e78c7a4dbba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga895a154d45c40d78a4edd04182cb8d2b">OBC_REG</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">On-Chip Bus Control Register.  <a href="group__ksz8851snl.html#ga895a154d45c40d78a4edd04182cb8d2b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga68046bd02663c5a03ef2bafbda349e55">GLOBAL_RESET_REG</a>&nbsp;&nbsp;&nbsp;0x26</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Global Reset Register.  <a href="group__ksz8851snl.html#ga68046bd02663c5a03ef2bafbda349e55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gae698babe1cf93b0387cb1699ba557206">TX_FLOW_CTRL_REG</a>&nbsp;&nbsp;&nbsp;0x70</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Flow Control Register.  <a href="group__ksz8851snl.html#gae698babe1cf93b0387cb1699ba557206"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga323ff2c33e9c0f78910b590c47c44ae9">RX_FLOW_CTRL1_REG</a>&nbsp;&nbsp;&nbsp;0x74</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Flow Control Register 1.  <a href="group__ksz8851snl.html#ga323ff2c33e9c0f78910b590c47c44ae9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga6db6cb1e994aed2d21383115a8481332">RX_FLOW_CTRL2_REG</a>&nbsp;&nbsp;&nbsp;0x76</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Flow Control Register 2.  <a href="group__ksz8851snl.html#ga6db6cb1e994aed2d21383115a8481332"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gabf3e874bdd9286960e7b7c51f209d113">TX_MEM_INFO_REG</a>&nbsp;&nbsp;&nbsp;0x78</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TXQ Memory Information Register.  <a href="group__ksz8851snl.html#gabf3e874bdd9286960e7b7c51f209d113"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gafbfe8d3f64212e7bda2413aab25c8b7f">RX_FRH_STAT_REG</a>&nbsp;&nbsp;&nbsp;0x7C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Frame Header Status Register.  <a href="group__ksz8851snl.html#gafbfe8d3f64212e7bda2413aab25c8b7f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga05e7b3e4b51a550924f288853f8fff71">RX_FRH_BC_REG</a>&nbsp;&nbsp;&nbsp;0x7E</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Frame Header Bytecount Register.  <a href="group__ksz8851snl.html#ga05e7b3e4b51a550924f288853f8fff71"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga73780e2c674f7f503d51e55ea359e2bf">TXQ_CMD_REG</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TXQ Command Register.  <a href="group__ksz8851snl.html#ga73780e2c674f7f503d51e55ea359e2bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gacbb511ee04f8548165ed89a46a2818bc">RXQ_CMD_REG</a>&nbsp;&nbsp;&nbsp;0x82</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RXQ Command Register.  <a href="group__ksz8851snl.html#gacbb511ee04f8548165ed89a46a2818bc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga6733650651f6d09bcacb232449fa686d">TX_FD_PTR_REG</a>&nbsp;&nbsp;&nbsp;0x84</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX Frame Data Pointer Register.  <a href="group__ksz8851snl.html#ga6733650651f6d09bcacb232449fa686d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaa6ad569f0f68a727c46f136f057c6436">RX_FD_PTR_REG</a>&nbsp;&nbsp;&nbsp;0x86</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX Frame Data Pointer Register.  <a href="group__ksz8851snl.html#gaa6ad569f0f68a727c46f136f057c6436"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga7d4f0c7cc6166a9a7a8d3fa8dd3582a9">INT_ENABLE_REG</a>&nbsp;&nbsp;&nbsp;0x90</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Enable Register.  <a href="group__ksz8851snl.html#ga7d4f0c7cc6166a9a7a8d3fa8dd3582a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga78c88cee07608033e81cf808ce33f067">INT_STATUS_REG</a>&nbsp;&nbsp;&nbsp;0x92</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Status Register.  <a href="group__ksz8851snl.html#ga78c88cee07608033e81cf808ce33f067"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga7813d31a11c56dece7ddd366c0fc8cda">RX_FRAME_THRES_REG</a>&nbsp;&nbsp;&nbsp;0x9C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX Frame Count &amp; Threshold Register.  <a href="group__ksz8851snl.html#ga7813d31a11c56dece7ddd366c0fc8cda"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gabd2b59a84b873910e31204cbd55c05ca">TX_NEXT_FRS_REG</a>&nbsp;&nbsp;&nbsp;0x9E</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX Next Frame size register.  <a href="group__ksz8851snl.html#gabd2b59a84b873910e31204cbd55c05ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga1c35b4820ee16cd98cf3e16dc570b383">FLOW_CTRL_LOW_WATERMARK</a>&nbsp;&nbsp;&nbsp;0xB0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configure Low Watermark to 6KByte.  <a href="group__ksz8851snl.html#ga1c35b4820ee16cd98cf3e16dc570b383"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga5c9f98d4f0b18dbdc20c192d34503669">FLOW_CTRL_HIGH_WATERMARK</a>&nbsp;&nbsp;&nbsp;0xB2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configure High Watermark to 4KByte.  <a href="group__ksz8851snl.html#ga5c9f98d4f0b18dbdc20c192d34503669"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga36d39f4c958288cdb3050a94f9cf5e0c">CIDER_REG</a>&nbsp;&nbsp;&nbsp;0xC0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip ID and Enable Register.  <a href="group__ksz8851snl.html#ga36d39f4c958288cdb3050a94f9cf5e0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gac9e406b62ee75d476f70ec3c435eae70">IND_ACC_CTRL_REG</a>&nbsp;&nbsp;&nbsp;0xC8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indirect access control Register.  <a href="group__ksz8851snl.html#gac9e406b62ee75d476f70ec3c435eae70"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga989f1688d1c5149dc0deeec34ec3a0e5">IND_ACC_DATA_LOW_REG</a>&nbsp;&nbsp;&nbsp;0xD0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indirect access data low Register.  <a href="group__ksz8851snl.html#ga989f1688d1c5149dc0deeec34ec3a0e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga8c1ae3ffd5b38be82d8788f29e18b831">IND_ACC_DATA_HIGH_REG</a>&nbsp;&nbsp;&nbsp;0xD2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indirect access data low Register.  <a href="group__ksz8851snl.html#ga8c1ae3ffd5b38be82d8788f29e18b831"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gacbd4fd6ef1fcf365e0ab2302f6555453">PHY_RST_REG</a>&nbsp;&nbsp;&nbsp;0xD8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY Reset Register.  <a href="group__ksz8851snl.html#gacbd4fd6ef1fcf365e0ab2302f6555453"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gabde589971fba1de4265e49a589b144c1">PHY1_CTRL_REG</a>&nbsp;&nbsp;&nbsp;0xE4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY1 MII-Register Basic Control Register.  <a href="group__ksz8851snl.html#gabde589971fba1de4265e49a589b144c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gab8e5d58a904378c79676a33598a32027">PORT1_CTRL_REG</a>&nbsp;&nbsp;&nbsp;0xF6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port 1 Control Register.  <a href="group__ksz8851snl.html#gab8e5d58a904378c79676a33598a32027"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga67a9f9d1d59c17889c587973b758890c">KSZ8851SNL_CHIP_ID</a>&nbsp;&nbsp;&nbsp;0x8870</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Default Chip ID for KSZ8851SNL.  <a href="group__ksz8851snl.html#ga67a9f9d1d59c17889c587973b758890c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga71ef81afb42a9b3dc69b8efb67ba08cc">CHIP_ID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used to mask the revision ID.  <a href="group__ksz8851snl.html#ga71ef81afb42a9b3dc69b8efb67ba08cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga0189fe248f84298f9ccffd38692604fb">ONE_FRAME_THRES</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX INT after one frame.  <a href="group__ksz8851snl.html#ga0189fe248f84298f9ccffd38692604fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga56cdd36751f5a5ba51247720848a46ae">FD_PTR_AUTO_INC</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used to reset the FD pointer.  <a href="group__ksz8851snl.html#ga56cdd36751f5a5ba51247720848a46ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gac83b32831e0638f88b91366948124c04">CLEAR_INT</a>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used to clear INT_STATUS_REG.  <a href="group__ksz8851snl.html#gac83b32831e0638f88b91366948124c04"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga359afd6937727dbe8deee27136244dde">NO_INT</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used to disable the interupts.  <a href="group__ksz8851snl.html#ga359afd6937727dbe8deee27136244dde"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gad53a856610ae8f92071467aa1d9f0215">TX_MEM_AVAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used to mask the reserved bits.  <a href="group__ksz8851snl.html#gad53a856610ae8f92071467aa1d9f0215"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga4a92eca31055e7da3c5be2150c0aece5">frameId_MASK</a>&nbsp;&nbsp;&nbsp;0x003F</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used to mask the reserved bits.  <a href="group__ksz8851snl.html#ga4a92eca31055e7da3c5be2150c0aece5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga746bd8cb4ad1c3ddc653e2029c98cc5c">RECEIVE_VALID_FRAME_MASK</a>&nbsp;&nbsp;&nbsp;0x3C17</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CRC OK for ICMP, IP, TCP, UDP; / MII error; / Frame too long error.  <a href="group__ksz8851snl.html#ga746bd8cb4ad1c3ddc653e2029c98cc5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaad58341bdb37284771a7d2551ed18b1c">RECEIVED_FRAME_VALID_POS</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Received valid frame byte pos.  <a href="group__ksz8851snl.html#gaad58341bdb37284771a7d2551ed18b1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga60cd22a6881b225ea028f8bc1a0e0783">RX_BYTE_CNT_MASK</a>&nbsp;&nbsp;&nbsp;0x0FFF</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used to mask the reserved bits.  <a href="group__ksz8851snl.html#ga60cd22a6881b225ea028f8bc1a0e0783"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga338d54179ac0da2af2363e3a930bf374">LSB_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used to mask the LSB.  <a href="group__ksz8851snl.html#ga338d54179ac0da2af2363e3a930bf374"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaebafa824e034291924298c85bc366e0e">MSB_POS</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used to mark the MSB pos.  <a href="group__ksz8851snl.html#gaebafa824e034291924298c85bc366e0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaedbede564fb262aa18cf51017de948ae">TX_INT_on_COMPLETION</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX INT on completion.  <a href="group__ksz8851snl.html#gaedbede564fb262aa18cf51017de948ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga92ed8507d1cd2331ad09275c5c4c1c89">WORD_SIZE</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Word size in # of bytes.  <a href="group__ksz8851snl.html#ga92ed8507d1cd2331ad09275c5c4c1c89"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga14310221be58e5b64cc335aaecc80afd">EXTRA_SIZE</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Needed for the frame header.  <a href="group__ksz8851snl.html#ga14310221be58e5b64cc335aaecc80afd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga1710d5f7a9e23b5411cf190c45d0b09c">BLOCKING_RECEIVE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Determines if receive will block.  <a href="group__ksz8851snl.html#ga1710d5f7a9e23b5411cf190c45d0b09c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gace67331af9e371dffde22d1b5fabf5f1">WATERMARK_6KB</a>&nbsp;&nbsp;&nbsp;0x0600</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">6KByte Watermark  <a href="group__ksz8851snl.html#gace67331af9e371dffde22d1b5fabf5f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gae78ae160bdcc753d7ecd0c42c8d0c49b">WATERMARK_4KB</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">4KByte Watermark  <a href="group__ksz8851snl.html#gae78ae160bdcc753d7ecd0c42c8d0c49b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gae3b1a19388873dd5c03e63feecff9c14">HIGH_QMU_MAC_H</a>&nbsp;&nbsp;&nbsp;0xD0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1st segment of the MAC address  <a href="group__ksz8851snl.html#gae3b1a19388873dd5c03e63feecff9c14"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga8aa3036cea0079ddc98c874ffbd24125">HIGH_QMU_MAC_L</a>&nbsp;&nbsp;&nbsp;0xCF</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2nd segment of the MAC address  <a href="group__ksz8851snl.html#ga8aa3036cea0079ddc98c874ffbd24125"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaa5a2ce4eeabfe5f74d047bcfece64724">MID_QMU_MAC_H</a>&nbsp;&nbsp;&nbsp;0x5E</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">3rd segment of the MAC address  <a href="group__ksz8851snl.html#gaa5a2ce4eeabfe5f74d047bcfece64724"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga35ca1255412b6712913ba2532ef8790a">MID_QMU_MAC_L</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">4th segment of the MAC address  <a href="group__ksz8851snl.html#ga35ca1255412b6712913ba2532ef8790a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga0fb6f17e3d7057c42f92ae12c2d96fcf">LOW_QMU_MAC_H</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">5th segment of the MAC address  <a href="group__ksz8851snl.html#ga0fb6f17e3d7057c42f92ae12c2d96fcf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaeb2ffb24072d050005692df2cc74a644">LOW_QMU_MAC_L</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">6th segment of the MAC address  <a href="group__ksz8851snl.html#gaeb2ffb24072d050005692df2cc74a644"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga25c8363b88d9b8f73cc6b1a98bba8d9c">BYTE_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used to mask the LSB.  <a href="group__ksz8851snl.html#ga25c8363b88d9b8f73cc6b1a98bba8d9c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga86fd4404b140711fdb77326609c0f393">BYTE_SIZE</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used to mark the MSB pos.  <a href="group__ksz8851snl.html#ga86fd4404b140711fdb77326609c0f393"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gab9b7bbaffe044312387e6412b97d66ea">TX_FLOW_CTRL_ICMP_CHECKSUM</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Transmit Checksum Generation for ICMP.  <a href="group__ksz8851snl.html#gab9b7bbaffe044312387e6412b97d66ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga628618ef71b7dc23aa573077dc079c82">TX_FLOW_CTRL_UDP_CHECKSUM</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Transmit Checksum Generation for UDP.  <a href="group__ksz8851snl.html#ga628618ef71b7dc23aa573077dc079c82"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaf0895070ec906a914b2dd62d1d8a5f5d">TX_FLOW_CTRL_TCP_CHECKSUM</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Transmit Checksum Generation for TCP.  <a href="group__ksz8851snl.html#gaf0895070ec906a914b2dd62d1d8a5f5d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gae725224e700a804f0e0d72e58b4c2512">TX_FLOW_CTRL_IP_CHECKSUM</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Transmit Checksum Generation for IP.  <a href="group__ksz8851snl.html#gae725224e700a804f0e0d72e58b4c2512"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga834364c5d577e607cd80192eb19610ac">TX_FLOW_CTRL_FLUSH_QUEUE</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flush Transmit Queue.  <a href="group__ksz8851snl.html#ga834364c5d577e607cd80192eb19610ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga3aa120933c1ea819698210a87414a99a">TX_FLOW_CTRL_FLOW_ENABLE</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit flow control enable.  <a href="group__ksz8851snl.html#ga3aa120933c1ea819698210a87414a99a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga36976098f270d11d48f9b766fd2cd054">TX_FLOW_CTRL_PAD_ENABLE</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Padding enable.  <a href="group__ksz8851snl.html#ga36976098f270d11d48f9b766fd2cd054"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaa37cabe23ff4bca018afc1f512bb6b60">TX_FLOW_CTRL_CRC_ENABLE</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit CRC Enable.  <a href="group__ksz8851snl.html#gaa37cabe23ff4bca018afc1f512bb6b60"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga4fb198f5122ad90b21a55144fd193adc">TX_FLOW_CTRL_ENABLE</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable tranmsit.  <a href="group__ksz8851snl.html#ga4fb198f5122ad90b21a55144fd193adc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gabee3f441d58bb64ccd6b6f83dd6717c5">TX_FLOW_CTRL_EXAMPLE</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX FLOW CONTROL Initialization collection.  <a href="group__ksz8851snl.html#gabee3f441d58bb64ccd6b6f83dd6717c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaa38df68f68191f53d80ba7630615fae3">TXQ_AUTO_ENQUEUE</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Auto-Enqueue TXQ Frame.  <a href="group__ksz8851snl.html#gaa38df68f68191f53d80ba7630615fae3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaef4013e1ace29d2d23b001d710b03b7a">TXQ_MEM_AVAILABLE_INT</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable INT generation when TXQ Memory Available.  <a href="group__ksz8851snl.html#gaef4013e1ace29d2d23b001d710b03b7a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga56ad1b68495eb52699727a5e1fd29da5">TXQ_ENQUEUE</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Manual Engueue TXQ Frame.  <a href="group__ksz8851snl.html#ga56ad1b68495eb52699727a5e1fd29da5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gab4afc07a6c37d2cd2713f5f4098579e6">RX_FLOW_CTRL_FLUSH_QUEUE</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flush Receive Queue.  <a href="group__ksz8851snl.html#gab4afc07a6c37d2cd2713f5f4098579e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga58eaa6b58461f86a0d145986a964e670">RX_FLOW_CTRL_UDP_CHECKSUM</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Receive UDP Frame Checksum Check.  <a href="group__ksz8851snl.html#ga58eaa6b58461f86a0d145986a964e670"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gae3a27fa68dc749c1619ea20ee36bf0d0">RX_FLOW_CTRL_TCP_CHECKSUM</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Receive TCP Frame Checksum Check.  <a href="group__ksz8851snl.html#gae3a27fa68dc749c1619ea20ee36bf0d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga6463e76a0b2ffb1f6f301cfa69c7295d">RX_FLOW_CTRL_IP_CHECKSUM</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Receive IP Frame Checksum Check.  <a href="group__ksz8851snl.html#ga6463e76a0b2ffb1f6f301cfa69c7295d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga2e058910eb74fff1bc1ebaf2ed0b2208">RX_FLOW_CTRL_MAC_FILTER</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Physical Address Filtering with MAC Address Enable.  <a href="group__ksz8851snl.html#ga2e058910eb74fff1bc1ebaf2ed0b2208"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga89d3fe1dc229bf3e1ae4c34d3ddeda63">RX_FLOW_CTRL_FLOW_ENABLE</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Receive Flow Control.  <a href="group__ksz8851snl.html#ga89d3fe1dc229bf3e1ae4c34d3ddeda63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga549874423431e423943346fbef8b023f">RX_FLOW_CTRL_BAD_PACKET</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Receive Error Frames.  <a href="group__ksz8851snl.html#ga549874423431e423943346fbef8b023f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga6757e98cc42d62795667e73856e7f99a">RX_FLOW_CTRL_MULTICAST</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Multicast Address Filtering with MAC Address Enable.  <a href="group__ksz8851snl.html#ga6757e98cc42d62795667e73856e7f99a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gad7e0dd01c13101ef86d569212b7ca98c">RX_FLOW_CTRL_BROADCAST</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Receive Broadcast frames.  <a href="group__ksz8851snl.html#gad7e0dd01c13101ef86d569212b7ca98c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga68c21dc4997bf729f5411b2200c96337">RX_FLOW_CTRL_ALL_MULTICAST</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Receive Multicast frames.  <a href="group__ksz8851snl.html#ga68c21dc4997bf729f5411b2200c96337"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gac151a4d7a3b08d15e164577cf81645c7">RX_FLOW_CTRL_UNICAST</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Receive Unicast frames.  <a href="group__ksz8851snl.html#gac151a4d7a3b08d15e164577cf81645c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga378b1e50e5b49949e0bdf4e63f935ab0">RX_FLOW_CTRL_PROMISCUOUS</a>&nbsp;&nbsp;&nbsp;0x0012</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive all incoming frames.  <a href="group__ksz8851snl.html#ga378b1e50e5b49949e0bdf4e63f935ab0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga5e0ae61fde6db228bb18ac0c06ce0df0">RX_FLOW_CTRL_INVERSE_FILTER</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Inverse Filtering.  <a href="group__ksz8851snl.html#ga5e0ae61fde6db228bb18ac0c06ce0df0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga72745933ac36118d949502d6997f747d">RX_FLOW_CTRL_ENABLE</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable receive.  <a href="group__ksz8851snl.html#ga72745933ac36118d949502d6997f747d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga5bfefaad4fe0cdd024bc970ad1c89a86">RX_FLOW_CTRL1_EXAMPLE</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX FLOW CONTROL1 Initialization collection.  <a href="group__ksz8851snl.html#ga5bfefaad4fe0cdd024bc970ad1c89a86"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga338220101ebd2ea809c925769d9dd03a">RX_FLOW_CTRL_BURST_LEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00E0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Flow Control Burst Length mask.  <a href="group__ksz8851snl.html#ga338220101ebd2ea809c925769d9dd03a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gabb993cc004c5f464b2ae9d56c29e7f1d">RX_FLOW_CTRL_BURST_LEN_4</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">4 bytes length  <a href="group__ksz8851snl.html#gabb993cc004c5f464b2ae9d56c29e7f1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga56ab4e3fe50df7a5abc6c1691b03e805">RX_FLOW_CTRL_BURST_LEN_8</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8 Bytes length  <a href="group__ksz8851snl.html#ga56ab4e3fe50df7a5abc6c1691b03e805"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gac39468629d9c788e770fafc3b9c12b3d">RX_FLOW_CTRL_BURST_LEN_16</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">16 Bytes length  <a href="group__ksz8851snl.html#gac39468629d9c788e770fafc3b9c12b3d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga3b0e66466f6be2707e9215660d2b428d">RX_FLOW_CTRL_BURST_LEN_32</a>&nbsp;&nbsp;&nbsp;0x0060</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 Bytes length  <a href="group__ksz8851snl.html#ga3b0e66466f6be2707e9215660d2b428d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gadd2a6921950830c5d96a555ce38a663b">RX_FLOW_CTRL_BURST_LEN_FRAME</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Full frame length.  <a href="group__ksz8851snl.html#gadd2a6921950830c5d96a555ce38a663b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga8a6fb99f0b326888961f7e16ed9d2a3c">RX_FLOW_CTRL_IPV6_UDP_FRAG_PASS</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IPV4/IPV6/UDP Fragment Frame Pass.  <a href="group__ksz8851snl.html#ga8a6fb99f0b326888961f7e16ed9d2a3c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gad84a2cb6841bd4551b9f7296f2f604a0">RX_FLOW_CTRL_IPV6_UDP_ZERO_PASS</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IPV4/IPV6/UDP Frame Checksum Equal Zero.  <a href="group__ksz8851snl.html#gad84a2cb6841bd4551b9f7296f2f604a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gafd6f73b88e92eeae3dd7c17278453777">RX_FLOW_CTRL_UDP_LITE_CHECKSUM</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable UDP Lite frame.  <a href="group__ksz8851snl.html#gafd6f73b88e92eeae3dd7c17278453777"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga8e3ff178f51c43329860565866179705">RX_FLOW_CTRL_ICMP_CHECKSUM</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable ICMP frame.  <a href="group__ksz8851snl.html#ga8e3ff178f51c43329860565866179705"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga1948e53f9c3dd873447b4f4c69a829da">RX_FLOW_CTRL_BLOCK_MAC</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Source Address Filtering.  <a href="group__ksz8851snl.html#ga1948e53f9c3dd873447b4f4c69a829da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga4237a6788df2cf050f6475c039b4c1f9">RX_FLOW_CTRL2_EXAMPLE</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX FLOW CONTROL2 Initialization collection.  <a href="group__ksz8851snl.html#ga4237a6788df2cf050f6475c039b4c1f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga9aeaca8e4e55bbe1f6e5f81e4419546c">RXQ_ON_TIME_INT</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX interrupt is occured on timer duration.  <a href="group__ksz8851snl.html#ga9aeaca8e4e55bbe1f6e5f81e4419546c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga14ea527b771dd132db1b24569b6311bf">RXQ_ON_BYTE_CNT_INT</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX interrupt is occured on byte count threshold.  <a href="group__ksz8851snl.html#ga14ea527b771dd132db1b24569b6311bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga18b8748c9e736810098c7cd324442529">RXQ_ON_FRAME_CNT_INT</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX interrupt is occured on frame count threshold.  <a href="group__ksz8851snl.html#ga18b8748c9e736810098c7cd324442529"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga36f4bd7edab37cd0edd8595edf18c195">RXQ_TWOBYTE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable adding 2-bytes offset before IP frame header.  <a href="group__ksz8851snl.html#ga36f4bd7edab37cd0edd8595edf18c195"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gab63999f4b129910cc4d017af45d3e272">RXQ_EN_ON_TIME_INT</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable RX interrupt on timer duration.  <a href="group__ksz8851snl.html#gab63999f4b129910cc4d017af45d3e272"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gabcb96a3da99f3b7664d09b12ee5ae1d3">RXQ_EN_ON_BYTE_CNT_INT</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable RX interrupt on byte count threshold.  <a href="group__ksz8851snl.html#gabcb96a3da99f3b7664d09b12ee5ae1d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gac3847df02492bc527c393b1eb8f58d02">RXQ_EN_ON_FRAME_CNT_INT</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable RX interrupt on frame count threshold.  <a href="group__ksz8851snl.html#gac3847df02492bc527c393b1eb8f58d02"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gae084712e3030163840005b1296a0da79">RXQ_AUTO_DEQUEUE</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Auto Dequeue RXQ Frame.  <a href="group__ksz8851snl.html#gae084712e3030163840005b1296a0da79"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gad6f57d490fb0b52fbd122d4664c9592f">RXQ_START</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start QMU transfer operation.  <a href="group__ksz8851snl.html#gad6f57d490fb0b52fbd122d4664c9592f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga44199e0b6b7e4fb150ae204e19de103c">RXQ_RELEASE_CUR_FR</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Release RX Error Frame.  <a href="group__ksz8851snl.html#ga44199e0b6b7e4fb150ae204e19de103c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga6d2b7e049e9ed45fb14f0d65deabf1ca">RXQ_CMD_EXAMPLE</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX COMMAND Initialization collection.  <a href="group__ksz8851snl.html#ga6d2b7e049e9ed45fb14f0d65deabf1ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga575284288b451b99168a28eace28f027">PORT1_LED_OFF</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Turn off port LEDs.  <a href="group__ksz8851snl.html#ga575284288b451b99168a28eace28f027"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga158a44e04fcb947359a5ffb566e95d40">PORT1_TX_DISABLE</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable port transmit.  <a href="group__ksz8851snl.html#ga158a44e04fcb947359a5ffb566e95d40"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gafefbc2ee026e2c62da2f3540a11d943d">PORT1_AUTO_NEG_RESTART</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Restart auto-negotiation.  <a href="group__ksz8851snl.html#gafefbc2ee026e2c62da2f3540a11d943d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga9b79326b86c4ac564fdde7c91a04112a">PORT1_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set port power-down.  <a href="group__ksz8851snl.html#ga9b79326b86c4ac564fdde7c91a04112a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga05ce5d40b4a0db4562ea465c6b4dfd6b">PORT1_AUTO_MDIX_DISABLE</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable auto MDI/MDI-X.  <a href="group__ksz8851snl.html#ga05ce5d40b4a0db4562ea465c6b4dfd6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga502b2e6289fafe5337a3df230057048b">PORT1_FORCE_MDIX</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force MDI-X.  <a href="group__ksz8851snl.html#ga502b2e6289fafe5337a3df230057048b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga5906b0d3882ecaf8d9b81e79febe70e0">PORT1_AUTO_NEG_ENABLE</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable auto-negotiation.  <a href="group__ksz8851snl.html#ga5906b0d3882ecaf8d9b81e79febe70e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gadc183dd080761f6925e468848de009a9">PORT1_FORCE_100_MBIT</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force PHY 100Mbps.  <a href="group__ksz8851snl.html#gadc183dd080761f6925e468848de009a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaa76726ee8bc368c225c7052ac8d215c1">PORT1_FORCE_FULL_DUPLEX</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force PHY in full duplex mode.  <a href="group__ksz8851snl.html#gaa76726ee8bc368c225c7052ac8d215c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga7ca938555b8249d0fe67f805a6d205fa">PORT1_AUTO_NEG_SYM_PAUSE</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Advertise flow control capability.  <a href="group__ksz8851snl.html#ga7ca938555b8249d0fe67f805a6d205fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga7c0657a7c4d68b93458ceb285c7adca1">PORT1_AUTO_NEG_100BTX_FD</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Advertise 100BT full-duplex capability.  <a href="group__ksz8851snl.html#ga7c0657a7c4d68b93458ceb285c7adca1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga1cbf25f36168aa181d221feff2e16579">PORT1_AUTO_NEG_100BTX</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Advertise 100BT half-duplex capability.  <a href="group__ksz8851snl.html#ga1cbf25f36168aa181d221feff2e16579"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga8d0097b4ce24b7b88280e5085868df73">PORT1_AUTO_NEG_10BT_FD</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Advertise 10BT full-duplex capability.  <a href="group__ksz8851snl.html#ga8d0097b4ce24b7b88280e5085868df73"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gadf3364401b833b9e7c0912fc6a90d86d">PORT1_AUTO_NEG_10BT</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Advertise 10BT half-duplex capability.  <a href="group__ksz8851snl.html#gadf3364401b833b9e7c0912fc6a90d86d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga7e4034f1f2767d77e5590ebfcbe9c631">INT_LINK_CHANGE</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable link change interrupt.  <a href="group__ksz8851snl.html#ga7e4034f1f2767d77e5590ebfcbe9c631"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga85d498ed907151b131819754f3b8c359">INT_TX_DONE</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable transmit done interrupt.  <a href="group__ksz8851snl.html#ga85d498ed907151b131819754f3b8c359"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gadba185a1a6a0f68f870e20e897ed3d0f">INT_RX_DONE</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable receive interrupt.  <a href="group__ksz8851snl.html#gadba185a1a6a0f68f870e20e897ed3d0f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaffc2583e4d700924d32f60b1fcf015eb">INT_RX_OVERRUN</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable receive overrun interrupt.  <a href="group__ksz8851snl.html#gaffc2583e4d700924d32f60b1fcf015eb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga110c41b33eafca19b20fb2be6fb72c46">INT_TX_STOPPED</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable transmit process stopped interrupt.  <a href="group__ksz8851snl.html#ga110c41b33eafca19b20fb2be6fb72c46"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga75f7348680dc57c5a1b5576f19202221">INT_RX_STOPPED</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable receive process stopped interrupt.  <a href="group__ksz8851snl.html#ga75f7348680dc57c5a1b5576f19202221"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaa3a4e4b0b7fa2589e897b2d9f15ad9ea">INT_TX_SPACE</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable transmit space available interrupt.  <a href="group__ksz8851snl.html#gaa3a4e4b0b7fa2589e897b2d9f15ad9ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga9d608d24f862badcf6a82775795857b1">INT_RX_WOL_FRAME</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable WOL on receive wake-up frame detect interrupt.  <a href="group__ksz8851snl.html#ga9d608d24f862badcf6a82775795857b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga4a2d1fc75370d29b93e356752b2c5db3">INT_MAGIC</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable magic packet detect interrupt.  <a href="group__ksz8851snl.html#ga4a2d1fc75370d29b93e356752b2c5db3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga38a22f7080864fb5da04f847db02f9b0">INT_LINKUP</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable link up detect interrupt.  <a href="group__ksz8851snl.html#ga38a22f7080864fb5da04f847db02f9b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga3b498ec4aac4ec632f35c4109d372d69">INT_ENERGY</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable detect interrupt.  <a href="group__ksz8851snl.html#ga3b498ec4aac4ec632f35c4109d372d69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga52cfee0a592e92976a61416dfec1a035">INT_SPI_ERROR</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable receive SPI bus error interrupt.  <a href="group__ksz8851snl.html#ga52cfee0a592e92976a61416dfec1a035"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga1f20727c5c478956c891fb9919bdf338">INT_MASK_EXAMPLE</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask initialization collection.  <a href="group__ksz8851snl.html#ga1f20727c5c478956c891fb9919bdf338"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gae208507c34e08e32bccb9a392c803d4b">QMU_MODULE_SOFT_RESET</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">QMU Reset.  <a href="group__ksz8851snl.html#gae208507c34e08e32bccb9a392c803d4b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga4286160ca194bc8850c7fc9013fe3779">GLOBAL_SOFT_RESET</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Global reset.  <a href="group__ksz8851snl.html#ga4286160ca194bc8850c7fc9013fe3779"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga6f5048620b3dde8583f7f1118e9de187">PHY_RESET</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY Reset Register Options.  <a href="group__ksz8851snl.html#ga6f5048620b3dde8583f7f1118e9de187"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gafd5294adf51575bf765d1dc7d126fa91">DIGITAL_LOOPBACK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Digital loopback mode.  <a href="group__ksz8851snl.html#gafd5294adf51575bf765d1dc7d126fa91"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga8da7f27ab085e4ae5ced03050ecc2651">FORCE_100</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force the speed to 100MBps.  <a href="group__ksz8851snl.html#ga8da7f27ab085e4ae5ced03050ecc2651"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga543c952d3573ec9a703cbf3470f69b1c">AUTO_NEG</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force auto negotiation.  <a href="group__ksz8851snl.html#ga543c952d3573ec9a703cbf3470f69b1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga91e22764b853a4d283935d13f28a044c">RESTART_AUTO_NEG</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Restart auto negotiation.  <a href="group__ksz8851snl.html#ga91e22764b853a4d283935d13f28a044c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaeaf13b5ca57ed5dcdae7a70e08f6f13a">FORCE_FULL_DUPLEX</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force full duplex.  <a href="group__ksz8851snl.html#gaeaf13b5ca57ed5dcdae7a70e08f6f13a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga20ca27dd1f0d0a4b0f8f2d7fc68b9a67">MIB_MASK</a>&nbsp;&nbsp;&nbsp;0x1C00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MIB Mask.  <a href="group__ksz8851snl.html#ga20ca27dd1f0d0a4b0f8f2d7fc68b9a67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga7b3e2a0e1514124e65b44209c4e75da8">MIB_RxByte</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received bytes  <a href="group__ksz8851snl.html#ga7b3e2a0e1514124e65b44209c4e75da8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gab9baf3b5b289f3f30994b1ca73a7cffc">MIB_XXX</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MIB Reserved byte.  <a href="group__ksz8851snl.html#gab9baf3b5b289f3f30994b1ca73a7cffc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaf77fe8bd283a893e4666c42084df4018">MIB_RxUndersizePkt</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received undersized packets  <a href="group__ksz8851snl.html#gaf77fe8bd283a893e4666c42084df4018"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga877271f4dd85a65701155fd7c08dbcce">MIB_RxFragments</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received fragments  <a href="group__ksz8851snl.html#ga877271f4dd85a65701155fd7c08dbcce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gab0f74dad531414aaef5191027f173127">MIB_RxOversize</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received oversized packets  <a href="group__ksz8851snl.html#gab0f74dad531414aaef5191027f173127"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga1943f008955fb33380c01881e958f285">MIB_RxJabbers</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received jabbers  <a href="group__ksz8851snl.html#ga1943f008955fb33380c01881e958f285"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gac2aa5985e39ab0d86b992b0daed28e97">MIB_RxSynbolError</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received error symbols  <a href="group__ksz8851snl.html#gac2aa5985e39ab0d86b992b0daed28e97"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga0c53b377d3b1a6c19629cb2b00254a31">MIB_RxCRCError</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received packets with CRC error  <a href="group__ksz8851snl.html#ga0c53b377d3b1a6c19629cb2b00254a31"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga26e505e5f945348806a6422f38800f9e">MIB_RxAlignmentError</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received missaligned packets  <a href="group__ksz8851snl.html#ga26e505e5f945348806a6422f38800f9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gab765664bef2e017367465b929358565f">MIB_RxControl8808Pkts</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received control packets  <a href="group__ksz8851snl.html#gab765664bef2e017367465b929358565f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gabda06c2c0ee5743c6b52dc4529fe843f">MIB_RxPausePkts</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received pause packets  <a href="group__ksz8851snl.html#gabda06c2c0ee5743c6b52dc4529fe843f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaea40473651a77dea3f943647ff0dcc3f">MIB_RxBroadcast</a>&nbsp;&nbsp;&nbsp;0x0B</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received broadcast packets  <a href="group__ksz8851snl.html#gaea40473651a77dea3f943647ff0dcc3f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga7f7624dd74f65d485b83ce6d985ceadb">MIB_RxMulticast</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received multicast packets  <a href="group__ksz8851snl.html#ga7f7624dd74f65d485b83ce6d985ceadb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga89e01c83feb2a6a2a6ba44b8739b2436">MIB_RxUnicast</a>&nbsp;&nbsp;&nbsp;0x0D</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received unicast packets  <a href="group__ksz8851snl.html#ga89e01c83feb2a6a2a6ba44b8739b2436"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gafe475e41bf7628e761e57b567677c7ab">MIB_Rx64Octets</a>&nbsp;&nbsp;&nbsp;0x0E</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received packets with size of 64 bytes  <a href="group__ksz8851snl.html#gafe475e41bf7628e761e57b567677c7ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga93154111cc8b0b46587f91838bd8d7f8">MIB_Rx65to127Octets</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received packets with size between 65 and 127 bytes  <a href="group__ksz8851snl.html#ga93154111cc8b0b46587f91838bd8d7f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaee13ec0a5e702ba0362f2cd3a4174f0e">MIB_Rx128to255Octets</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received packets with size between 128 and 255 bytes  <a href="group__ksz8851snl.html#gaee13ec0a5e702ba0362f2cd3a4174f0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gab7509002856ea6c2ca2f9c0ecc0f5cf9">MIB_Rx256to511Octets</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received packets with size between 256 and 511 bytes  <a href="group__ksz8851snl.html#gab7509002856ea6c2ca2f9c0ecc0f5cf9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga51ddde7ea1c2cb1d53ec6256d606e7c4">MIB_Rx512to1023Octets</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received packets with size between 512 and 1023 bytes  <a href="group__ksz8851snl.html#ga51ddde7ea1c2cb1d53ec6256d606e7c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga66f0bee98bb0c5907a3fb3ca93032088">MIB_Rx1024to1521Octets</a>&nbsp;&nbsp;&nbsp;0x13</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received packets with size between 1024 and 1521 bytes  <a href="group__ksz8851snl.html#ga66f0bee98bb0c5907a3fb3ca93032088"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gaee3618f0c5da6241a1b1fce591bc81f0">MIB_Rx1522to2000Octets</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of received packets with size between 1522 and 2000 bytes  <a href="group__ksz8851snl.html#gaee3618f0c5da6241a1b1fce591bc81f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gab81fe647d62bb6f5e024bad0a173f3f2">MIB_TxByte</a>&nbsp;&nbsp;&nbsp;0x15</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of transmitted bytes  <a href="group__ksz8851snl.html#gab81fe647d62bb6f5e024bad0a173f3f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga6ccedee4178713093606af4ef623e46d">MIB_TxLateCollision</a>&nbsp;&nbsp;&nbsp;0x16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of transmitted late collision packets  <a href="group__ksz8851snl.html#ga6ccedee4178713093606af4ef623e46d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga503dfce549f31a47951f785b636c762f">MIB_TxPausePkts</a>&nbsp;&nbsp;&nbsp;0x17</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of transmitted pause packets  <a href="group__ksz8851snl.html#ga503dfce549f31a47951f785b636c762f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga58ec254864d78b34afa2322c4a835b15">MIB_TxBroadcastPkts</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of transmitted broadcast packets  <a href="group__ksz8851snl.html#ga58ec254864d78b34afa2322c4a835b15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga64fd7907e77cb4570457d7558bcb9b81">MIB_TxMulticastPkts</a>&nbsp;&nbsp;&nbsp;0x19</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of transmitted multicast packets  <a href="group__ksz8851snl.html#ga64fd7907e77cb4570457d7558bcb9b81"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga85b6489a4f685aec8fa80eec8a9b15c5">MIB_TxUnicastPkts</a>&nbsp;&nbsp;&nbsp;0x1A</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of transmitted unicast packets  <a href="group__ksz8851snl.html#ga85b6489a4f685aec8fa80eec8a9b15c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gad925e183a52c9215fb1cb775f2f4372b">MIB_TxDeferred</a>&nbsp;&nbsp;&nbsp;0x1B</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of transmitted deferred packets  <a href="group__ksz8851snl.html#gad925e183a52c9215fb1cb775f2f4372b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga18250b5f09179aaf682a773042d55506">MIB_TxTotalCollision</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of transmitted total collisions  <a href="group__ksz8851snl.html#ga18250b5f09179aaf682a773042d55506"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gad42643db163c0dfd947256277ce80a39">MIB_TxExcessiveCollision</a>&nbsp;&nbsp;&nbsp;0x1D</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of transmitted excessive collisions  <a href="group__ksz8851snl.html#gad42643db163c0dfd947256277ce80a39"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga7949177408865e3a8cd13e7205059c89">MIB_TxSingleCollision</a>&nbsp;&nbsp;&nbsp;0x1E</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of transmitted single collisions  <a href="group__ksz8851snl.html#ga7949177408865e3a8cd13e7205059c89"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gab2c05fa995dea64ce68fd7cb8bcb5f71">MIB_TxMultipleCollision</a>&nbsp;&nbsp;&nbsp;0x1F</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of transmitted multiple collisions  <a href="group__ksz8851snl.html#gab2c05fa995dea64ce68fd7cb8bcb5f71"></a><br/></td></tr>
<tr><td colspan="2"><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gae706783edc2cc1b3a192bd17946cad46">exceptionType_e</a> { <br/>
&nbsp;&nbsp;<b>ERROR</b>, 
<br/>
&nbsp;&nbsp;<b>INFO</b>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>enumeration used for exception handling </p>
 <a href="group__ksz8851snl.html#gae706783edc2cc1b3a192bd17946cad46">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga414381cd961a77b97b9e17970ba43e7a">KSZ8851SNL_Init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize the registers of the ethernet controller.  <a href="group__ksz8851snl.html#ga414381cd961a77b97b9e17970ba43e7a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga8329c1bba6f93078d9b91097b8e74ec6">KSZ8851SNL_Send</a> (uint16_t packetLength, uint8_t *packetData)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs the actual transmit of a raw frame over the network.  <a href="group__ksz8851snl.html#ga8329c1bba6f93078d9b91097b8e74ec6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga92d5dacd3df2c5ae005d3b13b2680b4d">KSZ8851SNL_Receive</a> (uint8_t *pRXData, uint16_t *pRXLength)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs the actual receive of a raw frame over the network.  <a href="group__ksz8851snl.html#ga92d5dacd3df2c5ae005d3b13b2680b4d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gacbdbe4a02c390b610787f7913b6d183c">KSZ8851SNL_GetMacAddress</a> (uint8_t *macAddress)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the MAC address of the current board.  <a href="group__ksz8851snl.html#gacbdbe4a02c390b610787f7913b6d183c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga331546fa292db2b848dbddb76eaba7df">KSZ8851SNL_ReadMIBCounters</a> (char *param)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dumps the Management Information Base Counters.  <a href="group__ksz8851snl.html#ga331546fa292db2b848dbddb76eaba7df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gae08002b752cd0a410e46bd5b2f77807a">KSZ8851SNL_CheckIrqStat</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks for any interrrupts and if found, clears their status and prepair for interrupt handler routines.  <a href="group__ksz8851snl.html#gae08002b752cd0a410e46bd5b2f77807a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gacadee7e36e356e75f01cabc3cd32be59">KSZ8851SNL_CurrFrameSize</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the size of the currently received frame.  <a href="group__ksz8851snl.html#gacadee7e36e356e75f01cabc3cd32be59"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gadc028066e15f60be50061cec4b9cd997">KSZ8851SNL_TerminateLongTransmit</a> (uint16_t pTXLength, uint8_t *pTXData)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs the clean up procedures after the transmission of a long raw frame over the network.  <a href="group__ksz8851snl.html#gadc028066e15f60be50061cec4b9cd997"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga724ea000fa4b7647888f74c72789a2c7">KSZ8851SNL_InitiateLongTransmit</a> (uint16_t pTXLength)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs the initialisation of the transmission of a long raw frame over the network.  <a href="group__ksz8851snl.html#ga724ea000fa4b7647888f74c72789a2c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#ga5728561d0f839a3db3ffdf1483b79ba8">KSZ8851SNL_LongTransmit</a> (uint16_t pTXLength, uint8_t *pTXData)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs the actual transmission of a long raw frame over the network.  <a href="group__ksz8851snl.html#ga5728561d0f839a3db3ffdf1483b79ba8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ksz8851snl.html#gacc125e35e034dde5ccfdf0976e561cd9">KSZ8851SNL_EnableInterupts</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">enables the chip interrupts  <a href="group__ksz8851snl.html#gacc125e35e034dde5ccfdf0976e561cd9"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Driver for Micrel KSZ8851SNL ethernet controller. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>Energy Micro AS </dd></dl>
<dl class="version"><dt><b>Version:</b></dt><dd>1.0.0</dd></dl>
<h2><a class="anchor" id="License">
License</a></h2>
<p><b>(C) Copyright 2012 Energy Micro AS, <a href="http://www.energymicro.com">http://www.energymicro.com</a></b></p>
<p>Permission is granted to anyone to use this software for any purpose, including commercial applications, and to alter it and redistribute it freely, subject to the following restrictions:</p>
<p>1. The origin of this software must not be misrepresented; you must not claim that you wrote the original software. 2. Altered source versions must be plainly marked as such, and must not be misrepresented as being the original software. 3. This notice may not be removed or altered from any source distribution. 4. The source and compiled code may only be used on Energy Micro "EFM32" microcontrollers and "EFR4" radios.</p>
<p>DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Energy Micro AS has no obligation to support this Software. Energy Micro AS is providing the Software "AS IS", with no express or implied warranties of any kind, including, but not limited to, any implied warranties of merchantability or fitness for any particular purpose or warranties against infringement of any proprietary rights of a third party.</p>
<p>Energy Micro AS will not be liable for any consequential, incidental, or special damages, or any other relief, or for any claim by any third party, arising from your use of this Software. </p>

<p>Definition in file <a class="el" href="ksz8851snl_8h_source.html">ksz8851snl.h</a>.</p>
</div>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Fri Nov 9 16:47:49 2012</small> for Board Support Package by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.6.3 </small></address></div>
</body>
</html>
