# do midsem_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/student/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Mar 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# End time: 12:22:19 on Mar 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/ripple_carry_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Mar 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/ripple_carry_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ripple_carry_adder
# -- Compiling architecture structural of ripple_carry_adder
# End time: 12:22:19 on Mar 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/mux_2_bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Mar 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/mux_2_bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2_bit
# -- Compiling architecture structural of mux_2_bit
# End time: 12:22:19 on Mar 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_check.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Mar 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BCD_check
# -- Compiling architecture structural of BCD_check
# End time: 12:22:19 on Mar 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/decimal_adjust.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Mar 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/decimal_adjust.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decimal_adjust
# -- Compiling architecture structural of decimal_adjust
# End time: 12:22:19 on Mar 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Mar 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 12:22:19 on Mar 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/4bit_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Mar 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/4bit_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture structural of mux
# End time: 12:22:19 on Mar 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_ADD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Mar 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_ADD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BCD_ADD
# -- Compiling architecture structural of BCD_ADD
# End time: 12:22:19 on Mar 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DCR_A.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Mar 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DCR_A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DCR_A
# -- Compiling architecture struct of DCR_A
# End time: 12:22:19 on Mar 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Mar 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toplevel
# -- Compiling architecture struct of toplevel
# ** Error: /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd(68): (vcom-1436) Actual expression (infix expression) of formal "inputs" is not globally static.
# ** Error: /home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd(72): VHDL Compiler exiting
# End time: 12:22:19 on Mar 06,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/student/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./midsem_run_msim_rtl_vhdl.do line 17
# /home/student/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd}"
# 
# stdin: <EOF>
