Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Mar 10 23:59:03 2017
| Host         : acs-05.cl.cam.ac.uk running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file two_by_two_arb_djgboard_wrapper_control_sets_placed.rpt
| Design       : two_by_two_arb_djgboard_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             142 |           51 |
| Yes          | No                    | No                     |             270 |           62 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             118 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                 Enable Signal                                                                                |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                         |                1 |              2 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | two_by_two_arb_djgboard_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                2 |              4 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                                         |                1 |              4 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                         |                3 |              4 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                         |                1 |              4 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]      |                                                                                                                                                         |                2 |              4 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | two_by_two_arb_djgboard_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/p_1_in[7]                                                                                   | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rA_reg[7]_0                    |                1 |              8 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/p_1_in[31]                                                                                  | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rA_reg[7]_0                    |                1 |              8 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/p_1_in[23]                                                                                  | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rA_reg[7]_0                    |                1 |              8 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/p_1_in[15]                                                                                  | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rA_reg[7]_0                    |                2 |              8 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                        | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rA_reg[7]_0                    |                1 |              8 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                         | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rA_reg[7]_0                    |                1 |              8 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                        | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rA_reg[7]_0                    |                1 |              8 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                        | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rA_reg[7]_0                    |                1 |              8 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                         |                6 |             12 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                                         |                5 |             12 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                         |                4 |             13 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                         |                3 |             14 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                         |                3 |             14 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                         |                3 |             16 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                                         |                5 |             27 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                                         |                4 |             27 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                         |                6 |             27 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                         |                6 |             27 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                             | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rA_reg[7]_0                    |               11 |             32 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                         |                9 |             34 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                         |                9 |             47 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                         |                8 |             47 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | two_by_two_arb_djgboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               18 |             57 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | two_by_two_arb_djgboard_i/two_by_two_arb_0/inst/two_by_two_arb_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rA_reg[7]_0                    |               25 |             73 |
|  two_by_two_arb_djgboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              |                                                                                                                                                         |               37 |            104 |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     9 |
| 6      |                     1 |
| 8      |                     9 |
| 12     |                     2 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    12 |
+--------+-----------------------+


