{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469006892831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469006892834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 18:28:12 2016 " "Processing started: Wed Jul 20 18:28:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469006892834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469006892834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469006892835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1469006893092 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "szcv.v(14) " "Verilog HDL information at szcv.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/PROJECT/szcv.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1469006893195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "szcv.v 1 1 " "Found 1 design units, including 1 entities, in source file szcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 szcv " "Found entity 1: szcv" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/PROJECT/szcv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.v" "" { Text "/home/014/a0147801/hard3/PROJECT/rf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893207 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rab.v(11) " "Verilog HDL information at rab.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "rab.v" "" { Text "/home/014/a0147801/hard3/PROJECT/rab.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1469006893212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rab.v 1 1 " "Found 1 design units, including 1 entities, in source file rab.v" { { "Info" "ISGN_ENTITY_NAME" "1 rab " "Found entity 1: rab" {  } { { "rab.v" "" { Text "/home/014/a0147801/hard3/PROJECT/rab.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/PROJECT/phase_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_reg " "Found entity 1: out_reg" {  } { { "out_reg.v" "" { Text "/home/014/a0147801/hard3/PROJECT/out_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul7.v 1 1 " "Found 1 design units, including 1 entities, in source file mul7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul7 " "Found entity 1: mul7" {  } { { "mul7.v" "" { Text "/home/014/a0147801/hard3/PROJECT/mul7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul6.v 1 1 " "Found 1 design units, including 1 entities, in source file mul6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul6 " "Found entity 1: mul6" {  } { { "mul6.v" "" { Text "/home/014/a0147801/hard3/PROJECT/mul6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul5.v 1 1 " "Found 1 design units, including 1 entities, in source file mul5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul5 " "Found entity 1: mul5" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/PROJECT/mul5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul4.v 1 1 " "Found 1 design units, including 1 entities, in source file mul4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul4 " "Found entity 1: mul4" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/PROJECT/mul4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul3.v 1 1 " "Found 1 design units, including 1 entities, in source file mul3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul3 " "Found entity 1: mul3" {  } { { "mul3.v" "" { Text "/home/014/a0147801/hard3/PROJECT/mul3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul2.v 1 1 " "Found 1 design units, including 1 entities, in source file mul2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul2 " "Found entity 1: mul2" {  } { { "mul2.v" "" { Text "/home/014/a0147801/hard3/PROJECT/mul2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul1.v 1 1 " "Found 1 design units, including 1 entities, in source file mul1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul1 " "Found entity 1: mul1" {  } { { "mul1.v" "" { Text "/home/014/a0147801/hard3/PROJECT/mul1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jcalc.v 1 1 " "Found 1 design units, including 1 entities, in source file jcalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jcalc " "Found entity 1: jcalc" {  } { { "jcalc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/jcalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/PROJECT/ir.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hlt_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file hlt_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 hlt_dff " "Found entity 1: hlt_dff" {  } { { "hlt_dff.v" "" { Text "/home/014/a0147801/hard3/PROJECT/hlt_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.v 1 1 " "Found 1 design units, including 1 entities, in source file calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/014/a0147801/hard3/PROJECT/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIMPLE.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SIMPLE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIMPLE " "Found entity 1: SIMPLE" {  } { { "SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "/home/014/a0147801/hard3/PROJECT/ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIMPLE " "Elaborating entity \"SIMPLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1469006893394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hlt_dff hlt_dff:hlt_dff " "Elaborating entity \"hlt_dff\" for hierarchy \"hlt_dff:hlt_dff\"" {  } { { "SIMPLE.bdf" "hlt_dff" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 368 2144 2312 480 "hlt_dff" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst4 " "Elaborating entity \"ir\" for hierarchy \"ir:inst4\"" {  } { { "SIMPLE.bdf" "inst4" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 776 2056 2248 888 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:inst11 " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:inst11\"" {  } { { "SIMPLE.bdf" "inst11" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 376 1688 1920 488 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893431 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "phase_counter.v(16) " "Verilog HDL Case Statement information at phase_counter.v(16): all case item expressions in this case statement are onehot" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/PROJECT/phase_counter.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1469006893432 "|SIMPLE|phase_counter:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul7 mul7:inst12 " "Elaborating entity \"mul7\" for hierarchy \"mul7:inst12\"" {  } { { "SIMPLE.bdf" "inst12" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 592 2104 2320 704 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 ram1:inst " "Elaborating entity \"ram1\" for hierarchy \"ram1:inst\"" {  } { { "SIMPLE.bdf" "inst" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 664 1728 1944 792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram1:inst\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "altsyncram_component" { Text "/home/014/a0147801/hard3/PROJECT/ram1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram1:inst\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "" { Text "/home/014/a0147801/hard3/PROJECT/ram1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469006893546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893547 ""}  } { { "ram1.v" "" { Text "/home/014/a0147801/hard3/PROJECT/ram1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469006893547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2b1 " "Found entity 1: altsyncram_s2b1" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "/home/014/a0147801/hard3/PROJECT/db/altsyncram_s2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469006893617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469006893617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2b1 ram1:inst\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated " "Elaborating entity \"altsyncram_s2b1\" for hierarchy \"ram1:inst\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul3 mul3:inst14 " "Elaborating entity \"mul3\" for hierarchy \"mul3:inst14\"" {  } { { "SIMPLE.bdf" "inst14" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 632 1456 1656 776 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "SIMPLE.bdf" "pc1" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 680 1072 1264 792 "pc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul5 mul5:inst9 " "Elaborating entity \"mul5\" for hierarchy \"mul5:inst9\"" {  } { { "SIMPLE.bdf" "inst9" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 728 752 976 840 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jcalc jcalc:jcalc " "Elaborating entity \"jcalc\" for hierarchy \"jcalc:jcalc\"" {  } { { "SIMPLE.bdf" "jcalc" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 920 1224 1408 1032 "jcalc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893652 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c jcalc.v(10) " "Verilog HDL or VHDL warning at jcalc.v(10): object \"c\" assigned a value but never read" {  } { { "jcalc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/jcalc.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469006893654 "|SIMPLE|jcalc:jcalc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 jcalc.v(14) " "Verilog HDL assignment warning at jcalc.v(14): truncated value with size 32 to match size of target (12)" {  } { { "jcalc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/jcalc.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1469006893654 "|SIMPLE|jcalc:jcalc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jflag jcalc.v(18) " "Verilog HDL Always Construct warning at jcalc.v(18): inferring latch(es) for variable \"jflag\", which holds its previous value in one or more paths through the always construct" {  } { { "jcalc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/jcalc.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893654 "|SIMPLE|jcalc:jcalc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jflag jcalc.v(25) " "Inferred latch for \"jflag\" at jcalc.v(25)" {  } { { "jcalc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/jcalc.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893654 "|SIMPLE|jcalc:jcalc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "szcv szcv:inst8 " "Elaborating entity \"szcv\" for hierarchy \"szcv:inst8\"" {  } { { "SIMPLE.bdf" "inst8" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 1200 1552 1760 1312 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc calc:inst1 " "Elaborating entity \"calc\" for hierarchy \"calc:inst1\"" {  } { { "SIMPLE.bdf" "inst1" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 1128 2072 2256 1240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893661 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shift calc.v(250) " "Verilog HDL warning at calc.v(250): object shift used but never assigned" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 250 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1469006893666 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "calc.v(358) " "Verilog HDL Case Statement warning at calc.v(358): incomplete case statement has no default case item" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 358 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1469006893666 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "calc.v(358) " "Verilog HDL Case Statement information at calc.v(358): all case item expressions in this case statement are onehot" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 358 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1469006893666 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result1 calc.v(256) " "Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable \"result1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893666 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 calc.v(256) " "Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893666 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v1 calc.v(256) " "Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable \"v1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893666 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 calc.v(256) " "Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893666 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1 calc.v(256) " "Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable \"z1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893666 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x calc.v(256) " "Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893667 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 calc.v(441) " "Verilog HDL assignment warning at calc.v(441): truncated value with size 17 to match size of target (16)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1469006893667 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s2 calc.v(422) " "Verilog HDL Always Construct warning at calc.v(422): inferring latch(es) for variable \"s2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 422 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893667 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z2 calc.v(422) " "Verilog HDL Always Construct warning at calc.v(422): inferring latch(es) for variable \"z2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 422 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893667 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work0 calc.v(422) " "Verilog HDL Always Construct warning at calc.v(422): inferring latch(es) for variable \"work0\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 422 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893667 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work1 calc.v(422) " "Verilog HDL Always Construct warning at calc.v(422): inferring latch(es) for variable \"work1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 422 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893667 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "work2 calc.v(422) " "Verilog HDL Always Construct warning at calc.v(422): inferring latch(es) for variable \"work2\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 422 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469006893667 "|SIMPLE|calc:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shift 0 calc.v(250) " "Net \"shift\" at calc.v(250) has no driver or initial value, using a default initial value '0'" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 250 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1469006893667 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1 calc.v(345) " "Inferred latch for \"z1\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893668 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1 calc.v(345) " "Inferred latch for \"s1\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893668 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1 calc.v(345) " "Inferred latch for \"v1\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893668 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1 calc.v(345) " "Inferred latch for \"c1\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893668 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] calc.v(345) " "Inferred latch for \"result1\[0\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893668 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] calc.v(345) " "Inferred latch for \"result1\[1\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893668 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] calc.v(345) " "Inferred latch for \"result1\[2\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893668 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] calc.v(345) " "Inferred latch for \"result1\[3\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893668 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] calc.v(345) " "Inferred latch for \"result1\[4\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893668 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[5\] calc.v(345) " "Inferred latch for \"result1\[5\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893669 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[6\] calc.v(345) " "Inferred latch for \"result1\[6\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893669 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[7\] calc.v(345) " "Inferred latch for \"result1\[7\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893669 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[8\] calc.v(345) " "Inferred latch for \"result1\[8\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893669 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[9\] calc.v(345) " "Inferred latch for \"result1\[9\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893669 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[10\] calc.v(345) " "Inferred latch for \"result1\[10\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893669 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[11\] calc.v(345) " "Inferred latch for \"result1\[11\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893669 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[12\] calc.v(345) " "Inferred latch for \"result1\[12\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893669 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[13\] calc.v(345) " "Inferred latch for \"result1\[13\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893669 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[14\] calc.v(345) " "Inferred latch for \"result1\[14\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893670 "|SIMPLE|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[15\] calc.v(345) " "Inferred latch for \"result1\[15\]\" at calc.v(345)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/PROJECT/calc.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469006893670 "|SIMPLE|calc:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rab rab:inst20 " "Elaborating entity \"rab\" for hierarchy \"rab:inst20\"" {  } { { "SIMPLE.bdf" "inst20" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 1024 2400 2544 1216 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul1 mul1:inst6 " "Elaborating entity \"mul1\" for hierarchy \"mul1:inst6\"" {  } { { "SIMPLE.bdf" "inst6" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 960 2064 2256 1040 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:inst7 " "Elaborating entity \"rf\" for hierarchy \"rf:inst7\"" {  } { { "SIMPLE.bdf" "inst7" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 976 1704 1920 1120 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul4 mul4:inst10 " "Elaborating entity \"mul4\" for hierarchy \"mul4:inst10\"" {  } { { "SIMPLE.bdf" "inst10" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 1368 1656 1864 1480 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul2 mul2:inst19 " "Elaborating entity \"mul2\" for hierarchy \"mul2:inst19\"" {  } { { "SIMPLE.bdf" "inst19" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 1040 1304 1480 1120 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst5 " "Elaborating entity \"adder\" for hierarchy \"adder:inst5\"" {  } { { "SIMPLE.bdf" "inst5" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 568 1080 1248 648 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_reg out_reg:inst22 " "Elaborating entity \"out_reg\" for hierarchy \"out_reg:inst22\"" {  } { { "SIMPLE.bdf" "inst22" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 416 2720 2888 528 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul6 mul6:inst23 " "Elaborating entity \"mul6\" for hierarchy \"mul6:inst23\"" {  } { { "SIMPLE.bdf" "inst23" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 296 2712 2880 376 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469006893707 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[11\] " "Node \"pc\[11\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[11\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893897 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[10\] " "Node \"pc\[10\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[10\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893897 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[9\] " "Node \"pc\[9\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[9\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893897 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[8\] " "Node \"pc\[8\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[8\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893898 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[7\] " "Node \"pc\[7\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[7\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893898 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[6\] " "Node \"pc\[6\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[6\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893898 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[5\] " "Node \"pc\[5\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[5\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893898 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[4\] " "Node \"pc\[4\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[4\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893898 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[3\] " "Node \"pc\[3\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[3\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893898 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[2\] " "Node \"pc\[2\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[2\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893898 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[1\] " "Node \"pc\[1\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[1\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893898 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pc\[0\] " "Node \"pc\[0\]\" is missing source" {  } { { "SIMPLE.bdf" "pc\[0\]" { Schematic "/home/014/a0147801/hard3/PROJECT/SIMPLE.bdf" { { 936 1192 1244 952 "pc\[11..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469006893898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/014/a0147801/hard3/PROJECT/output_files/SIMPLE.map.smsg " "Generated suppressed messages file /home/014/a0147801/hard3/PROJECT/output_files/SIMPLE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1469006893982 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 12 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469006894080 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 20 18:28:14 2016 " "Processing ended: Wed Jul 20 18:28:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469006894080 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469006894080 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469006894080 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469006894080 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 18 s " "Quartus II Full Compilation was unsuccessful. 14 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469006894711 ""}
