timestamp=1433948810102

[TestBench]
A/TestBench=22|./src/testbench.v|3|1*5637
B/TestBench=3*1472
P/~emb=59,288,461,602
R=./src/testbench.v|3

[partD]
A/partD=22|./src/partD.v|3|1*2806
B/partD=3*123
P/~emb=185,333,484,576
R=./src/partD.v|3

[partS]
A/partS=22|./src/parts.v|3|1*0
B/partS=3*0
P/~emb=185,344,493,640
R=./src/parts.v|3

[~A]
LastVerilogToplevel=TestBench
ModifyID=27
Version=73
c:/My_Designs/Design1/Design1/src/partS.v_partD.v_TestBench.v=0*4378*4859

[~MFT]
0=9|0Design1.mgf|4859|1090
1=4|1Design1.mgf|5637|0
3=4|3Design1.mgf|1472|0

[~U]
TestBench=12|0*3463||0x90
partD=12|0*736||0x90
partS=12|0*0||0x80

