Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May  4 18:16:28 2019
| Host         : MXGUA05NBC18560 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_uart_timing_summary_routed.rpt -pb TOP_uart_timing_summary_routed.pb -rpx TOP_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_uart
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.803        0.000                      0                  126        0.185        0.000                      0                  126        3.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.803        0.000                      0                  126        0.185        0.000                      0                  126        3.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 RX0/baudgen0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/baudgen0/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 1.024ns (31.827%)  route 2.193ns (68.173%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.862     5.936    RX0/baudgen0/CLK
    SLICE_X109Y92        FDCE                                         r  RX0/baudgen0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 f  RX0/baudgen0/counter_reg[1]/Q
                         net (fo=8, routed)           0.894     7.285    RX0/baudgen0/counter_reg_n_0_[1]
    SLICE_X109Y91        LUT6 (Prop_lut6_I2_O)        0.124     7.409 r  RX0/baudgen0/counter[9]_i_2/O
                         net (fo=5, routed)           0.637     8.046    RX0/baudgen0/counter[9]_i_2_n_0
    SLICE_X109Y90        LUT4 (Prop_lut4_I1_O)        0.118     8.164 r  RX0/baudgen0/counter[10]_i_2__0/O
                         net (fo=1, routed)           0.663     8.827    RX0/baudgen0/counter[10]_i_2__0_n_0
    SLICE_X108Y91        LUT5 (Prop_lut5_I1_O)        0.326     9.153 r  RX0/baudgen0/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.153    RX0/baudgen0/p_0_in[10]
    SLICE_X108Y91        FDCE                                         r  RX0/baudgen0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682    13.446    RX0/baudgen0/CLK
    SLICE_X108Y91        FDCE                                         r  RX0/baudgen0/counter_reg[10]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)        0.081    13.956    RX0/baudgen0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 TX0/CONTROL/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/BAUD0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.746ns (31.819%)  route 1.599ns (68.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.865     5.939    TX0/CONTROL/CLK
    SLICE_X110Y93        FDCE                                         r  TX0/CONTROL/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.419     6.358 f  TX0/CONTROL/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          1.084     7.442    TX0/CONTROL/FSM_onehot_state_reg[2]_0
    SLICE_X111Y94        LUT3 (Prop_lut3_I0_O)        0.327     7.769 r  TX0/CONTROL/counter[9]_i_1/O
                         net (fo=6, routed)           0.514     8.283    TX0/BAUD0/SR[0]
    SLICE_X108Y95        FDRE                                         r  TX0/BAUD0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.683    13.447    TX0/BAUD0/CLK
    SLICE_X108Y95        FDRE                                         r  TX0/BAUD0/counter_reg[6]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X108Y95        FDRE (Setup_fdre_C_R)       -0.726    13.109    TX0/BAUD0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 RX0/baudgen0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/COUNT/r_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 1.021ns (35.176%)  route 1.882ns (64.824%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.862     5.936    RX0/baudgen0/CLK
    SLICE_X108Y91        FDCE                                         r  RX0/baudgen0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDCE (Prop_fdce_C_Q)         0.478     6.414 r  RX0/baudgen0/counter_reg[2]/Q
                         net (fo=6, routed)           0.705     7.119    RX0/baudgen0/counter_reg_n_0_[2]
    SLICE_X109Y91        LUT6 (Prop_lut6_I3_O)        0.295     7.414 f  RX0/baudgen0/r_rgstr[9]_i_3/O
                         net (fo=2, routed)           0.537     7.951    RX0/baudgen0/r_rgstr[9]_i_3_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  RX0/baudgen0/r_rgstr[9]_i_1/O
                         net (fo=10, routed)          0.316     8.391    RX0/baudgen0/counter_reg[5]_0[0]
    SLICE_X107Y92        LUT2 (Prop_lut2_I0_O)        0.124     8.515 r  RX0/baudgen0/r_count[3]_i_1/O
                         net (fo=4, routed)           0.323     8.838    RX0/COUNT/E[0]
    SLICE_X108Y92        FDCE                                         r  RX0/COUNT/r_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682    13.446    RX0/COUNT/CLK
    SLICE_X108Y92        FDCE                                         r  RX0/COUNT/r_count_reg[0]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y92        FDCE (Setup_fdce_C_CE)      -0.169    13.706    RX0/COUNT/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 RX0/baudgen0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/COUNT/r_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 1.021ns (35.176%)  route 1.882ns (64.824%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.862     5.936    RX0/baudgen0/CLK
    SLICE_X108Y91        FDCE                                         r  RX0/baudgen0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDCE (Prop_fdce_C_Q)         0.478     6.414 r  RX0/baudgen0/counter_reg[2]/Q
                         net (fo=6, routed)           0.705     7.119    RX0/baudgen0/counter_reg_n_0_[2]
    SLICE_X109Y91        LUT6 (Prop_lut6_I3_O)        0.295     7.414 f  RX0/baudgen0/r_rgstr[9]_i_3/O
                         net (fo=2, routed)           0.537     7.951    RX0/baudgen0/r_rgstr[9]_i_3_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  RX0/baudgen0/r_rgstr[9]_i_1/O
                         net (fo=10, routed)          0.316     8.391    RX0/baudgen0/counter_reg[5]_0[0]
    SLICE_X107Y92        LUT2 (Prop_lut2_I0_O)        0.124     8.515 r  RX0/baudgen0/r_count[3]_i_1/O
                         net (fo=4, routed)           0.323     8.838    RX0/COUNT/E[0]
    SLICE_X108Y92        FDCE                                         r  RX0/COUNT/r_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682    13.446    RX0/COUNT/CLK
    SLICE_X108Y92        FDCE                                         r  RX0/COUNT/r_count_reg[1]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y92        FDCE (Setup_fdce_C_CE)      -0.169    13.706    RX0/COUNT/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 RX0/baudgen0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/COUNT/r_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 1.021ns (35.176%)  route 1.882ns (64.824%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.862     5.936    RX0/baudgen0/CLK
    SLICE_X108Y91        FDCE                                         r  RX0/baudgen0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDCE (Prop_fdce_C_Q)         0.478     6.414 r  RX0/baudgen0/counter_reg[2]/Q
                         net (fo=6, routed)           0.705     7.119    RX0/baudgen0/counter_reg_n_0_[2]
    SLICE_X109Y91        LUT6 (Prop_lut6_I3_O)        0.295     7.414 f  RX0/baudgen0/r_rgstr[9]_i_3/O
                         net (fo=2, routed)           0.537     7.951    RX0/baudgen0/r_rgstr[9]_i_3_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  RX0/baudgen0/r_rgstr[9]_i_1/O
                         net (fo=10, routed)          0.316     8.391    RX0/baudgen0/counter_reg[5]_0[0]
    SLICE_X107Y92        LUT2 (Prop_lut2_I0_O)        0.124     8.515 r  RX0/baudgen0/r_count[3]_i_1/O
                         net (fo=4, routed)           0.323     8.838    RX0/COUNT/E[0]
    SLICE_X108Y92        FDCE                                         r  RX0/COUNT/r_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682    13.446    RX0/COUNT/CLK
    SLICE_X108Y92        FDCE                                         r  RX0/COUNT/r_count_reg[2]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y92        FDCE (Setup_fdce_C_CE)      -0.169    13.706    RX0/COUNT/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 RX0/baudgen0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/COUNT/r_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 1.021ns (35.176%)  route 1.882ns (64.824%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.862     5.936    RX0/baudgen0/CLK
    SLICE_X108Y91        FDCE                                         r  RX0/baudgen0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDCE (Prop_fdce_C_Q)         0.478     6.414 r  RX0/baudgen0/counter_reg[2]/Q
                         net (fo=6, routed)           0.705     7.119    RX0/baudgen0/counter_reg_n_0_[2]
    SLICE_X109Y91        LUT6 (Prop_lut6_I3_O)        0.295     7.414 f  RX0/baudgen0/r_rgstr[9]_i_3/O
                         net (fo=2, routed)           0.537     7.951    RX0/baudgen0/r_rgstr[9]_i_3_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  RX0/baudgen0/r_rgstr[9]_i_1/O
                         net (fo=10, routed)          0.316     8.391    RX0/baudgen0/counter_reg[5]_0[0]
    SLICE_X107Y92        LUT2 (Prop_lut2_I0_O)        0.124     8.515 r  RX0/baudgen0/r_count[3]_i_1/O
                         net (fo=4, routed)           0.323     8.838    RX0/COUNT/E[0]
    SLICE_X108Y92        FDCE                                         r  RX0/COUNT/r_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682    13.446    RX0/COUNT/CLK
    SLICE_X108Y92        FDCE                                         r  RX0/COUNT/r_count_reg[3]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y92        FDCE (Setup_fdce_C_CE)      -0.169    13.706    RX0/COUNT/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 TX0/CONTROL/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/COUNT/r_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.842ns (29.395%)  route 2.022ns (70.605%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.865     5.939    TX0/CONTROL/CLK
    SLICE_X110Y93        FDCE                                         r  TX0/CONTROL/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.419     6.358 r  TX0/CONTROL/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          1.090     7.448    TX0/BAUD0/counter_reg[10]_0
    SLICE_X110Y95        LUT6 (Prop_lut6_I2_O)        0.299     7.747 r  TX0/BAUD0/r_shifter[9]_i_4/O
                         net (fo=1, routed)           0.291     8.038    TX0/BAUD0/r_shifter[9]_i_4_n_0
    SLICE_X111Y95        LUT3 (Prop_lut3_I1_O)        0.124     8.162 r  TX0/BAUD0/r_shifter[9]_i_1/O
                         net (fo=14, routed)          0.641     8.803    TX0/COUNT/E[0]
    SLICE_X111Y93        FDCE                                         r  TX0/COUNT/r_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.686    13.450    TX0/COUNT/CLK
    SLICE_X111Y93        FDCE                                         r  TX0/COUNT/r_count_reg[1]/C
                         clock pessimism              0.466    13.917    
                         clock uncertainty           -0.035    13.881    
    SLICE_X111Y93        FDCE (Setup_fdce_C_CE)      -0.205    13.676    TX0/COUNT/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 TX0/CONTROL/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/COUNT/r_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.842ns (29.395%)  route 2.022ns (70.605%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.865     5.939    TX0/CONTROL/CLK
    SLICE_X110Y93        FDCE                                         r  TX0/CONTROL/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.419     6.358 r  TX0/CONTROL/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          1.090     7.448    TX0/BAUD0/counter_reg[10]_0
    SLICE_X110Y95        LUT6 (Prop_lut6_I2_O)        0.299     7.747 r  TX0/BAUD0/r_shifter[9]_i_4/O
                         net (fo=1, routed)           0.291     8.038    TX0/BAUD0/r_shifter[9]_i_4_n_0
    SLICE_X111Y95        LUT3 (Prop_lut3_I1_O)        0.124     8.162 r  TX0/BAUD0/r_shifter[9]_i_1/O
                         net (fo=14, routed)          0.641     8.803    TX0/COUNT/E[0]
    SLICE_X111Y93        FDCE                                         r  TX0/COUNT/r_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.686    13.450    TX0/COUNT/CLK
    SLICE_X111Y93        FDCE                                         r  TX0/COUNT/r_count_reg[2]/C
                         clock pessimism              0.466    13.917    
                         clock uncertainty           -0.035    13.881    
    SLICE_X111Y93        FDCE (Setup_fdce_C_CE)      -0.205    13.676    TX0/COUNT/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 TX0/CONTROL/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/COUNT/r_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.842ns (29.395%)  route 2.022ns (70.605%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.865     5.939    TX0/CONTROL/CLK
    SLICE_X110Y93        FDCE                                         r  TX0/CONTROL/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.419     6.358 r  TX0/CONTROL/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          1.090     7.448    TX0/BAUD0/counter_reg[10]_0
    SLICE_X110Y95        LUT6 (Prop_lut6_I2_O)        0.299     7.747 r  TX0/BAUD0/r_shifter[9]_i_4/O
                         net (fo=1, routed)           0.291     8.038    TX0/BAUD0/r_shifter[9]_i_4_n_0
    SLICE_X111Y95        LUT3 (Prop_lut3_I1_O)        0.124     8.162 r  TX0/BAUD0/r_shifter[9]_i_1/O
                         net (fo=14, routed)          0.641     8.803    TX0/COUNT/E[0]
    SLICE_X111Y93        FDCE                                         r  TX0/COUNT/r_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.686    13.450    TX0/COUNT/CLK
    SLICE_X111Y93        FDCE                                         r  TX0/COUNT/r_count_reg[3]/C
                         clock pessimism              0.466    13.917    
                         clock uncertainty           -0.035    13.881    
    SLICE_X111Y93        FDCE (Setup_fdce_C_CE)      -0.205    13.676    TX0/COUNT/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 TX0/CONTROL/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/SHIFTER/r_shifter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.842ns (29.395%)  route 2.022ns (70.605%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.865     5.939    TX0/CONTROL/CLK
    SLICE_X110Y93        FDCE                                         r  TX0/CONTROL/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.419     6.358 r  TX0/CONTROL/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          1.090     7.448    TX0/BAUD0/counter_reg[10]_0
    SLICE_X110Y95        LUT6 (Prop_lut6_I2_O)        0.299     7.747 r  TX0/BAUD0/r_shifter[9]_i_4/O
                         net (fo=1, routed)           0.291     8.038    TX0/BAUD0/r_shifter[9]_i_4_n_0
    SLICE_X111Y95        LUT3 (Prop_lut3_I1_O)        0.124     8.162 r  TX0/BAUD0/r_shifter[9]_i_1/O
                         net (fo=14, routed)          0.641     8.803    TX0/SHIFTER/E[0]
    SLICE_X111Y93        FDPE                                         r  TX0/SHIFTER/r_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.686    13.450    TX0/SHIFTER/CLK
    SLICE_X111Y93        FDPE                                         r  TX0/SHIFTER/r_shifter_reg[0]/C
                         clock pessimism              0.466    13.917    
                         clock uncertainty           -0.035    13.881    
    SLICE_X111Y93        FDPE (Setup_fdpe_C_CE)      -0.205    13.676    TX0/SHIFTER/r_shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  4.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 RX0/SIPO_DATA/r_rgstr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/REG_DATA/o_val_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.770%)  route 0.107ns (43.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    RX0/SIPO_DATA/CLK
    SLICE_X113Y91        FDCE                                         r  RX0/SIPO_DATA/r_rgstr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  RX0/SIPO_DATA/r_rgstr_reg[2]/Q
                         net (fo=2, routed)           0.107     1.970    RX0/REG_DATA/Q[1]
    SLICE_X111Y91        FDCE                                         r  RX0/REG_DATA/o_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.907     2.249    RX0/REG_DATA/CLK
    SLICE_X111Y91        FDCE                                         r  RX0/REG_DATA/o_val_reg[1]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y91        FDCE (Hold_fdce_C_D)         0.047     1.784    RX0/REG_DATA/o_val_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 TX0/SHIFTER/r_shifter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/SHIFTER/r_shifter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.938%)  route 0.094ns (31.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.636     1.722    TX0/SHIFTER/CLK
    SLICE_X112Y93        FDPE                                         r  TX0/SHIFTER/r_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDPE (Prop_fdpe_C_Q)         0.164     1.886 r  TX0/SHIFTER/r_shifter_reg[1]/Q
                         net (fo=1, routed)           0.094     1.980    TX0/CONTROL/r_shifter_reg[0][0]
    SLICE_X111Y93        LUT2 (Prop_lut2_I1_O)        0.045     2.025 r  TX0/CONTROL/r_shifter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.025    TX0/SHIFTER/D[0]
    SLICE_X111Y93        FDPE                                         r  TX0/SHIFTER/r_shifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.908     2.250    TX0/SHIFTER/CLK
    SLICE_X111Y93        FDPE                                         r  TX0/SHIFTER/r_shifter_reg[0]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X111Y93        FDPE (Hold_fdpe_C_D)         0.092     1.830    TX0/SHIFTER/r_shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 RX0/SIPO_DATA/r_rgstr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/REG_DATA/o_val_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.672%)  route 0.106ns (39.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    RX0/SIPO_DATA/CLK
    SLICE_X112Y91        FDCE                                         r  RX0/SIPO_DATA/r_rgstr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  RX0/SIPO_DATA/r_rgstr_reg[3]/Q
                         net (fo=2, routed)           0.106     1.991    RX0/REG_DATA/Q[2]
    SLICE_X111Y91        FDCE                                         r  RX0/REG_DATA/o_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.907     2.249    RX0/REG_DATA/CLK
    SLICE_X111Y91        FDCE                                         r  RX0/REG_DATA/o_val_reg[2]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y91        FDCE (Hold_fdce_C_D)         0.047     1.784    RX0/REG_DATA/o_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 RX0/REG_DATA/o_val_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/REG_DATA/o_val_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    RX0/REG_DATA/CLK
    SLICE_X111Y91        FDCE                                         r  RX0/REG_DATA/o_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.128     1.849 r  RX0/REG_DATA/o_val_reg[5]/Q
                         net (fo=1, routed)           0.114     1.963    TX0/REG_DATA/o_val_reg[7]_0[5]
    SLICE_X111Y92        FDCE                                         r  TX0/REG_DATA/o_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.907     2.249    TX0/REG_DATA/CLK
    SLICE_X111Y92        FDCE                                         r  TX0/REG_DATA/o_val_reg[5]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y92        FDCE (Hold_fdce_C_D)         0.018     1.755    TX0/REG_DATA/o_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 RX0/CONTROL/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/CONTROL/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.848%)  route 0.142ns (50.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    RX0/CONTROL/CLK
    SLICE_X110Y92        FDCE                                         r  RX0/CONTROL/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  RX0/CONTROL/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.142     2.004    RX0/CONTROL/Q[3]
    SLICE_X110Y92        FDPE                                         r  RX0/CONTROL/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.907     2.249    RX0/CONTROL/CLK
    SLICE_X110Y92        FDPE                                         r  RX0/CONTROL/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X110Y92        FDPE (Hold_fdpe_C_D)         0.070     1.791    RX0/CONTROL/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 TX0/BAUD0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/BAUD0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    TX0/BAUD0/CLK
    SLICE_X108Y95        FDRE                                         r  TX0/BAUD0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  TX0/BAUD0/counter_reg[6]/Q
                         net (fo=6, routed)           0.127     2.012    TX0/BAUD0/counter_reg_n_0_[6]
    SLICE_X109Y95        LUT5 (Prop_lut5_I3_O)        0.048     2.060 r  TX0/BAUD0/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.060    TX0/BAUD0/counter[8]_i_1__0_n_0
    SLICE_X109Y95        FDRE                                         r  TX0/BAUD0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.905     2.247    TX0/BAUD0/CLK
    SLICE_X109Y95        FDRE                                         r  TX0/BAUD0/counter_reg[8]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X109Y95        FDRE (Hold_fdre_C_D)         0.107     1.841    TX0/BAUD0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 TX0/SHIFTER/r_shifter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/SHIFTER/r_shifter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    TX0/SHIFTER/CLK
    SLICE_X112Y92        FDPE                                         r  TX0/SHIFTER/r_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDPE (Prop_fdpe_C_Q)         0.148     1.869 r  TX0/SHIFTER/r_shifter_reg[6]/Q
                         net (fo=1, routed)           0.093     1.962    TX0/REG_DATA/Q[3]
    SLICE_X112Y92        LUT3 (Prop_lut3_I2_O)        0.099     2.061 r  TX0/REG_DATA/r_shifter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.061    TX0/SHIFTER/D[4]
    SLICE_X112Y92        FDPE                                         r  TX0/SHIFTER/r_shifter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.907     2.249    TX0/SHIFTER/CLK
    SLICE_X112Y92        FDPE                                         r  TX0/SHIFTER/r_shifter_reg[5]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y92        FDPE (Hold_fdpe_C_D)         0.121     1.842    TX0/SHIFTER/r_shifter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 RX0/baudgen0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/baudgen0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.350%)  route 0.144ns (43.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.634     1.720    RX0/baudgen0/CLK
    SLICE_X109Y92        FDCE                                         r  RX0/baudgen0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  RX0/baudgen0/counter_reg[1]/Q
                         net (fo=8, routed)           0.144     2.005    RX0/baudgen0/counter_reg_n_0_[1]
    SLICE_X109Y91        LUT6 (Prop_lut6_I3_O)        0.045     2.050 r  RX0/baudgen0/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.050    RX0/baudgen0/p_0_in[3]
    SLICE_X109Y91        FDCE                                         r  RX0/baudgen0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.904     2.246    RX0/baudgen0/CLK
    SLICE_X109Y91        FDCE                                         r  RX0/baudgen0/counter_reg[3]/C
                         clock pessimism             -0.510     1.736    
    SLICE_X109Y91        FDCE (Hold_fdce_C_D)         0.092     1.828    RX0/baudgen0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 TX0/BAUD0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/BAUD0/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.636     1.722    TX0/BAUD0/CLK
    SLICE_X111Y95        FDRE                                         r  TX0/BAUD0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  TX0/BAUD0/counter_reg[5]/Q
                         net (fo=9, routed)           0.191     2.055    TX0/BAUD0/counter_reg_n_0_[5]
    SLICE_X108Y95        LUT3 (Prop_lut3_I1_O)        0.045     2.100 r  TX0/BAUD0/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.100    TX0/BAUD0/counter[6]_i_1__0_n_0
    SLICE_X108Y95        FDRE                                         r  TX0/BAUD0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.905     2.247    TX0/BAUD0/CLK
    SLICE_X108Y95        FDRE                                         r  TX0/BAUD0/counter_reg[6]/C
                         clock pessimism             -0.490     1.757    
    SLICE_X108Y95        FDRE (Hold_fdre_C_D)         0.120     1.877    TX0/BAUD0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 RX0/CONTROL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/COUNT/r_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.541%)  route 0.197ns (51.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    RX0/CONTROL/CLK
    SLICE_X110Y92        FDPE                                         r  RX0/CONTROL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDPE (Prop_fdpe_C_Q)         0.141     1.862 f  RX0/CONTROL/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.197     2.059    RX0/COUNT/FSM_onehot_state_reg[0][0]
    SLICE_X108Y92        LUT3 (Prop_lut3_I2_O)        0.045     2.104 r  RX0/COUNT/r_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.104    RX0/COUNT/p_0_in__0[1]
    SLICE_X108Y92        FDCE                                         r  RX0/COUNT/r_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.904     2.246    RX0/COUNT/CLK
    SLICE_X108Y92        FDCE                                         r  RX0/COUNT/r_count_reg[1]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X108Y92        FDCE (Hold_fdce_C_D)         0.121     1.877    RX0/COUNT/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y92   RX0/COUNT/r_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y92   RX0/COUNT/r_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y92   RX0/COUNT/r_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y92   RX0/COUNT/r_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   RX0/REG_DATA/o_val_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   RX0/COUNT/r_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   RX0/COUNT/r_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   RX0/COUNT/r_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   RX0/COUNT/r_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   RX0/baudgen0/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   RX0/baudgen0/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y92   RX0/baudgen0/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   RX0/baudgen0/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y91   RX0/baudgen0/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y92   RX0/baudgen0/counter_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y92   RX0/CONTROL/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   RX0/COUNT/r_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   RX0/COUNT/r_count_reg[1]/C



