## A dual-core pipeline CPU prototype with cache hierarchy written in Verilog

It has 3 saved points.
1. Pipeline
2. Cache (built on pipeline)
3. Multicores (built on cache)
