vendor_name = ModelSim
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.bdf
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/hvsync_ex.v
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/pll0.qip
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/pll0.v
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.cdf
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/memory_on_board.qip
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/memory_on_board.v
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/db/pll0_altpll.v
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, g:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/db/altsyncram_pt91.tdf
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/db/decode_f8a.tdf
source_file = 1, H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/db/mux_6nb.tdf
design_name = test_hardware
instance = comp, \VGA_HSYNC~output\, VGA_HSYNC~output, test_hardware, 1
instance = comp, \VGA_VSYNC~output\, VGA_VSYNC~output, test_hardware, 1
instance = comp, \CS~output\, CS~output, test_hardware, 1
instance = comp, \WE~output\, WE~output, test_hardware, 1
instance = comp, \OE~output\, OE~output, test_hardware, 1
instance = comp, \A[18]~output\, A[18]~output, test_hardware, 1
instance = comp, \A[17]~output\, A[17]~output, test_hardware, 1
instance = comp, \A[16]~output\, A[16]~output, test_hardware, 1
instance = comp, \A[15]~output\, A[15]~output, test_hardware, 1
instance = comp, \A[14]~output\, A[14]~output, test_hardware, 1
instance = comp, \A[13]~output\, A[13]~output, test_hardware, 1
instance = comp, \A[12]~output\, A[12]~output, test_hardware, 1
instance = comp, \A[11]~output\, A[11]~output, test_hardware, 1
instance = comp, \A[10]~output\, A[10]~output, test_hardware, 1
instance = comp, \A[9]~output\, A[9]~output, test_hardware, 1
instance = comp, \A[8]~output\, A[8]~output, test_hardware, 1
instance = comp, \A[7]~output\, A[7]~output, test_hardware, 1
instance = comp, \A[6]~output\, A[6]~output, test_hardware, 1
instance = comp, \A[5]~output\, A[5]~output, test_hardware, 1
instance = comp, \A[4]~output\, A[4]~output, test_hardware, 1
instance = comp, \A[3]~output\, A[3]~output, test_hardware, 1
instance = comp, \A[2]~output\, A[2]~output, test_hardware, 1
instance = comp, \A[1]~output\, A[1]~output, test_hardware, 1
instance = comp, \A[0]~output\, A[0]~output, test_hardware, 1
instance = comp, \VGA_BLUE[3]~output\, VGA_BLUE[3]~output, test_hardware, 1
instance = comp, \VGA_BLUE[2]~output\, VGA_BLUE[2]~output, test_hardware, 1
instance = comp, \VGA_BLUE[1]~output\, VGA_BLUE[1]~output, test_hardware, 1
instance = comp, \VGA_BLUE[0]~output\, VGA_BLUE[0]~output, test_hardware, 1
instance = comp, \VGA_GREEN[3]~output\, VGA_GREEN[3]~output, test_hardware, 1
instance = comp, \VGA_GREEN[2]~output\, VGA_GREEN[2]~output, test_hardware, 1
instance = comp, \VGA_GREEN[1]~output\, VGA_GREEN[1]~output, test_hardware, 1
instance = comp, \VGA_GREEN[0]~output\, VGA_GREEN[0]~output, test_hardware, 1
instance = comp, \VGA_RED[3]~output\, VGA_RED[3]~output, test_hardware, 1
instance = comp, \VGA_RED[2]~output\, VGA_RED[2]~output, test_hardware, 1
instance = comp, \VGA_RED[1]~output\, VGA_RED[1]~output, test_hardware, 1
instance = comp, \VGA_RED[0]~output\, VGA_RED[0]~output, test_hardware, 1
instance = comp, \D[7]~output\, D[7]~output, test_hardware, 1
instance = comp, \D[6]~output\, D[6]~output, test_hardware, 1
instance = comp, \D[5]~output\, D[5]~output, test_hardware, 1
instance = comp, \D[4]~output\, D[4]~output, test_hardware, 1
instance = comp, \D[3]~output\, D[3]~output, test_hardware, 1
instance = comp, \D[2]~output\, D[2]~output, test_hardware, 1
instance = comp, \D[1]~output\, D[1]~output, test_hardware, 1
instance = comp, \D[0]~output\, D[0]~output, test_hardware, 1
instance = comp, \CLK~input\, CLK~input, test_hardware, 1
instance = comp, \inst1|altpll_component|auto_generated|pll1\, inst1|altpll_component|auto_generated|pll1, test_hardware, 1
instance = comp, \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, test_hardware, 1
instance = comp, \inst3|x_cnt[0]~12\, inst3|x_cnt[0]~12, test_hardware, 1
instance = comp, \inst3|LessThan4~0\, inst3|LessThan4~0, test_hardware, 1
instance = comp, \inst3|LessThan4~1\, inst3|LessThan4~1, test_hardware, 1
instance = comp, \inst3|Add9~0\, inst3|Add9~0, test_hardware, 1
instance = comp, \inst3|Add9~26\, inst3|Add9~26, test_hardware, 1
instance = comp, \inst3|y_cnt[0]\, inst3|y_cnt[0], test_hardware, 1
instance = comp, \inst3|Add9~2\, inst3|Add9~2, test_hardware, 1
instance = comp, \inst3|Add9~25\, inst3|Add9~25, test_hardware, 1
instance = comp, \inst3|y_cnt[1]\, inst3|y_cnt[1], test_hardware, 1
instance = comp, \inst3|Add9~4\, inst3|Add9~4, test_hardware, 1
instance = comp, \inst3|Add9~24\, inst3|Add9~24, test_hardware, 1
instance = comp, \inst3|y_cnt[2]\, inst3|y_cnt[2], test_hardware, 1
instance = comp, \inst3|Add9~6\, inst3|Add9~6, test_hardware, 1
instance = comp, \inst3|Add9~23\, inst3|Add9~23, test_hardware, 1
instance = comp, \inst3|y_cnt[3]\, inst3|y_cnt[3], test_hardware, 1
instance = comp, \inst3|Add9~8\, inst3|Add9~8, test_hardware, 1
instance = comp, \inst3|Add9~22\, inst3|Add9~22, test_hardware, 1
instance = comp, \inst3|y_cnt[4]\, inst3|y_cnt[4], test_hardware, 1
instance = comp, \inst3|Add9~10\, inst3|Add9~10, test_hardware, 1
instance = comp, \inst3|Add9~21\, inst3|Add9~21, test_hardware, 1
instance = comp, \inst3|y_cnt[5]\, inst3|y_cnt[5], test_hardware, 1
instance = comp, \inst3|Add9~12\, inst3|Add9~12, test_hardware, 1
instance = comp, \inst3|Add9~20\, inst3|Add9~20, test_hardware, 1
instance = comp, \inst3|y_cnt[6]\, inst3|y_cnt[6], test_hardware, 1
instance = comp, \inst3|Add9~14\, inst3|Add9~14, test_hardware, 1
instance = comp, \inst3|y_cnt[7]~3\, inst3|y_cnt[7]~3, test_hardware, 1
instance = comp, \inst3|y_cnt[7]\, inst3|y_cnt[7], test_hardware, 1
instance = comp, \inst3|Add9~16\, inst3|Add9~16, test_hardware, 1
instance = comp, \inst3|y_cnt[8]~2\, inst3|y_cnt[8]~2, test_hardware, 1
instance = comp, \inst3|y_cnt[8]\, inst3|y_cnt[8], test_hardware, 1
instance = comp, \inst3|Add9~18\, inst3|Add9~18, test_hardware, 1
instance = comp, \inst3|y_cnt[9]~1\, inst3|y_cnt[9]~1, test_hardware, 1
instance = comp, \inst3|y_cnt[9]\, inst3|y_cnt[9], test_hardware, 1
instance = comp, \inst3|Add9~27\, inst3|Add9~27, test_hardware, 1
instance = comp, \inst3|y_cnt[10]~5\, inst3|y_cnt[10]~5, test_hardware, 1
instance = comp, \inst3|y_cnt[10]\, inst3|y_cnt[10], test_hardware, 1
instance = comp, \inst3|Add1~0\, inst3|Add1~0, test_hardware, 1
instance = comp, \inst3|Add1~2\, inst3|Add1~2, test_hardware, 1
instance = comp, \inst3|Add1~4\, inst3|Add1~4, test_hardware, 1
instance = comp, \inst3|Add1~6\, inst3|Add1~6, test_hardware, 1
instance = comp, \inst3|Add1~8\, inst3|Add1~8, test_hardware, 1
instance = comp, \inst3|Add1~10\, inst3|Add1~10, test_hardware, 1
instance = comp, \inst3|Add1~12\, inst3|Add1~12, test_hardware, 1
instance = comp, \inst3|Add1~14\, inst3|Add1~14, test_hardware, 1
instance = comp, \inst3|Add1~16\, inst3|Add1~16, test_hardware, 1
instance = comp, \inst3|Add1~18\, inst3|Add1~18, test_hardware, 1
instance = comp, \inst3|Add1~20\, inst3|Add1~20, test_hardware, 1
instance = comp, \inst3|Add1~22\, inst3|Add1~22, test_hardware, 1
instance = comp, \inst3|ino~8\, inst3|ino~8, test_hardware, 1
instance = comp, \inst3|Add1~24\, inst3|Add1~24, test_hardware, 1
instance = comp, \inst3|ino~0\, inst3|ino~0, test_hardware, 1
instance = comp, \inst3|delay[0]~11\, inst3|delay[0]~11, test_hardware, 1
instance = comp, \inst3|LessThan0~1\, inst3|LessThan0~1, test_hardware, 1
instance = comp, \inst3|LessThan0~0\, inst3|LessThan0~0, test_hardware, 1
instance = comp, \inst3|LessThan0~2\, inst3|LessThan0~2, test_hardware, 1
instance = comp, \inst|char_count[0]~12\, inst|char_count[0]~12, test_hardware, 1
instance = comp, \inst|char_count[10]~32\, inst|char_count[10]~32, test_hardware, 1
instance = comp, \inst|char_count[11]~34\, inst|char_count[11]~34, test_hardware, 1
instance = comp, \inst|char_count[11]\, inst|char_count[11], test_hardware, 1
instance = comp, \inst|LessThan3~0\, inst|LessThan3~0, test_hardware, 1
instance = comp, \inst|LessThan3~1\, inst|LessThan3~1, test_hardware, 1
instance = comp, \inst|char_count[0]\, inst|char_count[0], test_hardware, 1
instance = comp, \inst|char_count[1]~14\, inst|char_count[1]~14, test_hardware, 1
instance = comp, \inst|char_count[1]\, inst|char_count[1], test_hardware, 1
instance = comp, \inst|char_count[2]~16\, inst|char_count[2]~16, test_hardware, 1
instance = comp, \inst|char_count[2]\, inst|char_count[2], test_hardware, 1
instance = comp, \inst|char_count[3]~18\, inst|char_count[3]~18, test_hardware, 1
instance = comp, \inst|char_count[3]\, inst|char_count[3], test_hardware, 1
instance = comp, \inst|char_count[4]~20\, inst|char_count[4]~20, test_hardware, 1
instance = comp, \inst|char_count[4]\, inst|char_count[4], test_hardware, 1
instance = comp, \inst|char_count[5]~22\, inst|char_count[5]~22, test_hardware, 1
instance = comp, \inst|char_count[5]\, inst|char_count[5], test_hardware, 1
instance = comp, \inst|char_count[6]~24\, inst|char_count[6]~24, test_hardware, 1
instance = comp, \inst|char_count[6]\, inst|char_count[6], test_hardware, 1
instance = comp, \inst|char_count[7]~26\, inst|char_count[7]~26, test_hardware, 1
instance = comp, \inst|char_count[7]\, inst|char_count[7], test_hardware, 1
instance = comp, \inst|char_count[8]~28\, inst|char_count[8]~28, test_hardware, 1
instance = comp, \inst|char_count[8]\, inst|char_count[8], test_hardware, 1
instance = comp, \inst|char_count[9]~30\, inst|char_count[9]~30, test_hardware, 1
instance = comp, \inst|char_count[9]\, inst|char_count[9], test_hardware, 1
instance = comp, \inst|char_count[10]\, inst|char_count[10], test_hardware, 1
instance = comp, \inst|line_count[0]~12\, inst|line_count[0]~12, test_hardware, 1
instance = comp, \inst|line_count[9]~30\, inst|line_count[9]~30, test_hardware, 1
instance = comp, \inst|line_count[10]~32\, inst|line_count[10]~32, test_hardware, 1
instance = comp, \inst|line_count[10]\, inst|line_count[10], test_hardware, 1
instance = comp, \inst|LessThan7~6\, inst|LessThan7~6, test_hardware, 1
instance = comp, \inst|LessThan7~7\, inst|LessThan7~7, test_hardware, 1
instance = comp, \inst|line_count[11]~34\, inst|line_count[11]~34, test_hardware, 1
instance = comp, \inst|line_count[11]\, inst|line_count[11], test_hardware, 1
instance = comp, \inst|LessThan7~8\, inst|LessThan7~8, test_hardware, 1
instance = comp, \inst|line_count[0]\, inst|line_count[0], test_hardware, 1
instance = comp, \inst|line_count[1]~14\, inst|line_count[1]~14, test_hardware, 1
instance = comp, \inst|line_count[1]\, inst|line_count[1], test_hardware, 1
instance = comp, \inst|line_count[2]~16\, inst|line_count[2]~16, test_hardware, 1
instance = comp, \inst|line_count[2]\, inst|line_count[2], test_hardware, 1
instance = comp, \inst|line_count[3]~18\, inst|line_count[3]~18, test_hardware, 1
instance = comp, \inst|line_count[3]\, inst|line_count[3], test_hardware, 1
instance = comp, \inst|line_count[4]~20\, inst|line_count[4]~20, test_hardware, 1
instance = comp, \inst|line_count[4]\, inst|line_count[4], test_hardware, 1
instance = comp, \inst|line_count[5]~22\, inst|line_count[5]~22, test_hardware, 1
instance = comp, \inst|line_count[5]\, inst|line_count[5], test_hardware, 1
instance = comp, \inst|line_count[6]~24\, inst|line_count[6]~24, test_hardware, 1
instance = comp, \inst|line_count[6]\, inst|line_count[6], test_hardware, 1
instance = comp, \inst|line_count[7]~26\, inst|line_count[7]~26, test_hardware, 1
instance = comp, \inst|line_count[7]\, inst|line_count[7], test_hardware, 1
instance = comp, \inst|line_count[8]~28\, inst|line_count[8]~28, test_hardware, 1
instance = comp, \inst|line_count[8]\, inst|line_count[8], test_hardware, 1
instance = comp, \inst|line_count[9]\, inst|line_count[9], test_hardware, 1
instance = comp, \inst|LessThan7~5\, inst|LessThan7~5, test_hardware, 1
instance = comp, \inst|LessThan7~4\, inst|LessThan7~4, test_hardware, 1
instance = comp, \inst|blank~0\, inst|blank~0, test_hardware, 1
instance = comp, \inst|blank\, inst|blank, test_hardware, 1
instance = comp, \inst3|delay[9]~10\, inst3|delay[9]~10, test_hardware, 1
instance = comp, \inst3|delay[0]\, inst3|delay[0], test_hardware, 1
instance = comp, \inst3|delay[1]~13\, inst3|delay[1]~13, test_hardware, 1
instance = comp, \inst3|delay[1]\, inst3|delay[1], test_hardware, 1
instance = comp, \inst3|delay[2]~15\, inst3|delay[2]~15, test_hardware, 1
instance = comp, \inst3|delay[2]\, inst3|delay[2], test_hardware, 1
instance = comp, \inst3|delay[3]~17\, inst3|delay[3]~17, test_hardware, 1
instance = comp, \inst3|delay[3]\, inst3|delay[3], test_hardware, 1
instance = comp, \inst3|delay[4]~19\, inst3|delay[4]~19, test_hardware, 1
instance = comp, \inst3|delay[4]\, inst3|delay[4], test_hardware, 1
instance = comp, \inst3|delay[5]~21\, inst3|delay[5]~21, test_hardware, 1
instance = comp, \inst3|delay[5]\, inst3|delay[5], test_hardware, 1
instance = comp, \inst3|delay[6]~23\, inst3|delay[6]~23, test_hardware, 1
instance = comp, \inst3|delay[6]\, inst3|delay[6], test_hardware, 1
instance = comp, \inst3|delay[7]~25\, inst3|delay[7]~25, test_hardware, 1
instance = comp, \inst3|delay[7]\, inst3|delay[7], test_hardware, 1
instance = comp, \inst3|delay[8]~27\, inst3|delay[8]~27, test_hardware, 1
instance = comp, \inst3|delay[8]\, inst3|delay[8], test_hardware, 1
instance = comp, \inst3|delay[9]~29\, inst3|delay[9]~29, test_hardware, 1
instance = comp, \inst3|delay[9]\, inst3|delay[9], test_hardware, 1
instance = comp, \inst3|r_state.state7~0\, inst3|r_state.state7~0, test_hardware, 1
instance = comp, \inst3|r_state.state7~1\, inst3|r_state.state7~1, test_hardware, 1
instance = comp, \inst3|r_state.state7\, inst3|r_state.state7, test_hardware, 1
instance = comp, \inst3|ino~1\, inst3|ino~1, test_hardware, 1
instance = comp, \inst3|ino~2\, inst3|ino~2, test_hardware, 1
instance = comp, \inst3|ino~3\, inst3|ino~3, test_hardware, 1
instance = comp, \inst3|ino~4\, inst3|ino~4, test_hardware, 1
instance = comp, \inst3|r_state~22\, inst3|r_state~22, test_hardware, 1
instance = comp, \inst3|r_state~23\, inst3|r_state~23, test_hardware, 1
instance = comp, \inst3|r_state~24\, inst3|r_state~24, test_hardware, 1
instance = comp, \inst3|r_state~26\, inst3|r_state~26, test_hardware, 1
instance = comp, \inst3|r_state.state2\, inst3|r_state.state2, test_hardware, 1
instance = comp, \inst3|r_state.state3~0\, inst3|r_state.state3~0, test_hardware, 1
instance = comp, \inst3|r_state.state3\, inst3|r_state.state3, test_hardware, 1
instance = comp, \inst3|r_state.state4~0\, inst3|r_state.state4~0, test_hardware, 1
instance = comp, \inst3|r_state.state4\, inst3|r_state.state4, test_hardware, 1
instance = comp, \inst3|r_state.state5~0\, inst3|r_state.state5~0, test_hardware, 1
instance = comp, \inst3|r_state.state5\, inst3|r_state.state5, test_hardware, 1
instance = comp, \inst3|r_state~21\, inst3|r_state~21, test_hardware, 1
instance = comp, \inst3|r_state.state0~0\, inst3|r_state.state0~0, test_hardware, 1
instance = comp, \inst3|r_state.state0\, inst3|r_state.state0, test_hardware, 1
instance = comp, \inst3|adress[18]~20\, inst3|adress[18]~20, test_hardware, 1
instance = comp, \inst3|r_state.state1~0\, inst3|r_state.state1~0, test_hardware, 1
instance = comp, \inst3|r_state.state1\, inst3|r_state.state1, test_hardware, 1
instance = comp, \inst3|bmp_adress~14\, inst3|bmp_adress~14, test_hardware, 1
instance = comp, \inst3|r_state~20\, inst3|r_state~20, test_hardware, 1
instance = comp, \inst3|ino~5\, inst3|ino~5, test_hardware, 1
instance = comp, \inst3|ino~6\, inst3|ino~6, test_hardware, 1
instance = comp, \inst3|ino~7\, inst3|ino~7, test_hardware, 1
instance = comp, \inst3|ino~9\, inst3|ino~9, test_hardware, 1
instance = comp, \inst3|ino\, inst3|ino, test_hardware, 1
instance = comp, \inst3|r_state~25\, inst3|r_state~25, test_hardware, 1
instance = comp, \inst3|r_state.state6\, inst3|r_state.state6, test_hardware, 1
instance = comp, \inst3|x_cnt[11]~36\, inst3|x_cnt[11]~36, test_hardware, 1
instance = comp, \inst3|x_cnt[0]\, inst3|x_cnt[0], test_hardware, 1
instance = comp, \inst3|x_cnt[1]~14\, inst3|x_cnt[1]~14, test_hardware, 1
instance = comp, \inst3|x_cnt[1]\, inst3|x_cnt[1], test_hardware, 1
instance = comp, \inst3|x_cnt[2]~16\, inst3|x_cnt[2]~16, test_hardware, 1
instance = comp, \inst3|x_cnt[2]\, inst3|x_cnt[2], test_hardware, 1
instance = comp, \inst3|x_cnt[3]~18\, inst3|x_cnt[3]~18, test_hardware, 1
instance = comp, \inst3|x_cnt[3]\, inst3|x_cnt[3], test_hardware, 1
instance = comp, \inst3|x_cnt[4]~20\, inst3|x_cnt[4]~20, test_hardware, 1
instance = comp, \inst3|x_cnt[4]\, inst3|x_cnt[4], test_hardware, 1
instance = comp, \inst3|x_cnt[5]~22\, inst3|x_cnt[5]~22, test_hardware, 1
instance = comp, \inst3|x_cnt[5]\, inst3|x_cnt[5], test_hardware, 1
instance = comp, \inst3|x_cnt[6]~24\, inst3|x_cnt[6]~24, test_hardware, 1
instance = comp, \inst3|x_cnt[6]\, inst3|x_cnt[6], test_hardware, 1
instance = comp, \inst3|x_cnt[7]~26\, inst3|x_cnt[7]~26, test_hardware, 1
instance = comp, \inst3|x_cnt[7]\, inst3|x_cnt[7], test_hardware, 1
instance = comp, \inst3|x_cnt[8]~28\, inst3|x_cnt[8]~28, test_hardware, 1
instance = comp, \inst3|x_cnt[8]\, inst3|x_cnt[8], test_hardware, 1
instance = comp, \inst3|x_cnt[9]~30\, inst3|x_cnt[9]~30, test_hardware, 1
instance = comp, \inst3|x_cnt[9]\, inst3|x_cnt[9], test_hardware, 1
instance = comp, \inst3|x_cnt[10]~32\, inst3|x_cnt[10]~32, test_hardware, 1
instance = comp, \inst3|x_cnt[10]\, inst3|x_cnt[10], test_hardware, 1
instance = comp, \inst3|x_cnt[11]~34\, inst3|x_cnt[11]~34, test_hardware, 1
instance = comp, \inst3|x_cnt[11]\, inst3|x_cnt[11], test_hardware, 1
instance = comp, \inst3|always0~0\, inst3|always0~0, test_hardware, 1
instance = comp, \inst3|y_cnt[2]~0\, inst3|y_cnt[2]~0, test_hardware, 1
instance = comp, \inst3|Add9~29\, inst3|Add9~29, test_hardware, 1
instance = comp, \inst3|y_cnt[11]~4\, inst3|y_cnt[11]~4, test_hardware, 1
instance = comp, \inst3|y_cnt[11]\, inst3|y_cnt[11], test_hardware, 1
instance = comp, \inst3|Add2~1\, inst3|Add2~1, test_hardware, 1
instance = comp, \inst3|Add2~2\, inst3|Add2~2, test_hardware, 1
instance = comp, \inst3|Add2~4\, inst3|Add2~4, test_hardware, 1
instance = comp, \inst3|Add2~6\, inst3|Add2~6, test_hardware, 1
instance = comp, \inst3|Add2~8\, inst3|Add2~8, test_hardware, 1
instance = comp, \inst3|Add2~10\, inst3|Add2~10, test_hardware, 1
instance = comp, \inst3|Add2~12\, inst3|Add2~12, test_hardware, 1
instance = comp, \inst3|Add2~14\, inst3|Add2~14, test_hardware, 1
instance = comp, \inst3|Add2~16\, inst3|Add2~16, test_hardware, 1
instance = comp, \inst3|Add2~18\, inst3|Add2~18, test_hardware, 1
instance = comp, \inst3|Add2~20\, inst3|Add2~20, test_hardware, 1
instance = comp, \inst3|Add2~22\, inst3|Add2~22, test_hardware, 1
instance = comp, \inst3|Add3~0\, inst3|Add3~0, test_hardware, 1
instance = comp, \inst3|Add3~2\, inst3|Add3~2, test_hardware, 1
instance = comp, \inst3|Add3~4\, inst3|Add3~4, test_hardware, 1
instance = comp, \inst3|Add3~6\, inst3|Add3~6, test_hardware, 1
instance = comp, \inst3|Add3~8\, inst3|Add3~8, test_hardware, 1
instance = comp, \inst3|Add3~10\, inst3|Add3~10, test_hardware, 1
instance = comp, \inst3|Add3~12\, inst3|Add3~12, test_hardware, 1
instance = comp, \inst3|Add4~0\, inst3|Add4~0, test_hardware, 1
instance = comp, \inst3|Add4~2\, inst3|Add4~2, test_hardware, 1
instance = comp, \inst3|Add4~4\, inst3|Add4~4, test_hardware, 1
instance = comp, \inst3|Add4~6\, inst3|Add4~6, test_hardware, 1
instance = comp, \inst3|Add4~8\, inst3|Add4~8, test_hardware, 1
instance = comp, \inst3|Add4~10\, inst3|Add4~10, test_hardware, 1
instance = comp, \inst3|Add4~12\, inst3|Add4~12, test_hardware, 1
instance = comp, \inst3|Add4~14\, inst3|Add4~14, test_hardware, 1
instance = comp, \inst3|Add4~16\, inst3|Add4~16, test_hardware, 1
instance = comp, \inst3|Add4~18\, inst3|Add4~18, test_hardware, 1
instance = comp, \inst3|Add4~20\, inst3|Add4~20, test_hardware, 1
instance = comp, \inst3|Add4~22\, inst3|Add4~22, test_hardware, 1
instance = comp, \inst3|bmp_adress[1]~15\, inst3|bmp_adress[1]~15, test_hardware, 1
instance = comp, \inst3|bmp_adress[2]~17\, inst3|bmp_adress[2]~17, test_hardware, 1
instance = comp, \inst3|bmp_adress[3]~19\, inst3|bmp_adress[3]~19, test_hardware, 1
instance = comp, \inst3|bmp_adress[4]~21\, inst3|bmp_adress[4]~21, test_hardware, 1
instance = comp, \inst3|bmp_adress[5]~23\, inst3|bmp_adress[5]~23, test_hardware, 1
instance = comp, \inst3|bmp_adress[6]~25\, inst3|bmp_adress[6]~25, test_hardware, 1
instance = comp, \inst3|bmp_adress[7]~27\, inst3|bmp_adress[7]~27, test_hardware, 1
instance = comp, \inst3|bmp_adress[8]~29\, inst3|bmp_adress[8]~29, test_hardware, 1
instance = comp, \inst3|bmp_adress[9]~31\, inst3|bmp_adress[9]~31, test_hardware, 1
instance = comp, \inst3|bmp_adress[10]~33\, inst3|bmp_adress[10]~33, test_hardware, 1
instance = comp, \inst3|bmp_adress[11]~35\, inst3|bmp_adress[11]~35, test_hardware, 1
instance = comp, \inst3|bmp_adress[12]~37\, inst3|bmp_adress[12]~37, test_hardware, 1
instance = comp, \inst3|bmp_adress[13]~39\, inst3|bmp_adress[13]~39, test_hardware, 1
instance = comp, \inst3|bmp_adress[14]~42\, inst3|bmp_adress[14]~42, test_hardware, 1
instance = comp, \~GND\, ~GND, test_hardware, 1
instance = comp, \inst3|ino~10\, inst3|ino~10, test_hardware, 1
instance = comp, \inst3|always0~6\, inst3|always0~6, test_hardware, 1
instance = comp, \inst3|always0~4\, inst3|always0~4, test_hardware, 1
instance = comp, \inst3|always0~5\, inst3|always0~5, test_hardware, 1
instance = comp, \inst3|always0~2\, inst3|always0~2, test_hardware, 1
instance = comp, \inst3|always0~1\, inst3|always0~1, test_hardware, 1
instance = comp, \inst3|always0~3\, inst3|always0~3, test_hardware, 1
instance = comp, \inst3|always0~7\, inst3|always0~7, test_hardware, 1
instance = comp, \inst3|bmp_adress[13]~41\, inst3|bmp_adress[13]~41, test_hardware, 1
instance = comp, \inst3|bmp_adress[14]\, inst3|bmp_adress[14], test_hardware, 1
instance = comp, \inst3|bmp_adress[13]\, inst3|bmp_adress[13], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1\, inst15|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1, test_hardware, 1
instance = comp, \inst3|bmp_adress[0]~feeder\, inst3|bmp_adress[0]~feeder, test_hardware, 1
instance = comp, \inst3|bmp_adress[0]\, inst3|bmp_adress[0], test_hardware, 1
instance = comp, \inst3|bmp_adress[1]\, inst3|bmp_adress[1], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|rden_decode|w_anode142w[2]\, inst15|altsyncram_component|auto_generated|rden_decode|w_anode142w[2], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2\, inst15|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0\, inst15|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0, test_hardware, 1
instance = comp, \inst3|palit_adr~9\, inst3|palit_adr~9, test_hardware, 1
instance = comp, \inst3|palit_adr[0]~10\, inst3|palit_adr[0]~10, test_hardware, 1
instance = comp, \inst3|palit_adr[7]\, inst3|palit_adr[7], test_hardware, 1
instance = comp, \inst3|Add6~18\, inst3|Add6~18, test_hardware, 1
instance = comp, \inst3|Add6~20\, inst3|Add6~20, test_hardware, 1
instance = comp, \inst3|Add6~22\, inst3|Add6~22, test_hardware, 1
instance = comp, \inst3|Add6~24\, inst3|Add6~24, test_hardware, 1
instance = comp, \inst3|Add6~26\, inst3|Add6~26, test_hardware, 1
instance = comp, \inst3|Add6~28\, inst3|Add6~28, test_hardware, 1
instance = comp, \inst3|Add6~30\, inst3|Add6~30, test_hardware, 1
instance = comp, \inst3|Add6~32\, inst3|Add6~32, test_hardware, 1
instance = comp, \inst3|Add7~0\, inst3|Add7~0, test_hardware, 1
instance = comp, \inst3|Add7~2\, inst3|Add7~2, test_hardware, 1
instance = comp, \inst3|Add7~4\, inst3|Add7~4, test_hardware, 1
instance = comp, \inst3|Add7~6\, inst3|Add7~6, test_hardware, 1
instance = comp, \inst3|Add7~8\, inst3|Add7~8, test_hardware, 1
instance = comp, \inst3|Add7~10\, inst3|Add7~10, test_hardware, 1
instance = comp, \inst3|Add7~12\, inst3|Add7~12, test_hardware, 1
instance = comp, \inst3|Add6~43\, inst3|Add6~43, test_hardware, 1
instance = comp, \inst3|bmp_adress[9]\, inst3|bmp_adress[9], test_hardware, 1
instance = comp, \inst3|Add6~34\, inst3|Add6~34, test_hardware, 1
instance = comp, \inst3|Add7~14\, inst3|Add7~14, test_hardware, 1
instance = comp, \inst3|Add6~44\, inst3|Add6~44, test_hardware, 1
instance = comp, \inst3|bmp_adress[10]\, inst3|bmp_adress[10], test_hardware, 1
instance = comp, \inst3|bmp_adress[11]\, inst3|bmp_adress[11], test_hardware, 1
instance = comp, \inst3|bmp_adress[12]\, inst3|bmp_adress[12], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a6\, inst15|altsyncram_component|auto_generated|ram_block1a6, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|address_reg_a[1]\, inst15|altsyncram_component|auto_generated|address_reg_a[1], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a14\, inst15|altsyncram_component|auto_generated|ram_block1a14, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|address_reg_a[0]\, inst15|altsyncram_component|auto_generated|address_reg_a[0], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[6]~2\, inst15|altsyncram_component|auto_generated|mux2|result_node[6]~2, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a30\, inst15|altsyncram_component|auto_generated|ram_block1a30, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a22\, inst15|altsyncram_component|auto_generated|ram_block1a22, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[6]~3\, inst15|altsyncram_component|auto_generated|mux2|result_node[6]~3, test_hardware, 1
instance = comp, \inst3|palit_adr~8\, inst3|palit_adr~8, test_hardware, 1
instance = comp, \inst3|palit_adr[6]\, inst3|palit_adr[6], test_hardware, 1
instance = comp, \inst3|Add6~42\, inst3|Add6~42, test_hardware, 1
instance = comp, \inst3|bmp_adress[8]\, inst3|bmp_adress[8], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a13\, inst15|altsyncram_component|auto_generated|ram_block1a13, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a21\, inst15|altsyncram_component|auto_generated|ram_block1a21, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a5\, inst15|altsyncram_component|auto_generated|ram_block1a5, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[5]~4\, inst15|altsyncram_component|auto_generated|mux2|result_node[5]~4, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a29\, inst15|altsyncram_component|auto_generated|ram_block1a29, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[5]~5\, inst15|altsyncram_component|auto_generated|mux2|result_node[5]~5, test_hardware, 1
instance = comp, \inst3|palit_adr~7\, inst3|palit_adr~7, test_hardware, 1
instance = comp, \inst3|palit_adr[5]\, inst3|palit_adr[5], test_hardware, 1
instance = comp, \inst3|Add6~41\, inst3|Add6~41, test_hardware, 1
instance = comp, \inst3|bmp_adress[7]\, inst3|bmp_adress[7], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a12\, inst15|altsyncram_component|auto_generated|ram_block1a12, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a4\, inst15|altsyncram_component|auto_generated|ram_block1a4, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a20\, inst15|altsyncram_component|auto_generated|ram_block1a20, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[4]~14\, inst15|altsyncram_component|auto_generated|mux2|result_node[4]~14, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a28\, inst15|altsyncram_component|auto_generated|ram_block1a28, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[4]~15\, inst15|altsyncram_component|auto_generated|mux2|result_node[4]~15, test_hardware, 1
instance = comp, \inst3|palit_adr~6\, inst3|palit_adr~6, test_hardware, 1
instance = comp, \inst3|palit_adr[4]\, inst3|palit_adr[4], test_hardware, 1
instance = comp, \inst3|Add6~40\, inst3|Add6~40, test_hardware, 1
instance = comp, \inst3|bmp_adress[6]\, inst3|bmp_adress[6], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a11\, inst15|altsyncram_component|auto_generated|ram_block1a11, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a3\, inst15|altsyncram_component|auto_generated|ram_block1a3, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[3]~12\, inst15|altsyncram_component|auto_generated|mux2|result_node[3]~12, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a19\, inst15|altsyncram_component|auto_generated|ram_block1a19, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a27\, inst15|altsyncram_component|auto_generated|ram_block1a27, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[3]~13\, inst15|altsyncram_component|auto_generated|mux2|result_node[3]~13, test_hardware, 1
instance = comp, \inst3|palit_adr~5\, inst3|palit_adr~5, test_hardware, 1
instance = comp, \inst3|palit_adr[3]\, inst3|palit_adr[3], test_hardware, 1
instance = comp, \inst3|Add6~39\, inst3|Add6~39, test_hardware, 1
instance = comp, \inst3|bmp_adress[5]\, inst3|bmp_adress[5], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a26\, inst15|altsyncram_component|auto_generated|ram_block1a26, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a18\, inst15|altsyncram_component|auto_generated|ram_block1a18, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a2\, inst15|altsyncram_component|auto_generated|ram_block1a2, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[2]~10\, inst15|altsyncram_component|auto_generated|mux2|result_node[2]~10, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a10\, inst15|altsyncram_component|auto_generated|ram_block1a10, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[2]~11\, inst15|altsyncram_component|auto_generated|mux2|result_node[2]~11, test_hardware, 1
instance = comp, \inst3|palit_adr~4\, inst3|palit_adr~4, test_hardware, 1
instance = comp, \inst3|palit_adr[2]\, inst3|palit_adr[2], test_hardware, 1
instance = comp, \inst3|Add6~38\, inst3|Add6~38, test_hardware, 1
instance = comp, \inst3|bmp_adress[4]\, inst3|bmp_adress[4], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a25\, inst15|altsyncram_component|auto_generated|ram_block1a25, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a9\, inst15|altsyncram_component|auto_generated|ram_block1a9, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a1\, inst15|altsyncram_component|auto_generated|ram_block1a1, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[1]~8\, inst15|altsyncram_component|auto_generated|mux2|result_node[1]~8, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a17\, inst15|altsyncram_component|auto_generated|ram_block1a17, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[1]~9\, inst15|altsyncram_component|auto_generated|mux2|result_node[1]~9, test_hardware, 1
instance = comp, \inst3|palit_adr~3\, inst3|palit_adr~3, test_hardware, 1
instance = comp, \inst3|palit_adr[1]\, inst3|palit_adr[1], test_hardware, 1
instance = comp, \inst3|Add6~37\, inst3|Add6~37, test_hardware, 1
instance = comp, \inst3|bmp_adress[3]\, inst3|bmp_adress[3], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a0\, inst15|altsyncram_component|auto_generated|ram_block1a0, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a8\, inst15|altsyncram_component|auto_generated|ram_block1a8, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[0]~6\, inst15|altsyncram_component|auto_generated|mux2|result_node[0]~6, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a24\, inst15|altsyncram_component|auto_generated|ram_block1a24, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a16\, inst15|altsyncram_component|auto_generated|ram_block1a16, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[0]~7\, inst15|altsyncram_component|auto_generated|mux2|result_node[0]~7, test_hardware, 1
instance = comp, \inst3|palit_adr~2\, inst3|palit_adr~2, test_hardware, 1
instance = comp, \inst3|palit_adr[0]\, inst3|palit_adr[0], test_hardware, 1
instance = comp, \inst3|Add6~36\, inst3|Add6~36, test_hardware, 1
instance = comp, \inst3|bmp_adress[2]\, inst3|bmp_adress[2], test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a23\, inst15|altsyncram_component|auto_generated|ram_block1a23, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a7\, inst15|altsyncram_component|auto_generated|ram_block1a7, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[7]~0\, inst15|altsyncram_component|auto_generated|mux2|result_node[7]~0, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a31\, inst15|altsyncram_component|auto_generated|ram_block1a31, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|ram_block1a15\, inst15|altsyncram_component|auto_generated|ram_block1a15, test_hardware, 1
instance = comp, \inst15|altsyncram_component|auto_generated|mux2|result_node[7]~1\, inst15|altsyncram_component|auto_generated|mux2|result_node[7]~1, test_hardware, 1
instance = comp, \inst3|R[7]~feeder\, inst3|R[7]~feeder, test_hardware, 1
instance = comp, \inst3|R[7]~2\, inst3|R[7]~2, test_hardware, 1
instance = comp, \inst3|R[7]\, inst3|R[7], test_hardware, 1
instance = comp, \inst3|out_data[7]~feeder\, inst3|out_data[7]~feeder, test_hardware, 1
instance = comp, \inst3|out_data[7]~2\, inst3|out_data[7]~2, test_hardware, 1
instance = comp, \inst3|out_data[7]\, inst3|out_data[7], test_hardware, 1
instance = comp, \inst3|R[6]~feeder\, inst3|R[6]~feeder, test_hardware, 1
instance = comp, \inst3|R[6]\, inst3|R[6], test_hardware, 1
instance = comp, \inst3|out_data[6]~feeder\, inst3|out_data[6]~feeder, test_hardware, 1
instance = comp, \inst3|out_data[6]\, inst3|out_data[6], test_hardware, 1
instance = comp, \inst3|R[5]~feeder\, inst3|R[5]~feeder, test_hardware, 1
instance = comp, \inst3|R[5]\, inst3|R[5], test_hardware, 1
instance = comp, \inst3|out_data[5]~feeder\, inst3|out_data[5]~feeder, test_hardware, 1
instance = comp, \inst3|out_data[5]\, inst3|out_data[5], test_hardware, 1
instance = comp, \inst3|G[7]~feeder\, inst3|G[7]~feeder, test_hardware, 1
instance = comp, \inst3|G[7]~2\, inst3|G[7]~2, test_hardware, 1
instance = comp, \inst3|G[7]\, inst3|G[7], test_hardware, 1
instance = comp, \inst3|out_data[4]~feeder\, inst3|out_data[4]~feeder, test_hardware, 1
instance = comp, \inst3|out_data[4]\, inst3|out_data[4], test_hardware, 1
instance = comp, \inst3|G[6]~feeder\, inst3|G[6]~feeder, test_hardware, 1
instance = comp, \inst3|G[6]\, inst3|G[6], test_hardware, 1
instance = comp, \inst3|out_data[3]~feeder\, inst3|out_data[3]~feeder, test_hardware, 1
instance = comp, \inst3|out_data[3]\, inst3|out_data[3], test_hardware, 1
instance = comp, \inst3|B[7]~feeder\, inst3|B[7]~feeder, test_hardware, 1
instance = comp, \inst3|B[7]~2\, inst3|B[7]~2, test_hardware, 1
instance = comp, \inst3|B[7]\, inst3|B[7], test_hardware, 1
instance = comp, \inst3|out_data[2]~feeder\, inst3|out_data[2]~feeder, test_hardware, 1
instance = comp, \inst3|out_data[2]\, inst3|out_data[2], test_hardware, 1
instance = comp, \inst3|B[6]\, inst3|B[6], test_hardware, 1
instance = comp, \inst3|out_data[1]\, inst3|out_data[1], test_hardware, 1
instance = comp, \inst3|B[5]\, inst3|B[5], test_hardware, 1
instance = comp, \inst3|out_data[0]~feeder\, inst3|out_data[0]~feeder, test_hardware, 1
instance = comp, \inst3|out_data[0]\, inst3|out_data[0], test_hardware, 1
instance = comp, \inst|pixel_state.10~0\, inst|pixel_state.10~0, test_hardware, 1
instance = comp, \inst|pixel_state.10~1\, inst|pixel_state.10~1, test_hardware, 1
instance = comp, \inst|pixel_state.10~2\, inst|pixel_state.10~2, test_hardware, 1
instance = comp, \inst|hsync\, inst|hsync, test_hardware, 1
instance = comp, \inst|line_state.10~1\, inst|line_state.10~1, test_hardware, 1
instance = comp, \inst|line_state.10~0\, inst|line_state.10~0, test_hardware, 1
instance = comp, \inst|line_state.10~2\, inst|line_state.10~2, test_hardware, 1
instance = comp, \inst|vsync\, inst|vsync, test_hardware, 1
instance = comp, \inst3|we~0\, inst3|we~0, test_hardware, 1
instance = comp, \inst3|adress[18]~0\, inst3|adress[18]~0, test_hardware, 1
instance = comp, \inst3|we~1\, inst3|we~1, test_hardware, 1
instance = comp, \inst3|we\, inst3|we, test_hardware, 1
instance = comp, \inst3|oe~0\, inst3|oe~0, test_hardware, 1
instance = comp, \inst3|oe~1\, inst3|oe~1, test_hardware, 1
instance = comp, \inst3|oe~2\, inst3|oe~2, test_hardware, 1
instance = comp, \inst3|oe\, inst3|oe, test_hardware, 1
instance = comp, \inst|line_count_[10]~feeder\, inst|line_count_[10]~feeder, test_hardware, 1
instance = comp, \inst|line_count_[10]\, inst|line_count_[10], test_hardware, 1
instance = comp, \inst3|adress~1\, inst3|adress~1, test_hardware, 1
instance = comp, \inst3|adress[18]\, inst3|adress[18], test_hardware, 1
instance = comp, \inst|line_count_[9]~feeder\, inst|line_count_[9]~feeder, test_hardware, 1
instance = comp, \inst|line_count_[9]\, inst|line_count_[9], test_hardware, 1
instance = comp, \inst3|adress~2\, inst3|adress~2, test_hardware, 1
instance = comp, \inst3|adress[17]\, inst3|adress[17], test_hardware, 1
instance = comp, \inst|line_count_[8]~feeder\, inst|line_count_[8]~feeder, test_hardware, 1
instance = comp, \inst|line_count_[8]\, inst|line_count_[8], test_hardware, 1
instance = comp, \inst3|adress~3\, inst3|adress~3, test_hardware, 1
instance = comp, \inst3|adress[16]\, inst3|adress[16], test_hardware, 1
instance = comp, \inst|line_count_[7]~feeder\, inst|line_count_[7]~feeder, test_hardware, 1
instance = comp, \inst|line_count_[7]\, inst|line_count_[7], test_hardware, 1
instance = comp, \inst3|adress~4\, inst3|adress~4, test_hardware, 1
instance = comp, \inst3|adress[15]\, inst3|adress[15], test_hardware, 1
instance = comp, \inst|line_count_[6]\, inst|line_count_[6], test_hardware, 1
instance = comp, \inst3|adress~5\, inst3|adress~5, test_hardware, 1
instance = comp, \inst3|adress[14]\, inst3|adress[14], test_hardware, 1
instance = comp, \inst|line_count_[5]\, inst|line_count_[5], test_hardware, 1
instance = comp, \inst3|adress~6\, inst3|adress~6, test_hardware, 1
instance = comp, \inst3|adress[13]\, inst3|adress[13], test_hardware, 1
instance = comp, \inst|line_count_[4]\, inst|line_count_[4], test_hardware, 1
instance = comp, \inst3|adress~7\, inst3|adress~7, test_hardware, 1
instance = comp, \inst3|adress[12]\, inst3|adress[12], test_hardware, 1
instance = comp, \inst|line_count_[3]~feeder\, inst|line_count_[3]~feeder, test_hardware, 1
instance = comp, \inst|line_count_[3]\, inst|line_count_[3], test_hardware, 1
instance = comp, \inst3|adress~8\, inst3|adress~8, test_hardware, 1
instance = comp, \inst3|adress[11]\, inst3|adress[11], test_hardware, 1
instance = comp, \inst|char_count_[0]~12\, inst|char_count_[0]~12, test_hardware, 1
instance = comp, \inst|char_count_[11]~36\, inst|char_count_[11]~36, test_hardware, 1
instance = comp, \inst|char_count_[0]\, inst|char_count_[0], test_hardware, 1
instance = comp, \inst|char_count_[1]~14\, inst|char_count_[1]~14, test_hardware, 1
instance = comp, \inst|char_count_[1]\, inst|char_count_[1], test_hardware, 1
instance = comp, \inst|char_count_[2]~16\, inst|char_count_[2]~16, test_hardware, 1
instance = comp, \inst|char_count_[2]\, inst|char_count_[2], test_hardware, 1
instance = comp, \inst|char_count_[3]~18\, inst|char_count_[3]~18, test_hardware, 1
instance = comp, \inst|char_count_[3]\, inst|char_count_[3], test_hardware, 1
instance = comp, \inst|char_count_[4]~20\, inst|char_count_[4]~20, test_hardware, 1
instance = comp, \inst|char_count_[4]\, inst|char_count_[4], test_hardware, 1
instance = comp, \inst|char_count_[5]~22\, inst|char_count_[5]~22, test_hardware, 1
instance = comp, \inst|char_count_[5]\, inst|char_count_[5], test_hardware, 1
instance = comp, \inst|char_count_[6]~24\, inst|char_count_[6]~24, test_hardware, 1
instance = comp, \inst|char_count_[6]\, inst|char_count_[6], test_hardware, 1
instance = comp, \inst|char_count_[7]~26\, inst|char_count_[7]~26, test_hardware, 1
instance = comp, \inst|char_count_[7]\, inst|char_count_[7], test_hardware, 1
instance = comp, \inst|char_count_[8]~28\, inst|char_count_[8]~28, test_hardware, 1
instance = comp, \inst|char_count_[8]\, inst|char_count_[8], test_hardware, 1
instance = comp, \inst|char_count_[9]~30\, inst|char_count_[9]~30, test_hardware, 1
instance = comp, \inst|char_count_[9]\, inst|char_count_[9], test_hardware, 1
instance = comp, \inst|char_count_[10]~32\, inst|char_count_[10]~32, test_hardware, 1
instance = comp, \inst|char_count_[10]\, inst|char_count_[10], test_hardware, 1
instance = comp, \inst|char_count_[11]~34\, inst|char_count_[11]~34, test_hardware, 1
instance = comp, \inst|char_count_[11]\, inst|char_count_[11], test_hardware, 1
instance = comp, \inst|line_count_[2]~feeder\, inst|line_count_[2]~feeder, test_hardware, 1
instance = comp, \inst|line_count_[2]\, inst|line_count_[2], test_hardware, 1
instance = comp, \inst3|adress~9\, inst3|adress~9, test_hardware, 1
instance = comp, \inst3|adress[10]\, inst3|adress[10], test_hardware, 1
instance = comp, \inst|line_count_[1]~feeder\, inst|line_count_[1]~feeder, test_hardware, 1
instance = comp, \inst|line_count_[1]\, inst|line_count_[1], test_hardware, 1
instance = comp, \inst3|adress~10\, inst3|adress~10, test_hardware, 1
instance = comp, \inst3|adress[9]\, inst3|adress[9], test_hardware, 1
instance = comp, \inst3|adress~11\, inst3|adress~11, test_hardware, 1
instance = comp, \inst3|adress[8]\, inst3|adress[8], test_hardware, 1
instance = comp, \inst3|adress~12\, inst3|adress~12, test_hardware, 1
instance = comp, \inst3|adress[7]\, inst3|adress[7], test_hardware, 1
instance = comp, \inst3|adress~13\, inst3|adress~13, test_hardware, 1
instance = comp, \inst3|adress[6]\, inst3|adress[6], test_hardware, 1
instance = comp, \inst3|adress~14\, inst3|adress~14, test_hardware, 1
instance = comp, \inst3|adress[5]\, inst3|adress[5], test_hardware, 1
instance = comp, \inst3|adress~15\, inst3|adress~15, test_hardware, 1
instance = comp, \inst3|adress[4]\, inst3|adress[4], test_hardware, 1
instance = comp, \inst3|adress~16\, inst3|adress~16, test_hardware, 1
instance = comp, \inst3|adress[3]\, inst3|adress[3], test_hardware, 1
instance = comp, \inst3|adress~17\, inst3|adress~17, test_hardware, 1
instance = comp, \inst3|adress[2]\, inst3|adress[2], test_hardware, 1
instance = comp, \inst3|adress~18\, inst3|adress~18, test_hardware, 1
instance = comp, \inst3|adress[1]\, inst3|adress[1], test_hardware, 1
instance = comp, \inst3|adress~19\, inst3|adress~19, test_hardware, 1
instance = comp, \inst3|adress[0]\, inst3|adress[0], test_hardware, 1
instance = comp, \MCU_DATA0~input\, MCU_DATA0~input, test_hardware, 1
instance = comp, \D[2]~input\, D[2]~input, test_hardware, 1
instance = comp, \inst3|blue_out~0\, inst3|blue_out~0, test_hardware, 1
instance = comp, \inst3|blue_out[3]~1\, inst3|blue_out[3]~1, test_hardware, 1
instance = comp, \inst3|blue_out[3]\, inst3|blue_out[3], test_hardware, 1
instance = comp, \D[1]~input\, D[1]~input, test_hardware, 1
instance = comp, \inst3|blue_out~2\, inst3|blue_out~2, test_hardware, 1
instance = comp, \inst3|blue_out[2]\, inst3|blue_out[2], test_hardware, 1
instance = comp, \D[0]~input\, D[0]~input, test_hardware, 1
instance = comp, \inst3|blue_out~3\, inst3|blue_out~3, test_hardware, 1
instance = comp, \inst3|blue_out[1]\, inst3|blue_out[1], test_hardware, 1
instance = comp, \D[4]~input\, D[4]~input, test_hardware, 1
instance = comp, \inst3|green_out~0\, inst3|green_out~0, test_hardware, 1
instance = comp, \inst3|green_out[3]\, inst3|green_out[3], test_hardware, 1
instance = comp, \D[3]~input\, D[3]~input, test_hardware, 1
instance = comp, \inst3|green_out~1\, inst3|green_out~1, test_hardware, 1
instance = comp, \inst3|green_out[2]\, inst3|green_out[2], test_hardware, 1
instance = comp, \D[7]~input\, D[7]~input, test_hardware, 1
instance = comp, \inst3|red_out~1\, inst3|red_out~1, test_hardware, 1
instance = comp, \inst3|red_out[3]\, inst3|red_out[3], test_hardware, 1
instance = comp, \D[6]~input\, D[6]~input, test_hardware, 1
instance = comp, \inst3|red_out~2\, inst3|red_out~2, test_hardware, 1
instance = comp, \inst3|red_out[2]\, inst3|red_out[2], test_hardware, 1
instance = comp, \D[5]~input\, D[5]~input, test_hardware, 1
instance = comp, \inst3|red_out~3\, inst3|red_out~3, test_hardware, 1
instance = comp, \inst3|red_out[1]\, inst3|red_out[1], test_hardware, 1
