Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/shift_7.v" into library work
Parsing module <shift_7>.
Analyzing Verilog file "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/compare_5.v" into library work
Parsing module <compare_5>.
Analyzing Verilog file "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/boolean_6.v" into library work
Parsing module <boolean_6>.
Analyzing Verilog file "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/add_4.v" into library work
Parsing module <add_4>.
Analyzing Verilog file "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/alumodule_3.v" into library work
Parsing module <alumodule_3>.
Analyzing Verilog file "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v" into library work
Parsing module <beta_2>.
Analyzing Verilog file "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <beta_2>.

Elaborating module <alumodule_3>.

Elaborating module <add_4>.

Elaborating module <compare_5>.

Elaborating module <boolean_6>.

Elaborating module <shift_7>.
WARNING:HDLCompiler:1127 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v" Line 56: Assignment to M_mastermind_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v" Line 57: Assignment to M_mastermind_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v" Line 58: Assignment to M_mastermind_alu_n ignored, since the identifier is never used
WARNING:HDLCompiler:295 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v" Line 111: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v" Line 126: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v" Line 129: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v" Line 132: case condition never applies
WARNING:HDLCompiler:1127 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 51: Assignment to M_beta_guess_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 52: Assignment to M_beta_check_answer_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 53: Assignment to M_beta_led_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 54: Assignment to M_beta_led_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 55: Assignment to M_beta_led_3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 56: Assignment to M_beta_led_4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 57: Assignment to M_beta_led_5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 58: Assignment to M_beta_led_6 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <guess_out> of the instance <beta> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <check_answer_out> of the instance <beta> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <led_1> of the instance <beta> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <led_2> of the instance <beta> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <led_3> of the instance <beta> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <led_4> of the instance <beta> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <led_5> of the instance <beta> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <led_6> of the instance <beta> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 63
    Found 1-bit tristate buffer for signal <avr_rx> created at line 63
    Summary:
	inferred  16 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <beta_2>.
    Related source file is "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v".
INFO:Xst:3210 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v" line 49: Output port <z> of the instance <mastermind_alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v" line 49: Output port <v> of the instance <mastermind_alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v" line 49: Output port <n> of the instance <mastermind_alu> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <M_state_q>.
    Found 16-bit register for signal <M_registerlife_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <beta_2> synthesized.
WARNING:Xst:2972 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/alumodule_3.v" line 44. All outputs of instance <compare> of block <compare_5> are unconnected in block <alumodule_3>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/alumodule_3.v" line 57. All outputs of instance <boolean> of block <boolean_6> are unconnected in block <alumodule_3>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/alumodule_3.v" line 69. All outputs of instance <shift> of block <shift_7> are unconnected in block <alumodule_3>. Underlying logic will be removed.

Synthesizing Unit <alumodule_3>.
    Related source file is "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/alumodule_3.v".
    Summary:
	no macro.
Unit <alumodule_3> synthesized.

Synthesizing Unit <add_4>.
    Related source file is "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/add_4.v".
WARNING:Xst:647 - Input <alufn<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 31.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 27.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <add_4> synthesized.

Synthesizing Unit <compare_5>.
    Related source file is "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/compare_5.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <compare_5> synthesized.

Synthesizing Unit <boolean_6>.
    Related source file is "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/boolean_6.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <boolean_6> synthesized.

Synthesizing Unit <shift_7>.
    Related source file is "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/shift_7.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
# Registers                                            : 2
 16-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 17
 16-bit 2-to-1 multiplexer                             : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 17
 16-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <beta/FSM_0> on signal <M_state_q[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 10    | 010
 01    | 100
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <beta_2> ...

Optimizing unit <add_4> ...
WARNING:Xst:2677 - Node <beta/M_registerlife_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <beta/M_registerlife_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <beta/M_registerlife_q_13> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <beta/M_registerlife_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <beta/M_registerlife_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <beta/M_registerlife_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <beta/M_registerlife_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <beta/M_registerlife_q_8> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 47
#      GND                         : 4
#      INV                         : 8
#      LUT1                        : 1
#      LUT2                        : 17
#      MUXCY                       : 7
#      VCC                         : 2
#      XORCY                       : 8
# FlipFlops/Latches                : 14
#      FDR                         : 1
#      FDRE                        : 8
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 2
#      OBUF                        : 44
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              14  out of  11440     0%  
 Number of Slice LUTs:                   26  out of   5720     0%  
    Number used as Logic:                26  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     40
   Number with an unused Flip Flop:      26  out of     40    65%  
   Number with an unused LUT:            14  out of     40    35%  
   Number of fully used LUT-FF pairs:     0  out of     40     0%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  53  out of    102    51%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.075ns (Maximum Frequency: 325.150MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 5.098ns
   Maximum combinational path delay: 6.255ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.075ns (frequency: 325.150MHz)
  Total number of paths / destination ports: 74 / 30
-------------------------------------------------------------------------
Delay:               3.075ns (Levels of Logic = 12)
  Source:            beta/M_registerlife_q_0 (FF)
  Destination:       beta/M_registerlife_q_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: beta/M_registerlife_q_0 to beta/M_registerlife_q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   0.726  M_registerlife_q_0 (M_registerlife_q_0)
     begin scope: 'beta/mastermind_alu:a<0>'
     begin scope: 'beta/mastermind_alu/add:a<0>'
     LUT1:I0->O            1   0.254   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<0>_rt (Msub_a[15]_b[15]_sub_2_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<0> (Msub_a[15]_b[15]_sub_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<1> (Msub_a[15]_b[15]_sub_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<2> (Msub_a[15]_b[15]_sub_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<3> (Msub_a[15]_b[15]_sub_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<4> (Msub_a[15]_b[15]_sub_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<5> (Msub_a[15]_b[15]_sub_2_OUT_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<6> (Msub_a[15]_b[15]_sub_2_OUT_cy<6>)
     XORCY:CI->O           1   0.206   0.682  Msub_a[15]_b[15]_sub_2_OUT_xor<7> (out<7>)
     end scope: 'beta/mastermind_alu/add:out<7>'
     end scope: 'beta/mastermind_alu:alu<7>'
     LUT2:I1->O            1   0.254   0.000  M_state_q_M_registerlife_d<7>1 (M_registerlife_d<7>)
     FDRE:D                    0.074          M_registerlife_q_7
    ----------------------------------------
    Total                      3.075ns (1.667ns logic, 1.408ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 3)
  Source:            beta/M_registerlife_q_7 (FF)
  Destination:       io_led<7> (PAD)
  Source Clock:      clk rising

  Data Path: beta/M_registerlife_q_7 to io_led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   0.726  M_registerlife_q_7 (M_registerlife_q_7)
     end scope: 'beta:led_7<7>'
     LUT2:I1->O            1   0.254   0.681  Mmux_io_led<7>11 (io_led_7_OBUF)
     OBUF:I->O                 2.912          io_led_7_OBUF (io_led<7>)
    ----------------------------------------
    Total                      5.098ns (3.691ns logic, 1.407ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               6.255ns (Levels of Logic = 3)
  Source:            io_dip<1> (PAD)
  Destination:       io_led<7> (PAD)

  Data Path: io_dip<1> to io_led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   1.084  io_dip_1_IBUF (io_led_9_OBUF)
     LUT2:I0->O            1   0.250   0.681  Mmux_io_led<7>11 (io_led_7_OBUF)
     OBUF:I->O                 2.912          io_led_7_OBUF (io_led<7>)
    ----------------------------------------
    Total                      6.255ns (4.490ns logic, 1.765ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.075|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 72.45 secs
 
--> 

Total memory usage is 4535780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :   12 (   0 filtered)

