*.vcd
*.in
*.out
Makefile
*.txt
src/systemize_tb
env/
__pycache__/
gen_verilog/*.v