# Veilog-SystemVerilog-small-simulator-using-python
Here I'm trying to build a small simulator for Verilog/System Verilog using Python. There are limitations for this code.




---------------------------------------------------------------------------------------------------------------------
**…or create a new repository on the command line**
echo "# Veilog-Systemverilog-simulator-using-python" >> README.md
git init
git add README.md
git commit -m "first commit"
git branch -M main
git remote add origin https://github.com/RahulNaikDK/Veilog-Systemverilog-simulator-using-python.git
git push -u origin main

---------------------------------------------------------------------------------------------------------------------
**…or push an existing repository from the command line**
git remote add origin https://github.com/RahulNaikDK/Veilog-Systemverilog-simulator-using-python.git
git branch -M main
git push -u origin main
