
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog Domain test &#8212; sphinx-verilog-domain 0.1 documentation</title>
    <link rel="stylesheet" href="_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/doctools.js"></script>
    <script src="_static/language_data.js"></script>
    <script src="http://livejs.com/live.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="verilog:port" href="port.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="section" id="verilog-domain-test">
<h1>Verilog Domain test<a class="headerlink" href="#verilog-domain-test" title="Permalink to this headline">¶</a></h1>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="port.html">verilog:port</a></li>
<li class="toctree-l1"><a class="reference internal" href="parameter.html">verilog:parameter</a></li>
<li class="toctree-l1"><a class="reference internal" href="module.html">verilog:module</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting.html">Nesting and refs</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting2.html">Cross-document refs</a></li>
</ul>
</div>
<hr class="docutils" />
<dl class="verilog module">
<dt id="verilog-d">
module <code class="sig-name descname">d</code><span class="p">(</span><a class="reference internal" href="#verilog-d-cos-z0" title="cos_z0"><code class="sig-prename descclassname">cos_z0</code></a><span class="p">,</span> <a class="reference internal" href="#verilog-d-sin-z0" title="sin_z0"><code class="sig-prename descclassname">sin_z0</code></a><span class="p">,</span> <a class="reference internal" href="#verilog-d-done" title="done"><code class="sig-prename descclassname">done</code></a><span class="p">,</span> <a class="reference internal" href="#verilog-d-z0" title="z0"><code class="sig-prename descclassname">z0</code></a><span class="p">,</span> <a class="reference internal" href="#verilog-d-start" title="start"><code class="sig-prename descclassname">start</code></a><span class="p">,</span> <a class="reference internal" href="#verilog-d-clock" title="clock"><code class="sig-prename descclassname">clock</code></a><span class="p">,</span> <a class="reference internal" href="#verilog-d-reset" title="reset"><code class="sig-prename descclassname">reset</code></a><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-d" title="Permalink to this definition">¶</a></dt>
<dd><p>Sine and cosine computer. <a class="reference external" href="https://github.com/YosysHQ/yosys/blob/master/tests/simple/sincos.v">Source</a></p>
<p>This module computes the sine and cosine of an input angle. The
floating point numbers are represented as integers by scaling them
up with a factor corresponding to the number of bits after the point.</p>
<dl class="verilog port">
<dt id="verilog-d-cos-z0">
output signed <span class="p">[</span><span>19:0</span><span class="p">]</span> <code class="sig-name descname">cos_z0</code><span class="p">;</span><a class="headerlink" href="#verilog-d-cos-z0" title="Permalink to this definition">¶</a></dt>
<dt>
reg signed <span class="p">[</span><span>19:0</span><span class="p">]</span> <code class="sig-name descname">cos_z0</code><span class="p">;</span></dt>
<dd><p>cosine of the input angle</p>
</dd></dl>

<dl class="verilog port">
<dt id="verilog-d-sin-z0">
output signed <span class="p">[</span><span>19:0</span><span class="p">]</span> <code class="sig-name descname">sin_z0</code><span class="p">;</span><a class="headerlink" href="#verilog-d-sin-z0" title="Permalink to this definition">¶</a></dt>
<dt>
reg signed <span class="p">[</span><span>19:0</span><span class="p">]</span> <code class="sig-name descname">sin_z0</code><span class="p">;</span></dt>
<dd><p>sine of the input angle</p>
</dd></dl>

<dl class="verilog port">
<dt id="verilog-d-done">
output <code class="sig-name descname">done</code><span class="p">;</span><a class="headerlink" href="#verilog-d-done" title="Permalink to this definition">¶</a></dt>
<dt>
reg <code class="sig-name descname">done</code><span class="p">;</span></dt>
<dd><p>output flag indicated completion of the computation</p>
</dd></dl>

<dl class="verilog port">
<dt id="verilog-d-z0">
input signed <span class="p">[</span><span>19:0</span><span class="p">]</span> <code class="sig-name descname">z0</code><span class="p">;</span><a class="headerlink" href="#verilog-d-z0" title="Permalink to this definition">¶</a></dt>
<dd><p>input angle</p>
</dd></dl>

<dl class="verilog port">
<dt id="verilog-d-start">
input <code class="sig-name descname">start</code><span class="p">;</span><a class="headerlink" href="#verilog-d-start" title="Permalink to this definition">¶</a></dt>
<dd><p>input that starts the computation on a posedge</p>
</dd></dl>

<dl class="verilog port">
<dt id="verilog-d-clock">
input <code class="sig-name descname">clock</code><span class="p">;</span><a class="headerlink" href="#verilog-d-clock" title="Permalink to this definition">¶</a></dt>
<dd><p>clock input</p>
</dd></dl>

<dl class="verilog port">
<dt id="verilog-d-reset">
input <code class="sig-name descname">reset</code><span class="p">;</span><a class="headerlink" href="#verilog-d-reset" title="Permalink to this definition">¶</a></dt>
<dd><p>reset input</p>
</dd></dl>

</dd></dl>

</div>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="#">sphinx-verilog-domain</a></h1>








<h3>Navigation</h3>
<ul>
<li class="toctree-l1"><a class="reference internal" href="port.html">verilog:port</a></li>
<li class="toctree-l1"><a class="reference internal" href="parameter.html">verilog:parameter</a></li>
<li class="toctree-l1"><a class="reference internal" href="module.html">verilog:module</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting.html">Nesting and refs</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting2.html">Cross-document refs</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="#">Documentation overview</a><ul>
      <li>Next: <a href="port.html" title="next chapter">verilog:port</a></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2018, Various.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 3.1.2</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/index.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>