<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNRegPressure.h source code [llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::GCNDownwardRPTracker,llvm::GCNRPTracker,llvm::GCNRegPressure,llvm::GCNUpwardRPTracker "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNRegPressure.h.html'>GCNRegPressure.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- GCNRegPressure.h -----------------------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_GCNREGPRESSURE_H">LLVM_LIB_TARGET_AMDGPU_GCNREGPRESSURE_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_GCNREGPRESSURE_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_GCNREGPRESSURE_H">LLVM_LIB_TARGET_AMDGPU_GCNREGPRESSURE_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>struct</b> <dfn class="type def" id="llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</dfn> {</td></tr>
<tr><th id="29">29</th><td>  <b>enum</b> <dfn class="type def" id="llvm::GCNRegPressure::RegKind" title='llvm::GCNRegPressure::RegKind' data-ref="llvm::GCNRegPressure::RegKind">RegKind</dfn> {</td></tr>
<tr><th id="30">30</th><td>    <dfn class="enum" id="llvm::GCNRegPressure::RegKind::SGPR32" title='llvm::GCNRegPressure::RegKind::SGPR32' data-ref="llvm::GCNRegPressure::RegKind::SGPR32">SGPR32</dfn>,</td></tr>
<tr><th id="31">31</th><td>    <dfn class="enum" id="llvm::GCNRegPressure::RegKind::SGPR_TUPLE" title='llvm::GCNRegPressure::RegKind::SGPR_TUPLE' data-ref="llvm::GCNRegPressure::RegKind::SGPR_TUPLE">SGPR_TUPLE</dfn>,</td></tr>
<tr><th id="32">32</th><td>    <dfn class="enum" id="llvm::GCNRegPressure::RegKind::VGPR32" title='llvm::GCNRegPressure::RegKind::VGPR32' data-ref="llvm::GCNRegPressure::RegKind::VGPR32">VGPR32</dfn>,</td></tr>
<tr><th id="33">33</th><td>    <dfn class="enum" id="llvm::GCNRegPressure::RegKind::VGPR_TUPLE" title='llvm::GCNRegPressure::RegKind::VGPR_TUPLE' data-ref="llvm::GCNRegPressure::RegKind::VGPR_TUPLE">VGPR_TUPLE</dfn>,</td></tr>
<tr><th id="34">34</th><td>    <dfn class="enum" id="llvm::GCNRegPressure::RegKind::TOTAL_KINDS" title='llvm::GCNRegPressure::RegKind::TOTAL_KINDS' data-ref="llvm::GCNRegPressure::RegKind::TOTAL_KINDS">TOTAL_KINDS</dfn></td></tr>
<tr><th id="35">35</th><td>  };</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <dfn class="decl def" id="_ZN4llvm14GCNRegPressureC1Ev" title='llvm::GCNRegPressure::GCNRegPressure' data-ref="_ZN4llvm14GCNRegPressureC1Ev">GCNRegPressure</dfn>() {</td></tr>
<tr><th id="38">38</th><td>    <a class="member" href="#_ZN4llvm14GCNRegPressure5clearEv" title='llvm::GCNRegPressure::clear' data-ref="_ZN4llvm14GCNRegPressure5clearEv">clear</a>();</td></tr>
<tr><th id="39">39</th><td>  }</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14GCNRegPressure5emptyEv" title='llvm::GCNRegPressure::empty' data-ref="_ZNK4llvm14GCNRegPressure5emptyEv">empty</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>() == <var>0</var> &amp;&amp; <a class="member" href="#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>() == <var>0</var>; }</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14GCNRegPressure5clearEv" title='llvm::GCNRegPressure::clear' data-ref="_ZN4llvm14GCNRegPressure5clearEv">clear</dfn>() { <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt4fillT_S_RKT0_" title='std::fill' data-ref="_ZSt4fillT_S_RKT0_">fill</a>(&amp;<a class="member" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<var>0</var>], &amp;<a class="member" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="enum" href="#llvm::GCNRegPressure::RegKind::TOTAL_KINDS" title='llvm::GCNRegPressure::RegKind::TOTAL_KINDS' data-ref="llvm::GCNRegPressure::RegKind::TOTAL_KINDS">TOTAL_KINDS</a>], <var>0</var>); }</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="enum" href="#llvm::GCNRegPressure::RegKind::SGPR32" title='llvm::GCNRegPressure::RegKind::SGPR32' data-ref="llvm::GCNRegPressure::RegKind::SGPR32">SGPR32</a>]; }</td></tr>
<tr><th id="46">46</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="enum" href="#llvm::GCNRegPressure::RegKind::VGPR32" title='llvm::GCNRegPressure::RegKind::VGPR32' data-ref="llvm::GCNRegPressure::RegKind::VGPR32">VGPR32</a>]; }</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv" title='llvm::GCNRegPressure::getVGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getVGPRTuplesWeightEv">getVGPRTuplesWeight</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="enum" href="#llvm::GCNRegPressure::RegKind::VGPR_TUPLE" title='llvm::GCNRegPressure::RegKind::VGPR_TUPLE' data-ref="llvm::GCNRegPressure::RegKind::VGPR_TUPLE">VGPR_TUPLE</a>]; }</td></tr>
<tr><th id="49">49</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv" title='llvm::GCNRegPressure::getSGPRTuplesWeight' data-ref="_ZNK4llvm14GCNRegPressure19getSGPRTuplesWeightEv">getSGPRTuplesWeight</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="enum" href="#llvm::GCNRegPressure::RegKind::SGPR_TUPLE" title='llvm::GCNRegPressure::RegKind::SGPR_TUPLE' data-ref="llvm::GCNRegPressure::RegKind::SGPR_TUPLE">SGPR_TUPLE</a>]; }</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="91ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="91ST">ST</dfn>) <em>const</em> {</td></tr>
<tr><th id="52">52</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col1 ref" href="#91ST" title='ST' data-ref="91ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj">getOccupancyWithNumSGPRs</a>(<a class="member" href="#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>()),</td></tr>
<tr><th id="53">53</th><td>                    <a class="local col1 ref" href="#91ST" title='ST' data-ref="91ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj">getOccupancyWithNumVGPRs</a>(<a class="member" href="#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>()));</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="92Reg" title='Reg' data-type='unsigned int' data-ref="92Reg">Reg</dfn>,</td></tr>
<tr><th id="57">57</th><td>           <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="93PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="93PrevMask">PrevMask</dfn>,</td></tr>
<tr><th id="58">58</th><td>           <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="94NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="94NewMask">NewMask</dfn>,</td></tr>
<tr><th id="59">59</th><td>           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="95MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="95MRI">MRI</dfn>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14GCNRegPressure15higherOccupancyERKNS_12GCNSubtargetERKS0_" title='llvm::GCNRegPressure::higherOccupancy' data-ref="_ZNK4llvm14GCNRegPressure15higherOccupancyERKNS_12GCNSubtargetERKS0_">higherOccupancy</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="96ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="96ST">ST</dfn>, <em>const</em> <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a>&amp; <dfn class="local col7 decl" id="97O" title='O' data-type='const llvm::GCNRegPressure &amp;' data-ref="97O">O</dfn>) <em>const</em> {</td></tr>
<tr><th id="62">62</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col6 ref" href="#96ST" title='ST' data-ref="96ST">ST</a>) &gt; <a class="local col7 ref" href="#97O" title='O' data-ref="97O">O</a>.<a class="member" href="#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="local col6 ref" href="#96ST" title='ST' data-ref="96ST">ST</a>);</td></tr>
<tr><th id="63">63</th><td>  }</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j" title='llvm::GCNRegPressure::less' data-ref="_ZNK4llvm14GCNRegPressure4lessERKNS_12GCNSubtargetERKS0_j">less</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="98ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="98ST">ST</dfn>, <em>const</em> <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a>&amp; <dfn class="local col9 decl" id="99O" title='O' data-type='const llvm::GCNRegPressure &amp;' data-ref="99O">O</dfn>,</td></tr>
<tr><th id="66">66</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="100MaxOccupancy" title='MaxOccupancy' data-type='unsigned int' data-ref="100MaxOccupancy">MaxOccupancy</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>()) <em>const</em>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14GCNRegPressureeqERKS0_" title='llvm::GCNRegPressure::operator==' data-ref="_ZNK4llvm14GCNRegPressureeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> &amp;<dfn class="local col1 decl" id="101O" title='O' data-type='const llvm::GCNRegPressure &amp;' data-ref="101O">O</dfn>) <em>const</em> {</td></tr>
<tr><th id="69">69</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt5equalT_S_T0_" title='std::equal' data-ref="_ZSt5equalT_S_T0_">equal</a>(&amp;<a class="member" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<var>0</var>], &amp;<a class="member" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="enum" href="#llvm::GCNRegPressure::RegKind::TOTAL_KINDS" title='llvm::GCNRegPressure::RegKind::TOTAL_KINDS' data-ref="llvm::GCNRegPressure::RegKind::TOTAL_KINDS">TOTAL_KINDS</a>], <a class="local col1 ref" href="#101O" title='O' data-ref="101O">O</a>.<a class="member" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>);</td></tr>
<tr><th id="70">70</th><td>  }</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14GCNRegPressureneERKS0_" title='llvm::GCNRegPressure::operator!=' data-ref="_ZNK4llvm14GCNRegPressureneERKS0_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> &amp;<dfn class="local col2 decl" id="102O" title='O' data-type='const llvm::GCNRegPressure &amp;' data-ref="102O">O</dfn>) <em>const</em> {</td></tr>
<tr><th id="73">73</th><td>    <b>return</b> !(*<b>this</b> <a class="member" href="#_ZNK4llvm14GCNRegPressureeqERKS0_" title='llvm::GCNRegPressure::operator==' data-ref="_ZNK4llvm14GCNRegPressureeqERKS0_">==</a> <a class="local col2 ref" href="#102O" title='O' data-ref="102O">O</a>);</td></tr>
<tr><th id="74">74</th><td>  }</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="103OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="103OS">OS</dfn>, <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="local col4 decl" id="104ST" title='ST' data-type='const llvm::GCNSubtarget *' data-ref="104ST">ST</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="77">77</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm14GCNRegPressure4dumpEv" title='llvm::GCNRegPressure::dump' data-ref="_ZNK4llvm14GCNRegPressure4dumpEv">dump</dfn>() <em>const</em> { <a class="member" href="#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>); }</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><b>private</b>:</td></tr>
<tr><th id="80">80</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</dfn>[<a class="enum" href="#llvm::GCNRegPressure::RegKind::TOTAL_KINDS" title='llvm::GCNRegPressure::RegKind::TOTAL_KINDS' data-ref="llvm::GCNRegPressure::RegKind::TOTAL_KINDS">TOTAL_KINDS</a>];</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl" id="_ZN4llvm14GCNRegPressure10getRegKindEjRKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::getRegKind' data-ref="_ZN4llvm14GCNRegPressure10getRegKindEjRKNS_19MachineRegisterInfoE">getRegKind</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="105Reg" title='Reg' data-type='unsigned int' data-ref="105Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="106MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="106MRI">MRI</dfn>);</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <b>friend</b> <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> <a class="decl" href="#_ZN4llvm3maxERKNS_14GCNRegPressureES2_" title='llvm::max' data-ref="_ZN4llvm3maxERKNS_14GCNRegPressureES2_">max</a>(<em>const</em> <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> &amp;<dfn class="local col7 decl" id="107P1" title='P1' data-type='const llvm::GCNRegPressure &amp;' data-ref="107P1">P1</dfn>,</td></tr>
<tr><th id="85">85</th><td>                            <em>const</em> <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> &amp;<dfn class="local col8 decl" id="108P2" title='P2' data-type='const llvm::GCNRegPressure &amp;' data-ref="108P2">P2</dfn>);</td></tr>
<tr><th id="86">86</th><td>};</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><b>inline</b> <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> <dfn class="decl def" id="_ZN4llvm3maxERKNS_14GCNRegPressureES2_" title='llvm::max' data-ref="_ZN4llvm3maxERKNS_14GCNRegPressureES2_">max</dfn>(<em>const</em> <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> &amp;<dfn class="local col9 decl" id="109P1" title='P1' data-type='const llvm::GCNRegPressure &amp;' data-ref="109P1">P1</dfn>, <em>const</em> <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> &amp;<dfn class="local col0 decl" id="110P2" title='P2' data-type='const llvm::GCNRegPressure &amp;' data-ref="110P2">P2</dfn>) {</td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> <a class="ref fake" href="#_ZN4llvm14GCNRegPressureC1Ev" title='llvm::GCNRegPressure::GCNRegPressure' data-ref="_ZN4llvm14GCNRegPressureC1Ev"></a><dfn class="local col1 decl" id="111Res" title='Res' data-type='llvm::GCNRegPressure' data-ref="111Res">Res</dfn>;</td></tr>
<tr><th id="90">90</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="112I" title='I' data-type='unsigned int' data-ref="112I">I</dfn> = <var>0</var>; <a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a> &lt; <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a>::<a class="enum" href="#llvm::GCNRegPressure::RegKind::TOTAL_KINDS" title='llvm::GCNRegPressure::RegKind::TOTAL_KINDS' data-ref="llvm::GCNRegPressure::RegKind::TOTAL_KINDS">TOTAL_KINDS</a>; ++<a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a>)</td></tr>
<tr><th id="91">91</th><td>    <a class="local col1 ref" href="#111Res" title='Res' data-ref="111Res">Res</a>.<a class="ref" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a>] = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col9 ref" href="#109P1" title='P1' data-ref="109P1">P1</a>.<a class="ref" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a>], <a class="local col0 ref" href="#110P2" title='P2' data-ref="110P2">P2</a>.<a class="ref" href="#llvm::GCNRegPressure::Value" title='llvm::GCNRegPressure::Value' data-ref="llvm::GCNRegPressure::Value">Value</a>[<a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a>]);</td></tr>
<tr><th id="92">92</th><td>  <b>return</b> <a class="local col1 ref" href="#111Res" title='Res' data-ref="111Res">Res</a>;</td></tr>
<tr><th id="93">93</th><td>}</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><b>class</b> <dfn class="type def" id="llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</dfn> {</td></tr>
<tr><th id="96">96</th><td><b>public</b>:</td></tr>
<tr><th id="97">97</th><td>  <b>using</b> <dfn class="typedef" id="llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt;;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><b>protected</b>:</td></tr>
<tr><th id="100">100</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="decl" id="llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS">LIS</dfn>;</td></tr>
<tr><th id="101">101</th><td>  <a class="typedef" href="#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> <dfn class="decl" id="llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="102">102</th><td>  <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> <dfn class="decl" id="llvm::GCNRPTracker::CurPressure" title='llvm::GCNRPTracker::CurPressure' data-ref="llvm::GCNRPTracker::CurPressure">CurPressure</dfn>, <dfn class="decl" id="llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</dfn>;</td></tr>
<tr><th id="103">103</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI">LastTrackedMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="104">104</th><td>  <em>mutable</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl" id="llvm::GCNRPTracker::MRI" title='llvm::GCNRPTracker::MRI' data-ref="llvm::GCNRPTracker::MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <dfn class="decl def" id="_ZN4llvm12GCNRPTrackerC1ERKNS_13LiveIntervalsE" title='llvm::GCNRPTracker::GCNRPTracker' data-ref="_ZN4llvm12GCNRPTrackerC1ERKNS_13LiveIntervalsE">GCNRPTracker</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col3 decl" id="113LIS_" title='LIS_' data-type='const llvm::LiveIntervals &amp;' data-ref="113LIS_">LIS_</dfn>) : <a class="member" href="#llvm::GCNRPTracker::LIS" title='llvm::GCNRPTracker::LIS' data-ref="llvm::GCNRPTracker::LIS">LIS</a>(<a class="local col3 ref" href="#113LIS_" title='LIS_' data-ref="113LIS_">LIS_</a>) {}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb" title='llvm::GCNRPTracker::reset' data-ref="_ZN4llvm12GCNRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEEb">reset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="114MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="114MI">MI</dfn>, <em>const</em> <a class="typedef" href="#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> *<dfn class="local col5 decl" id="115LiveRegsCopy" title='LiveRegsCopy' data-type='const LiveRegSet *' data-ref="115LiveRegsCopy">LiveRegsCopy</dfn>,</td></tr>
<tr><th id="109">109</th><td>             <em>bool</em> <dfn class="local col6 decl" id="116After" title='After' data-type='bool' data-ref="116After">After</dfn>);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><b>public</b>:</td></tr>
<tr><th id="112">112</th><td>  <i>// live regs for the current state</i></td></tr>
<tr><th id="113">113</th><td>  <em>const</em> <b>decltype</b>(<a class="member" href="#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a>) &amp;<dfn class="decl def" id="_ZNK4llvm12GCNRPTracker11getLiveRegsEv" title='llvm::GCNRPTracker::getLiveRegs' data-ref="_ZNK4llvm12GCNRPTracker11getLiveRegsEv">getLiveRegs</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a>; }</td></tr>
<tr><th id="114">114</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl def" id="_ZNK4llvm12GCNRPTracker16getLastTrackedMIEv" title='llvm::GCNRPTracker::getLastTrackedMI' data-ref="_ZNK4llvm12GCNRPTracker16getLastTrackedMIEv">getLastTrackedMI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::GCNRPTracker::LastTrackedMI" title='llvm::GCNRPTracker::LastTrackedMI' data-ref="llvm::GCNRPTracker::LastTrackedMI">LastTrackedMI</a>; }</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12GCNRPTracker16clearMaxPressureEv" title='llvm::GCNRPTracker::clearMaxPressure' data-ref="_ZN4llvm12GCNRPTracker16clearMaxPressureEv">clearMaxPressure</dfn>() { <a class="member" href="#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</a>.<a class="ref" href="#_ZN4llvm14GCNRegPressure5clearEv" title='llvm::GCNRegPressure::clear' data-ref="_ZN4llvm14GCNRegPressure5clearEv">clear</a>(); }</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i>// returns MaxPressure, resetting it</i></td></tr>
<tr><th id="119">119</th><td>  <b>decltype</b>(<a class="member" href="#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</a>) <dfn class="decl def" id="_ZN4llvm12GCNRPTracker15moveMaxPressureEv" title='llvm::GCNRPTracker::moveMaxPressure' data-ref="_ZN4llvm12GCNRPTracker15moveMaxPressureEv">moveMaxPressure</dfn>() {</td></tr>
<tr><th id="120">120</th><td>    <em>auto</em> <dfn class="local col7 decl" id="117Res" title='Res' data-type='llvm::GCNRegPressure' data-ref="117Res">Res</dfn> = <a class="ref fake" href="#28" title='llvm::GCNRegPressure::GCNRegPressure' data-ref="_ZN4llvm14GCNRegPressureC1ERKS0_"></a><a class="member" href="#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</a>;</td></tr>
<tr><th id="121">121</th><td>    <a class="member" href="#llvm::GCNRPTracker::MaxPressure" title='llvm::GCNRPTracker::MaxPressure' data-ref="llvm::GCNRPTracker::MaxPressure">MaxPressure</a>.<a class="ref" href="#_ZN4llvm14GCNRegPressure5clearEv" title='llvm::GCNRegPressure::clear' data-ref="_ZN4llvm14GCNRegPressure5clearEv">clear</a>();</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> <a class="local col7 ref" href="#117Res" title='Res' data-ref="117Res">Res</a>;</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <b>decltype</b>(<a class="member" href="#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a>) <dfn class="decl def" id="_ZN4llvm12GCNRPTracker12moveLiveRegsEv" title='llvm::GCNRPTracker::moveLiveRegs' data-ref="_ZN4llvm12GCNRPTracker12moveLiveRegsEv">moveLiveRegs</dfn>() {</td></tr>
<tr><th id="126">126</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1EONS_8DenseMapIT_T0_T1_T2_EE" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1EONS_8DenseMapIT_T0_T1_T2_EE"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="member" href="#llvm::GCNRPTracker::LiveRegs" title='llvm::GCNRPTracker::LiveRegs' data-ref="llvm::GCNRPTracker::LiveRegs">LiveRegs</a></span>);</td></tr>
<tr><th id="127">127</th><td>  }</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm12GCNRPTracker13printLiveRegsERNS_11raw_ostreamERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS4_EEEERKNS_19MachineRegisterInfoE" title='llvm::GCNRPTracker::printLiveRegs' data-ref="_ZN4llvm12GCNRPTracker13printLiveRegsERNS_11raw_ostreamERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS4_EEEERKNS_19MachineRegisterInfoE">printLiveRegs</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="118OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="118OS">OS</dfn>, <em>const</em> <a class="typedef" href="#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a>&amp; <dfn class="local col9 decl" id="119LiveRegs" title='LiveRegs' data-type='const LiveRegSet &amp;' data-ref="119LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="130">130</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="120MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="120MRI">MRI</dfn>);</td></tr>
<tr><th id="131">131</th><td>};</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><b>class</b> <dfn class="type def" id="llvm::GCNUpwardRPTracker" title='llvm::GCNUpwardRPTracker' data-ref="llvm::GCNUpwardRPTracker">GCNUpwardRPTracker</dfn> : <b>public</b> <a class="type" href="#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a> {</td></tr>
<tr><th id="134">134</th><td><b>public</b>:</td></tr>
<tr><th id="135">135</th><td>  <dfn class="decl def" id="_ZN4llvm18GCNUpwardRPTrackerC1ERKNS_13LiveIntervalsE" title='llvm::GCNUpwardRPTracker::GCNUpwardRPTracker' data-ref="_ZN4llvm18GCNUpwardRPTrackerC1ERKNS_13LiveIntervalsE">GCNUpwardRPTracker</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col1 decl" id="121LIS_" title='LIS_' data-type='const llvm::LiveIntervals &amp;' data-ref="121LIS_">LIS_</dfn>) : <a class="type" href="#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a><a class="ref" href="#_ZN4llvm12GCNRPTrackerC1ERKNS_13LiveIntervalsE" title='llvm::GCNRPTracker::GCNRPTracker' data-ref="_ZN4llvm12GCNRPTrackerC1ERKNS_13LiveIntervalsE">(</a><a class="local col1 ref" href="#121LIS_" title='LIS_' data-ref="121LIS_">LIS_</a>) {}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i>// reset tracker to the point just below MI</i></td></tr>
<tr><th id="138">138</th><td><i>  // filling live regs upon this point using LIS</i></td></tr>
<tr><th id="139">139</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNUpwardRPTracker::reset' data-ref="_ZN4llvm18GCNUpwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="122MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="122MI">MI</dfn>, <em>const</em> <a class="typedef" href="#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> *<dfn class="local col3 decl" id="123LiveRegs" title='LiveRegs' data-type='const LiveRegSet *' data-ref="123LiveRegs">LiveRegs</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <i>// move to the state just above the MI</i></td></tr>
<tr><th id="142">142</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE" title='llvm::GCNUpwardRPTracker::recede' data-ref="_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE">recede</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="124MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="124MI">MI</dfn>);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// checks whether the tracker's state after receding MI corresponds</i></td></tr>
<tr><th id="145">145</th><td><i>  // to reported by LIS</i></td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18GCNUpwardRPTracker7isValidEv" title='llvm::GCNUpwardRPTracker::isValid' data-ref="_ZNK4llvm18GCNUpwardRPTracker7isValidEv">isValid</dfn>() <em>const</em>;</td></tr>
<tr><th id="147">147</th><td>};</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><b>class</b> <dfn class="type def" id="llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</dfn> : <b>public</b> <a class="type" href="#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a> {</td></tr>
<tr><th id="150">150</th><td>  <i>// Last position of reset or advanceBeforeNext</i></td></tr>
<tr><th id="151">151</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="decl" id="llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</dfn>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="decl" id="llvm::GCNDownwardRPTracker::MBBEnd" title='llvm::GCNDownwardRPTracker::MBBEnd' data-ref="llvm::GCNDownwardRPTracker::MBBEnd">MBBEnd</dfn>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><b>public</b>:</td></tr>
<tr><th id="156">156</th><td>  <dfn class="decl def" id="_ZN4llvm20GCNDownwardRPTrackerC1ERKNS_13LiveIntervalsE" title='llvm::GCNDownwardRPTracker::GCNDownwardRPTracker' data-ref="_ZN4llvm20GCNDownwardRPTrackerC1ERKNS_13LiveIntervalsE">GCNDownwardRPTracker</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col5 decl" id="125LIS_" title='LIS_' data-type='const llvm::LiveIntervals &amp;' data-ref="125LIS_">LIS_</dfn>) : <a class="type" href="#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a><a class="ref" href="#_ZN4llvm12GCNRPTrackerC1ERKNS_13LiveIntervalsE" title='llvm::GCNRPTracker::GCNRPTracker' data-ref="_ZN4llvm12GCNRPTrackerC1ERKNS_13LiveIntervalsE">(</a><a class="local col5 ref" href="#125LIS_" title='LIS_' data-ref="125LIS_">LIS_</a>) {}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm20GCNDownwardRPTracker7getNextEv" title='llvm::GCNDownwardRPTracker::getNext' data-ref="_ZNK4llvm20GCNDownwardRPTracker7getNextEv">getNext</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member" href="#llvm::GCNDownwardRPTracker::NextMI" title='llvm::GCNDownwardRPTracker::NextMI' data-ref="llvm::GCNDownwardRPTracker::NextMI">NextMI</a>; }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i>// Reset tracker to the point before the MI</i></td></tr>
<tr><th id="161">161</th><td><i>  // filling live regs upon this point using LIS.</i></td></tr>
<tr><th id="162">162</th><td><i>  // Returns false if block is empty except debug values.</i></td></tr>
<tr><th id="163">163</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNDownwardRPTracker::reset' data-ref="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="126MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="126MI">MI</dfn>, <em>const</em> <a class="typedef" href="#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> *<dfn class="local col7 decl" id="127LiveRegs" title='LiveRegs' data-type='const LiveRegSet *' data-ref="127LiveRegs">LiveRegs</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i>// Move to the state right before the next MI. Returns false if reached</i></td></tr>
<tr><th id="166">166</th><td><i>  // end of the block.</i></td></tr>
<tr><th id="167">167</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv" title='llvm::GCNDownwardRPTracker::advanceBeforeNext' data-ref="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv">advanceBeforeNext</dfn>();</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i>// Move to the state at the MI, advanceBeforeNext has to be called first.</i></td></tr>
<tr><th id="170">170</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv" title='llvm::GCNDownwardRPTracker::advanceToNext' data-ref="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv">advanceToNext</dfn>();</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <i>// Move to the state at the next MI. Returns false if reached end of block.</i></td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm20GCNDownwardRPTracker7advanceEv" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceEv">advance</dfn>();</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Advance instructions until before End.</i></td></tr>
<tr><th id="176">176</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">advance</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="128End" title='End' data-type='MachineBasicBlock::const_iterator' data-ref="128End">End</dfn>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i>// Reset to Begin and advance to End.</i></td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES4_PKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoI1923082" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES4_PKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoI1923082">advance</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="129Begin" title='Begin' data-type='MachineBasicBlock::const_iterator' data-ref="129Begin">Begin</dfn>,</td></tr>
<tr><th id="180">180</th><td>               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col0 decl" id="130End" title='End' data-type='MachineBasicBlock::const_iterator' data-ref="130End">End</dfn>,</td></tr>
<tr><th id="181">181</th><td>               <em>const</em> <a class="typedef" href="#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> *<dfn class="local col1 decl" id="131LiveRegsCopy" title='LiveRegsCopy' data-type='const LiveRegSet *' data-ref="131LiveRegsCopy">LiveRegsCopy</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="182">182</th><td>};</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveLaneMask' data-ref="_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveLaneMask</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="132Reg" title='Reg' data-type='unsigned int' data-ref="132Reg">Reg</dfn>,</td></tr>
<tr><th id="185">185</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="133SI" title='SI' data-type='llvm::SlotIndex' data-ref="133SI">SI</dfn>,</td></tr>
<tr><th id="186">186</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col4 decl" id="134LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="134LIS">LIS</dfn>,</td></tr>
<tr><th id="187">187</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="135MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="135MRI">MRI</dfn>);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><a class="type" href="#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> <dfn class="decl" id="_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveRegs' data-ref="_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveRegs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="136SI" title='SI' data-type='llvm::SlotIndex' data-ref="136SI">SI</dfn>,</td></tr>
<tr><th id="190">190</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col7 decl" id="137LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="137LIS">LIS</dfn>,</td></tr>
<tr><th id="191">191</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="138MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="138MRI">MRI</dfn>);</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><b>inline</b> <a class="type" href="#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> <dfn class="decl def" id="_ZN4llvm16getLiveRegsAfterERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::getLiveRegsAfter' data-ref="_ZN4llvm16getLiveRegsAfterERKNS_12MachineInstrERKNS_13LiveIntervalsE">getLiveRegsAfter</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="139MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="139MI">MI</dfn>,</td></tr>
<tr><th id="194">194</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col0 decl" id="140LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="140LIS">LIS</dfn>) {</td></tr>
<tr><th id="195">195</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveRegs' data-ref="_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveRegs</a>(<a class="local col0 ref" href="#140LIS" title='LIS' data-ref="140LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getDeadSlotEv" title='llvm::SlotIndex::getDeadSlot' data-ref="_ZNK4llvm9SlotIndex11getDeadSlotEv">getDeadSlot</a>(), <a class="local col0 ref" href="#140LIS" title='LIS' data-ref="140LIS">LIS</a>,</td></tr>
<tr><th id="196">196</th><td>                     <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>());</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><b>inline</b> <a class="type" href="#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="typedef" href="#llvm::GCNRPTracker::LiveRegSet" title='llvm::GCNRPTracker::LiveRegSet' data-type='DenseMap&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="llvm::GCNRPTracker::LiveRegSet">LiveRegSet</a> <dfn class="decl def" id="_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::getLiveRegsBefore' data-ref="_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE">getLiveRegsBefore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="141MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="141MI">MI</dfn>,</td></tr>
<tr><th id="200">200</th><td>                                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col2 decl" id="142LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="142LIS">LIS</dfn>) {</td></tr>
<tr><th id="201">201</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::getLiveRegs' data-ref="_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">getLiveRegs</a>(<a class="local col2 ref" href="#142LIS" title='LIS' data-ref="142LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>(), <a class="local col2 ref" href="#142LIS" title='LIS' data-ref="142LIS">LIS</a>,</td></tr>
<tr><th id="202">202</th><td>                     <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>());</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><b>template</b> &lt;<b>typename</b> Range&gt;</td></tr>
<tr><th id="206">206</th><td><a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> <dfn class="decl def" id="_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_" title='llvm::getRegPressure' data-ref="_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_">getRegPressure</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="143MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="143MRI">MRI</dfn>,</td></tr>
<tr><th id="207">207</th><td>                              Range &amp;&amp;<dfn class="local col4 decl" id="144LiveRegs" title='LiveRegs' data-type='Range &amp;&amp;' data-ref="144LiveRegs">LiveRegs</dfn>) {</td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> <a class="ref fake" href="#_ZN4llvm14GCNRegPressureC1Ev" title='llvm::GCNRegPressure::GCNRegPressure' data-ref="_ZN4llvm14GCNRegPressureC1Ev"></a><dfn class="local col5 decl" id="145Res" title='Res' data-type='llvm::GCNRegPressure' data-ref="145Res">Res</dfn>;</td></tr>
<tr><th id="209">209</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="146RM" title='RM' data-type='const auto &amp;' data-ref="146RM">RM</dfn> : <a class="local col4 ref" href="#144LiveRegs" title='LiveRegs' data-ref="144LiveRegs">LiveRegs</a>)</td></tr>
<tr><th id="210">210</th><td>    <a class="local col5 ref" href="#145Res" title='Res' data-ref="145Res">Res</a>.<a class="ref" href="#_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE" title='llvm::GCNRegPressure::inc' data-ref="_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE">inc</a>(<a class="local col6 ref" href="#146RM" title='RM' data-ref="146RM">RM</a>.first, <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>(), <a class="local col6 ref" href="#146RM" title='RM' data-ref="146RM">RM</a>.second, <a class="local col3 ref" href="#143MRI" title='MRI' data-ref="143MRI">MRI</a>);</td></tr>
<tr><th id="211">211</th><td>  <b>return</b> <a class="local col5 ref" href="#145Res" title='Res' data-ref="145Res">Res</a>;</td></tr>
<tr><th id="212">212</th><td>}</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm12printLivesAtENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE" title='llvm::printLivesAt' data-ref="_ZN4llvm12printLivesAtENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE">printLivesAt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col7 decl" id="147SI" title='SI' data-type='llvm::SlotIndex' data-ref="147SI">SI</dfn>,</td></tr>
<tr><th id="215">215</th><td>                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col8 decl" id="148LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="148LIS">LIS</dfn>,</td></tr>
<tr><th id="216">216</th><td>                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="149MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="149MRI">MRI</dfn>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#<span data-ppcond="9">endif</span> // LLVM_LIB_TARGET_AMDGPU_GCNREGPRESSURE_H</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUTargetMachine.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
