#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 10 13:28:25 2020
# Process ID: 16736
# Current directory: E:/Academic/HDL/HDL_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18168 E:\Academic\HDL\HDL_Project\HDL_Averaging_Filter.xpr
# Log file: E:/Academic/HDL/HDL_Project/vivado.log
# Journal file: E:/Academic/HDL/HDL_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.xpr
INFO: [Project 1-313] Project file moved from 'E:/Academic/HDL/HDL_Averaging_Filter' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 910.203 ; gain = 215.020
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips input_output_ram]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Coe_File' from 'no_coe_file_loaded' to 'no_coe_file_loaded' has been ignored for IP 'input_output_ram'
generate_target all [get_files  E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/input_output_ram/input_output_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'input_output_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'input_output_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_output_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'input_output_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'input_output_ram'...
export_ip_user_files -of_objects [get_files E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/input_output_ram/input_output_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/input_output_ram/input_output_ram.xci] -directory E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files/sim_scripts -ip_user_files_dir E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files -ipstatic_source_dir E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/modelsim} {questa=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/questa} {riviera=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/riviera} {activehdl=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips padded_image_ram]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Coe_File' from 'no_coe_file_loaded' to 'no_coe_file_loaded' has been ignored for IP 'padded_image_ram'
generate_target all [get_files  E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/padded_image_ram/padded_image_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'padded_image_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'padded_image_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'padded_image_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'padded_image_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'padded_image_ram'...
export_ip_user_files -of_objects [get_files E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/padded_image_ram/padded_image_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/ip/padded_image_ram/padded_image_ram.xci] -directory E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files/sim_scripts -ip_user_files_dir E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files -ipstatic_source_dir E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/modelsim} {questa=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/questa} {riviera=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/riviera} {activehdl=E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -fileset constrs_1 -norecurse E:/Academic/HDL/HDL_Averaging_Filter_BoardTested.xpr/HDL_Averaging_Filter/HDL_Averaging_Filter.srcs/constrs_1/new/Basys3.xdc
import_files -fileset constrs_1 E:/Academic/HDL/HDL_Averaging_Filter_BoardTested.xpr/HDL_Averaging_Filter/HDL_Averaging_Filter.srcs/constrs_1/new/Basys3.xdc
set_property top control_unit_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'control_unit_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.sim/sim_1/behav/xsim/input_output_ram_data.coe'
INFO: [SIM-utils-43] Exported 'E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.sim/sim_1/behav/xsim/padded_image_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj control_unit_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sources_1/imports/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.srcs/sim_1/imports/new/control_unit_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.sim/sim_1/behav/xsim'
"xelab -wto ccdf379727fe4932bb326a01d57c67eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot control_unit_test_behav xil_defaultlib.control_unit_test -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ccdf379727fe4932bb326a01d57c67eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot control_unit_test_behav xil_defaultlib.control_unit_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_test
Built simulation snapshot control_unit_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.sim/sim_1/behav/xsim/xsim.dir/control_unit_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.sim/sim_1/behav/xsim/xsim.dir/control_unit_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep 10 13:39:17 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 10 13:39:17 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "control_unit_test_behav -key {Behavioral:sim_1:Functional:control_unit_test} -tclbatch {control_unit_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source control_unit_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'control_unit_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1036.398 ; gain = 22.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.398 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 10 13:40:30 2020] Launched synth_1...
Run output will be captured here: E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.runs/synth_1/runme.log
[Thu Sep 10 13:40:30 2020] Launched impl_1...
Run output will be captured here: E:/Academic/HDL/HDL_Project/HDL_Averaging_Filter.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_project
