$comment
	File created using the following command:
		vcd file TP2_E5.msim.vcd -direction
$end
$date
	Thu May 21 18:31:37 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module TP2_E5_vlg_vec_tst $end
$var reg 1 ! CY $end
$var reg 3 " Jmp_Bits [2:0] $end
$var reg 16 # W [15:0] $end
$var wire 1 $ PreLoad $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + PreLoad~output_o $end
$var wire 1 , Jmp_Bits[2]~input_o $end
$var wire 1 - W[15]~input_o $end
$var wire 1 . W[14]~input_o $end
$var wire 1 / W[13]~input_o $end
$var wire 1 0 W[12]~input_o $end
$var wire 1 1 inst|inst~0_combout $end
$var wire 1 2 W[11]~input_o $end
$var wire 1 3 W[10]~input_o $end
$var wire 1 4 W[9]~input_o $end
$var wire 1 5 W[8]~input_o $end
$var wire 1 6 inst|inst~1_combout $end
$var wire 1 7 W[7]~input_o $end
$var wire 1 8 W[6]~input_o $end
$var wire 1 9 W[5]~input_o $end
$var wire 1 : W[4]~input_o $end
$var wire 1 ; inst|inst~2_combout $end
$var wire 1 < W[3]~input_o $end
$var wire 1 = W[2]~input_o $end
$var wire 1 > W[1]~input_o $end
$var wire 1 ? W[0]~input_o $end
$var wire 1 @ inst|inst~3_combout $end
$var wire 1 A inst|inst~4_combout $end
$var wire 1 B Jmp_Bits[1]~input_o $end
$var wire 1 C CY~input_o $end
$var wire 1 D Jmp_Bits[0]~input_o $end
$var wire 1 E inst|inst~5_combout $end
$var wire 1 F inst|inst~6_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b101 "
b1000000 #
0$
0%
1&
x'
1(
1)
1*
0+
1,
0-
0.
0/
00
01
02
03
04
05
06
07
18
09
0:
1;
0<
0=
0>
0?
0@
1A
0B
0C
1D
1E
0F
$end
#1000000
