

================================================================
== Vivado HLS Report for 'mandel_calc'
================================================================
* Date:           Mon Mar  4 15:02:34 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mandelbrotHLS
* Solution:       AXI
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.097|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |   22|  1376278|   22|  1376278|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_pretest_fu_187  |pretest  |   19|   19|   19|   19|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------------+-----+---------+----------+-----------+-----------+-----------+----------+
        |                    |    Latency    | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     | min |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+-----+---------+----------+-----------+-----------+-----------+----------+
        |- mandel_calc_loop  |    0|  1376255|        21|          -|          -| 0 ~ 65535 |    no    |
        +--------------------+-----+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    859|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     20|    1506|   1147|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    485|
|Register         |        -|      -|     638|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     20|    2144|   2491|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      8|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |calc_mul_40s_40s_cud_U8  |calc_mul_40s_40s_cud  |        0|      5|  281|    19|
    |calc_mul_40s_41s_dEe_U7  |calc_mul_40s_41s_dEe  |        0|      5|  287|    19|
    |grp_pretest_fu_187       |pretest               |        0|     10|  938|  1109|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|     20| 1506|  1147|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_742_p2                    |     +    |      0|  0|  48|          41|          41|
    |grp_fu_914_p2                    |     +    |      0|  0|  88|          81|          81|
    |iter_1_fu_389_p2                 |     +    |      0|  0|  23|          16|           1|
    |ret_V_11_fu_753_p2               |     -    |      0|  0|  48|          41|          41|
    |ap_condition_944                 |    and   |      0|  0|   2|           1|           1|
    |brmerge1001_demorgan_fu_519_p2   |    and   |      0|  0|   2|           1|           1|
    |brmerge1008_demorgan_fu_558_p2   |    and   |      0|  0|   2|           1|           1|
    |brmerge1021_demorgan_fu_1072_p2  |    and   |      0|  0|   2|           1|           1|
    |carry_4_fu_409_p2                |    and   |      0|  0|   2|           1|           1|
    |carry_6_fu_448_p2                |    and   |      0|  0|   2|           1|           1|
    |carry_8_fu_1016_p2               |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_1169_p2               |    and   |      0|  0|   2|           1|           1|
    |overflow_3_fu_675_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_4_fu_839_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_5_fu_1103_p2            |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_589_p2               |    and   |      0|  0|   2|           1|           1|
    |p_6_fu_546_p2                    |    and   |      0|  0|   2|           1|           1|
    |p_9_fu_1058_p2                   |    and   |      0|  0|   2|           1|           1|
    |p_s_fu_436_p2                    |    and   |      0|  0|   2|           1|           1|
    |phitmp996_demorgan_fu_655_p2     |    and   |      0|  0|   2|           1|           1|
    |phitmp997_demorgan_fu_569_p2     |    and   |      0|  0|   2|           1|           1|
    |phitmp_demorgan_fu_1083_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp_15_fu_379_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp_18_fu_489_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp_24_fu_986_p2                 |    and   |      0|  0|   2|           1|           1|
    |underflow_4_fu_692_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_5_fu_863_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_6_fu_1120_p2           |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_606_p2              |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_3_fu_334_p2      |   icmp   |      0|  0|  11|           5|           2|
    |Range1_all_ones_4_fu_1035_p2     |   icmp   |      0|  0|  11|           6|           2|
    |Range1_all_ones_fu_314_p2        |   icmp   |      0|  0|  11|           5|           2|
    |Range1_all_zeros_2_fu_339_p2     |   icmp   |      0|  0|  11|           5|           1|
    |Range1_all_zeros_3_fu_1040_p2    |   icmp   |      0|  0|  11|           6|           1|
    |Range1_all_zeros_fu_319_p2       |   icmp   |      0|  0|  11|           5|           1|
    |Range2_all_ones_2_fu_329_p2      |   icmp   |      0|  0|   9|           4|           2|
    |Range2_all_ones_3_fu_1030_p2     |   icmp   |      0|  0|  11|           5|           2|
    |Range2_all_ones_fu_309_p2        |   icmp   |      0|  0|   9|           4|           2|
    |grp_fu_926_p2                    |   icmp   |      0|  0|  21|          34|           1|
    |p_not1_fu_851_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |p_not9_fu_821_p2                 |   icmp   |      0|  0|   8|           2|           1|
    |r_5_fu_324_p2                    |   icmp   |      0|  0|  21|          34|           1|
    |tmp_22_fu_748_p2                 |   icmp   |      0|  0|  24|          41|          38|
    |tmp_28_fu_904_p2                 |   icmp   |      0|  0|  21|          40|          40|
    |tmp_29_fu_1164_p2                |   icmp   |      0|  0|  21|          40|          40|
    |tmp_s_fu_209_p2                  |   icmp   |      0|  0|  13|          16|          16|
    |brmerge1_fu_665_p2               |    or    |      0|  0|   2|           1|           1|
    |brmerge2_fu_697_p2               |    or    |      0|  0|   2|           1|           1|
    |brmerge3_fu_827_p2               |    or    |      0|  0|   2|           1|           1|
    |brmerge4_fu_857_p2               |    or    |      0|  0|   2|           1|           1|
    |brmerge5_fu_869_p2               |    or    |      0|  0|   2|           1|           1|
    |brmerge6_fu_878_p2               |    or    |      0|  0|   2|           1|           1|
    |brmerge7_fu_1093_p2              |    or    |      0|  0|   2|           1|           1|
    |brmerge8_fu_1125_p2              |    or    |      0|  0|   2|           1|           1|
    |brmerge9_fu_611_p2               |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_579_p2                |    or    |      0|  0|   2|           1|           1|
    |p_1035_not_fu_622_p2             |    or    |      0|  0|   2|           1|           1|
    |p_1036_not_fu_708_p2             |    or    |      0|  0|   2|           1|           1|
    |p_1037_not_fu_1136_p2            |    or    |      0|  0|   2|           1|           1|
    |r_assign_3_fu_477_p2             |    or    |      0|  0|   2|           1|           1|
    |r_assign_5_fu_974_p2             |    or    |      0|  0|   2|           1|           1|
    |r_fu_367_p2                      |    or    |      0|  0|   2|           1|           1|
    |tmp1_demorgan_fu_595_p2          |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_617_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp3_demorgan_fu_681_p2          |    or    |      0|  0|   2|           1|           1|
    |tmp4_fu_703_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp5_demorgan_fu_1109_p2         |    or    |      0|  0|   2|           1|           1|
    |tmp6_fu_1131_p2                  |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_3_fu_551_p3         |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_4_fu_1064_p3        |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_fu_441_p3           |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_2_fu_650_p3        |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_3_fu_1149_p3       |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_564_p3          |  select  |      0|  0|   2|           1|           1|
    |grp_fu_1078_p3                   |  select  |      0|  0|  41|           1|          41|
    |grp_fu_1156_p3                   |  select  |      0|  0|  40|           1|          40|
    |grp_fu_883_p3                    |  select  |      0|  0|  40|           1|          39|
    |p_7_fu_721_p3                    |  select  |      0|  0|  41|           1|          41|
    |p_Val2_11_fu_728_p3              |  select  |      0|  0|  40|           1|          40|
    |p_mux4_fu_1142_p3                |  select  |      0|  0|  40|           1|          39|
    |x_V_fu_890_p3                    |  select  |      0|  0|  40|           1|          40|
    |grp_fu_1052_p2                   |    xor   |      0|  0|   2|           1|           2|
    |p_1029_not_fu_873_p2             |    xor   |      0|  0|   2|           1|           2|
    |p_not2_fu_1087_p2                |    xor   |      0|  0|   2|           1|           2|
    |p_not7_fu_659_p2                 |    xor   |      0|  0|   2|           1|           2|
    |p_not_fu_573_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_513_p2                   |    xor   |      0|  0|   2|           1|           2|
    |rev6_fu_430_p2                   |    xor   |      0|  0|   2|           1|           2|
    |rev7_fu_540_p2                   |    xor   |      0|  0|   2|           1|           2|
    |rev9_fu_1010_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp1_fu_600_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp3_fu_686_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp5_fu_1114_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_17_fu_584_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_21_fu_670_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_23_fu_403_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_27_fu_1098_p2                |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 859|         509|         683|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  117|         25|    1|         25|
    |ap_phi_mux_iter_2_ph_phi_fu_167_p6  |    9|          2|   16|         32|
    |ap_phi_mux_iter_2_phi_fu_180_p4     |    9|          2|   16|         32|
    |ap_return                           |    9|          2|   16|         32|
    |grp_fu_1078_p0                      |   21|          4|    1|          4|
    |grp_fu_1156_p0                      |   15|          3|    1|          3|
    |grp_fu_224_p0                       |   15|          3|   40|        120|
    |grp_fu_224_p1                       |   15|          3|   41|        123|
    |grp_fu_742_p0                       |   27|          5|   41|        205|
    |grp_fu_742_p1                       |   27|          5|   41|        205|
    |grp_fu_883_p0                       |   21|          4|    1|          4|
    |grp_fu_914_p0                       |   21|          4|   81|        324|
    |grp_fu_914_p1                       |   21|          4|   81|        324|
    |iter_2_ph_reg_164                   |   15|          3|   16|         48|
    |iter_2_reg_177                      |    9|          2|   16|         32|
    |iter_reg_152                        |    9|          2|   16|         32|
    |reg_1229                            |   38|          7|   81|        567|
    |reg_1238                            |   33|          6|   41|        246|
    |reg_1459                            |   27|          5|   81|        405|
    |reg_1528                            |    9|          2|   40|         80|
    |x_reg_140                           |    9|          2|   40|         80|
    |y_reg_128                           |    9|          2|   40|         80|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  485|         97|  748|       3003|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |Range1_all_ones_3_reg_1330       |   1|   0|    1|          0|
    |Range1_all_ones_4_reg_1523       |   1|   0|    1|          0|
    |Range1_all_ones_reg_1308         |   1|   0|    1|          0|
    |Range1_all_zeros_2_reg_1323      |   1|   0|    1|          0|
    |Range1_all_zeros_3_reg_1517      |   1|   0|    1|          0|
    |Range1_all_zeros_reg_1301        |   1|   0|    1|          0|
    |Range2_all_ones_2_reg_1313       |   1|   0|    1|          0|
    |Range2_all_ones_reg_1291         |   1|   0|    1|          0|
    |ap_CS_fsm                        |  24|   0|   24|          0|
    |ap_return_preg                   |  16|   0|   16|          0|
    |brmerge1001_demorgan_reg_1358    |   1|   0|    1|          0|
    |brmerge1008_demorgan_reg_1375    |   1|   0|    1|          0|
    |brmerge1021_demorgan_reg_1534    |   1|   0|    1|          0|
    |carry_4_reg_1347                 |   1|   0|    1|          0|
    |carry_6_reg_1370                 |   1|   0|    1|          0|
    |carry_8_reg_1512                 |   1|   0|    1|          0|
    |grp_pretest_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |iter_1_reg_1208                  |  16|   0|   16|          0|
    |iter_2_ph_reg_164                |  16|   0|   16|          0|
    |iter_2_reg_177                   |  16|   0|   16|          0|
    |iter_reg_152                     |  16|   0|   16|          0|
    |or_cond_reg_1420                 |   1|   0|    1|          0|
    |overflow_4_reg_1442              |   1|   0|    1|          0|
    |p_Result_12_reg_1341             |   1|   0|    1|          0|
    |p_Result_13_reg_1275             |   1|   0|    1|          0|
    |p_Result_15_reg_1364             |   1|   0|    1|          0|
    |p_Result_18_reg_1484             |   1|   0|    1|          0|
    |p_Result_1_reg_1352              |   5|   0|    5|          0|
    |p_Result_20_reg_1506             |   1|   0|    1|          0|
    |p_Result_2_reg_1280              |   4|   0|    4|          0|
    |p_Result_3_reg_1285              |   5|   0|    5|          0|
    |p_Result_s_16_reg_1396           |   4|   0|    4|          0|
    |p_Result_s_reg_1244              |   1|   0|    1|          0|
    |r_4_reg_1296                     |   1|   0|    1|          0|
    |r_5_reg_1318                     |   1|   0|    1|          0|
    |r_6_reg_1478                     |   1|   0|    1|          0|
    |reg_1229                         |  81|   0|   81|          0|
    |reg_1238                         |  41|   0|   41|          0|
    |reg_1459                         |  81|   0|   81|          0|
    |reg_1528                         |  40|   0|   40|          0|
    |rhs_V_2_reg_1174                 |  42|   0|   42|          0|
    |rhs_V_5_cast_reg_1198            |  46|   0|   81|         35|
    |tmp_22_reg_1406                  |   1|   0|    1|          0|
    |tmp_28_reg_1454                  |   1|   0|    1|          0|
    |tmp_46_reg_1269                  |  34|   0|   34|          0|
    |tmp_reg_1180                     |   1|   0|    1|          0|
    |tmp_s_reg_1212                   |   1|   0|    1|          0|
    |underflow_5_reg_1436             |   1|   0|    1|          0|
    |x_reg_140                        |  40|   0|   40|          0|
    |y_V_reg_1410                     |  40|   0|   40|          0|
    |y_reg_128                        |  40|   0|   40|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 638|   0|  673|         35|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_done    | out |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_return  | out |   16| ap_ctrl_hs |  mandel_calc | return value |
|x_in_V     |  in |   40|   ap_none  |    x_in_V    |    scalar    |
|y_in_V     |  in |   40|   ap_none  |    y_in_V    |    scalar    |
|maxIter    |  in |   16|   ap_none  |    maxIter   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	24  / (tmp)
	4  / (!tmp)
4 --> 
	5  / (tmp_s)
	24  / (!tmp_s)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!tmp_22)
	24  / (tmp_22)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	4  / (!tmp & tmp_s & !tmp_22 & !or_cond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.03>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_in_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %y_in_V)" [mandelbrotHLS/mandel.cpp:9]   --->   Operation 25 'read' 'y_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_in_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %x_in_V)" [mandelbrotHLS/mandel.cpp:9]   --->   Operation 26 'read' 'x_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (5.03ns)   --->   "%tmp = call fastcc i1 @pretest(i40 %x_in_V_read, i40 %y_in_V_read)" [mandelbrotHLS/mandel.cpp:16]   --->   Operation 27 'call' 'tmp' <Predicate = true> <Delay = 5.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.97>
ST_2 : Operation 28 [1/2] (3.97ns)   --->   "%tmp = call fastcc i1 @pretest(i40 %x_in_V_read, i40 %y_in_V_read)" [mandelbrotHLS/mandel.cpp:16]   --->   Operation 28 'call' 'tmp' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%maxIter_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %maxIter)" [mandelbrotHLS/mandel.cpp:9]   --->   Operation 29 'read' 'maxIter_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.66ns)   --->   "br i1 %tmp, label %.loopexit, label %.preheader" [mandelbrotHLS/mandel.cpp:16]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.66>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i40 %x_in_V_read to i42" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 31 'sext' 'rhs_V_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i75 @_ssdm_op_BitConcatenate.i75.i40.i35(i40 %y_in_V_read, i35 0)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 32 'bitconcatenate' 'rhs_V_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%rhs_V_5_cast = sext i75 %rhs_V_3 to i81" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 33 'sext' 'rhs_V_5_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.66ns)   --->   "br label %1" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 34 'br' <Predicate = (!tmp)> <Delay = 1.66>

State 4 <SV = 3> <Delay = 4.04>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%y = phi i40 [ 0, %.preheader ], [ %y_V, %_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi113ELi43ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge ]"   --->   Operation 35 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%x = phi i40 [ 0, %.preheader ], [ %x_V, %_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi113ELi43ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge ]"   --->   Operation 36 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%iter = phi i16 [ 0, %.preheader ], [ %iter_1, %_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi113ELi43ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge ]"   --->   Operation 37 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.38ns)   --->   "%tmp_s = icmp ult i16 %iter, %maxIter_read" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 38 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.14ns)   --->   "%iter_1 = add i16 %iter, 1" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 39 'add' 'iter_1' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.66ns)   --->   "br i1 %tmp_s, label %_ZN13ap_fixed_baseILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i.i.i197_ifconv, label %.loopexit.loopexit" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.66>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%r_V = sext i40 %x to i80" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 41 'sext' 'r_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 42 [6/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 42 'mul' 'r_V_17' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%r_V_13 = sext i40 %y to i80" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 43 'sext' 'r_V_13' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 44 [6/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 44 'mul' 'r_V_18' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 45 [5/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 45 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [5/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 46 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.89>
ST_6 : Operation 47 [4/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 47 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [4/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 48 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 49 [3/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 49 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [3/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 50 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 51 [2/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 51 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [2/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 52 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 53 [1/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 53 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 79)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 54 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i80 %r_V_17 to i34" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 55 'trunc' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_s_16 = call i4 @_ssdm_op_PartSelect.i4.i80.i32.i32(i80 %r_V_17, i32 76, i32 79)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 56 'partselect' 'p_Result_s_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_1 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %r_V_17, i32 75, i32 79)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 57 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 58 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 79)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 59 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i80 %r_V_18 to i34" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 60 'trunc' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_2 = call i4 @_ssdm_op_PartSelect.i4.i80.i32.i32(i80 %r_V_18, i32 76, i32 79)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 61 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_3 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %r_V_18, i32 75, i32 79)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 62 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.49>
ST_10 : Operation 63 [1/1] (2.49ns)   --->   "%r_4 = icmp ne i34 %tmp_38, 0" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 63 'icmp' 'r_4' <Predicate = true> <Delay = 2.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (1.44ns)   --->   "%Range2_all_ones = icmp eq i4 %p_Result_s_16, -1" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 64 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (1.44ns)   --->   "%Range1_all_ones = icmp eq i5 %p_Result_1, -1" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 65 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (1.44ns)   --->   "%Range1_all_zeros = icmp eq i5 %p_Result_1, 0" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 66 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (2.49ns)   --->   "%r_5 = icmp ne i34 %tmp_46, 0" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 67 'icmp' 'r_5' <Predicate = true> <Delay = 2.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (1.44ns)   --->   "%Range2_all_ones_2 = icmp eq i4 %p_Result_2, -1" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 68 'icmp' 'Range2_all_ones_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (1.44ns)   --->   "%Range1_all_ones_3 = icmp eq i5 %p_Result_3, -1" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 69 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (1.44ns)   --->   "%Range1_all_zeros_2 = icmp eq i5 %p_Result_3, 0" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 70 'icmp' 'Range1_all_zeros_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.85>
ST_11 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%x2_V = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_17, i32 35, i32 74)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 71 'partselect' 'x2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 35)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 72 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 74)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 73 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%r = or i1 %r_4, %tmp_34" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 74 'or' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 34)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 75 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%tmp_15 = and i1 %tmp_40, %r" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 76 'and' 'tmp_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%tmp_16 = zext i1 %tmp_15 to i40" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 77 'zext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (2.88ns) (out node of the LUT)   --->   "%x2_V_1 = add nsw i40 %tmp_16, %x2_V" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 78 'add' 'x2_V_1' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %x2_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 79 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%rev = xor i1 %tmp_41, true" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 80 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_4 = and i1 %p_Result_11, %rev" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 81 'and' 'carry_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %x2_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 82 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node brmerge1001_demorgan)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 75)" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 83 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node brmerge1001_demorgan)   --->   "%rev5 = xor i1 %tmp_43, true" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 84 'xor' 'rev5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node brmerge1001_demorgan)   --->   "%p_s = and i1 %Range2_all_ones, %rev5" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 85 'and' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node brmerge1001_demorgan)   --->   "%deleted_ones = select i1 %carry_4, i1 %p_s, i1 %Range1_all_ones" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 86 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge1001_demorgan = and i1 %p_Result_12, %deleted_ones" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 87 'and' 'brmerge1001_demorgan' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%y2_V = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_18, i32 35, i32 74)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 88 'partselect' 'y2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 35)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 89 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 74)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 90 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%r_assign_3 = or i1 %r_5, %tmp_45" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 91 'or' 'r_assign_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 34)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 92 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%tmp_18 = and i1 %tmp_48, %r_assign_3" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 93 'and' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%tmp_20 = zext i1 %tmp_18 to i40" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 94 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (2.88ns) (out node of the LUT)   --->   "%y2_V_2 = add nsw i40 %tmp_20, %y2_V" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 95 'add' 'y2_V_2' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %y2_V_2, i32 39)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 96 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%rev6 = xor i1 %tmp_49, true" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 97 'xor' 'rev6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_6 = and i1 %p_Result_14, %rev6" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 98 'and' 'carry_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %y2_V_2, i32 39)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 99 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node brmerge1008_demorgan)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 75)" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 100 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node brmerge1008_demorgan)   --->   "%rev7 = xor i1 %tmp_51, true" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 101 'xor' 'rev7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node brmerge1008_demorgan)   --->   "%p_6 = and i1 %Range2_all_ones_2, %rev7" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 102 'and' 'p_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node brmerge1008_demorgan)   --->   "%deleted_ones_3 = select i1 %carry_6, i1 %p_6, i1 %Range1_all_ones_3" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 103 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge1008_demorgan = and i1 %p_Result_15, %deleted_ones_3" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 104 'and' 'brmerge1008_demorgan' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.09>
ST_12 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node brmerge9)   --->   "%deleted_zeros = select i1 %carry_4, i1 %Range1_all_ones, i1 %Range1_all_zeros" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 105 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.97ns)   --->   "%phitmp997_demorgan = and i1 %carry_4, %Range1_all_ones" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 106 'and' 'phitmp997_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node brmerge9)   --->   "%p_not = xor i1 %deleted_zeros, true" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 107 'xor' 'p_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node brmerge9)   --->   "%brmerge = or i1 %p_Result_12, %p_not" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 108 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.97ns)   --->   "%tmp_17 = xor i1 %p_Result_s, true" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 109 'xor' 'tmp_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node brmerge9)   --->   "%overflow = and i1 %brmerge, %tmp_17" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 110 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1_demorgan = or i1 %phitmp997_demorgan, %brmerge1001_demorgan" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 111 'or' 'tmp1_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1 = xor i1 %tmp1_demorgan, true" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 112 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp1" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 113 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge9 = or i1 %underflow, %overflow" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 114 'or' 'brmerge9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%tmp2 = or i1 %brmerge1001_demorgan, %tmp_17" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 115 'or' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%p_1035_not = or i1 %tmp2, %phitmp997_demorgan" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 116 'or' 'p_1035_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux = select i1 %brmerge9, i40 549755813887, i40 %x2_V_1" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 117 'select' 'p_mux' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%p_5 = select i1 %underflow, i40 -549755813888, i40 %x2_V_1" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 118 'select' 'p_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_20 = select i1 %p_1035_not, i40 %p_mux, i40 %p_5" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 119 'select' 'p_Val2_20' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%deleted_zeros_2 = select i1 %carry_6, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_2" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 120 'select' 'deleted_zeros_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.97ns)   --->   "%phitmp996_demorgan = and i1 %carry_6, %Range1_all_ones_3" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 121 'and' 'phitmp996_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%p_not7 = xor i1 %deleted_zeros_2, true" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 122 'xor' 'p_not7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%brmerge1 = or i1 %p_Result_15, %p_not7" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 123 'or' 'brmerge1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.97ns)   --->   "%tmp_21 = xor i1 %p_Result_13, true" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 124 'xor' 'tmp_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%overflow_3 = and i1 %brmerge1, %tmp_21" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 125 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%tmp3_demorgan = or i1 %phitmp996_demorgan, %brmerge1008_demorgan" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 126 'or' 'tmp3_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%tmp3 = xor i1 %tmp3_demorgan, true" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 127 'xor' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %p_Result_13, %tmp3" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 128 'and' 'underflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge2 = or i1 %underflow_4, %overflow_3" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 129 'or' 'brmerge2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp4 = or i1 %brmerge1008_demorgan, %tmp_21" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 130 'or' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_1036_not = or i1 %tmp4, %phitmp996_demorgan" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 131 'or' 'p_1036_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux4 = select i1 %brmerge2, i40 549755813887, i40 %y2_V_2" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 132 'select' 'p_mux4' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_7 = select i1 %underflow_4, i40 -549755813888, i40 %y2_V_2" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 133 'select' 'p_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %p_1036_not, i40 %p_mux4, i40 %p_7" [mandelbrotHLS/mandel.cpp:21]   --->   Operation 134 'select' 'p_Val2_11' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.88>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%lhs_V = sext i40 %p_Val2_20 to i41" [mandelbrotHLS/mandel.cpp:24]   --->   Operation 135 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_V = sext i40 %p_Val2_11 to i41" [mandelbrotHLS/mandel.cpp:24]   --->   Operation 136 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (2.88ns)   --->   "%ret_V = add nsw i41 %lhs_V, %rhs_V" [mandelbrotHLS/mandel.cpp:24]   --->   Operation 137 'add' 'ret_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.32>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str4) nounwind" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str4)" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 139 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 65535, i32 2000, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:20]   --->   Operation 140 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (2.65ns)   --->   "%tmp_22 = icmp sgt i41 %ret_V, 137438953472" [mandelbrotHLS/mandel.cpp:24]   --->   Operation 141 'icmp' 'tmp_22' <Predicate = true> <Delay = 2.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (1.66ns)   --->   "br i1 %tmp_22, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [mandelbrotHLS/mandel.cpp:24]   --->   Operation 142 'br' <Predicate = true> <Delay = 1.66>
ST_14 : Operation 143 [1/1] (2.88ns)   --->   "%ret_V_11 = sub nsw i41 %lhs_V, %rhs_V" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 143 'sub' 'ret_V_11' <Predicate = (!tmp_22)> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i41 %ret_V_11 to i40" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 144 'trunc' 'tmp_52' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%r_V_15 = call i41 @_ssdm_op_BitConcatenate.i41.i40.i1(i40 %x, i1 false)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 145 'bitconcatenate' 'r_V_15' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%r_V_17_cast = sext i41 %r_V_15 to i81" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 146 'sext' 'r_V_17_cast' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_53_cast = sext i40 %y to i81" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 147 'sext' 'tmp_53_cast' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_14 : Operation 148 [6/6] (3.89ns)   --->   "%r_V_19 = mul i81 %tmp_53_cast, %r_V_17_cast" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 148 'mul' 'r_V_19' <Predicate = (!tmp_22)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.82>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i41 %ret_V_11 to i42" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 149 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (2.91ns)   --->   "%ret_V_12 = add nsw i42 %rhs_V_2, %lhs_V_2" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 150 'add' 'ret_V_12' <Predicate = true> <Delay = 2.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %ret_V_12, i32 41)" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 151 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (2.88ns)   --->   "%xtemp_V = add i40 %x_in_V_read, %tmp_52" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 152 'add' 'xtemp_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %xtemp_V, i32 39)" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 153 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_4 = call i2 @_ssdm_op_PartSelect.i2.i42.i32.i32(i42 %ret_V_12, i32 40, i32 41)" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 154 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.93ns)   --->   "%p_not9 = icmp ne i2 %p_Result_4, 0" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 155 'icmp' 'p_not9' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%brmerge3 = or i1 %p_Result_17, %p_not9" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 156 'or' 'brmerge3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%tmp_23 = xor i1 %p_Result_16, true" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 157 'xor' 'tmp_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_4 = and i1 %brmerge3, %tmp_23" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 158 'and' 'overflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%newsignbit_i_i_i_i = xor i1 %p_Result_17, true" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 159 'xor' 'newsignbit_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.93ns)   --->   "%p_not1 = icmp ne i2 %p_Result_4, -1" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 160 'icmp' 'p_not1' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%brmerge4 = or i1 %p_not1, %newsignbit_i_i_i_i" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 161 'or' 'brmerge4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_5 = and i1 %brmerge4, %p_Result_16" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 162 'and' 'underflow_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [5/6] (3.89ns)   --->   "%r_V_19 = mul i81 %tmp_53_cast, %r_V_17_cast" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 163 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.79>
ST_16 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_mux5)   --->   "%brmerge5 = or i1 %underflow_5, %overflow_4" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 164 'or' 'brmerge5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%p_1029_not = xor i1 %underflow_5, true" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 165 'xor' 'p_1029_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%brmerge6 = or i1 %overflow_4, %p_1029_not" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 166 'or' 'brmerge6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux5 = select i1 %brmerge5, i40 549755813887, i40 %xtemp_V" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 167 'select' 'p_mux5' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%p_8 = select i1 %underflow_5, i40 -549755813888, i40 %xtemp_V" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 168 'select' 'p_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (1.07ns) (out node of the LUT)   --->   "%x_V = select i1 %brmerge6, i40 %p_mux5, i40 %p_8" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 169 'select' 'x_V' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 170 [4/6] (3.89ns)   --->   "%r_V_19 = mul i81 %tmp_53_cast, %r_V_17_cast" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 170 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (2.64ns)   --->   "%tmp_28 = icmp eq i40 %x, %x_V" [mandelbrotHLS/mandel.cpp:28]   --->   Operation 171 'icmp' 'tmp_28' <Predicate = true> <Delay = 2.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 172 [3/6] (3.89ns)   --->   "%r_V_19 = mul i81 %tmp_53_cast, %r_V_17_cast" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 172 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.89>
ST_18 : Operation 173 [2/6] (3.89ns)   --->   "%r_V_19 = mul i81 %tmp_53_cast, %r_V_17_cast" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 173 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.89>
ST_19 : Operation 174 [1/6] (3.89ns)   --->   "%r_V_19 = mul i81 %tmp_53_cast, %r_V_17_cast" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 174 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i81 %r_V_19 to i34" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 175 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.04>
ST_20 : Operation 176 [1/1] (4.04ns)   --->   "%ret_V_13 = add i81 %r_V_19, %rhs_V_5_cast" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 176 'add' 'ret_V_13' <Predicate = true> <Delay = 4.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 80)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 177 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (2.49ns)   --->   "%r_6 = icmp ne i34 %tmp_57, 0" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 178 'icmp' 'r_6' <Predicate = true> <Delay = 2.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_19 = call i5 @_ssdm_op_PartSelect.i5.i81.i32.i32(i81 %ret_V_13, i32 76, i32 80)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 179 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_26 = call i6 @_ssdm_op_PartSelect.i6.i81.i32.i32(i81 %ret_V_13, i32 75, i32 80)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 180 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 4.85>
ST_21 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%ytemp_V = call i40 @_ssdm_op_PartSelect.i40.i81.i32.i32(i81 %ret_V_13, i32 35, i32 74)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 181 'partselect' 'ytemp_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 35)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 182 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 74)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 183 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%r_assign_5 = or i1 %r_6, %tmp_56" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 184 'or' 'r_assign_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 34)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 185 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%tmp_24 = and i1 %tmp_59, %r_assign_5" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 186 'and' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%tmp_25 = zext i1 %tmp_24 to i40" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 187 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (2.88ns) (out node of the LUT)   --->   "%ytemp_V_1 = add nsw i40 %tmp_25, %ytemp_V" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 188 'add' 'ytemp_V_1' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ytemp_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 189 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%rev8 = xor i1 %tmp_60, true" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 190 'xor' 'rev8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_8 = and i1 %p_Result_19, %rev8" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 191 'and' 'carry_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ytemp_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 192 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (1.44ns)   --->   "%Range2_all_ones_3 = icmp eq i5 %tmp_19, -1" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 193 'icmp' 'Range2_all_ones_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (1.45ns)   --->   "%Range1_all_ones_4 = icmp eq i6 %tmp_26, -1" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 194 'icmp' 'Range1_all_ones_4' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (1.45ns)   --->   "%Range1_all_zeros_3 = icmp eq i6 %tmp_26, 0" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 195 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node brmerge1021_demorgan)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 75)" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 196 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node brmerge1021_demorgan)   --->   "%rev9 = xor i1 %tmp_62, true" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 197 'xor' 'rev9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node brmerge1021_demorgan)   --->   "%p_9 = and i1 %Range2_all_ones_3, %rev9" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 198 'and' 'p_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node brmerge1021_demorgan)   --->   "%deleted_ones_4 = select i1 %carry_8, i1 %p_9, i1 %Range1_all_ones_4" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 199 'select' 'deleted_ones_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge1021_demorgan = and i1 %p_Result_20, %deleted_ones_4" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 200 'and' 'brmerge1021_demorgan' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.09>
ST_22 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node brmerge8)   --->   "%deleted_zeros_3 = select i1 %carry_8, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_3" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 201 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 202 [1/1] (0.97ns)   --->   "%phitmp_demorgan = and i1 %carry_8, %Range1_all_ones_4" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 202 'and' 'phitmp_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node brmerge8)   --->   "%p_not2 = xor i1 %deleted_zeros_3, true" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 203 'xor' 'p_not2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node brmerge8)   --->   "%brmerge7 = or i1 %p_Result_20, %p_not2" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 204 'or' 'brmerge7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [1/1] (0.97ns)   --->   "%tmp_27 = xor i1 %p_Result_18, true" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 205 'xor' 'tmp_27' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node brmerge8)   --->   "%overflow_5 = and i1 %brmerge7, %tmp_27" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 206 'and' 'overflow_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%tmp5_demorgan = or i1 %phitmp_demorgan, %brmerge1021_demorgan" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 207 'or' 'tmp5_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%tmp5 = xor i1 %tmp5_demorgan, true" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 208 'xor' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_6 = and i1 %p_Result_18, %tmp5" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 209 'and' 'underflow_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 210 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge8 = or i1 %underflow_6, %overflow_5" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 210 'or' 'brmerge8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%tmp6 = or i1 %brmerge1021_demorgan, %tmp_27" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 211 'or' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%p_1037_not = or i1 %tmp6, %phitmp_demorgan" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 212 'or' 'p_1037_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 213 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux6 = select i1 %brmerge8, i40 549755813887, i40 %ytemp_V_1" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 213 'select' 'p_mux6' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%p_1 = select i1 %underflow_6, i40 -549755813888, i40 %ytemp_V_1" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 214 'select' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 215 [1/1] (1.07ns) (out node of the LUT)   --->   "%y_V = select i1 %p_1037_not, i40 %p_mux6, i40 %p_1" [mandelbrotHLS/mandel.cpp:27]   --->   Operation 215 'select' 'y_V' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.62>
ST_23 : Operation 216 [1/1] (2.64ns)   --->   "%tmp_29 = icmp eq i40 %y, %y_V" [mandelbrotHLS/mandel.cpp:28]   --->   Operation 216 'icmp' 'tmp_29' <Predicate = true> <Delay = 2.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_28, %tmp_29" [mandelbrotHLS/mandel.cpp:28]   --->   Operation 217 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.32>
ST_24 : Operation 218 [1/1] (1.66ns)   --->   "br i1 %or_cond, label %.loopexit.loopexit, label %_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi113ELi43ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge" [mandelbrotHLS/mandel.cpp:28]   --->   Operation 218 'br' <Predicate = (!tmp & tmp_s & !tmp_22)> <Delay = 1.66>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str4, i32 %tmp_1)" [mandelbrotHLS/mandel.cpp:41]   --->   Operation 219 'specregionend' 'empty' <Predicate = (!tmp & tmp_s & !tmp_22 & !or_cond)> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "br label %1" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 220 'br' <Predicate = (!tmp & tmp_s & !tmp_22 & !or_cond)> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%iter_2_ph = phi i16 [ %iter, %1 ], [ %iter, %_ZN13ap_fixed_baseILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i.i.i197_ifconv ], [ %maxIter_read, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 221 'phi' 'iter_2_ph' <Predicate = (!tmp & or_cond) | (!tmp & tmp_22) | (!tmp & !tmp_s)> <Delay = 0.00>
ST_24 : Operation 222 [1/1] (1.66ns)   --->   "br label %.loopexit"   --->   Operation 222 'br' <Predicate = (!tmp & or_cond) | (!tmp & tmp_22) | (!tmp & !tmp_s)> <Delay = 1.66>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "%iter_2 = phi i16 [ %maxIter_read, %0 ], [ %iter_2_ph, %.loopexit.loopexit ]" [mandelbrotHLS/mandel.cpp:9]   --->   Operation 223 'phi' 'iter_2' <Predicate = (or_cond) | (tmp_22) | (!tmp_s) | (tmp)> <Delay = 0.00>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "ret i16 %iter_2" [mandelbrotHLS/mandel.cpp:43]   --->   Operation 224 'ret' <Predicate = (or_cond) | (tmp_22) | (!tmp_s) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ maxIter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_in_V_read          (read             ) [ 0011000000000000000000000]
x_in_V_read          (read             ) [ 0011111111111111111111111]
tmp                  (call             ) [ 0001111111111111111111111]
maxIter_read         (read             ) [ 0001111111111111111111111]
StgValue_30          (br               ) [ 0001111111111111111111111]
rhs_V_2              (sext             ) [ 0000111111111111111111111]
rhs_V_3              (bitconcatenate   ) [ 0000000000000000000000000]
rhs_V_5_cast         (sext             ) [ 0000111111111111111111111]
StgValue_34          (br               ) [ 0001111111111111111111111]
y                    (phi              ) [ 0000111111111111111111110]
x                    (phi              ) [ 0000111111111111100000000]
iter                 (phi              ) [ 0000111111111111111111111]
tmp_s                (icmp             ) [ 0000111111111111111111111]
iter_1               (add              ) [ 0001111111111111111111111]
StgValue_40          (br               ) [ 0000111111111111111111111]
r_V                  (sext             ) [ 0000011111000000000000000]
r_V_13               (sext             ) [ 0000011111000000000000000]
r_V_17               (mul              ) [ 0000000000110000000000000]
p_Result_s           (bitselect        ) [ 0000000000111000000000000]
tmp_38               (trunc            ) [ 0000000000100000000000000]
p_Result_s_16        (partselect       ) [ 0000000000100000000000000]
p_Result_1           (partselect       ) [ 0000000000100000000000000]
r_V_18               (mul              ) [ 0000000000110000000000000]
p_Result_13          (bitselect        ) [ 0000000000111000000000000]
tmp_46               (trunc            ) [ 0000000000100000000000000]
p_Result_2           (partselect       ) [ 0000000000100000000000000]
p_Result_3           (partselect       ) [ 0000000000100000000000000]
r_4                  (icmp             ) [ 0000000000010000000000000]
Range2_all_ones      (icmp             ) [ 0000000000010000000000000]
Range1_all_ones      (icmp             ) [ 0000000000011000000000000]
Range1_all_zeros     (icmp             ) [ 0000000000011000000000000]
r_5                  (icmp             ) [ 0000000000010000000000000]
Range2_all_ones_2    (icmp             ) [ 0000000000010000000000000]
Range1_all_ones_3    (icmp             ) [ 0000000000011000000000000]
Range1_all_zeros_2   (icmp             ) [ 0000000000011000000000000]
x2_V                 (partselect       ) [ 0000000000000000000000000]
tmp_34               (bitselect        ) [ 0000000000000000000000000]
p_Result_11          (bitselect        ) [ 0000000000000000000000000]
r                    (or               ) [ 0000000000000000000000000]
tmp_40               (bitselect        ) [ 0000000000000000000000000]
tmp_15               (and              ) [ 0000000000000000000000000]
tmp_16               (zext             ) [ 0000000000000000000000000]
x2_V_1               (add              ) [ 0000000000001000000000000]
tmp_41               (bitselect        ) [ 0000000000000000000000000]
rev                  (xor              ) [ 0000000000000000000000000]
carry_4              (and              ) [ 0000000000001000000000000]
p_Result_12          (bitselect        ) [ 0000000000001000000000000]
tmp_43               (bitselect        ) [ 0000000000000000000000000]
rev5                 (xor              ) [ 0000000000000000000000000]
p_s                  (and              ) [ 0000000000000000000000000]
deleted_ones         (select           ) [ 0000000000000000000000000]
brmerge1001_demorgan (and              ) [ 0000000000001000000000000]
y2_V                 (partselect       ) [ 0000000000000000000000000]
tmp_45               (bitselect        ) [ 0000000000000000000000000]
p_Result_14          (bitselect        ) [ 0000000000000000000000000]
r_assign_3           (or               ) [ 0000000000000000000000000]
tmp_48               (bitselect        ) [ 0000000000000000000000000]
tmp_18               (and              ) [ 0000000000000000000000000]
tmp_20               (zext             ) [ 0000000000000000000000000]
y2_V_2               (add              ) [ 0000000000001000000000000]
tmp_49               (bitselect        ) [ 0000000000000000000000000]
rev6                 (xor              ) [ 0000000000000000000000000]
carry_6              (and              ) [ 0000000000001000000000000]
p_Result_15          (bitselect        ) [ 0000000000001000000000000]
tmp_51               (bitselect        ) [ 0000000000000000000000000]
rev7                 (xor              ) [ 0000000000000000000000000]
p_6                  (and              ) [ 0000000000000000000000000]
deleted_ones_3       (select           ) [ 0000000000000000000000000]
brmerge1008_demorgan (and              ) [ 0000000000001000000000000]
deleted_zeros        (select           ) [ 0000000000000000000000000]
phitmp997_demorgan   (and              ) [ 0000000000000000000000000]
p_not                (xor              ) [ 0000000000000000000000000]
brmerge              (or               ) [ 0000000000000000000000000]
tmp_17               (xor              ) [ 0000000000000000000000000]
overflow             (and              ) [ 0000000000000000000000000]
tmp1_demorgan        (or               ) [ 0000000000000000000000000]
tmp1                 (xor              ) [ 0000000000000000000000000]
underflow            (and              ) [ 0000000000000000000000000]
brmerge9             (or               ) [ 0000000000000000000000000]
tmp2                 (or               ) [ 0000000000000000000000000]
p_1035_not           (or               ) [ 0000000000000000000000000]
p_mux                (select           ) [ 0000000000000000000000000]
p_5                  (select           ) [ 0000000000000000000000000]
p_Val2_20            (select           ) [ 0000000000000100000000000]
deleted_zeros_2      (select           ) [ 0000000000000000000000000]
phitmp996_demorgan   (and              ) [ 0000000000000000000000000]
p_not7               (xor              ) [ 0000000000000000000000000]
brmerge1             (or               ) [ 0000000000000000000000000]
tmp_21               (xor              ) [ 0000000000000000000000000]
overflow_3           (and              ) [ 0000000000000000000000000]
tmp3_demorgan        (or               ) [ 0000000000000000000000000]
tmp3                 (xor              ) [ 0000000000000000000000000]
underflow_4          (and              ) [ 0000000000000000000000000]
brmerge2             (or               ) [ 0000000000000000000000000]
tmp4                 (or               ) [ 0000000000000000000000000]
p_1036_not           (or               ) [ 0000000000000000000000000]
p_mux4               (select           ) [ 0000000000000000000000000]
p_7                  (select           ) [ 0000000000000000000000000]
p_Val2_11            (select           ) [ 0000000000000100000000000]
lhs_V                (sext             ) [ 0000000000000010000000000]
rhs_V                (sext             ) [ 0000000000000010000000000]
ret_V                (add              ) [ 0000000000000010000000000]
StgValue_138         (specloopname     ) [ 0000000000000000000000000]
tmp_1                (specregionbegin  ) [ 0000100000000001111111111]
StgValue_140         (speclooptripcount) [ 0000000000000000000000000]
tmp_22               (icmp             ) [ 0000111111111111111111111]
StgValue_142         (br               ) [ 0000111111111111111111111]
ret_V_11             (sub              ) [ 0000000000000001000000000]
tmp_52               (trunc            ) [ 0000000000000001000000000]
r_V_15               (bitconcatenate   ) [ 0000000000000000000000000]
r_V_17_cast          (sext             ) [ 0000000000000001111100000]
tmp_53_cast          (sext             ) [ 0000000000000001111100000]
lhs_V_2              (sext             ) [ 0000000000000000000000000]
ret_V_12             (add              ) [ 0000000000000000000000000]
p_Result_16          (bitselect        ) [ 0000000000000000000000000]
xtemp_V              (add              ) [ 0000000000000000100000000]
p_Result_17          (bitselect        ) [ 0000000000000000000000000]
p_Result_4           (partselect       ) [ 0000000000000000000000000]
p_not9               (icmp             ) [ 0000000000000000000000000]
brmerge3             (or               ) [ 0000000000000000000000000]
tmp_23               (xor              ) [ 0000000000000000000000000]
overflow_4           (and              ) [ 0000000000000000100000000]
newsignbit_i_i_i_i   (xor              ) [ 0000000000000000000000000]
p_not1               (icmp             ) [ 0000000000000000000000000]
brmerge4             (or               ) [ 0000000000000000000000000]
underflow_5          (and              ) [ 0000000000000000100000000]
brmerge5             (or               ) [ 0000000000000000000000000]
p_1029_not           (xor              ) [ 0000000000000000000000000]
brmerge6             (or               ) [ 0000000000000000000000000]
p_mux5               (select           ) [ 0000000000000000000000000]
p_8                  (select           ) [ 0000000000000000000000000]
x_V                  (select           ) [ 0001111111111110011111111]
tmp_28               (icmp             ) [ 0000000000000000011111110]
r_V_19               (mul              ) [ 0000000000000000000010000]
tmp_57               (trunc            ) [ 0000000000000000000010000]
ret_V_13             (add              ) [ 0000000000000000000001000]
p_Result_18          (bitselect        ) [ 0000000000000000000001100]
r_6                  (icmp             ) [ 0000000000000000000001000]
tmp_19               (partselect       ) [ 0000000000000000000001000]
tmp_26               (partselect       ) [ 0000000000000000000001000]
ytemp_V              (partselect       ) [ 0000000000000000000000000]
tmp_56               (bitselect        ) [ 0000000000000000000000000]
p_Result_19          (bitselect        ) [ 0000000000000000000000000]
r_assign_5           (or               ) [ 0000000000000000000000000]
tmp_59               (bitselect        ) [ 0000000000000000000000000]
tmp_24               (and              ) [ 0000000000000000000000000]
tmp_25               (zext             ) [ 0000000000000000000000000]
ytemp_V_1            (add              ) [ 0000000000000000000000100]
tmp_60               (bitselect        ) [ 0000000000000000000000000]
rev8                 (xor              ) [ 0000000000000000000000000]
carry_8              (and              ) [ 0000000000000000000000100]
p_Result_20          (bitselect        ) [ 0000000000000000000000100]
Range2_all_ones_3    (icmp             ) [ 0000000000000000000000000]
Range1_all_ones_4    (icmp             ) [ 0000000000000000000000100]
Range1_all_zeros_3   (icmp             ) [ 0000000000000000000000100]
tmp_62               (bitselect        ) [ 0000000000000000000000000]
rev9                 (xor              ) [ 0000000000000000000000000]
p_9                  (and              ) [ 0000000000000000000000000]
deleted_ones_4       (select           ) [ 0000000000000000000000000]
brmerge1021_demorgan (and              ) [ 0000000000000000000000100]
deleted_zeros_3      (select           ) [ 0000000000000000000000000]
phitmp_demorgan      (and              ) [ 0000000000000000000000000]
p_not2               (xor              ) [ 0000000000000000000000000]
brmerge7             (or               ) [ 0000000000000000000000000]
tmp_27               (xor              ) [ 0000000000000000000000000]
overflow_5           (and              ) [ 0000000000000000000000000]
tmp5_demorgan        (or               ) [ 0000000000000000000000000]
tmp5                 (xor              ) [ 0000000000000000000000000]
underflow_6          (and              ) [ 0000000000000000000000000]
brmerge8             (or               ) [ 0000000000000000000000000]
tmp6                 (or               ) [ 0000000000000000000000000]
p_1037_not           (or               ) [ 0000000000000000000000000]
p_mux6               (select           ) [ 0000000000000000000000000]
p_1                  (select           ) [ 0000000000000000000000000]
y_V                  (select           ) [ 0001111111111110000000011]
tmp_29               (icmp             ) [ 0000000000000000000000000]
or_cond              (and              ) [ 0000111111111110000000001]
StgValue_218         (br               ) [ 0000000000000000000000000]
empty                (specregionend    ) [ 0000000000000000000000000]
StgValue_220         (br               ) [ 0001111111111111111111111]
iter_2_ph            (phi              ) [ 0000000000000000000000001]
StgValue_222         (br               ) [ 0000000000000000000000000]
iter_2               (phi              ) [ 0000000000000000000000001]
StgValue_224         (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="maxIter">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxIter"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pretest"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i40.i35"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i40.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i42.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i81.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="y_in_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="40" slack="0"/>
<pin id="112" dir="0" index="1" bw="40" slack="0"/>
<pin id="113" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_in_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="x_in_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="40" slack="0"/>
<pin id="118" dir="0" index="1" bw="40" slack="0"/>
<pin id="119" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_V_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="maxIter_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maxIter_read/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="y_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="40" slack="1"/>
<pin id="130" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="y_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="40" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="x_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="40" slack="1"/>
<pin id="142" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="40" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="iter_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="1"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="iter (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="iter_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="16" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="iter_2_ph_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="166" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="iter_2_ph (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="iter_2_ph_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="20"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="16" slack="20"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="4" bw="16" slack="21"/>
<pin id="173" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_2_ph/24 "/>
</bind>
</comp>

<comp id="177" class="1005" name="iter_2_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="179" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="iter_2 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="iter_2_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="21"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_2/24 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_pretest_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="40" slack="0"/>
<pin id="190" dir="0" index="2" bw="40" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="rhs_V_2_fu_195">
<pin_list>
<pin id="1125362" dir="0" index="0" bw="40" slack="2"/>
<pin id="1125363" dir="1" index="1" bw="42" slack="12"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="rhs_V_3_fu_198">
<pin_list>
<pin id="1125514" dir="0" index="0" bw="75" slack="0"/>
<pin id="1125515" dir="0" index="1" bw="40" slack="2"/>
<pin id="1125516" dir="0" index="2" bw="1" slack="0"/>
<pin id="1125517" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="rhs_V_5_cast_fu_205">
<pin_list>
<pin id="1125366" dir="0" index="0" bw="75" slack="0"/>
<pin id="1125367" dir="1" index="1" bw="81" slack="17"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_5_cast/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_s_fu_209">
<pin_list>
<pin id="1125603" dir="0" index="0" bw="16" slack="0"/>
<pin id="1125604" dir="0" index="1" bw="16" slack="1"/>
<pin id="1125605" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="r_V_fu_220">
<pin_list>
<pin id="1124043" dir="0" index="0" bw="40" slack="0"/>
<pin id="1124044" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="1122629" dir="0" index="0" bw="40" slack="0"/>
<pin id="1122630" dir="0" index="1" bw="41" slack="0"/>
<pin id="1122631" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/4 r_V_19/14 "/>
</bind>
</comp>

<comp id="230" class="1004" name="r_V_13_fu_230">
<pin_list>
<pin id="1124083" dir="0" index="0" bw="40" slack="0"/>
<pin id="1124084" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_13/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_Result_s_fu_240">
<pin_list>
<pin id="1125680" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125681" dir="0" index="1" bw="80" slack="0"/>
<pin id="1125682" dir="0" index="2" bw="8" slack="0"/>
<pin id="1125683" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_38_fu_248">
<pin_list>
<pin id="1125924" dir="0" index="0" bw="80" slack="0"/>
<pin id="1125925" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_Result_s_16_fu_252">
<pin_list>
<pin id="1126013" dir="0" index="0" bw="4" slack="0"/>
<pin id="1126014" dir="0" index="1" bw="80" slack="0"/>
<pin id="1126015" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126016" dir="0" index="3" bw="8" slack="0"/>
<pin id="1126017" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_16/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_Result_1_fu_262">
<pin_list>
<pin id="1126023" dir="0" index="0" bw="5" slack="0"/>
<pin id="1126024" dir="0" index="1" bw="80" slack="0"/>
<pin id="1126025" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126026" dir="0" index="3" bw="8" slack="0"/>
<pin id="1126027" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_13_fu_272">
<pin_list>
<pin id="1125688" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125689" dir="0" index="1" bw="80" slack="0"/>
<pin id="1125690" dir="0" index="2" bw="8" slack="0"/>
<pin id="1125691" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_46_fu_280">
<pin_list>
<pin id="1125928" dir="0" index="0" bw="80" slack="0"/>
<pin id="1125929" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_Result_2_fu_284">
<pin_list>
<pin id="1124505" dir="0" index="0" bw="4" slack="0"/>
<pin id="1124506" dir="0" index="1" bw="80" slack="0"/>
<pin id="1124507" dir="0" index="2" bw="8" slack="0"/>
<pin id="1124508" dir="0" index="3" bw="8" slack="0"/>
<pin id="1124509" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/9 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Result_3_fu_294">
<pin_list>
<pin id="1124585" dir="0" index="0" bw="5" slack="0"/>
<pin id="1124586" dir="0" index="1" bw="80" slack="0"/>
<pin id="1124587" dir="0" index="2" bw="8" slack="0"/>
<pin id="1124588" dir="0" index="3" bw="8" slack="0"/>
<pin id="1124589" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="Range2_all_ones_fu_309">
<pin_list>
<pin id="1125609" dir="0" index="0" bw="4" slack="1"/>
<pin id="1125610" dir="0" index="1" bw="4" slack="0"/>
<pin id="1125611" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="Range1_all_ones_fu_314">
<pin_list>
<pin id="1099577" dir="0" index="0" bw="5" slack="1"/>
<pin id="1099578" dir="0" index="1" bw="5" slack="0"/>
<pin id="1099579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="319" class="1004" name="Range1_all_zeros_fu_319">
<pin_list>
<pin id="1099601" dir="0" index="0" bw="5" slack="1"/>
<pin id="1099602" dir="0" index="1" bw="5" slack="0"/>
<pin id="1099603" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="r_5_fu_324">
<pin_list>
<pin id="1140036" dir="0" index="0" bw="34" slack="1"/>
<pin id="1140037" dir="0" index="1" bw="34" slack="0"/>
<pin id="1140038" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_5/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="Range2_all_ones_2_fu_329">
<pin_list>
<pin id="1099625" dir="0" index="0" bw="4" slack="1"/>
<pin id="1099626" dir="0" index="1" bw="4" slack="0"/>
<pin id="1099627" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_2/10 "/>
</bind>
</comp>

<comp id="334" class="1004" name="Range1_all_ones_3_fu_334">
<pin_list>
<pin id="1099649" dir="0" index="0" bw="5" slack="1"/>
<pin id="1099650" dir="0" index="1" bw="5" slack="0"/>
<pin id="1099651" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_3/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="Range1_all_zeros_2_fu_339">
<pin_list>
<pin id="1099673" dir="0" index="0" bw="5" slack="1"/>
<pin id="1099674" dir="0" index="1" bw="5" slack="0"/>
<pin id="1099675" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_2/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="x2_V_fu_344">
<pin_list>
<pin id="1124665" dir="0" index="0" bw="40" slack="0"/>
<pin id="1124666" dir="0" index="1" bw="80" slack="2"/>
<pin id="1124667" dir="0" index="2" bw="7" slack="0"/>
<pin id="1124668" dir="0" index="3" bw="8" slack="0"/>
<pin id="1124669" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x2_V/11 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_34_fu_353">
<pin_list>
<pin id="1126043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126044" dir="0" index="1" bw="80" slack="2"/>
<pin id="1126045" dir="0" index="2" bw="7" slack="0"/>
<pin id="1126046" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_11_fu_360">
<pin_list>
<pin id="1126051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126052" dir="0" index="1" bw="80" slack="2"/>
<pin id="1126053" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126054" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="r_fu_367">
<pin_list>
<pin id="1126436" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126437" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_40_fu_372">
<pin_list>
<pin id="1131141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131142" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131143" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_15_fu_379">
<pin_list>
<pin id="1127022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_16_fu_385">
<pin_list>
<pin id="1127690" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127691" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="iter_1_fu_389">
<pin_list>
<pin id="1140075" dir="0" index="0" bw="16" slack="0"/>
<pin id="1140076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140077" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_1/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_23_fu_403">
<pin_list>
<pin id="1140010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23/15 "/>
</bind>
</comp>

<comp id="409" class="1004" name="carry_4_fu_409">
<pin_list>
<pin id="1131462" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131463" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_4/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="377081" dir="0" index="0" bw="1" slack="0"/>
<pin id="377082" dir="0" index="1" bw="40" slack="0"/>
<pin id="377083" dir="0" index="2" bw="7" slack="0"/>
<pin id="377084" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/21 p_Result_12/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_43_fu_423">
<pin_list>
<pin id="1131164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131165" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131166" dir="0" index="2" bw="8" slack="0"/>
<pin id="1131167" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/11 "/>
</bind>
</comp>

<comp id="430" class="1004" name="rev6_fu_430">
<pin_list>
<pin id="1127874" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127875" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev6/11 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_s_fu_436">
<pin_list>
<pin id="1127028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_s/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="deleted_ones_fu_441">
<pin_list>
<pin id="1128190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128192" dir="0" index="2" bw="1" slack="1"/>
<pin id="1128193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/11 "/>
</bind>
</comp>

<comp id="448" class="1004" name="carry_6_fu_448">
<pin_list>
<pin id="1128520" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128521" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_6/11 "/>
</bind>
</comp>

<comp id="454" class="1004" name="y2_V_fu_454">
<pin_list>
<pin id="1124745" dir="0" index="0" bw="40" slack="0"/>
<pin id="1124746" dir="0" index="1" bw="80" slack="2"/>
<pin id="1124747" dir="0" index="2" bw="7" slack="0"/>
<pin id="1124748" dir="0" index="3" bw="8" slack="0"/>
<pin id="1124749" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y2_V/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_45_fu_463">
<pin_list>
<pin id="1131175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131176" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131177" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/11 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_14_fu_470">
<pin_list>
<pin id="1131185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131186" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131187" dir="0" index="2" bw="8" slack="0"/>
<pin id="1131188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/11 "/>
</bind>
</comp>

<comp id="477" class="1004" name="r_assign_3_fu_477">
<pin_list>
<pin id="1126442" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126443" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_assign_3/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_48_fu_482">
<pin_list>
<pin id="1131196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131197" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131198" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/11 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_18_fu_489">
<pin_list>
<pin id="1131472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131473" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_20_fu_495">
<pin_list>
<pin id="1127694" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127695" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/11 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_49_fu_505">
<pin_list>
<pin id="1131208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131209" dir="0" index="1" bw="40" slack="0"/>
<pin id="1131210" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131211" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/11 "/>
</bind>
</comp>

<comp id="513" class="1004" name="rev5_fu_513">
<pin_list>
<pin id="1127868" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127869" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/11 "/>
</bind>
</comp>

<comp id="519" class="1004" name="brmerge1001_demorgan_fu_519">
<pin_list>
<pin id="1128514" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128515" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128516" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge1001_demorgan/11 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Result_15_fu_525">
<pin_list>
<pin id="1131221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131222" dir="0" index="1" bw="40" slack="0"/>
<pin id="1131223" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131224" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/11 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_51_fu_533">
<pin_list>
<pin id="1131233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131234" dir="0" index="1" bw="80" slack="2"/>
<pin id="1131235" dir="0" index="2" bw="8" slack="0"/>
<pin id="1131236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="rev7_fu_540">
<pin_list>
<pin id="1139627" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139628" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev7/11 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_6_fu_546">
<pin_list>
<pin id="1131481" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131482" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_6/11 "/>
</bind>
</comp>

<comp id="551" class="1004" name="deleted_ones_3_fu_551">
<pin_list>
<pin id="1128198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128200" dir="0" index="2" bw="1" slack="1"/>
<pin id="1128201" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_3/11 "/>
</bind>
</comp>

<comp id="558" class="1004" name="brmerge1008_demorgan_fu_558">
<pin_list>
<pin id="1131490" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131491" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131492" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge1008_demorgan/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="deleted_zeros_fu_564">
<pin_list>
<pin id="1128829" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128830" dir="0" index="1" bw="1" slack="2"/>
<pin id="1128831" dir="0" index="2" bw="1" slack="2"/>
<pin id="1128832" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/12 "/>
</bind>
</comp>

<comp id="569" class="1004" name="phitmp997_demorgan_fu_569">
<pin_list>
<pin id="1129249" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129250" dir="0" index="1" bw="1" slack="2"/>
<pin id="1129251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="phitmp997_demorgan/12 "/>
</bind>
</comp>

<comp id="573" class="1004" name="p_not_fu_573">
<pin_list>
<pin id="1129665" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129666" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not/12 "/>
</bind>
</comp>

<comp id="579" class="1004" name="brmerge_fu_579">
<pin_list>
<pin id="1130098" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_17_fu_584">
<pin_list>
<pin id="1130198" dir="0" index="0" bw="1" slack="3"/>
<pin id="1130199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="589" class="1004" name="overflow_fu_589">
<pin_list>
<pin id="1131499" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131500" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp1_demorgan_fu_595">
<pin_list>
<pin id="1130104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130105" dir="0" index="1" bw="1" slack="1"/>
<pin id="1130106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1_demorgan/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp1_fu_600">
<pin_list>
<pin id="1129671" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129672" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="underflow_fu_606">
<pin_list>
<pin id="1131509" dir="0" index="0" bw="1" slack="3"/>
<pin id="1131510" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="brmerge9_fu_611">
<pin_list>
<pin id="1130380" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130381" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/12 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp2_fu_617">
<pin_list>
<pin id="1130386" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_1035_not_fu_622">
<pin_list>
<pin id="1131977" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131978" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131979" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_1035_not/12 "/>
</bind>
</comp>

<comp id="650" class="1004" name="deleted_zeros_2_fu_650">
<pin_list>
<pin id="1128837" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128838" dir="0" index="1" bw="1" slack="2"/>
<pin id="1128839" dir="0" index="2" bw="1" slack="2"/>
<pin id="1128840" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_2/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="phitmp996_demorgan_fu_655">
<pin_list>
<pin id="1129256" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129257" dir="0" index="1" bw="1" slack="2"/>
<pin id="1129258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="phitmp996_demorgan/12 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_not7_fu_659">
<pin_list>
<pin id="1130205" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130206" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not7/12 "/>
</bind>
</comp>

<comp id="665" class="1004" name="brmerge1_fu_665">
<pin_list>
<pin id="1131986" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131987" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/12 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_21_fu_670">
<pin_list>
<pin id="1131660" dir="0" index="0" bw="1" slack="3"/>
<pin id="1131661" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="675" class="1004" name="overflow_3_fu_675">
<pin_list>
<pin id="1131519" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131520" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/12 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp3_demorgan_fu_681">
<pin_list>
<pin id="1131995" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131996" dir="0" index="1" bw="1" slack="1"/>
<pin id="1131997" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3_demorgan/12 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp3_fu_686">
<pin_list>
<pin id="1131669" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131670" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/12 "/>
</bind>
</comp>

<comp id="692" class="1004" name="underflow_4_fu_692">
<pin_list>
<pin id="1131529" dir="0" index="0" bw="1" slack="3"/>
<pin id="1131530" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/12 "/>
</bind>
</comp>

<comp id="697" class="1004" name="brmerge2_fu_697">
<pin_list>
<pin id="1132004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge2/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp4_fu_703">
<pin_list>
<pin id="1132013" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132014" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132015" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_1036_not_fu_708">
<pin_list>
<pin id="1132022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_1036_not/12 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_7_fu_721">
<pin_list>
<pin id="1139710" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139711" dir="0" index="1" bw="40" slack="0"/>
<pin id="1139712" dir="0" index="2" bw="40" slack="1"/>
<pin id="1139713" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_7/12 "/>
</bind>
</comp>

<comp id="728" class="1004" name="p_Val2_11_fu_728">
<pin_list>
<pin id="1128274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128275" dir="0" index="1" bw="40" slack="0"/>
<pin id="1128276" dir="0" index="2" bw="40" slack="0"/>
<pin id="1128277" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/12 "/>
</bind>
</comp>

<comp id="736" class="1004" name="lhs_V_fu_736">
<pin_list>
<pin id="1098624" dir="0" index="0" bw="40" slack="1"/>
<pin id="1098625" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="rhs_V_fu_739">
<pin_list>
<pin id="1098642" dir="0" index="0" bw="40" slack="1"/>
<pin id="1098643" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/13 "/>
</bind>
</comp>

<comp id="742" class="1004" name="grp_fu_742">
<pin_list>
<pin id="10422" dir="0" index="0" bw="40" slack="0"/>
<pin id="10423" dir="0" index="1" bw="40" slack="0"/>
<pin id="10424" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ytemp_V_1/21 x2_V_1/11 xtemp_V/15 ret_V/13 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_22_fu_748">
<pin_list>
<pin id="1102515" dir="0" index="0" bw="41" slack="1"/>
<pin id="1102516" dir="0" index="1" bw="41" slack="0"/>
<pin id="1102517" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="753" class="1004" name="ret_V_11_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="40" slack="1"/>
<pin id="755" dir="0" index="1" bw="40" slack="1"/>
<pin id="756" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_11/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_52_fu_757">
<pin_list>
<pin id="1124789" dir="0" index="0" bw="41" slack="0"/>
<pin id="1124790" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/14 "/>
</bind>
</comp>

<comp id="761" class="1004" name="r_V_15_fu_761">
<pin_list>
<pin id="1125522" dir="0" index="0" bw="41" slack="0"/>
<pin id="1125523" dir="0" index="1" bw="40" slack="10"/>
<pin id="1125524" dir="0" index="2" bw="1" slack="0"/>
<pin id="1125525" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_15/14 "/>
</bind>
</comp>

<comp id="769" class="1004" name="r_V_17_cast_fu_769">
<pin_list>
<pin id="1124824" dir="0" index="0" bw="41" slack="0"/>
<pin id="1124825" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_17_cast/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_53_cast_fu_773">
<pin_list>
<pin id="1124860" dir="0" index="0" bw="40" slack="10"/>
<pin id="1124861" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_cast/14 "/>
</bind>
</comp>

<comp id="777" class="1004" name="grp_fu_777">
<pin_list>
<pin id="1054167" dir="0" index="0" bw="40" slack="0"/>
<pin id="1054168" dir="0" index="1" bw="40" slack="0"/>
<pin id="1054169" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="lhs_V_2_fu_783">
<pin_list>
<pin id="1098674" dir="0" index="0" bw="41" slack="1"/>
<pin id="1098675" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/15 "/>
</bind>
</comp>

<comp id="791" class="1004" name="grp_fu_791">
<pin_list>
<pin id="234834" dir="0" index="0" bw="1" slack="0"/>
<pin id="234835" dir="0" index="1" bw="40" slack="0"/>
<pin id="234836" dir="0" index="2" bw="7" slack="0"/>
<pin id="234837" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/15 tmp_60/21 tmp_41/11 "/>
</bind>
</comp>

<comp id="803" class="1004" name="p_Result_16_fu_803">
<pin_list>
<pin id="1139967" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139968" dir="0" index="1" bw="42" slack="0"/>
<pin id="1139969" dir="0" index="2" bw="7" slack="0"/>
<pin id="1139970" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/15 "/>
</bind>
</comp>

<comp id="811" class="1004" name="p_Result_4_fu_811">
<pin_list>
<pin id="1124932" dir="0" index="0" bw="2" slack="0"/>
<pin id="1124933" dir="0" index="1" bw="42" slack="0"/>
<pin id="1124934" dir="0" index="2" bw="7" slack="0"/>
<pin id="1124935" dir="0" index="3" bw="7" slack="0"/>
<pin id="1124936" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/15 "/>
</bind>
</comp>

<comp id="821" class="1004" name="p_not9_fu_821">
<pin_list>
<pin id="1138364" dir="0" index="0" bw="2" slack="0"/>
<pin id="1138365" dir="0" index="1" bw="2" slack="0"/>
<pin id="1138366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not9/15 "/>
</bind>
</comp>

<comp id="827" class="1004" name="brmerge3_fu_827">
<pin_list>
<pin id="1130590" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130591" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge3/15 "/>
</bind>
</comp>

<comp id="839" class="1004" name="overflow_4_fu_839">
<pin_list>
<pin id="1130915" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130916" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130917" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/15 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_not1_fu_851">
<pin_list>
<pin id="1138373" dir="0" index="0" bw="2" slack="0"/>
<pin id="1138374" dir="0" index="1" bw="2" slack="0"/>
<pin id="1138375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not1/15 "/>
</bind>
</comp>

<comp id="857" class="1004" name="brmerge4_fu_857">
<pin_list>
<pin id="1130596" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130597" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge4/15 "/>
</bind>
</comp>

<comp id="863" class="1004" name="underflow_5_fu_863">
<pin_list>
<pin id="1130921" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130922" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130923" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_5/15 "/>
</bind>
</comp>

<comp id="869" class="1004" name="brmerge5_fu_869">
<pin_list>
<pin id="1139950" dir="0" index="0" bw="1" slack="1"/>
<pin id="1139951" dir="0" index="1" bw="1" slack="1"/>
<pin id="1139952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge5/16 "/>
</bind>
</comp>

<comp id="873" class="1004" name="p_1029_not_fu_873">
<pin_list>
<pin id="1140022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1140023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_1029_not/16 "/>
</bind>
</comp>

<comp id="878" class="1004" name="brmerge6_fu_878">
<pin_list>
<pin id="1137997" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137998" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge6/16 "/>
</bind>
</comp>

<comp id="883" class="1004" name="grp_fu_883">
<pin_list>
<pin id="12889" dir="0" index="0" bw="1" slack="0"/>
<pin id="12890" dir="0" index="1" bw="40" slack="0"/>
<pin id="12891" dir="0" index="2" bw="40" slack="1"/>
<pin id="12892" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux/12 p_mux5/16 p_mux6/22 "/>
</bind>
</comp>

<comp id="890" class="1004" name="x_V_fu_890">
<pin_list>
<pin id="1140043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140044" dir="0" index="1" bw="40" slack="0"/>
<pin id="1140045" dir="0" index="2" bw="40" slack="0"/>
<pin id="1140046" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V/16 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_28_fu_904">
<pin_list>
<pin id="1125618" dir="0" index="0" bw="40" slack="12"/>
<pin id="1125619" dir="0" index="1" bw="40" slack="0"/>
<pin id="1125620" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/16 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_57_fu_910">
<pin_list>
<pin id="1124977" dir="0" index="0" bw="81" slack="0"/>
<pin id="1124978" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/19 "/>
</bind>
</comp>

<comp id="914" class="1004" name="grp_fu_914">
<pin_list>
<pin id="68244" dir="0" index="0" bw="81" slack="0"/>
<pin id="68245" dir="0" index="1" bw="75" slack="0"/>
<pin id="68246" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y2_V_2/11 ret_V_12/15 ret_V_13/20 "/>
</bind>
</comp>

<comp id="918" class="1004" name="p_Result_18_fu_918">
<pin_list>
<pin id="1139649" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139650" dir="0" index="1" bw="81" slack="0"/>
<pin id="1139651" dir="0" index="2" bw="8" slack="0"/>
<pin id="1139652" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/20 "/>
</bind>
</comp>

<comp id="926" class="1004" name="grp_fu_926">
<pin_list>
<pin id="40524" dir="0" index="0" bw="34" slack="1"/>
<pin id="40525" dir="0" index="1" bw="34" slack="0"/>
<pin id="40526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_6/20 r_4/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_19_fu_931">
<pin_list>
<pin id="1125045" dir="0" index="0" bw="5" slack="0"/>
<pin id="1125046" dir="0" index="1" bw="81" slack="0"/>
<pin id="1125047" dir="0" index="2" bw="8" slack="0"/>
<pin id="1125048" dir="0" index="3" bw="8" slack="0"/>
<pin id="1125049" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/20 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_26_fu_941">
<pin_list>
<pin id="1125125" dir="0" index="0" bw="6" slack="0"/>
<pin id="1125126" dir="0" index="1" bw="81" slack="0"/>
<pin id="1125127" dir="0" index="2" bw="8" slack="0"/>
<pin id="1125128" dir="0" index="3" bw="8" slack="0"/>
<pin id="1125129" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/20 "/>
</bind>
</comp>

<comp id="951" class="1004" name="ytemp_V_fu_951">
<pin_list>
<pin id="1125205" dir="0" index="0" bw="40" slack="0"/>
<pin id="1125206" dir="0" index="1" bw="81" slack="1"/>
<pin id="1125207" dir="0" index="2" bw="7" slack="0"/>
<pin id="1125208" dir="0" index="3" bw="8" slack="0"/>
<pin id="1125209" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ytemp_V/21 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_56_fu_960">
<pin_list>
<pin id="1131121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131122" dir="0" index="1" bw="81" slack="1"/>
<pin id="1131123" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131124" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/21 "/>
</bind>
</comp>

<comp id="967" class="1004" name="p_Result_19_fu_967">
<pin_list>
<pin id="1131129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131130" dir="0" index="1" bw="81" slack="1"/>
<pin id="1131131" dir="0" index="2" bw="8" slack="0"/>
<pin id="1131132" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/21 "/>
</bind>
</comp>

<comp id="974" class="1004" name="r_assign_5_fu_974">
<pin_list>
<pin id="1132049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_assign_5/21 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_59_fu_979">
<pin_list>
<pin id="1126118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126119" dir="0" index="1" bw="81" slack="1"/>
<pin id="1126120" dir="0" index="2" bw="7" slack="0"/>
<pin id="1126121" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/21 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_24_fu_986">
<pin_list>
<pin id="1131446" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131447" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_24/21 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_25_fu_992">
<pin_list>
<pin id="1127574" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127575" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/21 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="rev9_fu_1010">
<pin_list>
<pin id="1140004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev9/21 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="carry_8_fu_1016">
<pin_list>
<pin id="1131329" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131330" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_8/21 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="Range2_all_ones_3_fu_1030">
<pin_list>
<pin id="1125627" dir="0" index="0" bw="5" slack="1"/>
<pin id="1125628" dir="0" index="1" bw="5" slack="0"/>
<pin id="1125629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_3/21 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="Range1_all_ones_4_fu_1035">
<pin_list>
<pin id="1125637" dir="0" index="0" bw="6" slack="1"/>
<pin id="1125638" dir="0" index="1" bw="6" slack="0"/>
<pin id="1125639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_4/21 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="Range1_all_zeros_3_fu_1040">
<pin_list>
<pin id="1125647" dir="0" index="0" bw="6" slack="1"/>
<pin id="1125648" dir="0" index="1" bw="6" slack="0"/>
<pin id="1125649" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_3/21 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_62_fu_1045">
<pin_list>
<pin id="1126141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126142" dir="0" index="1" bw="81" slack="1"/>
<pin id="1126143" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/21 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="grp_fu_1052">
<pin_list>
<pin id="277996" dir="0" index="0" bw="1" slack="0"/>
<pin id="277997" dir="0" index="1" bw="1" slack="0"/>
<pin id="277998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newsignbit_i_i_i_i/15 rev8/21 rev/11 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="p_9_fu_1058">
<pin_list>
<pin id="1131452" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131453" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_9/21 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="deleted_ones_4_fu_1064">
<pin_list>
<pin id="1139901" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139902" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139903" dir="0" index="2" bw="1" slack="0"/>
<pin id="1139904" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_4/21 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="brmerge1021_demorgan_fu_1072">
<pin_list>
<pin id="1139355" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139356" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge1021_demorgan/21 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="grp_fu_1078">
<pin_list>
<pin id="1139956" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139957" dir="0" index="1" bw="40" slack="0"/>
<pin id="1139958" dir="0" index="2" bw="40" slack="1"/>
<pin id="1139959" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_5/12 p_1/22 p_8/16 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="phitmp_demorgan_fu_1083">
<pin_list>
<pin id="1131927" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131928" dir="0" index="1" bw="1" slack="1"/>
<pin id="1131929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="phitmp_demorgan/22 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="p_not2_fu_1087">
<pin_list>
<pin id="1131634" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131635" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not2/22 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="brmerge7_fu_1093">
<pin_list>
<pin id="1131837" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131838" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge7/22 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="tmp_27_fu_1098">
<pin_list>
<pin id="1132142" dir="0" index="0" bw="1" slack="2"/>
<pin id="1132143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_27/22 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="overflow_5_fu_1103">
<pin_list>
<pin id="1132161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_5/22 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp5_demorgan_fu_1109">
<pin_list>
<pin id="1131843" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131844" dir="0" index="1" bw="1" slack="1"/>
<pin id="1131845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5_demorgan/22 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp5_fu_1114">
<pin_list>
<pin id="1131640" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131641" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/22 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="underflow_6_fu_1120">
<pin_list>
<pin id="1139978" dir="0" index="0" bw="1" slack="2"/>
<pin id="1139979" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139980" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_6/22 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="brmerge8_fu_1125">
<pin_list>
<pin id="1131962" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131963" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge8/22 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp6_fu_1131">
<pin_list>
<pin id="1131968" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131969" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/22 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="p_1037_not_fu_1136">
<pin_list>
<pin id="1130713" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130714" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_1037_not/22 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="p_mux4_fu_1142">
<pin_list>
<pin id="1137533" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137534" dir="0" index="1" bw="40" slack="0"/>
<pin id="1137535" dir="0" index="2" bw="40" slack="1"/>
<pin id="1137536" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux4/12 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="deleted_zeros_3_fu_1149">
<pin_list>
<pin id="1139913" dir="0" index="0" bw="1" slack="1"/>
<pin id="1139914" dir="0" index="1" bw="1" slack="1"/>
<pin id="1139915" dir="0" index="2" bw="1" slack="1"/>
<pin id="1139916" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_3/22 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="grp_fu_1156">
<pin_list>
<pin id="225712" dir="0" index="0" bw="1" slack="0"/>
<pin id="225713" dir="0" index="1" bw="40" slack="0"/>
<pin id="225714" dir="0" index="2" bw="40" slack="0"/>
<pin id="225715" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_20/12 y_V/22 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_29_fu_1164">
<pin_list>
<pin id="1125656" dir="0" index="0" bw="40" slack="19"/>
<pin id="1125657" dir="0" index="1" bw="40" slack="1"/>
<pin id="1125658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/23 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="or_cond_fu_1169">
<pin_list>
<pin id="1131570" dir="0" index="0" bw="1" slack="7"/>
<pin id="1131571" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131572" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/23 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="rhs_V_2_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="42" slack="12"/>
<pin id="1176" dir="1" index="1" bw="42" slack="12"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="tmp_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1191" class="1005" name="maxIter_read_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="16" slack="1"/>
<pin id="1193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="maxIter_read "/>
</bind>
</comp>

<comp id="1198" class="1005" name="rhs_V_5_cast_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="81" slack="17"/>
<pin id="1200" dir="1" index="1" bw="81" slack="17"/>
</pin_list>
<bind>
<opset="rhs_V_5_cast "/>
</bind>
</comp>

<comp id="1203" class="1005" name="x_in_V_read_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="40" slack="1"/>
<pin id="1205" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="x_in_V_read "/>
</bind>
</comp>

<comp id="1208" class="1005" name="iter_1_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="0"/>
<pin id="1210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="iter_1 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="tmp_s_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="20"/>
<pin id="1214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1229" class="1005" name="reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="81" slack="1"/>
<pin id="1231" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 tmp_26 y_in_V_read r_V rhs_V r_V_17_cast r_V_19 r_V_17 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="41" slack="1"/>
<pin id="1240" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20 tmp_19 ret_V ret_V_11 x2_V_1 xtemp_V ytemp_V_1 tmp_38 tmp_57 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="p_Result_s_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="3"/>
<pin id="1246" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1269" class="1005" name="tmp_46_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="34" slack="1"/>
<pin id="1271" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="p_Result_13_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="3"/>
<pin id="1277" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="p_Result_2_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="4" slack="1"/>
<pin id="1282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="p_Result_3_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="5" slack="1"/>
<pin id="1287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="Range2_all_ones_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="1"/>
<pin id="1293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="1296" class="1005" name="r_4_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_4 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="Range1_all_zeros_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="2"/>
<pin id="1303" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="1308" class="1005" name="Range1_all_ones_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="1"/>
<pin id="1310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="1313" class="1005" name="Range2_all_ones_2_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="1"/>
<pin id="1315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_2 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="r_5_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_5 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="Range1_all_zeros_2_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="2"/>
<pin id="1325" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_2 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="Range1_all_ones_3_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_3 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="p_Result_12_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="1"/>
<pin id="1343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="carry_4_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="1"/>
<pin id="1349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_4 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="p_Result_1_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="5" slack="1"/>
<pin id="1354" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="brmerge1001_demorgan_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge1001_demorgan "/>
</bind>
</comp>

<comp id="1364" class="1005" name="p_Result_15_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="1"/>
<pin id="1366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="carry_6_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="1"/>
<pin id="1372" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_6 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="brmerge1008_demorgan_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge1008_demorgan "/>
</bind>
</comp>

<comp id="1396" class="1005" name="p_Result_s_16_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="4" slack="1"/>
<pin id="1398" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_16 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="tmp_22_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="10"/>
<pin id="1408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="y_V_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="40" slack="1"/>
<pin id="1412" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="1420" class="1005" name="or_cond_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="1"/>
<pin id="1422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1436" class="1005" name="underflow_5_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="1"/>
<pin id="1438" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_5 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="overflow_4_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="1"/>
<pin id="1444" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow_4 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_28_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="7"/>
<pin id="1456" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="81" slack="1"/>
<pin id="1461" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 lhs_V ret_V_13 tmp_53_cast r_V_18 y2_V_2 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="r_6_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="1"/>
<pin id="1480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_6 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="p_Result_18_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="2"/>
<pin id="1486" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="p_Result_20_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="1"/>
<pin id="1508" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_20 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="carry_8_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="1"/>
<pin id="1514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_8 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="Range1_all_zeros_3_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="1"/>
<pin id="1519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_3 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="Range1_all_ones_4_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="1"/>
<pin id="1525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_4 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="40" slack="1"/>
<pin id="1530" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 x_V "/>
</bind>
</comp>

<comp id="1534" class="1005" name="brmerge1021_demorgan_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="1" slack="1"/>
<pin id="1536" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge1021_demorgan "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="175"><net_src comp="152" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="152" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="186"><net_src comp="167" pin="6"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="116" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="110" pin="2"/><net_sink comp="187" pin=2"/></net>

<net id="12894"><net_src comp="56" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="40528"><net_src comp="34" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="225717"><net_src comp="883" pin="3"/><net_sink comp="1156" pin=1"/></net>

<net id="234838"><net_src comp="50" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="234840"><net_src comp="52" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="278000"><net_src comp="54" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="377085"><net_src comp="50" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="377087"><net_src comp="52" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="1099581"><net_src comp="38" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="1099605"><net_src comp="40" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="1099629"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="1099653"><net_src comp="38" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="1099677"><net_src comp="40" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="1102519"><net_src comp="76" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="1104490"><net_src comp="1238" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="1124045"><net_src comp="144" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="1124046"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1124047"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1124085"><net_src comp="132" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="1124086"><net_src comp="230" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1124087"><net_src comp="230" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1124510"><net_src comp="26" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="1124511"><net_src comp="777" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="1124512"><net_src comp="28" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="1124513"><net_src comp="24" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="1124590"><net_src comp="30" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="1124591"><net_src comp="777" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="1124592"><net_src comp="32" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="1124593"><net_src comp="24" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="1124670"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="1124672"><net_src comp="44" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="1124673"><net_src comp="46" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="1124750"><net_src comp="42" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="1124752"><net_src comp="44" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="1124753"><net_src comp="46" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="1124791"><net_src comp="753" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="1124827"><net_src comp="769" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1124862"><net_src comp="128" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1124863"><net_src comp="773" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1124937"><net_src comp="86" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="1124939"><net_src comp="88" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="1124940"><net_src comp="84" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="1124979"><net_src comp="224" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="1125050"><net_src comp="98" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="1125052"><net_src comp="28" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="1125053"><net_src comp="96" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="1125130"><net_src comp="100" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="1125132"><net_src comp="32" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="1125133"><net_src comp="96" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="1125210"><net_src comp="102" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="1125212"><net_src comp="44" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="1125213"><net_src comp="46" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="1125518"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="1125520"><net_src comp="14" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="1125521"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="1125526"><net_src comp="78" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="1125527"><net_src comp="140" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1125528"><net_src comp="80" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="1125529"><net_src comp="761" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="1125606"><net_src comp="156" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="1125613"><net_src comp="36" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="1125621"><net_src comp="140" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1125631"><net_src comp="38" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1125641"><net_src comp="104" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1125651"><net_src comp="106" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1125659"><net_src comp="128" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1125684"><net_src comp="22" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="1125685"><net_src comp="224" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="1125686"><net_src comp="24" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="1125692"><net_src comp="22" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="1125693"><net_src comp="777" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="1125694"><net_src comp="24" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="1125926"><net_src comp="224" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="1125930"><net_src comp="777" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="1126018"><net_src comp="26" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="1126019"><net_src comp="224" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="1126020"><net_src comp="28" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="1126021"><net_src comp="24" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="1126028"><net_src comp="30" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="1126029"><net_src comp="224" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="1126030"><net_src comp="32" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="1126031"><net_src comp="24" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="1126047"><net_src comp="22" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="1126049"><net_src comp="44" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="1126055"><net_src comp="22" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="1126057"><net_src comp="46" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="1126122"><net_src comp="94" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="1126124"><net_src comp="48" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="1126145"><net_src comp="94" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1126147"><net_src comp="32" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1126440"><net_src comp="353" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="1127026"><net_src comp="367" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="1127692"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="1127872"><net_src comp="54" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="1127873"><net_src comp="513" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="1127878"><net_src comp="54" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="1128195"><net_src comp="436" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="1128518"><net_src comp="441" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="1128524"><net_src comp="430" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="1128525"><net_src comp="448" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="1129668"><net_src comp="564" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="1129669"><net_src comp="54" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="1129675"><net_src comp="54" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="1130102"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="1130107"><net_src comp="569" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="1130109"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="1130202"><net_src comp="54" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="1130208"><net_src comp="650" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="1130209"><net_src comp="54" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="1130390"><net_src comp="584" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="1130918"><net_src comp="827" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="1130924"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="1131125"><net_src comp="94" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="1131127"><net_src comp="44" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="1131133"><net_src comp="94" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="1131135"><net_src comp="46" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="1131145"><net_src comp="22" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="1131147"><net_src comp="48" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="1131148"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="1131168"><net_src comp="22" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="1131170"><net_src comp="32" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="1131171"><net_src comp="423" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="1131179"><net_src comp="22" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="1131181"><net_src comp="44" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="1131182"><net_src comp="463" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="1131189"><net_src comp="22" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="1131191"><net_src comp="46" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="1131192"><net_src comp="470" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="1131200"><net_src comp="22" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="1131202"><net_src comp="48" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="1131212"><net_src comp="50" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="1131214"><net_src comp="52" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="1131215"><net_src comp="505" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="1131225"><net_src comp="50" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="1131227"><net_src comp="52" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="1131237"><net_src comp="22" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="1131239"><net_src comp="32" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="1131332"><net_src comp="967" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1131449"><net_src comp="979" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="1131451"><net_src comp="986" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="1131455"><net_src comp="1030" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1131465"><net_src comp="360" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="1131467"><net_src comp="409" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="1131475"><net_src comp="482" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="1131476"><net_src comp="477" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="1131477"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="1131486"><net_src comp="546" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="1131493"><net_src comp="525" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="1131494"><net_src comp="551" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="1131502"><net_src comp="579" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="1131503"><net_src comp="584" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="1131504"><net_src comp="589" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="1131513"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="1131514"><net_src comp="606" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="1131574"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1131638"><net_src comp="54" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1131644"><net_src comp="54" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1131664"><net_src comp="54" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="1131665"><net_src comp="670" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="1131673"><net_src comp="54" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="1131674"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="1131841"><net_src comp="1087" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1131848"><net_src comp="1109" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1131932"><net_src comp="1083" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1131933"><net_src comp="1083" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1131973"><net_src comp="1131" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1131980"><net_src comp="617" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="1131981"><net_src comp="569" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="1131990"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="1131991"><net_src comp="665" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="1131998"><net_src comp="655" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="1132000"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="1132007"><net_src comp="692" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="1132008"><net_src comp="675" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="1132017"><net_src comp="670" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="1132025"><net_src comp="703" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="1132026"><net_src comp="655" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="1132027"><net_src comp="708" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="1132053"><net_src comp="960" pin="3"/><net_sink comp="974" pin=1"/></net>

<net id="1132054"><net_src comp="974" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="1132146"><net_src comp="54" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1132148"><net_src comp="1098" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1132164"><net_src comp="1093" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1132165"><net_src comp="1098" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1132166"><net_src comp="1103" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1132202"><net_src comp="1238" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1132203"><net_src comp="728" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1132204"><net_src comp="1229" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1132740"><net_src comp="931" pin="4"/><net_sink comp="1238" pin=0"/></net>

<net id="1132741"><net_src comp="1238" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1132742"><net_src comp="941" pin="4"/><net_sink comp="1229" pin=0"/></net>

<net id="1132743"><net_src comp="1229" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1132744"><net_src comp="1229" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1133264"><net_src comp="110" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1133265"><net_src comp="1229" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1133266"><net_src comp="1229" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="1133774"><net_src comp="116" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1133775"><net_src comp="1203" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1133776"><net_src comp="1203" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1133780"><net_src comp="195" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1133783"><net_src comp="187" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1133788"><net_src comp="122" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1133789"><net_src comp="1191" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="1133790"><net_src comp="1191" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="1133791"><net_src comp="1191" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1133794"><net_src comp="205" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1133799"><net_src comp="1208" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1133801"><net_src comp="209" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1133826"><net_src comp="1229" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1133855"><net_src comp="240" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1133856"><net_src comp="1244" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1133857"><net_src comp="1244" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1133865"><net_src comp="272" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1133866"><net_src comp="1275" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1133867"><net_src comp="1275" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1133870"><net_src comp="284" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1133871"><net_src comp="1280" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1133875"><net_src comp="294" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1133876"><net_src comp="1285" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1133877"><net_src comp="1285" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1133880"><net_src comp="309" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1133881"><net_src comp="1291" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1133885"><net_src comp="1296" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1133888"><net_src comp="319" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1133889"><net_src comp="1301" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1133894"><net_src comp="314" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1133895"><net_src comp="1308" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1133896"><net_src comp="1308" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1133897"><net_src comp="1308" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1133900"><net_src comp="329" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1133901"><net_src comp="1313" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1133905"><net_src comp="1318" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1133908"><net_src comp="339" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1133909"><net_src comp="1323" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="1133914"><net_src comp="334" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1133915"><net_src comp="1330" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1133916"><net_src comp="1330" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1133917"><net_src comp="1330" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1133921"><net_src comp="1341" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1133925"><net_src comp="409" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1133926"><net_src comp="1347" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1133927"><net_src comp="1347" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1133931"><net_src comp="262" pin="4"/><net_sink comp="1352" pin=0"/></net>

<net id="1133932"><net_src comp="1352" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1133933"><net_src comp="1352" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1133937"><net_src comp="519" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1133938"><net_src comp="1358" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1133939"><net_src comp="1358" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1133942"><net_src comp="525" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1133943"><net_src comp="1364" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1133947"><net_src comp="448" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1133948"><net_src comp="1370" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1133949"><net_src comp="1370" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1133953"><net_src comp="558" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1133954"><net_src comp="1375" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1133955"><net_src comp="1375" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1133958"><net_src comp="252" pin="4"/><net_sink comp="1396" pin=0"/></net>

<net id="1133959"><net_src comp="1396" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1133961"><net_src comp="748" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1133971"><net_src comp="1169" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1133976"><net_src comp="863" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1133983"><net_src comp="839" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1133988"><net_src comp="904" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1133989"><net_src comp="1454" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1134033"><net_src comp="1478" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1134038"><net_src comp="1484" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1134043"><net_src comp="1506" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1134047"><net_src comp="1016" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1134049"><net_src comp="1512" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1134052"><net_src comp="1040" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1134057"><net_src comp="1035" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1134059"><net_src comp="1523" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1134070"><net_src comp="1534" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1134071"><net_src comp="1534" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1134224"><net_src comp="230" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1134225"><net_src comp="1459" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1134226"><net_src comp="1459" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1134227"><net_src comp="220" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1134228"><net_src comp="1229" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1134639"><net_src comp="1238" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1134672"><net_src comp="736" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1134673"><net_src comp="1459" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1134674"><net_src comp="739" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1134675"><net_src comp="1229" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1135100"><net_src comp="757" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="1135370"><net_src comp="1528" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1135372"><net_src comp="1410" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="1135373"><net_src comp="1410" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1135388"><net_src comp="753" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1135389"><net_src comp="1238" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1135403"><net_src comp="1459" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1135404"><net_src comp="1459" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1135405"><net_src comp="1459" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1135406"><net_src comp="1459" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1135407"><net_src comp="1459" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1135647"><net_src comp="773" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1135648"><net_src comp="1459" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1135649"><net_src comp="769" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1137448"><net_src comp="611" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="1137531"><net_src comp="622" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1137532"><net_src comp="1156" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1137537"><net_src comp="697" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1137538"><net_src comp="56" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1137540"><net_src comp="1142" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="1138000"><net_src comp="1442" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1138367"><net_src comp="811" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="1138368"><net_src comp="90" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="1138369"><net_src comp="821" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="1138376"><net_src comp="811" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="1138377"><net_src comp="92" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="1138378"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="1139192"><net_src comp="1052" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="1139282"><net_src comp="1052" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1139360"><net_src comp="1072" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1139630"><net_src comp="533" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="1139631"><net_src comp="54" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="1139632"><net_src comp="540" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="1139653"><net_src comp="94" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="1139655"><net_src comp="96" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="1139656"><net_src comp="918" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1139715"><net_src comp="58" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="1139905"><net_src comp="1016" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1139906"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1139907"><net_src comp="1035" pin="2"/><net_sink comp="1064" pin=2"/></net>

<net id="1139908"><net_src comp="1064" pin="3"/><net_sink comp="1072" pin=1"/></net>

<net id="1139917"><net_src comp="1512" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1139918"><net_src comp="1523" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1139919"><net_src comp="1517" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1139920"><net_src comp="1149" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1139925"><net_src comp="1125" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="1139942"><net_src comp="1136" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1139943"><net_src comp="1156" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1139953"><net_src comp="1436" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1139954"><net_src comp="1442" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1139955"><net_src comp="869" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="1139960"><net_src comp="606" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1139961"><net_src comp="58" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1139962"><net_src comp="1238" pin="1"/><net_sink comp="1078" pin=2"/></net>

<net id="1139963"><net_src comp="1078" pin="3"/><net_sink comp="1156" pin=2"/></net>

<net id="1139964"><net_src comp="692" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="1139966"><net_src comp="721" pin="3"/><net_sink comp="728" pin=2"/></net>

<net id="1139971"><net_src comp="82" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="1139973"><net_src comp="84" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="1139975"><net_src comp="803" pin="3"/><net_sink comp="863" pin=1"/></net>

<net id="1139976"><net_src comp="1436" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1139981"><net_src comp="1484" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1139982"><net_src comp="1114" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1139983"><net_src comp="1120" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1139984"><net_src comp="1120" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1139985"><net_src comp="1052" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="1139986"><net_src comp="992" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1139987"><net_src comp="951" pin="4"/><net_sink comp="742" pin=1"/></net>

<net id="1139988"><net_src comp="742" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="1139989"><net_src comp="742" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="1139990"><net_src comp="742" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1139991"><net_src comp="385" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1139992"><net_src comp="344" pin="4"/><net_sink comp="742" pin=1"/></net>

<net id="1139993"><net_src comp="495" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1139994"><net_src comp="454" pin="4"/><net_sink comp="914" pin=1"/></net>

<net id="1139995"><net_src comp="914" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="1139996"><net_src comp="914" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="1139998"><net_src comp="1174" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1139999"><net_src comp="783" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1140000"><net_src comp="914" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="1140001"><net_src comp="914" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="1140002"><net_src comp="1203" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1140003"><net_src comp="1528" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1140007"><net_src comp="1045" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1140008"><net_src comp="54" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1140009"><net_src comp="1010" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1140013"><net_src comp="803" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="1140014"><net_src comp="54" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="1140015"><net_src comp="403" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="1140016"><net_src comp="791" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="1140017"><net_src comp="791" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1140018"><net_src comp="415" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1140019"><net_src comp="415" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1140020"><net_src comp="415" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="1140021"><net_src comp="415" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1140025"><net_src comp="1436" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1140026"><net_src comp="54" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="1140027"><net_src comp="873" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="1140028"><net_src comp="248" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1140030"><net_src comp="280" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1140033"><net_src comp="926" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1140034"><net_src comp="1238" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1140035"><net_src comp="926" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1140039"><net_src comp="1269" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1140040"><net_src comp="34" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="1140041"><net_src comp="324" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1140042"><net_src comp="910" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1140047"><net_src comp="878" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="1140048"><net_src comp="883" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="1140049"><net_src comp="1078" pin="3"/><net_sink comp="890" pin=2"/></net>

<net id="1140050"><net_src comp="890" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1140051"><net_src comp="890" pin="3"/><net_sink comp="904" pin=1"/></net>

<net id="1140052"><net_src comp="736" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1140053"><net_src comp="739" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1140054"><net_src comp="224" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1140056"><net_src comp="1229" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1140057"><net_src comp="1229" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1140058"><net_src comp="1229" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1140059"><net_src comp="1229" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1140060"><net_src comp="1229" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1140061"><net_src comp="777" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1140062"><net_src comp="1459" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1140063"><net_src comp="1459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1140064"><net_src comp="1459" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1140065"><net_src comp="1459" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="1140066"><net_src comp="1459" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1140067"><net_src comp="1229" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1140068"><net_src comp="1198" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1140069"><net_src comp="914" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="1140070"><net_src comp="914" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="1140071"><net_src comp="914" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="1140072"><net_src comp="914" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1140073"><net_src comp="1459" pin="1"/><net_sink comp="1142" pin=2"/></net>

<net id="1140074"><net_src comp="1459" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="1140078"><net_src comp="156" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="1140079"><net_src comp="20" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="1140080"><net_src comp="389" pin="2"/><net_sink comp="1208" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mandel_calc : x_in_V | {1 }
	Port: mandel_calc : y_in_V | {1 }
	Port: mandel_calc : maxIter | {3 }
  - Chain level:
	State 1
	State 2
	State 3
		rhs_V_5_cast : 1
	State 4
		tmp_s : 1
		iter_1 : 1
		StgValue_40 : 2
		r_V : 1
		r_V_17 : 2
		r_V_13 : 1
		r_V_18 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
		p_Result_s : 1
		tmp_38 : 1
		p_Result_s_16 : 1
		p_Result_1 : 1
		p_Result_13 : 1
		tmp_46 : 1
		p_Result_2 : 1
		p_Result_3 : 1
	State 10
	State 11
		r : 1
		tmp_15 : 1
		tmp_16 : 1
		x2_V_1 : 2
		tmp_41 : 3
		rev : 4
		carry_4 : 4
		p_Result_12 : 3
		rev5 : 1
		p_s : 1
		deleted_ones : 4
		brmerge1001_demorgan : 5
		r_assign_3 : 1
		tmp_18 : 1
		tmp_20 : 1
		y2_V_2 : 2
		tmp_49 : 3
		rev6 : 4
		carry_6 : 4
		p_Result_15 : 3
		rev7 : 1
		p_6 : 1
		deleted_ones_3 : 4
		brmerge1008_demorgan : 5
	State 12
		p_not : 1
		brmerge : 1
		overflow : 1
		p_Val2_20 : 1
		p_not7 : 1
		brmerge1 : 1
		overflow_3 : 1
		p_Val2_11 : 1
	State 13
		ret_V : 1
	State 14
		StgValue_142 : 1
		tmp_52 : 1
		r_V_17_cast : 1
		r_V_19 : 2
	State 15
		ret_V_12 : 1
		p_Result_16 : 2
		p_Result_17 : 1
		p_Result_4 : 2
		p_not9 : 3
		brmerge3 : 4
		tmp_23 : 3
		overflow_4 : 4
		newsignbit_i_i_i_i : 2
		p_not1 : 3
		brmerge4 : 4
		underflow_5 : 4
	State 16
		tmp_28 : 1
	State 17
	State 18
	State 19
		tmp_57 : 1
	State 20
		p_Result_18 : 1
		tmp_19 : 1
		tmp_26 : 1
	State 21
		r_assign_5 : 1
		tmp_24 : 1
		tmp_25 : 1
		ytemp_V_1 : 2
		tmp_60 : 3
		rev8 : 4
		carry_8 : 4
		p_Result_20 : 3
		rev9 : 1
		p_9 : 1
		deleted_ones_4 : 4
		brmerge1021_demorgan : 5
	State 22
		p_not2 : 1
		brmerge7 : 1
		overflow_5 : 1
		y_V : 1
	State 23
		or_cond : 1
	State 24
		iter_2_ph : 1
		iter_2 : 2
		StgValue_224 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |      grp_pretest_fu_187      |    10   |  36.018 |   918   |   969   |
|----------|------------------------------|---------|---------|---------|---------|
|    mul   |          grp_fu_224          |    5    |    0    |   287   |    19   |
|          |          grp_fu_777          |    5    |    0    |   281   |    19   |
|----------|------------------------------|---------|---------|---------|---------|
|          |      deleted_ones_fu_441     |    0    |    0    |    0    |    2    |
|          |     deleted_ones_3_fu_551    |    0    |    0    |    0    |    2    |
|          |     deleted_zeros_fu_564     |    0    |    0    |    0    |    2    |
|          |    deleted_zeros_2_fu_650    |    0    |    0    |    0    |    2    |
|          |          p_7_fu_721          |    0    |    0    |    0    |    40   |
|          |       p_Val2_11_fu_728       |    0    |    0    |    0    |    40   |
|  select  |          grp_fu_883          |    0    |    0    |    0    |    40   |
|          |          x_V_fu_890          |    0    |    0    |    0    |    40   |
|          |    deleted_ones_4_fu_1064    |    0    |    0    |    0    |    2    |
|          |          grp_fu_1078         |    0    |    0    |    0    |    40   |
|          |        p_mux4_fu_1142        |    0    |    0    |    0    |    40   |
|          |    deleted_zeros_3_fu_1149   |    0    |    0    |    0    |    2    |
|          |          grp_fu_1156         |    0    |    0    |    0    |    40   |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_s_fu_209         |    0    |    0    |    0    |    13   |
|          |    Range2_all_ones_fu_309    |    0    |    0    |    0    |    9    |
|          |    Range1_all_ones_fu_314    |    0    |    0    |    0    |    11   |
|          |    Range1_all_zeros_fu_319   |    0    |    0    |    0    |    11   |
|          |          r_5_fu_324          |    0    |    0    |    0    |    21   |
|          |   Range2_all_ones_2_fu_329   |    0    |    0    |    0    |    9    |
|          |   Range1_all_ones_3_fu_334   |    0    |    0    |    0    |    11   |
|          |   Range1_all_zeros_2_fu_339  |    0    |    0    |    0    |    11   |
|   icmp   |         tmp_22_fu_748        |    0    |    0    |    0    |    24   |
|          |         p_not9_fu_821        |    0    |    0    |    0    |    8    |
|          |         p_not1_fu_851        |    0    |    0    |    0    |    8    |
|          |         tmp_28_fu_904        |    0    |    0    |    0    |    21   |
|          |          grp_fu_926          |    0    |    0    |    0    |    21   |
|          |   Range2_all_ones_3_fu_1030  |    0    |    0    |    0    |    11   |
|          |   Range1_all_ones_4_fu_1035  |    0    |    0    |    0    |    11   |
|          |  Range1_all_zeros_3_fu_1040  |    0    |    0    |    0    |    11   |
|          |        tmp_29_fu_1164        |    0    |    0    |    0    |    21   |
|----------|------------------------------|---------|---------|---------|---------|
|          |         iter_1_fu_389        |    0    |    0    |    0    |    23   |
|    add   |          grp_fu_742          |    0    |    0    |    0    |    47   |
|          |          grp_fu_914          |    0    |    0    |    0    |    88   |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_15_fu_379        |    0    |    0    |    0    |    2    |
|          |        carry_4_fu_409        |    0    |    0    |    0    |    2    |
|          |          p_s_fu_436          |    0    |    0    |    0    |    2    |
|          |        carry_6_fu_448        |    0    |    0    |    0    |    2    |
|          |         tmp_18_fu_489        |    0    |    0    |    0    |    2    |
|          |  brmerge1001_demorgan_fu_519 |    0    |    0    |    0    |    2    |
|          |          p_6_fu_546          |    0    |    0    |    0    |    2    |
|          |  brmerge1008_demorgan_fu_558 |    0    |    0    |    0    |    2    |
|          |   phitmp997_demorgan_fu_569  |    0    |    0    |    0    |    2    |
|          |        overflow_fu_589       |    0    |    0    |    0    |    2    |
|          |       underflow_fu_606       |    0    |    0    |    0    |    2    |
|    and   |   phitmp996_demorgan_fu_655  |    0    |    0    |    0    |    2    |
|          |       overflow_3_fu_675      |    0    |    0    |    0    |    2    |
|          |      underflow_4_fu_692      |    0    |    0    |    0    |    2    |
|          |       overflow_4_fu_839      |    0    |    0    |    0    |    2    |
|          |      underflow_5_fu_863      |    0    |    0    |    0    |    2    |
|          |         tmp_24_fu_986        |    0    |    0    |    0    |    2    |
|          |        carry_8_fu_1016       |    0    |    0    |    0    |    2    |
|          |          p_9_fu_1058         |    0    |    0    |    0    |    2    |
|          | brmerge1021_demorgan_fu_1072 |    0    |    0    |    0    |    2    |
|          |    phitmp_demorgan_fu_1083   |    0    |    0    |    0    |    2    |
|          |      overflow_5_fu_1103      |    0    |    0    |    0    |    2    |
|          |      underflow_6_fu_1120     |    0    |    0    |    0    |    2    |
|          |        or_cond_fu_1169       |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|    sub   |        ret_V_11_fu_753       |    0    |    0    |    0    |    47   |
|----------|------------------------------|---------|---------|---------|---------|
|          |           r_fu_367           |    0    |    0    |    0    |    2    |
|          |       r_assign_3_fu_477      |    0    |    0    |    0    |    2    |
|          |        brmerge_fu_579        |    0    |    0    |    0    |    2    |
|          |     tmp1_demorgan_fu_595     |    0    |    0    |    0    |    2    |
|          |        brmerge9_fu_611       |    0    |    0    |    0    |    2    |
|          |          tmp2_fu_617         |    0    |    0    |    0    |    2    |
|          |       p_1035_not_fu_622      |    0    |    0    |    0    |    2    |
|          |        brmerge1_fu_665       |    0    |    0    |    0    |    2    |
|          |     tmp3_demorgan_fu_681     |    0    |    0    |    0    |    2    |
|          |        brmerge2_fu_697       |    0    |    0    |    0    |    2    |
|    or    |          tmp4_fu_703         |    0    |    0    |    0    |    2    |
|          |       p_1036_not_fu_708      |    0    |    0    |    0    |    2    |
|          |        brmerge3_fu_827       |    0    |    0    |    0    |    2    |
|          |        brmerge4_fu_857       |    0    |    0    |    0    |    2    |
|          |        brmerge5_fu_869       |    0    |    0    |    0    |    2    |
|          |        brmerge6_fu_878       |    0    |    0    |    0    |    2    |
|          |       r_assign_5_fu_974      |    0    |    0    |    0    |    2    |
|          |       brmerge7_fu_1093       |    0    |    0    |    0    |    2    |
|          |     tmp5_demorgan_fu_1109    |    0    |    0    |    0    |    2    |
|          |       brmerge8_fu_1125       |    0    |    0    |    0    |    2    |
|          |         tmp6_fu_1131         |    0    |    0    |    0    |    2    |
|          |      p_1037_not_fu_1136      |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_23_fu_403        |    0    |    0    |    0    |    2    |
|          |          rev6_fu_430         |    0    |    0    |    0    |    2    |
|          |          rev5_fu_513         |    0    |    0    |    0    |    2    |
|          |          rev7_fu_540         |    0    |    0    |    0    |    2    |
|          |         p_not_fu_573         |    0    |    0    |    0    |    2    |
|          |         tmp_17_fu_584        |    0    |    0    |    0    |    2    |
|          |          tmp1_fu_600         |    0    |    0    |    0    |    2    |
|    xor   |         p_not7_fu_659        |    0    |    0    |    0    |    2    |
|          |         tmp_21_fu_670        |    0    |    0    |    0    |    2    |
|          |          tmp3_fu_686         |    0    |    0    |    0    |    2    |
|          |       p_1029_not_fu_873      |    0    |    0    |    0    |    2    |
|          |         rev9_fu_1010         |    0    |    0    |    0    |    2    |
|          |          grp_fu_1052         |    0    |    0    |    0    |    2    |
|          |        p_not2_fu_1087        |    0    |    0    |    0    |    2    |
|          |        tmp_27_fu_1098        |    0    |    0    |    0    |    2    |
|          |         tmp5_fu_1114         |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|          |    y_in_V_read_read_fu_110   |    0    |    0    |    0    |    0    |
|   read   |    x_in_V_read_read_fu_116   |    0    |    0    |    0    |    0    |
|          |   maxIter_read_read_fu_122   |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |        rhs_V_2_fu_195        |    0    |    0    |    0    |    0    |
|          |      rhs_V_5_cast_fu_205     |    0    |    0    |    0    |    0    |
|          |          r_V_fu_220          |    0    |    0    |    0    |    0    |
|          |         r_V_13_fu_230        |    0    |    0    |    0    |    0    |
|   sext   |         lhs_V_fu_736         |    0    |    0    |    0    |    0    |
|          |         rhs_V_fu_739         |    0    |    0    |    0    |    0    |
|          |      r_V_17_cast_fu_769      |    0    |    0    |    0    |    0    |
|          |      tmp_53_cast_fu_773      |    0    |    0    |    0    |    0    |
|          |        lhs_V_2_fu_783        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|bitconcatenate|        rhs_V_3_fu_198        |    0    |    0    |    0    |    0    |
|          |         r_V_15_fu_761        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       p_Result_s_fu_240      |    0    |    0    |    0    |    0    |
|          |      p_Result_13_fu_272      |    0    |    0    |    0    |    0    |
|          |         tmp_34_fu_353        |    0    |    0    |    0    |    0    |
|          |      p_Result_11_fu_360      |    0    |    0    |    0    |    0    |
|          |         tmp_40_fu_372        |    0    |    0    |    0    |    0    |
|          |          grp_fu_415          |    0    |    0    |    0    |    0    |
|          |         tmp_43_fu_423        |    0    |    0    |    0    |    0    |
|          |         tmp_45_fu_463        |    0    |    0    |    0    |    0    |
|          |      p_Result_14_fu_470      |    0    |    0    |    0    |    0    |
| bitselect|         tmp_48_fu_482        |    0    |    0    |    0    |    0    |
|          |         tmp_49_fu_505        |    0    |    0    |    0    |    0    |
|          |      p_Result_15_fu_525      |    0    |    0    |    0    |    0    |
|          |         tmp_51_fu_533        |    0    |    0    |    0    |    0    |
|          |          grp_fu_791          |    0    |    0    |    0    |    0    |
|          |      p_Result_16_fu_803      |    0    |    0    |    0    |    0    |
|          |      p_Result_18_fu_918      |    0    |    0    |    0    |    0    |
|          |         tmp_56_fu_960        |    0    |    0    |    0    |    0    |
|          |      p_Result_19_fu_967      |    0    |    0    |    0    |    0    |
|          |         tmp_59_fu_979        |    0    |    0    |    0    |    0    |
|          |        tmp_62_fu_1045        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_38_fu_248        |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_46_fu_280        |    0    |    0    |    0    |    0    |
|          |         tmp_52_fu_757        |    0    |    0    |    0    |    0    |
|          |         tmp_57_fu_910        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |     p_Result_s_16_fu_252     |    0    |    0    |    0    |    0    |
|          |       p_Result_1_fu_262      |    0    |    0    |    0    |    0    |
|          |       p_Result_2_fu_284      |    0    |    0    |    0    |    0    |
|          |       p_Result_3_fu_294      |    0    |    0    |    0    |    0    |
|partselect|          x2_V_fu_344         |    0    |    0    |    0    |    0    |
|          |          y2_V_fu_454         |    0    |    0    |    0    |    0    |
|          |       p_Result_4_fu_811      |    0    |    0    |    0    |    0    |
|          |         tmp_19_fu_931        |    0    |    0    |    0    |    0    |
|          |         tmp_26_fu_941        |    0    |    0    |    0    |    0    |
|          |        ytemp_V_fu_951        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_16_fu_385        |    0    |    0    |    0    |    0    |
|   zext   |         tmp_20_fu_495        |    0    |    0    |    0    |    0    |
|          |         tmp_25_fu_992        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    20   |  36.018 |   1486  |   1860  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  Range1_all_ones_3_reg_1330 |    1   |
|  Range1_all_ones_4_reg_1523 |    1   |
|   Range1_all_ones_reg_1308  |    1   |
| Range1_all_zeros_2_reg_1323 |    1   |
| Range1_all_zeros_3_reg_1517 |    1   |
|  Range1_all_zeros_reg_1301  |    1   |
|  Range2_all_ones_2_reg_1313 |    1   |
|   Range2_all_ones_reg_1291  |    1   |
|brmerge1001_demorgan_reg_1358|    1   |
|brmerge1008_demorgan_reg_1375|    1   |
|brmerge1021_demorgan_reg_1534|    1   |
|       carry_4_reg_1347      |    1   |
|       carry_6_reg_1370      |    1   |
|       carry_8_reg_1512      |    1   |
|       iter_1_reg_1208       |   16   |
|      iter_2_ph_reg_164      |   16   |
|        iter_2_reg_177       |   16   |
|         iter_reg_152        |   16   |
|    maxIter_read_reg_1191    |   16   |
|       or_cond_reg_1420      |    1   |
|     overflow_4_reg_1442     |    1   |
|     p_Result_12_reg_1341    |    1   |
|     p_Result_13_reg_1275    |    1   |
|     p_Result_15_reg_1364    |    1   |
|     p_Result_18_reg_1484    |    1   |
|     p_Result_1_reg_1352     |    5   |
|     p_Result_20_reg_1506    |    1   |
|     p_Result_2_reg_1280     |    4   |
|     p_Result_3_reg_1285     |    5   |
|    p_Result_s_16_reg_1396   |    4   |
|     p_Result_s_reg_1244     |    1   |
|         r_4_reg_1296        |    1   |
|         r_5_reg_1318        |    1   |
|         r_6_reg_1478        |    1   |
|           reg_1229          |   81   |
|           reg_1238          |   41   |
|           reg_1459          |   81   |
|           reg_1528          |   40   |
|       rhs_V_2_reg_1174      |   42   |
|    rhs_V_5_cast_reg_1198    |   81   |
|       tmp_22_reg_1406       |    1   |
|       tmp_28_reg_1454       |    1   |
|       tmp_46_reg_1269       |   34   |
|         tmp_reg_1180        |    1   |
|        tmp_s_reg_1212       |    1   |
|     underflow_5_reg_1436    |    1   |
|     x_in_V_read_reg_1203    |   40   |
|          x_reg_140          |   40   |
|         y_V_reg_1410        |   40   |
|          y_reg_128          |   40   |
+-----------------------------+--------+
|            Total            |   688  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|      y_reg_128     |  p0  |   2  |  40  |   80   ||    9    |
|      x_reg_140     |  p0  |   2  |  40  |   80   ||    9    |
|    iter_reg_152    |  p0  |   2  |  16  |   32   ||    9    |
| grp_pretest_fu_187 |  p1  |   2  |  40  |   80   ||    9    |
| grp_pretest_fu_187 |  p2  |   2  |  40  |   80   ||    9    |
|     grp_fu_224     |  p0  |   4  |  40  |   160  ||    21   |
|     grp_fu_224     |  p1  |   3  |  41  |   123  ||    15   |
|     grp_fu_742     |  p0  |   4  |  40  |   160  ||    21   |
|     grp_fu_742     |  p1  |   4  |  40  |   160  ||    21   |
|     grp_fu_777     |  p0  |   2  |  40  |   80   ||    9    |
|     grp_fu_777     |  p1  |   2  |  40  |   80   ||    9    |
|     grp_fu_883     |  p0  |   3  |   1  |    3   ||    15   |
|     grp_fu_914     |  p0  |   3  |  81  |   243  ||    15   |
|     grp_fu_914     |  p1  |   3  |  75  |   225  ||    15   |
|     grp_fu_1078    |  p0  |   3  |   1  |    3   ||    15   |
|     grp_fu_1156    |  p0  |   2  |   1  |    2   ||    9    |
|      reg_1229      |  p0  |   7  |  81  |   567  ||    38   |
|      reg_1238      |  p0  |   6  |  41  |   246  ||    33   |
|      reg_1459      |  p0  |   5  |  81  |   405  ||    27   |
|      reg_1528      |  p0  |   2  |  40  |   80   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  2889  ||  34.29  ||   317   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |   36   |  1486  |  1860  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   34   |    -   |   317  |
|  Register |    -   |    -   |   688  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   70   |  2174  |  2177  |
+-----------+--------+--------+--------+--------+
