import VerifiedGarbage.Proof.Framework.Block
import VerifiedGarbage.Proof.Framework.Arm.Exec
import VerifiedGarbage.Proof.Framework.Arm.Spill
import VerifiedGarbage.Proof.ChaCha20.Spec
import VerifiedGarbage.Impl.ChaCha20.Arm
import VerifiedGarbage.Proof.Framework.Arm.Taint
import VerifiedGarbage.Proof.Framework.Range
import VerifiedGarbage.Proof.Framework.Arm.Contract
import VerifiedGarbage.Spec.ChaCha20.Contract
import VerifiedGarbage.Proof.Framework.Offset
import VerifiedGarbage.Proof.Framework.Omega

section

/-!
# ChaCha20 block function on 32-bit ARM: the rounds
-/

namespace VG.Proof.ChaCha20.Arm

open VG VG.Arm VG.Impl.ChaCha20.Arm VG.Proof.ChaCha20
open VG.Spec.ChaCha20 (Word quarterRound qround innerBlock)

theorem qr_ok {a b c d : Reg} (hab : a ≠ b) (hac : a ≠ c) (had : a ≠ d) (hbc : b ≠ c)
    (hbd : b ≠ d) (hcd : c ≠ d) (s : State) (va vb vc vd : Word)
    (ha : s.gpr a = va) (hb : s.gpr b = vb) (hc : s.gpr c = vc) (hd : s.gpr d = vd) :
    WP isa (.block (qr a b c d)) s fun s' =>
      s'.gpr a = (quarterRound va vb vc vd).1 ∧ s'.gpr b = (quarterRound va vb vc vd).2.1 ∧
      s'.gpr c = (quarterRound va vb vc vd).2.2.1 ∧ s'.gpr d = (quarterRound va vb vc vd).2.2.2 ∧
      (∀ r, r ≠ a → r ≠ b → r ≠ c → r ≠ d → s'.gpr r = s.gpr r) ∧
      s'.mem = s.mem ∧ s'.rd = s.rd ∧ s'.wr = s.wr := by
  apply WP.of_runBlock
  simp only [↓reduceIte, Nat.reduceLeDiff, and_self, qr, runBlock_cons, runStep_some,
    runBlock_nil, exec, Op2.eval, isa, State.setReg, ha, hb,
    hc, hd, hab, hac, had, hbc, hbd, hcd, hab.symm, hac.symm, had.symm, hbc.symm, hbd.symm,
    hcd.symm, Option.map_some, Option.some.injEq,
    exists_eq_left']
  and_intros
  all_goals first
    | simp only [quarterRound_eq]
    | (intro r h1 h2 h3 h4; simp [h1, h2, h3, h4])

/-! ## Where the words are -/

/-- Word `k` is in its register `wreg k` (rather than its slot) when the
third-row word in `lr` is `c`: always, except for the third-row words other
than `c`. -/
def inReg (c k : Nat) : Bool := !(8 ≤ k && k ≤ 11) || k == c

/-- The home slot of word `k` (8–11), relative to the 64-bit address `B` of `buf`. -/
abbrev slotAddr (B : Addr) (k : Nat) : Addr := B + BitVec.ofNat 64 (slotOff k)

/-- The state `v` is in the registers and slots, with word `c` in `lr`. -/
def Holds (B : Addr) (c : Nat) (v : CState) (s : State) : Prop :=
  ∀ k (hk : k < 16), if inReg c k then s.gpr (wreg k) = v[k] else s.mem.readW (slotAddr B k) 32 = v[k]

theorem wreg_ne_r1 (k : Nat) : wreg k ≠ .r1 := by
  unfold wreg; split <;> decide

/-! ## One quarter round -/

/-- The side conditions of `quarter_ok`, decidable for concrete arguments. -/
def QSide (c x y z w : Nat) : Bool :=
  inReg c x && inReg c y && inReg c z && inReg c w && [x, y, z, w].Nodup &&
  [wreg x, wreg y, wreg z, wreg w].Nodup &&
  (List.range 16).all fun k => [x, y, z, w].contains k || !inReg c k ||
    !([wreg x, wreg y, wreg z, wreg w].contains (wreg k))

theorem quarter_ok {c x y z w : Nat} (hx : x < 16) (hy : y < 16) (hz : z < 16) (hw : w < 16)
    (hq : QSide c x y z w = true) {B : Addr} {v : CState} {s : State} (h : Holds B c v s) :
    WP isa (quarter x y z w) s fun s' =>
      Holds B c (qround v ⟨x, hx⟩ ⟨y, hy⟩ ⟨z, hz⟩ ⟨w, hw⟩) s' ∧ s'.mem = s.mem ∧
      s'.rd = s.rd ∧ s'.wr = s.wr ∧ s'.gpr .r1 = s.gpr .r1 := by
  simp only [QSide, Bool.and_eq_true, List.all_eq_true, List.mem_range] at hq
  obtain ⟨⟨⟨⟨⟨⟨ix, iy⟩, iz⟩, iw⟩, nd⟩, nr⟩, others⟩ := hq
  have nd' : (x ≠ y ∧ x ≠ z ∧ x ≠ w) ∧ (y ≠ z ∧ y ≠ w) ∧ z ≠ w := by simpa using nd
  have nr' : (wreg x ≠ wreg y ∧ wreg x ≠ wreg z ∧ wreg x ≠ wreg w) ∧
      (wreg y ≠ wreg z ∧ wreg y ≠ wreg w) ∧ wreg z ≠ wreg w := by simpa using nr
  obtain ⟨⟨nxy, nxz, nxw⟩, ⟨nyz, nyw⟩, nzw⟩ := nd'
  obtain ⟨⟨rxy, rxz, rxw⟩, ⟨ryz, ryw⟩, rzw⟩ := nr'
  have gx := h x hx; have gy := h y hy; have gz := h z hz; have gw := h w hw
  simp only [ix, iy, iz, iw, ite_true] at gx gy gz gw
  refine WP.mono (qr_ok rxy rxz rxw ryz ryw rzw s _ _ _ _ gx gy gz gw)
    fun _ ⟨ha, hb, hc, hd, hr, hm, hrd, hwr⟩ => ⟨fun k hk => ?_, hm, hrd, hwr,
      hr _ (wreg_ne_r1 x).symm (wreg_ne_r1 y).symm (wreg_ne_r1 z).symm (wreg_ne_r1 w).symm⟩
  rw [qround_get _ _ _ _ _ k hk]
  simp only
  by_cases ew : w = k
  · subst ew; simp only [iw, ite_true]; exact hd
  by_cases ez : z = k
  · subst ez; simp only [iz, ite_true, ew]; exact hc
  by_cases ey : y = k
  · subst ey; simp only [iy, ite_true, ew, ez]; exact hb
  by_cases ex : x = k
  · subst ex; simp only [ix, ite_true, ew, ez, ey]; exact ha
  simp only [ew, ez, ey, ex, ite_false]
  have hk' := h k hk
  have ho := others k hk
  split
  · rename_i hin
    simp only [hin, ite_true] at hk'
    have ho' : wreg k ≠ wreg x ∧ wreg k ≠ wreg y ∧ wreg k ≠ wreg z ∧ wreg k ≠ wreg w := by
      simpa [Ne.symm ex, Ne.symm ey, Ne.symm ez, Ne.symm ew, hin] using ho
    rw [hr _ ho'.1 ho'.2.1 ho'.2.2.1 ho'.2.2.2]; exact hk'
  · rename_i hin
    simp only [hin] at hk'
    rw [hm]; exact hk'

/-! ## Swapping the third-row word in `lr` -/

/-- The four home slots. -/
abbrev slotR (B : Addr) : Region := ⟨B + BitVec.ofNat 64 128, 16⟩

theorem toNat_ofNat_lt {n : Nat} (h : n < 2 ^ 64) : (BitVec.ofNat 64 n).toNat = n := by
  rw [BitVec.toNat_ofNat]; exact Nat.mod_eq_of_lt h

theorem slot_in_slotR (B : Addr) {k : Nat} (h8 : 8 ≤ k) (h11 : k ≤ 11) :
    (slotR B).Contains (slotAddr B k) 4 := Offset.contains B (by unfold slotOff; omega) (by unfold slotOff; omega) (by lit_omega)

theorem slot_sep (B : Addr) {j k : Nat} (hj8 : 8 ≤ j) (hj : j ≤ 11) (hk8 : 8 ≤ k) (hk : k ≤ 11)
    (h : j ≠ k) : Mem.Sep (slotAddr B j) 4 (slotAddr B k) 4 := Offset.sep B (by unfold slotOff; omega) (by unfold slotOff; omega) (by unfold slotOff; omega)

/-- The rounds invariant, relative to the state `s₀` at the start of the rounds. -/
structure RI (B : Addr) (c : Nat) (v : CState) (s₀ s : State) : Prop where
  holds : Holds B c v s
  frame : Frame [slotR B] s₀.mem s.mem
  rd : s.rd = s₀.rd
  wr : s.wr = s₀.wr
  r1 : s.gpr .r1 = s₀.gpr .r1

theorem quarter_step {c x y z w : Nat} (hx : x < 16) (hy : y < 16) (hz : z < 16) (hw : w < 16)
    (hq : QSide c x y z w = true) {B : Addr} {v : CState} {s₀ s : State} (h : RI B c v s₀ s) :
    WP isa (quarter x y z w) s (RI B c (qround v ⟨x, hx⟩ ⟨y, hy⟩ ⟨z, hz⟩ ⟨w, hw⟩) s₀) :=
  WP.mono (quarter_ok hx hy hz hw hq h.holds) fun _ ⟨hh, hm, hrd, hwr, hr1⟩ =>
    ⟨hh, hm ▸ h.frame, hrd.trans h.rd, hwr.trans h.wr, hr1.trans h.r1⟩

theorem swap_step {i j : Nat} (hi8 : 8 ≤ i) (hi : i ≤ 11) (hj8 : 8 ≤ j) (hj : j ≤ 11) (hij : i ≠ j)
    {B : Addr} {v : CState} {s₀ s : State} (h : RI B i v s₀ s)
    (haddr : ∀ off, off < 256 → State.addr (s₀.gpr .r1 + BitVec.ofNat 32 off) = B + BitVec.ofNat 64 off)
    (hw : (⟨B, 256⟩ : Region) ∈ s₀.wr) :
    WP isa (swap i j) s (RI B j v s₀) := by
  have ea : ∀ off, off < 256 → State.addr (s.gpr .r1 + BitVec.ofNat 32 off) = B + BitVec.ofNat 64 off :=
    fun off ho => by rw [h.r1]; exact haddr off ho
  have cb : ∀ k, 8 ≤ k → k ≤ 11 → (⟨B, 256⟩ : Region).Contains (slotAddr B k) 4 := fun k h1 h2 => by
    simp only [slotAddr, slotOff]
    exact Offset.contains_base B (by lit_omega) (by lit_omega)
  have hout : InRegions s.wr (slotAddr B i) 4 := ⟨_, h.wr ▸ hw, cb i hi8 hi⟩
  have hin : InRegions (s.rd ++ s.wr) (slotAddr B j) 4 :=
    ⟨_, List.mem_append_right _ (h.wr ▸ hw), cb j hj8 hj⟩
  have hi' : inReg i i = true := by simp [inReg]
  have hl := h.holds i (by lit_omega)
  simp only [hi', ite_true] at hl
  have hj' : inReg i j = false := by simp [inReg, hij.symm]; omega
  have hv := h.holds j (by lit_omega)
  simp only [hj'] at hv
  have wlr : ∀ i < 12, 8 ≤ i → wreg i = .lr := by decide
  have wi : wreg i = .lr := wlr i (by lit_omega) hi8
  have wj : wreg j = .lr := wlr j (by lit_omega) hj8
  rw [wi] at hl
  apply WP.of_runBlock
  simp only [runBlock_cons, isa]
  rw [exec_str (by simp only [slotOff]; omega) (by rw [ea _ (by simp only [slotOff]; omega)]; exact hout)]
  simp only [runStep_some, runBlock_cons]
  rw [exec_ldr (by simp only [slotOff]; omega)
    (by show InRegions (s.rd ++ s.wr) (State.addr (s.gpr .r1 + BitVec.ofNat 32 (slotOff j))) 4
        rw [ea _ (by simp only [slotOff]; omega)]; exact hin)]
  simp only [runStep_some, runBlock_nil, Option.some.injEq, exists_eq_left', ea _ (show slotOff i < 256 by
    simp only [slotOff]; omega), ea _ (show slotOff j < 256 by simp only [slotOff]; omega)]
  rw [Mem.readW_writeW_sep (slot_sep B hj8 hj hi8 hi (Ne.symm hij)) (by decide)]
  refine ⟨fun k hk => ?_, ?_, h.rd, h.wr, ?_⟩
  · have hk' := h.holds k hk
    by_cases hkj : k = j
    · subst hkj
      simp only [inReg, beq_self_eq_true, Bool.or_true, ite_true, State.setReg, wj]
      simpa [slotAddr] using hv
    by_cases hki : k = i
    · subst hki
      have : inReg j k = false := by simp [inReg, hij]; omega
      simp only [this, Bool.false_eq_true, ite_false, State.setReg, slotAddr,
        Mem.readW_writeW_self32]
      exact hl
    · by_cases h811 : 8 ≤ k ∧ k ≤ 11
      · have e1 : inReg j k = false := by simp [inReg, hkj]; omega
        have e2 : inReg i k = false := by simp [inReg, hki]; omega
        simp only [e1, e2, Bool.false_eq_true, ite_false, State.setReg] at hk' ⊢
        rw [Mem.readW_writeW_sep (slot_sep B h811.1 h811.2 hi8 hi hki) (by decide)]; exact hk'
      · have e1 : inReg j k = true := by simp [inReg]; omega
        have e2 : inReg i k = true := by simp [inReg]; omega
        have ne : wreg k ≠ .lr :=
          (show ∀ k < 16, ¬(8 ≤ k ∧ k ≤ 11) → wreg k ≠ .lr by decide) k hk h811
        simp only [e1, e2, ite_true, State.setReg, ne, ite_false] at hk' ⊢; exact hk'
  · exact h.frame.writeW (List.mem_singleton_self _) _ (slot_in_slotR B hi8 hi)
  · simp only [State.setReg, show Reg.r1 ≠ Reg.lr by decide, ite_false]; exact h.r1

/-! ## Double rounds -/

theorem doubleRound_ok {B : Addr} {v : CState} {s₀ s : State} (h : RI B 8 v s₀ s)
    (haddr : ∀ off, off < 256 → State.addr (s₀.gpr .r1 + BitVec.ofNat 32 off) = B + BitVec.ofNat 64 off)
    (hw : (⟨B, 256⟩ : Region) ∈ s₀.wr) :
    WP isa doubleRound s (RI B 8 (innerBlock v) s₀) := by
  unfold doubleRound
  refine WP.seq (WP.mono (quarter_step (x := 0) (y := 4) (z := 8) (w := 12) (by decide) (by decide)
    (by decide) (by decide) (by decide) h) fun _ h1 => ?_)
  refine WP.seq (WP.mono (swap_step (i := 8) (j := 9) (by lit_omega) (by lit_omega) (by lit_omega) (by lit_omega)
    (by lit_omega) h1 haddr hw) fun _ h2 => ?_)
  refine WP.seq (WP.mono (quarter_step (x := 1) (y := 5) (z := 9) (w := 13) (by decide) (by decide)
    (by decide) (by decide) (by decide) h2) fun _ h3 => ?_)
  refine WP.seq (WP.mono (swap_step (i := 9) (j := 10) (by lit_omega) (by lit_omega) (by lit_omega) (by lit_omega)
    (by lit_omega) h3 haddr hw) fun _ h4 => ?_)
  refine WP.seq (WP.mono (quarter_step (x := 2) (y := 6) (z := 10) (w := 14) (by decide) (by decide)
    (by decide) (by decide) (by decide) h4) fun _ h5 => ?_)
  refine WP.seq (WP.mono (swap_step (i := 10) (j := 11) (by lit_omega) (by lit_omega) (by lit_omega) (by lit_omega)
    (by lit_omega) h5 haddr hw) fun _ h6 => ?_)
  refine WP.seq (WP.mono (quarter_step (x := 3) (y := 7) (z := 11) (w := 15) (by decide) (by decide)
    (by decide) (by decide) (by decide) h6) fun _ h7 => ?_)
  refine WP.seq (WP.mono (swap_step (i := 11) (j := 10) (by lit_omega) (by lit_omega) (by lit_omega) (by lit_omega)
    (by lit_omega) h7 haddr hw) fun _ h8 => ?_)
  refine WP.seq (WP.mono (quarter_step (x := 0) (y := 5) (z := 10) (w := 15) (by decide) (by decide)
    (by decide) (by decide) (by decide) h8) fun _ h9 => ?_)
  refine WP.seq (WP.mono (swap_step (i := 10) (j := 11) (by lit_omega) (by lit_omega) (by lit_omega) (by lit_omega)
    (by lit_omega) h9 haddr hw) fun _ h10 => ?_)
  refine WP.seq (WP.mono (quarter_step (x := 1) (y := 6) (z := 11) (w := 12) (by decide) (by decide)
    (by decide) (by decide) (by decide) h10) fun _ h11 => ?_)
  refine WP.seq (WP.mono (swap_step (i := 11) (j := 8) (by lit_omega) (by lit_omega) (by lit_omega) (by lit_omega)
    (by lit_omega) h11 haddr hw) fun _ h12 => ?_)
  refine WP.seq (WP.mono (quarter_step (x := 2) (y := 7) (z := 8) (w := 13) (by decide) (by decide)
    (by decide) (by decide) (by decide) h12) fun _ h13 => ?_)
  refine WP.seq (WP.mono (swap_step (i := 8) (j := 9) (by lit_omega) (by lit_omega) (by lit_omega) (by lit_omega)
    (by lit_omega) h13 haddr hw) fun _ h14 => ?_)
  refine WP.seq (WP.mono (quarter_step (x := 3) (y := 4) (z := 9) (w := 14) (by decide) (by decide)
    (by decide) (by decide) (by decide) h14) fun _ h15 => ?_)
  exact swap_step (i := 9) (j := 8) (by lit_omega) (by lit_omega) (by lit_omega) (by lit_omega) (by lit_omega) h15 haddr hw

theorem rounds_ok {B : Addr} {v : CState} {s₀ : State} (h : Holds B 8 v s₀)
    (haddr : ∀ off, off < 256 → State.addr (s₀.gpr .r1 + BitVec.ofNat 32 off) = B + BitVec.ofNat 64 off)
    (hw : (⟨B, 256⟩ : Region) ∈ s₀.wr) :
    ∀ n, WP isa (rounds n) s₀ (RI B 8 (Nat.repeat innerBlock n v) s₀)
  | 0 => WP.block_nil ⟨h, Frame.refl _ _, rfl, rfl, rfl⟩
  | n + 1 => WP.seq (WP.mono (rounds_ok h haddr hw n) fun _ h' => doubleRound_ok h' haddr hw)

end VG.Proof.ChaCha20.Arm

end

/-!
# ChaCha20 block function on 32-bit ARM: the whole function
-/

namespace VG.Proof.ChaCha20

open Spec.ChaCha20 VG.Arm

/-- 32-bit ARM contract for `vg_chacha20_block(state: *const [u32; 16], buf:
*mut [u32; 64])`: writes `block` of the state at `state` to the first 16 words
of `buf`.

The same function and Rust signature on every target: the code may
read `state` (64 bytes) and read and write `buf` (256 bytes; its first 64
bytes hold the result on exit, and the rest is scratch space whose contents
on exit are unspecified). `buf` may not overlap `state`, and neither may wrap
around the end of the (32-bit) address space. The pointers are public; the
state (key, counter and nonce) is secret. -/
def blockArm : Contract Arm.isa where
  pre s :=
    let state : Region := ⟨State.addr (s.gpr .r0), 64⟩
    let buf : Region := ⟨State.addr (s.gpr .r1), 256⟩
    s.rd = [state] ∧ s.wr = [buf] ∧ buf.Disjoint state ∧
    (s.gpr .r0).toNat + 64 ≤ 2 ^ 32 ∧ (s.gpr .r1).toNat + 256 ≤ 2 ^ 32
  post s s' :=
    stateAt s'.mem (State.addr (s.gpr .r1)) = block (stateAt s.mem (State.addr (s.gpr .r0)))
  pub s₁ s₂ := s₁.gpr .r0 = s₂.gpr .r0 ∧ s₁.gpr .r1 = s₂.gpr .r1

end VG.Proof.ChaCha20

namespace VG.Proof.ChaCha20.Arm

open VG VG.Arm VG.Impl.ChaCha20.Arm VG.Proof.ChaCha20
open VG.Spec.ChaCha20 (Word stateAt innerBlock)

/-! ## Offsets -/

theorem contains_off {base : Addr} {len off n : Nat} (h : off + n ≤ len) (ho : off < 2 ^ 64) :
    (⟨base, len⟩ : Region).Contains (base + BitVec.ofNat 64 off) n := Offset.contains_base base h ho

theorem off_sep (p : Addr) {d e n k : Nat} (hd : d < 2 ^ 32) (he : e < 2 ^ 32) (hn : n ≤ 8)
    (hk : k ≤ 8) (h : d + n ≤ e ∨ e + k ≤ d) :
    Mem.Sep (p + BitVec.ofNat 64 d) n (p + BitVec.ofNat 64 e) k :=
  Offset.sep p h (by lit_omega) (by lit_omega)

/-- Reading a 32-bit word after writing one elsewhere in `buf`. -/
theorem readW_writeW_off (m : Mem) (p : Addr) (v : Word) {d e : Nat} (hd : d < 2 ^ 32)
    (he : e < 2 ^ 32) (h : d + 4 ≤ e ∨ e + 4 ≤ d) :
    (m.writeW (p + BitVec.ofNat 64 e) v).readW (p + BitVec.ofNat 64 d) 32 =
      m.readW (p + BitVec.ofNat 64 d) 32 :=
  Mem.readW_writeW_sep (off_sep p hd he (by lit_omega) (by lit_omega) h) (by decide)

/-- A sub-range `[a, a + len)` of `buf` contains `[d, d + n)`. -/
theorem contains_sub (p : Addr) {a len d n : Nat} (h1 : a ≤ d) (h2 : d + n ≤ a + len)
    (h3 : a + len < 2 ^ 32) :
    (⟨p + BitVec.ofNat 64 a, len⟩ : Region).Contains (p + BitVec.ofNat 64 d) n :=
  Offset.contains p h1 h2 (by lit_omega)

/-- Two sub-ranges of `buf` that do not overlap. -/
theorem disjoint_sub (p : Addr) {a la b lb : Nat} (h : a + la ≤ b ∨ b + lb ≤ a)
    (ha : a + la < 2 ^ 32) (hb : b + lb < 2 ^ 32) :
    (⟨p + BitVec.ofNat 64 a, la⟩ : Region).Disjoint ⟨p + BitVec.ofNat 64 b, lb⟩ :=
  Offset.disjoint p h (by lit_omega) (by lit_omega)

theorem sub_buf (p : Addr) {a len : Nat} (h : a + len ≤ 256) :
    Region.Sub ⟨p + BitVec.ofNat 64 a, len⟩ ⟨p, 256⟩ :=
  Offset.sub_base p h

/-- The output area of `buf`. -/
abbrev outR (p : Addr) : Region := ⟨p + BitVec.ofNat 64 0, 64⟩
/-- Everything in `buf` but the saved registers: output, input copy and slots. -/
abbrev workR (p : Addr) : Region := ⟨p + BitVec.ofNat 64 0, 144⟩

theorem sub_work (p : Addr) {a len : Nat} (h : a + len ≤ 144) :
    Region.Sub ⟨p + BitVec.ofNat 64 a, len⟩ (workR p) := Offset.sub p (by lit_omega) (by lit_omega)

theorem frame_work {p : Addr} {a len : Nat} (h : a + len ≤ 144) {m m' : Mem}
    (hf : Frame [⟨p + BitVec.ofNat 64 a, len⟩] m m') : Frame [workR p] m m' :=
  hf.sub fun r hr => ⟨workR p, List.mem_singleton_self _, by
    simp only [List.mem_singleton] at hr; subst hr; exact sub_work p h⟩

/-! ## The precondition -/

section
variable (s₀ : State)
abbrev st : BitVec 32 := s₀.gpr .r0
abbrev buf : BitVec 32 := s₀.gpr .r1
/-- The 64-bit addresses of `state` and `buf`. -/
abbrev SA : Addr := State.addr (st s₀)
abbrev BA : Addr := State.addr (buf s₀)
abbrev stR : Region := ⟨SA s₀, 64⟩
abbrev bufR : Region := ⟨BA s₀, 256⟩
/-- The input state. -/
abbrev V : CState := stateAt s₀.mem (SA s₀)
/-- The result of the rounds. -/
abbrev Rs : CState := Nat.repeat innerBlock 10 (V s₀)
end

structure Pre (s₀ : State) : Prop where
  rd : s₀.rd = [stR s₀]
  wr : s₀.wr = [bufR s₀]
  buf_st : (bufR s₀).Disjoint (stR s₀)
  st_fits : (st s₀).toNat + 64 ≤ 2 ^ 32
  buf_fits : (buf s₀).toNat + 256 ≤ 2 ^ 32

theorem pre_of (s₀ : State) (h : Proof.ChaCha20.blockArm.pre s₀) : Pre s₀ := by
  obtain ⟨h1, h2, h3, h4, h5⟩ := h
  exact ⟨h1, h2, h3, h4, h5⟩

namespace Pre
variable {s₀ : State} (hp : Pre s₀)
include hp

theorem eaB {off : Nat} (h : off < 256) :
    State.addr (buf s₀ + BitVec.ofNat 32 off) = BA s₀ + BitVec.ofNat 64 off :=
  addr_add (by have := hp.buf_fits; omega)

theorem eaS {off : Nat} (h : off < 64) :
    State.addr (st s₀ + BitVec.ofNat 32 off) = SA s₀ + BitVec.ofNat 64 off :=
  addr_add (by have := hp.st_fits; omega)

theorem hw : bufR s₀ ∈ s₀.wr := by simp [hp.wr]

theorem in_buf {d n : Nat} (h : d + n ≤ 256) (rs : List Region) :
    InRegions (rs ++ s₀.wr) (BA s₀ + BitVec.ofNat 64 d) n :=
  ⟨bufR s₀, by simp [hp.wr], contains_off (by lit_omega) (by lit_omega)⟩

theorem out_buf {d n : Nat} (h : d + n ≤ 256) : InRegions s₀.wr (BA s₀ + BitVec.ofNat 64 d) n :=
  ⟨bufR s₀, by simp [hp.wr], contains_off (by lit_omega) (by lit_omega)⟩

theorem in_st {k : Nat} (hk : k < 16) (ws : List Region) :
    InRegions (s₀.rd ++ ws) (SA s₀ + BitVec.ofNat 64 (4 * k)) 4 :=
  ⟨stR s₀, by simp [hp.rd], contains_off (by lit_omega) (by lit_omega)⟩

/-- Reading the input state after writes to `buf` only. -/
theorem read_st {m : Mem} (hf : Frame [bufR s₀] s₀.mem m) {k : Nat} (hk : k < 16) :
    m.readW (SA s₀ + BitVec.ofNat 64 (4 * k)) 32 = (V s₀)[k] := by
  rw [hf.readW (r := stR s₀) (contains_off (by lit_omega) (by lit_omega)) (by simpa using hp.buf_st.symm)
    (by decide)]
  simp only [V, stateAt, Vector.getElem_ofFn]

end Pre

theorem in_lt {k : Nat} (hk : k < 16) : inOff k + 4 ≤ 256 := by simp only [inOff]; omega
theorem out_lt {k : Nat} (hk : k < 16) : outOff k + 4 ≤ 256 := by simp only [outOff]; omega

/-! ## Copying the state -/

theorem copyWord_ok {s₀ : State} (hp : Pre s₀) {k : Nat} (hk : k < 16) {s : State}
    (hr0 : s.gpr .r0 = st s₀) (hr1 : s.gpr .r1 = buf s₀)
    (hin : InRegions (s.rd ++ s.wr) (SA s₀ + BitVec.ofNat 64 (4 * k)) 4)
    (hw : bufR s₀ ∈ s.wr) :
    WP isa (.block (copyWord k)) s fun s' =>
      s'.mem = (if 9 ≤ k ∧ k ≤ 11 then
          (s.mem.writeW (BA s₀ + BitVec.ofNat 64 (inOff k))
            (s.mem.readW (SA s₀ + BitVec.ofNat 64 (4 * k)) 32)).writeW
            (BA s₀ + BitVec.ofNat 64 (slotOff k)) (s.mem.readW (SA s₀ + BitVec.ofNat 64 (4 * k)) 32)
        else s.mem.writeW (BA s₀ + BitVec.ofNat 64 (inOff k))
          (s.mem.readW (SA s₀ + BitVec.ofNat 64 (4 * k)) 32)) ∧
      (∀ r, r ≠ .r2 → s'.gpr r = s.gpr r) ∧ s'.rd = s.rd ∧ s'.wr = s.wr := by
  have o₁ : InRegions s.wr (BA s₀ + BitVec.ofNat 64 (inOff k)) 4 :=
    ⟨bufR s₀, hw, contains_off (in_lt hk) (by simp only [inOff]; omega)⟩
  have e0 := hp.eaS (show 4 * k < 64 by omega)
  have e1 := hp.eaB (show inOff k < 256 by simp only [inOff]; omega)
  have h4 : 4 * k < 4096 := by omega
  have h5 : inOff k < 4096 := by simp only [inOff]; omega
  apply WP.of_runBlock
  by_cases h : 9 ≤ k ∧ k ≤ 11
  · have o₂ : InRegions s.wr (BA s₀ + BitVec.ofNat 64 (slotOff k)) 4 :=
      ⟨bufR s₀, hw, contains_off (by simp only [slotOff]; omega) (by simp only [slotOff]; omega)⟩
    have e2 := hp.eaB (show slotOff k < 256 by simp only [slotOff]; omega)
    have h6 : slotOff k < 4096 := by simp only [slotOff]; omega
    simp only [reduceCtorEq, ↓reduceIte, copyWord, h, and_self, List.cons_append,
      List.nil_append, runBlock_cons, runStep_some, runBlock_nil,
          exec, isa, State.setReg, State.load32, State.store32, hr0, hr1,
      e0, e1, e2, h4, h5, h6, hin, o₁, o₂, Option.map_some,
      Option.some.injEq, exists_eq_left']
    exact ⟨trivial, fun r hr => by simp [hr], trivial⟩
  · simp only [reduceCtorEq, ↓reduceIte, and_self, copyWord, h, List.append_nil,
      runBlock_cons, runStep_some, runBlock_nil,
      exec, isa, State.setReg, State.load32, State.store32, hr0, hr1, e0, e1, h4, h5, hin, o₁,
      Option.map_some, Option.some.injEq, exists_eq_left']
    exact ⟨trivial, fun r hr => by simp [hr], trivial⟩

/-- The copy invariant after `n` words, relative to the state `s₁` after the prologue's stores. -/
structure CI (s₀ s₁ : State) (n : Nat) (s : State) : Prop where
  gpr : ∀ r, r ≠ .r2 → s.gpr r = s₁.gpr r
  rd : s.rd = s₀.rd
  wr : s.wr = s₀.wr
  frame : Frame [⟨BA s₀ + BitVec.ofNat 64 64, 80⟩] s₁.mem s.mem
  inw : ∀ j (hj : j < 16), j < n → s.mem.readW (BA s₀ + BitVec.ofNat 64 (inOff j)) 32 = (V s₀)[j]
  slot : ∀ j (hj : j < 16), j < n → (9 ≤ j ∧ j ≤ 11) →
    s.mem.readW (BA s₀ + BitVec.ofNat 64 (slotOff j)) 32 = (V s₀)[j]

theorem copy_step {s₀ s₁ : State} (hp : Pre s₀) (h₁ : s₁.gpr = s₀.gpr)
    (hf₁ : Frame [bufR s₀] s₀.mem s₁.mem) {n : Nat} (hn : n < 16)
    {s : State} (hc : CI s₀ s₁ n s) : WP isa (.block (copyWord n)) s (CI s₀ s₁ (n + 1)) := by
  have hr0 : s.gpr .r0 = st s₀ := by rw [hc.gpr _ (by decide), h₁]
  have hr1 : s.gpr .r1 = buf s₀ := by rw [hc.gpr _ (by decide), h₁]
  have hfs : Frame [bufR s₀] s₀.mem s.mem :=
    hf₁.trans (hc.frame.sub fun r hr => ⟨bufR s₀, List.mem_singleton_self _, by
      simp only [List.mem_singleton] at hr; subst hr; exact sub_buf _ (by lit_omega)⟩)
  refine WP.mono (copyWord_ok hp hn hr0 hr1 (by rw [hc.rd, hc.wr]; exact hp.in_st hn _)
    (by rw [hc.wr]; exact hp.hw)) fun s' ⟨hm, hg, hrd, hwr⟩ => ?_
  have hx : s.mem.readW (SA s₀ + BitVec.ofNat 64 (4 * n)) 32 = (V s₀)[n] := hp.read_st hfs hn
  have cin : (⟨BA s₀ + BitVec.ofNat 64 64, 80⟩ : Region).Contains
      (BA s₀ + BitVec.ofNat 64 (inOff n)) (32 / 8) :=
    contains_sub _ (by simp [inOff]) (by simp [inOff]; omega) (by lit_omega)
  refine ⟨fun r hr => (hg r hr).trans (hc.gpr r hr), hrd.trans hc.rd, hwr.trans hc.wr, ?_, ?_, ?_⟩
  · rw [hm]
    split
    · exact (hc.frame.writeW (List.mem_singleton_self _) _ cin).writeW (List.mem_singleton_self _) _
        (contains_sub _ (by simp [slotOff]; omega) (by simp [slotOff]; omega) (by lit_omega))
    · exact hc.frame.writeW (List.mem_singleton_self _) _ cin
  · intro j hj hjn
    rw [hm]
    have e1 : ∀ m : Mem, (m.writeW (BA s₀ + BitVec.ofNat 64 (slotOff n)) ((V s₀)[n])).readW
        (BA s₀ + BitVec.ofNat 64 (inOff j)) 32 = m.readW (BA s₀ + BitVec.ofNat 64 (inOff j)) 32 :=
      fun m => readW_writeW_off m _ _ (by simp [inOff]; omega) (by simp [slotOff]; omega)
        (by simp [inOff, slotOff]; omega)
    rcases Nat.lt_succ_iff_lt_or_eq.mp hjn with hjn | rfl
    · have e2 : (s.mem.writeW (BA s₀ + BitVec.ofNat 64 (inOff n)) ((V s₀)[n])).readW
          (BA s₀ + BitVec.ofNat 64 (inOff j)) 32 = s.mem.readW (BA s₀ + BitVec.ofNat 64 (inOff j)) 32 :=
        readW_writeW_off _ _ _ (by simp [inOff]; omega) (by simp [inOff]; omega)
          (by simp [inOff]; omega)
      rw [hx]; split <;> simp only [e1, e2, hc.inw j hj hjn]
    · rw [hx]; split <;> simp only [e1, Mem.readW_writeW_self32]
  · intro j hj hjn h911
    rw [hm]
    rcases Nat.lt_succ_iff_lt_or_eq.mp hjn with hjn | rfl
    · have e2 : ∀ m : Mem, ∀ d, d = inOff n ∨ d = slotOff n → (m.writeW (BA s₀ + BitVec.ofNat 64 d)
          ((V s₀)[n])).readW (BA s₀ + BitVec.ofNat 64 (slotOff j)) 32 =
          m.readW (BA s₀ + BitVec.ofNat 64 (slotOff j)) 32 := by
        rintro m d (rfl | rfl)
        · exact readW_writeW_off _ _ _ (by simp [slotOff]; omega) (by simp [inOff]; omega)
            (by simp [inOff, slotOff]; omega)
        · exact readW_writeW_off _ _ _ (by simp [slotOff]; omega) (by simp [slotOff]; omega)
            (by simp [slotOff]; omega)
      rw [hx]; split <;> simp only [e2 _ _ (.inl rfl), e2 _ _ (.inr rfl), hc.slot j hj hjn h911]
    · simp only [hx, h911, and_self, ite_true, Mem.readW_writeW_self32]

/-! ## Saving and restoring the callee-saved registers -/

/-- The memory after the prologue's stores. -/
def saveMem (s₀ : State) : Mem := Spill.saveMem s₀.mem (BA s₀) s₀.gpr saved

/-- The callee-saved registers are saved in `buf`. -/
abbrev Saved (s₀ : State) (m : Mem) : Prop := Spill.Saved m (BA s₀) s₀.gpr saved

theorem saved_slots : Spill.Slots 144 180 saved := by decide

theorem save_ok {s₀ : State} (hp : Pre s₀) :
    WP isa (.block save) s₀ fun s₁ =>
      s₁.gpr = s₀.gpr ∧ s₁.rd = s₀.rd ∧ s₁.wr = s₀.wr ∧ s₁.mem = saveMem s₀ := by
  rw [save, ← List.append_nil (saved.map _)]
  exact Spill.save_slots_ok saved_slots (Nat.le_trans (Nat.add_le_add_left (by decide : 180 ≤ 256) _) hp.buf_fits)
    (fun _ _ hd => hp.out_buf (by omega)) (WP.block_nil ⟨rfl, rfl, rfl, rfl⟩)

theorem saveMem_saved (s₀ : State) : Saved s₀ (saveMem s₀) := Spill.saveMem_saved _ _ _ _ saved_slots

theorem saveMem_frame (s₀ : State) : Frame [bufR s₀] s₀.mem (saveMem s₀) :=
  Spill.saveMem_frame _ _ _ (by decide) saved (by decide)

theorem saved_frame {s₀ : State} {m m' : Mem} (h : Saved s₀ m) (hf : Frame [workR (BA s₀)] m m') :
    Saved s₀ m' :=
  h.frame saved_slots hf fun r hr => by
    rw [List.mem_singleton.mp hr]; exact Offset.disjoint _ (.inr (by decide)) (by decide) (by decide)

theorem restore_ok {s₀ : State} (hp : Pre s₀) {s : State} (hs : Saved s₀ s.mem)
    (hr1 : s.gpr .r1 = buf s₀) (hwr : s.wr = s₀.wr) :
    WP isa (.block restore) s fun s' =>
      s'.mem = s.mem ∧ ∀ r ∈ preserved, s'.gpr r = s₀.gpr r := by
  rw [restore, ← List.append_nil (saved.map _)]
  refine Spill.restore_slots_ok saved_slots (by decide) (g := s₀.gpr)
    (by rw [hr1]; exact Nat.le_trans (Nat.add_le_add_left (by decide : 180 ≤ 256) _) hp.buf_fits)
    (fun _ _ hd => by rw [hwr, hr1]; exact hp.in_buf (by omega) _) (by rw [hr1]; exact hs)
    fun s' ho _ hm _ _ _ => WP.block_nil ⟨hm, Spill.restored_of ho (by decide)⟩

/-! ## Loading the registers -/

theorem wreg_inj {j k : Nat} (hj : j < 16) (hk : k < 16) (hj8 : inReg 8 j = true)
    (hk8 : inReg 8 k = true) (h : wreg j = wreg k) : j = k := by
  have key : ∀ j, j < 16 → ∀ k, k < 16 → inReg 8 j = true → inReg 8 k = true →
      wreg j = wreg k → j = k := by decide
  exact key j hj k hk hj8 hk8 h

/-- After loading words `< n`. -/
structure LI (s₀ : State) (sL : State) (n : Nat) (s : State) : Prop where
  loaded : ∀ j (hj : j < 16), j < n → inReg 8 j = true → s.gpr (wreg j) = (V s₀)[j]
  mem : s.mem = sL.mem
  rd : s.rd = sL.rd
  wr : s.wr = sL.wr
  r1 : s.gpr .r1 = buf s₀

theorem load_step {s₀ s₁ sL : State} (hp : Pre s₀) (hc : CI s₀ s₁ 16 sL) {n : Nat} (hn : n < 16)
    {s : State} (h : LI s₀ sL n s) : WP isa (.block (loadWord n)) s (LI s₀ sL (n + 1)) := by
  by_cases h911 : 9 ≤ n ∧ n ≤ 11
  · simp only [loadWord, h911, and_self, ite_true]
    refine WP.block_nil ⟨fun j hj hjn hin => ?_, h.mem, h.rd, h.wr, h.r1⟩
    rcases Nat.lt_succ_iff_lt_or_eq.mp hjn with hjn | rfl
    · exact h.loaded j hj hjn hin
    · simp [inReg] at hin; omega
  · have hin8 : inReg 8 n = true := by simp [inReg]; omega
    have hin : InRegions (s.rd ++ s.wr) (State.addr (s.gpr .r1 + BitVec.ofNat 32 (inOff n))) 4 := by
      rw [h.r1, hp.eaB (by simp only [inOff]; omega), h.rd, h.wr, hc.wr]
      exact hp.in_buf (in_lt hn) _
    simp only [loadWord, h911, ite_false]
    apply WP.of_runBlock
    simp only [runBlock_cons, runStep_some, runBlock_nil, isa,
      exec_ldr (show inOff n < 4096 by simp only [inOff]; omega) hin,
      Option.some.injEq, exists_eq_left']
    rw [h.r1, hp.eaB (by simp only [inOff]; omega), h.mem, hc.inw n hn hn]
    refine ⟨fun j hj hjn hj8 => ?_, h.mem, h.rd, h.wr, ?_⟩
    · simp only [State.setReg]
      rcases Nat.lt_succ_iff_lt_or_eq.mp hjn with hjn | rfl
      · have e : wreg j ≠ wreg n := fun e => absurd (wreg_inj hj hn hj8 hin8 e) (by lit_omega)
        simp only [e, ite_false]; exact h.loaded j hj hjn hj8
      · simp
    · simp only [State.setReg, show Reg.r1 ≠ wreg n from (wreg_ne_r1 n).symm, ite_false]
      exact h.r1

theorem load_ok {s₀ s₁ : State} (hp : Pre s₀) (h₁ : s₁.gpr = s₀.gpr) {s : State}
    (hc : CI s₀ s₁ 16 s) :
    WP isa (.block load) s fun s' =>
      Holds (BA s₀) 8 (V s₀) s' ∧ s'.mem = s.mem ∧ s'.rd = s.rd ∧ s'.wr = s.wr ∧
      s'.gpr .r1 = buf s₀ := by
  have h0 : LI s₀ s 0 s :=
    ⟨fun _ _ h => absurd h (by lit_omega), rfl, rfl, rfl, by rw [hc.gpr _ (by decide), h₁]⟩
  have hl : WP isa (.block load) s (LI s₀ s 16) := by
    unfold load
    exact wp_range_flatMap (M := isa) (LI s₀ s) (fun k s' hk h => load_step hp hc hk h) 16 (Nat.le_refl _)
      s h0
  refine WP.mono hl fun s' h => ⟨fun k hk => ?_, h.mem, h.rd, h.wr, h.r1⟩
  split
  · rename_i hin; exact h.loaded k hk hk hin
  · rename_i hin
    have h911 : 9 ≤ k ∧ k ≤ 11 := by simp [inReg] at hin; omega
    rw [slotAddr, h.mem]; exact hc.slot k hk hk h911


/-! ## Storing the rounds' result -/

/-- The store invariant after `n` words. -/
structure SI (B : Addr) (R : CState) (sB : State) (n : Nat) (s : State) : Prop where
  out : ∀ j (hj : j < 16), j < n → s.mem.readW (B + BitVec.ofNat 64 (outOff j)) 32 = R[j]
  rest : ∀ j (hj : j < 16), n ≤ j → if inReg 8 j then s.gpr (wreg j) = R[j]
    else s.mem.readW (slotAddr B j) 32 = R[j]
  frame : Frame [outR B] sB.mem s.mem
  r1 : s.gpr .r1 = sB.gpr .r1
  rd : s.rd = sB.rd
  wr : s.wr = sB.wr

theorem wreg_ne_r0 {j : Nat} (h : 10 ≤ j) (hj : j < 16) : wreg j ≠ .r0 :=
  (show ∀ j < 16, 10 ≤ j → wreg j ≠ .r0 by decide) j hj h

theorem store_step {s₀ : State} (hp : Pre s₀) {R : CState} {sB : State} (hwB : bufR s₀ ∈ sB.wr)
    (hr1B : sB.gpr .r1 = buf s₀) {n : Nat} (hn : n < 16) {s : State} (hs : SI (BA s₀) R sB n s) :
    WP isa (.block (storeWord n)) s (SI (BA s₀) R sB (n + 1)) := by
  have hw : bufR s₀ ∈ s.wr := hs.wr ▸ hwB
  have hr1 : s.gpr .r1 = buf s₀ := hs.r1.trans hr1B
  have eo := hp.eaB (show outOff n < 256 by simp only [outOff]; omega)
  have o : InRegions s.wr (BA s₀ + BitVec.ofNat 64 (outOff n)) 4 :=
    ⟨bufR s₀, hw, contains_off (out_lt hn) (by simp only [outOff]; omega)⟩
  have h4 : outOff n < 4096 := by simp only [outOff]; omega
  have cout : (outR (BA s₀)).Contains (BA s₀ + BitVec.ofNat 64 (outOff n)) (32 / 8) :=
    contains_sub _ (by lit_omega) (by simp [outOff]; omega) (by lit_omega)
  have hr := hs.rest n hn (Nat.le_refl _)
  suffices key : ∀ s', s'.mem = s.mem.writeW (BA s₀ + BitVec.ofNat 64 (outOff n)) R[n] →
      (∀ j (hj : j < 16), n < j → inReg 8 j = true → s'.gpr (wreg j) = s.gpr (wreg j)) →
      s'.gpr .r1 = s.gpr .r1 → s'.rd = s.rd → s'.wr = s.wr → SI (BA s₀) R sB (n + 1) s' by
    apply WP.of_runBlock
    by_cases h : 9 ≤ n ∧ n ≤ 11
    · have hin : inReg 8 n = false := by simp [inReg]; omega
      simp only [hin, Bool.false_eq_true, ite_false, slotAddr] at hr
      have es := hp.eaB (show slotOff n < 256 by simp only [slotOff]; omega)
      have i : InRegions (s.rd ++ s.wr) (BA s₀ + BitVec.ofNat 64 (slotOff n)) 4 :=
        ⟨bufR s₀, List.mem_append_right _ hw, contains_off (by simp only [slotOff]; omega)
          (by simp only [slotOff]; omega)⟩
      have h5 : slotOff n < 4096 := by simp only [slotOff]; omega
      simp (config := {decide := true}) only [storeWord, h, and_self, ite_true,
        runBlock_cons, runStep_some, runBlock_nil, exec, isa,
        State.setReg, State.load32, State.store32, hr1, es, eo, i, o, h4, h5, ite_false,
        Option.map_some, Option.some.injEq, exists_eq_left']
      refine key _ (by simp only [hr]) (fun j hj hnj _ => ?_) (by simp) rfl rfl
      simp [wreg_ne_r0 (show 10 ≤ j by omega) hj]
    · have hin : inReg 8 n = true := by simp [inReg]; omega
      simp only [hin, ite_true] at hr
      simp (config := {decide := true}) only [storeWord, h, ite_false, runBlock_cons,
        runStep_some, runBlock_nil, exec, isa,
        State.store32, hr1, eo, o, h4, ite_true, hr, Option.some.injEq,
        exists_eq_left']
      exact key _ rfl (fun _ _ _ _ => rfl) rfl rfl rfl
  intro s' hm hg hr1' hrd hwr
  refine ⟨fun j hj hjn => ?_, fun j hj hjn => ?_, ?_, hr1'.trans hs.r1, hrd.trans hs.rd,
    hwr.trans hs.wr⟩
  · rw [hm]
    rcases Nat.lt_succ_iff_lt_or_eq.mp hjn with hjn | rfl
    · rw [readW_writeW_off _ _ _ (by simp [outOff]; omega) (by simp [outOff]; omega)
        (by simp [outOff]; omega)]
      exact hs.out j hj hjn
    · exact Mem.readW_writeW_self32 _ _ _
  · have hr' := hs.rest j hj (by lit_omega)
    split
    · rename_i hin; simp only [hin, ite_true] at hr'; rw [hg j hj (by lit_omega) hin]; exact hr'
    · rename_i hin; simp only [hin, Bool.false_eq_true, ite_false] at hr'
      rw [hm, slotAddr, readW_writeW_off _ _ _ (by simp [slotOff]; omega)
        (by simp [outOff]; omega) (by simp [outOff, slotOff]; omega)]
      exact hr'
  · rw [hm]; exact hs.frame.writeW (List.mem_singleton_self _) _ cout

/-! ## Adding the input state -/

/-- The add invariant after `n` words. -/
structure AI (B : Addr) (R v : CState) (sB : State) (n : Nat) (s : State) : Prop where
  out : ∀ j (hj : j < 16), s.mem.readW (B + BitVec.ofNat 64 (outOff j)) 32 =
    if j < n then R[j] + v[j] else R[j]
  inw : ∀ j (hj : j < 16), s.mem.readW (B + BitVec.ofNat 64 (inOff j)) 32 = v[j]
  frame : Frame [outR B] sB.mem s.mem
  r1 : s.gpr .r1 = sB.gpr .r1
  rd : s.rd = sB.rd
  wr : s.wr = sB.wr

theorem add_step {s₀ : State} (hp : Pre s₀) {R v : CState} {sB : State} (hwB : bufR s₀ ∈ sB.wr)
    (hr1B : sB.gpr .r1 = buf s₀) {n : Nat} (hn : n < 16) {s : State}
    (hs : AI (BA s₀) R v sB n s) : WP isa (.block (addWord n)) s (AI (BA s₀) R v sB (n + 1)) := by
  have hw : bufR s₀ ∈ s.wr := hs.wr ▸ hwB
  have hr1 : s.gpr .r1 = buf s₀ := hs.r1.trans hr1B
  have eo := hp.eaB (show outOff n < 256 by simp only [outOff]; omega)
  have ei := hp.eaB (show inOff n < 256 by simp only [inOff]; omega)
  have o : InRegions s.wr (BA s₀ + BitVec.ofNat 64 (outOff n)) 4 :=
    ⟨bufR s₀, hw, contains_off (out_lt hn) (by simp only [outOff]; omega)⟩
  have io : InRegions (s.rd ++ s.wr) (BA s₀ + BitVec.ofNat 64 (outOff n)) 4 :=
    ⟨bufR s₀, List.mem_append_right _ hw, contains_off (out_lt hn) (by simp only [outOff]; omega)⟩
  have ii : InRegions (s.rd ++ s.wr) (BA s₀ + BitVec.ofNat 64 (inOff n)) 4 :=
    ⟨bufR s₀, List.mem_append_right _ hw, contains_off (in_lt hn) (by simp only [inOff]; omega)⟩
  have h4 : outOff n < 4096 := by simp only [outOff]; omega
  have h5 : inOff n < 4096 := by simp only [inOff]; omega
  have cout : (outR (BA s₀)).Contains (BA s₀ + BitVec.ofNat 64 (outOff n)) (32 / 8) :=
    contains_sub _ (by lit_omega) (by simp [outOff]; omega) (by lit_omega)
  have ho := hs.out n hn
  simp only [Nat.lt_irrefl, ite_false] at ho
  have hi := hs.inw n hn
  apply WP.of_runBlock
  simp (config := {decide := true}) only [addWord, runBlock_cons,
    runStep_some, runBlock_nil, exec, Op2.eval, isa, State.setReg,
    State.load32, State.store32, hr1, eo, ei, o, io, ii, h4, h5, ho, hi, ite_true, ite_false,
    Option.map_some, Option.some.injEq, exists_eq_left']
  refine ⟨fun j hj => ?_, fun j hj => ?_, hs.frame.writeW (List.mem_singleton_self _) _ cout,
    by simpa using hs.r1, hs.rd, hs.wr⟩
  · by_cases hjn : j = n
    · subst hjn; simp [Mem.readW_writeW_self32]
    · rw [readW_writeW_off _ _ _ (by simp [outOff]; omega) (by simp [outOff]; omega)
        (by simp [outOff]; omega), hs.out j hj]
      split <;> split <;> first | rfl | omega
  · rw [readW_writeW_off _ _ _ (by simp [inOff]; omega) (by simp [outOff]; omega)
      (by simp [inOff, outOff]; omega)]
    exact hs.inw j hj

/-! ## The whole function -/

theorem finish_split : finish ++ restore =
    ((List.range 16).flatMap storeWord ++ (List.range 16).flatMap addWord) ++ restore := by
  unfold finish; rfl

theorem read_in {B : Addr} {m m' : Mem} {r : Region}
    (hf : Frame [r] m m') (hd : ∀ j < 16, (⟨B + BitVec.ofNat 64 (inOff j), 4⟩ : Region).Disjoint r)
    {j : Nat} (hj : j < 16) :
    m'.readW (B + BitVec.ofNat 64 (inOff j)) 32 = m.readW (B + BitVec.ofNat 64 (inOff j)) 32 :=
  hf.readW (Region.contains_self _ _) (by simpa using hd j hj) (by decide)

theorem block_post {p : Addr} {m : Mem} {R v : CState}
    (h : ∀ j (hj : j < 16), m.readW (p + BitVec.ofNat 64 (outOff j)) 32 = R[j] + v[j]) :
    stateAt m p = Vector.zipWith (· + ·) R v := by
  apply Vector.ext
  intro j hj
  simp only [stateAt, Vector.getElem_ofFn, Vector.getElem_zipWith]
  exact h j hj

theorem correct {s₀ : State} (hp : Pre s₀) :
    WP isa block s₀ fun s' =>
      (∀ r ∈ preserved, s'.gpr r = s₀.gpr r) ∧ Proof.ChaCha20.blockArm.post s₀ s' := by
  have hw₀ := hp.hw
  refine WP.seq ?_
  rw [WP.block_append_iff, WP.block_append_iff]
  refine WP.mono (save_ok hp) fun s₁ ⟨hg₁, hrd₁, hwr₁, hm₁⟩ => ?_
  have hf₁ : Frame [bufR s₀] s₀.mem s₁.mem := hm₁ ▸ saveMem_frame s₀
  have hc₀ : CI s₀ s₁ 0 s₁ :=
    ⟨fun _ _ => rfl, hrd₁, hwr₁, Frame.refl _ _, fun _ _ h => absurd h (by lit_omega),
      fun _ _ h => absurd h (by lit_omega)⟩
  refine WP.mono (wp_range_flatMap (M := isa) (CI s₀ s₁)
    (fun k s hk hc => copy_step hp hg₁ hf₁ hk hc) 16 (Nat.le_refl _) s₁ hc₀) fun s hc => ?_
  refine WP.mono (load_ok hp hg₁ hc) fun s₂ ⟨hh₂, hm₂, hrd₂, hwr₂, hr1₂⟩ => ?_
  have hw₂ : bufR s₀ ∈ s₂.wr := by rw [hwr₂, hc.wr]; exact hw₀
  refine WP.seq (WP.mono (rounds_ok hh₂ (fun off ho => by rw [hr1₂]; exact hp.eaB ho) hw₂ 10)
    fun s₃ hR => ?_)
  have hw₃ : bufR s₀ ∈ s₃.wr := by rw [hR.wr]; exact hw₂
  have hr1₃ : s₃.gpr .r1 = buf s₀ := hR.r1.trans hr1₂
  rw [finish_split, WP.block_append_iff, WP.block_append_iff]
  have hs₀ : SI (BA s₀) (Rs s₀) s₃ 0 s₃ :=
    ⟨fun _ _ h => absurd h (by lit_omega), fun j hj _ => hR.holds j hj, Frame.refl _ _, rfl, rfl, rfl⟩
  refine WP.mono (wp_range_flatMap (M := isa) (SI (BA s₀) (Rs s₀) s₃)
    (fun k s hk hs => store_step hp hw₃ hr1₃ hk hs) 16 (Nat.le_refl _) s₃ hs₀) fun s₄ hS => ?_
  have hw₄ : bufR s₀ ∈ s₄.wr := by rw [hS.wr]; exact hw₃
  have hr1₄ : s₄.gpr .r1 = buf s₀ := hS.r1.trans hr1₃
  have hinw : ∀ j (hj : j < 16),
      s₄.mem.readW (BA s₀ + BitVec.ofNat 64 (inOff j)) 32 = (V s₀)[j] := by
    intro j hj
    rw [read_in hS.frame (fun j hj => disjoint_sub _ (by simp only [inOff]; omega)
        (by simp only [inOff]; omega) (by lit_omega)) hj,
      read_in hR.frame (fun j hj => disjoint_sub _ (by simp only [inOff]; omega)
        (by simp only [inOff]; omega) (by lit_omega)) hj, hm₂]
    exact hc.inw j hj hj
  have ha₀ : AI (BA s₀) (Rs s₀) (V s₀) s₄ 0 s₄ :=
    ⟨fun j hj => by simp only [Nat.not_lt_zero, ite_false]; exact hS.out j hj hj, hinw,
      Frame.refl _ _, rfl, rfl, rfl⟩
  refine WP.mono (wp_range_flatMap (M := isa) (AI (BA s₀) (Rs s₀) (V s₀) s₄)
    (fun k s hk ha => add_step hp hw₄ hr1₄ hk ha) 16 (Nat.le_refl _) s₄ ha₀) fun s₅ hA => ?_
  have hwork : Frame [workR (BA s₀)] s₁.mem s₅.mem := by
    refine (frame_work (a := 64) (len := 80) (by lit_omega) hc.frame).trans ?_
    rw [← hm₂]
    refine (frame_work (a := 128) (len := 16) (by lit_omega) hR.frame).trans ?_
    exact (frame_work (a := 0) (len := 64) (by lit_omega) hS.frame).trans
      (frame_work (a := 0) (len := 64) (by lit_omega) hA.frame)
  have hsaved : Saved s₀ s₅.mem := saved_frame (hm₁ ▸ saveMem_saved s₀) hwork
  refine WP.mono (restore_ok hp hsaved (hA.r1.trans hr1₄) (by rw [hA.wr, hS.wr, hR.wr, hwr₂, hc.wr]))
    fun s' ⟨hm', hg'⟩ => ⟨hg', ?_⟩
  show stateAt s'.mem (BA s₀) = Spec.ChaCha20.block (V s₀)
  rw [hm']
  exact block_post fun j hj => by simpa [hj] using hA.out j hj

/-- A state satisfying the precondition. -/
def satState : State where
  gpr r := match r with
    | .r0 => 0x1000 | .r1 => 0x2000 | _ => 0
  sp := 0x4000
  n := false
  z := false
  c := false
  v := false
  mem _ := 0
  rd := [⟨0x1000, 64⟩]
  wr := [⟨0x2000, 256⟩]

theorem block_correct (s : State) (hs : Proof.ChaCha20.blockArm.pre s) :
    ∃ t s', Exec isa block s t s' ∧ abiPreserved s s' ∧ Proof.ChaCha20.blockArm.post s s' := by
  obtain ⟨t, s', he, h₁, h₂⟩ := correct (pre_of s hs)
  exact ⟨t, s', he, ⟨h₁, Exec.sp he⟩, h₂⟩

theorem block_ct :
    ConstantTime isa Proof.ChaCha20.blockArm.pre Proof.ChaCha20.blockArm.pub Impl.ChaCha20.Arm.block := by
  refine VG.Taint.constantTime (A := taint) (Taint.ofRegs [.r0, .r1]) ?_ (by taint_decide)
  intro s₁ s₂ _ _ ⟨h1, h2⟩
  refine Taint.agree_ofRegs fun r hr => ?_
  simp only [List.mem_cons, List.not_mem_nil, or_false] at hr
  rcases hr with rfl | rfl <;> with_reducible assumption

theorem block_verified :
    Verified Arm.target Impl.ChaCha20.Arm.block (Spec.ChaCha20.blockContract Arm.abi) :=
  Verified.of_correct block_correct block_ct (by
    sig_implies [Spec.ChaCha20.blockContract, Spec.ChaCha20.blockSig, Arm.abi, Arm.argRegs,
      Arm.reduceClassify, Arm.Loc.val, Arm.State.addr, Proof.ChaCha20.blockArm, State.addr]
      [satState] using satState)

end VG.Proof.ChaCha20.Arm
