{"Source Block": ["verilog-ethernet/rtl/eth_axis_rx_64.v@159:275@HdlStmProcess", "        shift_axis_tuser = (input_axis_tuser & (input_axis_tkeep[7:6] == 0));\n        shift_axis_input_tready = ~(input_axis_tlast & input_axis_tvalid & transfer_in_save);\n    end\nend\n\nalways @* begin\n    state_next = 2'bz;\n\n    input_axis_tready_next = 0;\n\n    flush_save = 0;\n    transfer_in_save = 0;\n\n    store_hdr_word_0 = 0;\n    store_hdr_word_1 = 0;\n\n    frame_ptr_next = frame_ptr_reg;\n\n    output_eth_hdr_valid_next = output_eth_hdr_valid_reg & ~output_eth_hdr_ready;\n\n    error_header_early_termination_next = 0;\n\n    output_eth_payload_tdata_int = 0;\n    output_eth_payload_tkeep_int = 0;\n    output_eth_payload_tvalid_int = 0;\n    output_eth_payload_tlast_int = 0;\n    output_eth_payload_tuser_int = 0;\n\n    case (state_reg)\n        STATE_IDLE: begin\n            // idle state - wait for data\n            frame_ptr_next = 0;\n            flush_save = 1;\n            input_axis_tready_next = ~output_eth_hdr_valid_reg;\n\n            if (input_axis_tready & input_axis_tvalid) begin\n                // got first word of packet\n                if (input_axis_tlast) begin\n                    // tlast asserted on first word\n                    error_header_early_termination_next = 1;\n                    state_next = STATE_IDLE;\n                end else begin\n                    // move to read header state\n                    frame_ptr_next = 8;\n                    store_hdr_word_0 = 1;\n                    transfer_in_save = 1;\n                    state_next = STATE_READ_HEADER;\n                end\n            end else begin\n                state_next = STATE_IDLE;\n            end\n        end\n        STATE_READ_HEADER: begin\n            // read header state\n            input_axis_tready_next = 1;\n\n            if (input_axis_tready & input_axis_tvalid) begin\n                // word transfer in - store it\n                frame_ptr_next = frame_ptr_reg+8;\n                transfer_in_save = 1;\n                state_next = STATE_READ_HEADER;\n                case (frame_ptr_reg)\n                    8'h00: store_hdr_word_0 = 1;\n                    8'h08: begin\n                        store_hdr_word_1 = 1;\n                        output_eth_hdr_valid_next = 1;\n                        input_axis_tready_next = output_eth_payload_tready_int_early;\n                        state_next = STATE_READ_PAYLOAD;\n                    end\n                endcase\n                if (input_axis_tlast) begin\n                    if (input_axis_tkeep[7:6] != 0) begin\n                        input_axis_tready_next = 0;\n                        state_next = STATE_READ_PAYLOAD;\n                    end else begin\n                        flush_save = 1;\n                        output_eth_hdr_valid_next = 0;\n                        error_header_early_termination_next = 1;\n                        input_axis_tready_next = ~output_eth_hdr_valid_reg;\n                        state_next = STATE_IDLE;\n                    end\n                end\n            end else begin\n                state_next = STATE_READ_HEADER;\n            end\n        end\n        STATE_READ_PAYLOAD: begin\n            // read payload\n            input_axis_tready_next = output_eth_payload_tready_int_early & shift_axis_input_tready;\n\n            output_eth_payload_tdata_int = shift_axis_tdata;\n            output_eth_payload_tkeep_int = shift_axis_tkeep;\n            output_eth_payload_tvalid_int = shift_axis_tvalid;\n            output_eth_payload_tlast_int = shift_axis_tlast;\n            output_eth_payload_tuser_int = shift_axis_tuser;\n\n            if (output_eth_payload_tready_int & shift_axis_tvalid) begin\n                // word transfer through\n                transfer_in_save = 1;\n                if (shift_axis_tlast) begin\n                    flush_save = 1;\n                    input_axis_tready_next = ~output_eth_hdr_valid_reg;\n                    state_next = STATE_IDLE;\n                end else begin\n                    state_next = STATE_READ_PAYLOAD;\n                end\n            end else begin\n                state_next = STATE_READ_PAYLOAD;\n            end\n        end\n    endcase\nend\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[165, "    state_next = 2'bz;\n"]], "Add": [[165, "    state_next = STATE_IDLE;\n"]]}}