$date
	Sat Oct 22 23:38:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#607260
b1011 !
1"
#607262
b1011 &
b1011 %
1$
#607263
0"
#607266
b100010 &
b100010 %
#607270
b10001 &
b10001 %
#607274
b110100 &
b110100 %
#607278
b11010 &
b11010 %
#607282
b1101 &
b1101 %
#607286
b101000 &
b101000 %
#607290
b10100 &
b10100 %
#607294
b1010 &
b1010 %
#607298
b101 &
b101 %
#607302
b10000 &
b10000 %
#607306
b1000 &
b1000 %
#607310
b100 &
b100 %
#607314
b10 &
b10 %
#607318
b1 &
1#
b1 %
#607322
b0 &
b0 %
0#
0$
#1656748
b1111 !
1"
#1656750
b1111 &
b1111 %
1$
#1656751
0"
#1656754
b101110 &
b101110 %
#1656758
b10111 &
b10111 %
#1656762
b1000110 &
b1000110 %
#1656766
b100011 &
b100011 %
#1656770
b1101010 &
b1101010 %
#1656774
b110101 &
b110101 %
#1656778
b10100000 &
b10100000 %
#1656782
b1010000 &
b1010000 %
#1656786
b101000 &
b101000 %
#1656790
b10100 &
b10100 %
#1656794
b1010 &
b1010 %
#1656798
b101 &
b101 %
#1656802
b10000 &
b10000 %
#1656806
b1000 &
b1000 %
#1656810
b100 &
b100 %
#1656814
b10 &
b10 %
#1656818
b1 &
b1 %
1#
#1656822
b0 &
0#
b0 %
0$
#2630236
b1000 !
1"
#2630238
b1000 &
b1000 %
1$
#2630239
0"
#2630242
b100 &
b100 %
#2630246
b10 &
b10 %
#2630250
b1 &
b1 %
1#
#2630254
b0 &
0#
b0 %
0$
#4500012
