{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525974078866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525974078882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 12:41:18 2018 " "Processing started: Thu May 10 12:41:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525974078882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974078882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974078882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525974081665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525974081665 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "uart_2.qsys " "Elaborating Platform Designer system entity \"uart_2.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974094459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:41:39 Progress: Loading UART/uart_2.qsys " "2018.05.10.12:41:39 Progress: Loading UART/uart_2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974099972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:41:40 Progress: Reading input file " "2018.05.10.12:41:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974100550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:41:40 Progress: Adding clk_0 \[clock_source 17.1\] " "2018.05.10.12:41:40 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974100675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:41:41 Progress: Parameterizing module clk_0 " "2018.05.10.12:41:41 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974101753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:41:41 Progress: Adding hps_0 \[altera_hps 17.1\] " "2018.05.10.12:41:41 Progress: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974101753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:41:44 Progress: Parameterizing module hps_0 " "2018.05.10.12:41:44 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974104753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:41:44 Progress: Building connections " "2018.05.10.12:41:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974104800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:41:44 Progress: Parameterizing connections " "2018.05.10.12:41:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974104831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:41:44 Progress: Validating " "2018.05.10.12:41:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974104831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:41:55 Progress: Done reading input file " "2018.05.10.12:41:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974115823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_2.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Uart_2.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974118042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_2.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Uart_2.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974118042 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Uart_2.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Uart_2.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974118042 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Uart_2.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Uart_2.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974118042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_2: Generating uart_2 \"uart_2\" for QUARTUS_SYNTH " "Uart_2: Generating uart_2 \"uart_2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974121267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974128249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974128968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974129405 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974129827 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974129921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"uart_2\" instantiated altera_hps \"hps_0\" " "Hps_0: \"uart_2\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974131231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974131356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974131681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974157416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_2: Done \"uart_2\" with 5 modules, 47 files " "Uart_2: Done \"uart_2\" with 5 modules, 47 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974157448 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "uart_2.qsys " "Finished elaborating Platform Designer system entity \"uart_2.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974158824 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "uart_q.qsys " "Elaborating Platform Designer system entity \"uart_q.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974158855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:42:44 Progress: Loading UART/uart_q.qsys " "2018.05.10.12:42:44 Progress: Loading UART/uart_q.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974164636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:42:45 Progress: Reading input file " "2018.05.10.12:42:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974165261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:42:45 Progress: Adding clk_0 \[clock_source 17.1\] " "2018.05.10.12:42:45 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974165370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:42:46 Progress: Parameterizing module clk_0 " "2018.05.10.12:42:46 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974166542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:42:46 Progress: Adding hps_0 \[altera_hps 17.1\] " "2018.05.10.12:42:46 Progress: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974166542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:42:48 Progress: Parameterizing module hps_0 " "2018.05.10.12:42:48 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974168328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:42:48 Progress: Building connections " "2018.05.10.12:42:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974168375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:42:48 Progress: Parameterizing connections " "2018.05.10.12:42:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974168406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:42:48 Progress: Validating " "2018.05.10.12:42:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974168406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.10.12:42:58 Progress: Done reading input file " "2018.05.10.12:42:58 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974178927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_q.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Uart_q.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974181211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_q.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Uart_q.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974181211 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Uart_q.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Uart_q.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974181211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_q: Generating uart_q \"uart_q\" for QUARTUS_SYNTH " "Uart_q: Generating uart_q \"uart_q\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974184554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974190821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974191493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974191946 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974192353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"uart_q\" instantiated altera_hps \"hps_0\" " "Hps_0: \"uart_q\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974193497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974193622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974194014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974219051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_q: Done \"uart_q\" with 5 modules, 48 files " "Uart_q: Done \"uart_q\" with 5 modules, 48 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974219067 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "uart_q.qsys " "Finished elaborating Platform Designer system entity \"uart_q.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974220692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_2/synthesis/uart_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_2/synthesis/uart_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_2-rtl " "Found design unit 1: uart_2-rtl" {  } { { "uart_2/synthesis/uart_2.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_2/synthesis/uart_2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228851 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_2 " "Found entity 1: uart_2" {  } { { "uart_2/synthesis/uart_2.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_2/synthesis/uart_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/drew/desktop/eecs-392-ik/vhdl/serial/uart_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/drew/desktop/eecs-392-ik/vhdl/serial/uart_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_R-behavioral " "Found design unit 1: UART_R-behavioral" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228851 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_R " "Found entity 1: UART_R" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_q/synthesis/uart_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_q/synthesis/uart_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_q-rtl " "Found design unit 1: uart_q-rtl" {  } { { "uart_q/synthesis/uart_q.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_q/synthesis/uart_q.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228866 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_q " "Found entity 1: uart_q" {  } { { "uart_q/synthesis/uart_q.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_q/synthesis/uart_q.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_test-arch " "Found design unit 1: uart_test-arch" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228866 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/uart_2/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/uart_2/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/uart_2/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/uart_2/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/uart_2/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/uart_2/submodules/hps_sdram.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974228991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974228991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/uart_2/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/uart_2/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/uart_2_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/uart_2_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_2_hps_0 " "Found entity 1: uart_2_hps_0" {  } { { "db/ip/uart_2/submodules/uart_2_hps_0.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/uart_2_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/uart_2_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/uart_2_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_2_hps_0_fpga_interfaces " "Found entity 1: uart_2_hps_0_fpga_interfaces" {  } { { "db/ip/uart_2/submodules/uart_2_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/uart_2_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/uart_2_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/uart_2_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_2_hps_0_hps_io " "Found entity 1: uart_2_hps_0_hps_io" {  } { { "db/ip/uart_2/submodules/uart_2_hps_0_hps_io.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/uart_2_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/submodules/uart_2_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/submodules/uart_2_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_2_hps_0_hps_io_border " "Found entity 1: uart_2_hps_0_hps_io_border" {  } { { "db/ip/uart_2/submodules/uart_2_hps_0_hps_io_border.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/uart_2_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_2/uart_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_2/uart_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_2 " "Found entity 1: uart_2" {  } { { "db/ip/uart_2/uart_2.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/uart_2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/uart_q/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/uart_q/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/uart_q/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/uart_q/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/uart_q/submodules/hps_sdram.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/uart_q/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/uart_q_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/uart_q_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_q_hps_0 " "Found entity 1: uart_q_hps_0" {  } { { "db/ip/uart_q/submodules/uart_q_hps_0.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/uart_q_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/uart_q_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_q_hps_0_fpga_interfaces " "Found entity 1: uart_q_hps_0_fpga_interfaces" {  } { { "db/ip/uart_q/submodules/uart_q_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/uart_q_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/uart_q_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_q_hps_0_hps_io " "Found entity 1: uart_q_hps_0_hps_io" {  } { { "db/ip/uart_q/submodules/uart_q_hps_0_hps_io.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/submodules/uart_q_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/submodules/uart_q_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_q_hps_0_hps_io_border " "Found entity 1: uart_q_hps_0_hps_io_border" {  } { { "db/ip/uart_q/submodules/uart_q_hps_0_hps_io_border.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_q/uart_q.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_q/uart_q.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_q " "Found entity 1: uart_q" {  } { { "db/ip/uart_q/uart_q.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/uart_q.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974229296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/uart_2/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_2/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_test " "Elaborating entity \"uart_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525974229781 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_reset uart_test.vhd(74) " "Verilog HDL or VHDL warning at uart_test.vhd(74): object \"not_reset\" assigned a value but never read" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525974229781 "|uart_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "output_en uart_test.vhd(75) " "VHDL Signal Declaration warning at uart_test.vhd(75): used explicit default value for signal \"output_en\" because signal was never assigned a value" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525974229781 "|uart_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loan_out uart_test.vhd(77) " "VHDL Signal Declaration warning at uart_test.vhd(77): used implicit default value for signal \"loan_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525974229781 "|uart_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RX_DV_s uart_test.vhd(78) " "Verilog HDL or VHDL warning at uart_test.vhd(78): object \"RX_DV_s\" assigned a value but never read" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525974229781 "|uart_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RX_byte_s uart_test.vhd(79) " "Verilog HDL or VHDL warning at uart_test.vhd(79): object \"RX_byte_s\" assigned a value but never read" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525974229781 "|uart_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_R UART_R:UART_R_i " "Elaborating entity \"UART_R\" for hierarchy \"UART_R:UART_R_i\"" {  } { { "uart_test.vhd" "UART_R_i" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229796 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_count_c UART_R.vhd(113) " "VHDL Process Statement warning at UART_R.vhd(113): signal \"clk_count_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "index_c UART_R.vhd(60) " "VHDL Process Statement warning at UART_R.vhd(60): inferring latch(es) for signal or variable \"index_c\", which holds its previous value in one or more paths through the process" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[0\] UART_R.vhd(60) " "Inferred latch for \"index_c\[0\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[1\] UART_R.vhd(60) " "Inferred latch for \"index_c\[1\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[2\] UART_R.vhd(60) " "Inferred latch for \"index_c\[2\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[3\] UART_R.vhd(60) " "Inferred latch for \"index_c\[3\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[4\] UART_R.vhd(60) " "Inferred latch for \"index_c\[4\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[5\] UART_R.vhd(60) " "Inferred latch for \"index_c\[5\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[6\] UART_R.vhd(60) " "Inferred latch for \"index_c\[6\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[7\] UART_R.vhd(60) " "Inferred latch for \"index_c\[7\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[8\] UART_R.vhd(60) " "Inferred latch for \"index_c\[8\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[9\] UART_R.vhd(60) " "Inferred latch for \"index_c\[9\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[10\] UART_R.vhd(60) " "Inferred latch for \"index_c\[10\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[11\] UART_R.vhd(60) " "Inferred latch for \"index_c\[11\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[12\] UART_R.vhd(60) " "Inferred latch for \"index_c\[12\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[13\] UART_R.vhd(60) " "Inferred latch for \"index_c\[13\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[14\] UART_R.vhd(60) " "Inferred latch for \"index_c\[14\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[15\] UART_R.vhd(60) " "Inferred latch for \"index_c\[15\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[16\] UART_R.vhd(60) " "Inferred latch for \"index_c\[16\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[17\] UART_R.vhd(60) " "Inferred latch for \"index_c\[17\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[18\] UART_R.vhd(60) " "Inferred latch for \"index_c\[18\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[19\] UART_R.vhd(60) " "Inferred latch for \"index_c\[19\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[20\] UART_R.vhd(60) " "Inferred latch for \"index_c\[20\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[21\] UART_R.vhd(60) " "Inferred latch for \"index_c\[21\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[22\] UART_R.vhd(60) " "Inferred latch for \"index_c\[22\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[23\] UART_R.vhd(60) " "Inferred latch for \"index_c\[23\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[24\] UART_R.vhd(60) " "Inferred latch for \"index_c\[24\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[25\] UART_R.vhd(60) " "Inferred latch for \"index_c\[25\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[26\] UART_R.vhd(60) " "Inferred latch for \"index_c\[26\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[27\] UART_R.vhd(60) " "Inferred latch for \"index_c\[27\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[28\] UART_R.vhd(60) " "Inferred latch for \"index_c\[28\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[29\] UART_R.vhd(60) " "Inferred latch for \"index_c\[29\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_c\[30\] UART_R.vhd(60) " "Inferred latch for \"index_c\[30\]\" at UART_R.vhd(60)" {  } { { "../../../Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" "" { Text "C:/Users/Drew/Desktop/EECS-392-IK/vhdl/serial/UART_R.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 "|uart_test|UART_R:UART_R_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_q uart_q:uart_q_i " "Elaborating entity \"uart_q\" for hierarchy \"uart_q:uart_q_i\"" {  } { { "uart_test.vhd" "uart_q_i" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_q_hps_0 uart_q:uart_q_i\|uart_q_hps_0:hps_0 " "Elaborating entity \"uart_q_hps_0\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\"" {  } { { "uart_q/synthesis/uart_q.vhd" "hps_0" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_q/synthesis/uart_q.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_q_hps_0_fpga_interfaces uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"uart_q_hps_0_fpga_interfaces\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/uart_q/submodules/uart_q_hps_0.v" "fpga_interfaces" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_q_hps_0_hps_io uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io " "Elaborating entity \"uart_q_hps_0_hps_io\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\"" {  } { { "db/ip/uart_q/submodules/uart_q_hps_0.v" "hps_io" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_q_hps_0_hps_io_border uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border " "Elaborating entity \"uart_q_hps_0_hps_io_border\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\"" {  } { { "db/ip/uart_q/submodules/uart_q_hps_0_hps_io.v" "border" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0_hps_io.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/uart_q/submodules/uart_q_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/uart_q_hps_0_hps_io_border.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/uart_q/submodules/hps_sdram.v" "pll" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/uart_q/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525974229906 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/uart_q/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525974229906 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/uart_q/submodules/hps_sdram.v" "p0" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229921 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974229937 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229937 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1525974229953 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525974229953 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525974229953 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525974229953 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229968 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525974229968 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525974229968 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974229984 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525974229984 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525974230421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525974230421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525974230421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525974230421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525974230421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525974230421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525974230421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525974230421 ""}  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525974230421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525974230500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974230500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/uart_q/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/uart_q/submodules/hps_sdram.v" "seq" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/uart_q/submodules/hps_sdram.v" "c0" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525974230656 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525974230656 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525974230656 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525974230656 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525974230656 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525974230656 "|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/uart_q/submodules/hps_sdram.v" "oct" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"uart_q:uart_q_i\|uart_q_hps_0:hps_0\|uart_q_hps_0_hps_io:hps_io\|uart_q_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/uart_q/submodules/hps_sdram.v" "dll" { Text "C:/Users/Drew/Documents/altera_quartus/UART/db/ip/uart_q/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974230687 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525974232688 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LIORX~synth " "Node \"LIORX~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LIOTX~synth " "Node \"LIOTX~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs~synth " "Node \"memory_mem_dqs~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n~synth " "Node \"memory_mem_dqs_n~synth\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974232781 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525974232781 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED VCC " "Pin \"LED\" is stuck at VCC" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525974232781 "|uart_test|LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525974232781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974232984 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525974233172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "uart_q_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"uart_q_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974233391 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_2 19 " "Ignored 19 assignments for entity \"uart_2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525974233688 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_2_hps_0 1677 " "Ignored 1677 assignments for entity \"uart_2_hps_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525974233688 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_2_hps_0_fpga_interfaces 1341 " "Ignored 1341 assignments for entity \"uart_2_hps_0_fpga_interfaces\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525974233688 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_2_hps_0_hps_io 1337 " "Ignored 1337 assignments for entity \"uart_2_hps_0_hps_io\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525974233688 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_2_hps_0_hps_io_border 1348 " "Ignored 1348 assignments for entity \"uart_2_hps_0_hps_io_border\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525974233688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "13 0 0 0 0 " "Adding 13 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525974236074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525974236074 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "uart_test.vhd" "" { Text "C:/Users/Drew/Documents/altera_quartus/UART/uart_test.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525974236292 "|uart_test|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525974236292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525974236292 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525974236292 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525974236292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525974236292 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1525974236292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525974236292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "887 " "Peak virtual memory: 887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525974236339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 12:43:56 2018 " "Processing ended: Thu May 10 12:43:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525974236339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:38 " "Elapsed time: 00:02:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525974236339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:46 " "Total CPU time (on all processors): 00:05:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525974236339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525974236339 ""}
