Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 17 19:26:42 2025
| Host         : Lenovo-T14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     101         
LUTAR-1    Warning           LUT drives async reset alert    49          
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               27          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (218)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (233)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (218)
--------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[9]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_div_u1/clkout_r_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: clk_div_u2/clkout_r_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_div_u3/clkout_r_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_div_u4/clkout_r_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div_u5/clkout_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: drv_uart_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hl_sel_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (233)
--------------------------------------------------
 There are 233 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.064        0.000                      0                   52        0.131        0.000                      0                   52       41.160        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.064        0.000                      0                   52        0.131        0.000                      0                   52       41.160        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.064ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 2.001ns (47.226%)  route 2.236ns (52.774%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608     5.152    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y72         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.419     5.571 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.999     6.570    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.401 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    clk_div_u1/cnter0_carry_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  clk_div_u1/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.524    clk_div_u1/cnter0_carry__0_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.858 r  clk_div_u1/cnter0_carry__1/O[1]
                         net (fo=1, routed)           1.228     9.086    clk_div_u1/data0[10]
    SLICE_X59Y73         LUT2 (Prop_lut2_I1_O)        0.303     9.389 r  clk_div_u1/cnter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.389    clk_div_u1/cnter[10]
    SLICE_X59Y73         FDCE                                         r  clk_div_u1/cnter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.493    88.187    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y73         FDCE                                         r  clk_div_u1/cnter_reg[10]/C
                         clock pessimism              0.271    88.459    
                         clock uncertainty           -0.035    88.423    
    SLICE_X59Y73         FDCE (Setup_fdce_C_D)        0.029    88.452    clk_div_u1/cnter_reg[10]
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                 79.064    

Slack (MET) :             79.129ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 2.027ns (48.062%)  route 2.191ns (51.938%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608     5.152    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y72         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.419     5.571 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.999     6.570    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.401 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    clk_div_u1/cnter0_carry_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  clk_div_u1/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.524    clk_div_u1/cnter0_carry__0_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  clk_div_u1/cnter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    clk_div_u1/cnter0_carry__1_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.860 r  clk_div_u1/cnter0_carry__2/O[0]
                         net (fo=1, routed)           1.182     9.042    clk_div_u1/data0[13]
    SLICE_X59Y73         LUT2 (Prop_lut2_I1_O)        0.327     9.369 r  clk_div_u1/cnter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.369    clk_div_u1/cnter[13]
    SLICE_X59Y73         FDCE                                         r  clk_div_u1/cnter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.493    88.187    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y73         FDCE                                         r  clk_div_u1/cnter_reg[13]/C
                         clock pessimism              0.271    88.459    
                         clock uncertainty           -0.035    88.423    
    SLICE_X59Y73         FDCE (Setup_fdce_C_D)        0.075    88.498    clk_div_u1/cnter_reg[13]
  -------------------------------------------------------------------
                         required time                         88.498    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 79.129    

Slack (MET) :             79.454ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.913ns (49.166%)  route 1.978ns (50.834%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608     5.152    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y72         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.419     5.571 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.999     6.570    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.401 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    clk_div_u1/cnter0_carry_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  clk_div_u1/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.524    clk_div_u1/cnter0_carry__0_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.746 r  clk_div_u1/cnter0_carry__1/O[0]
                         net (fo=1, routed)           0.970     8.715    clk_div_u1/data0[9]
    SLICE_X59Y74         LUT2 (Prop_lut2_I1_O)        0.327     9.042 r  clk_div_u1/cnter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.042    clk_div_u1/cnter[9]
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.491    88.185    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[9]/C
                         clock pessimism              0.271    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X59Y74         FDCE (Setup_fdce_C_D)        0.075    88.496    clk_div_u1/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         88.496    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                 79.454    

Slack (MET) :             79.495ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 2.011ns (52.238%)  route 1.839ns (47.762%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608     5.152    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y72         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.419     5.571 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.999     6.570    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.401 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    clk_div_u1/cnter0_carry_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  clk_div_u1/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.524    clk_div_u1/cnter0_carry__0_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.837 r  clk_div_u1/cnter0_carry__1/O[3]
                         net (fo=1, routed)           0.831     8.667    clk_div_u1/data0[12]
    SLICE_X59Y74         LUT2 (Prop_lut2_I1_O)        0.334     9.001 r  clk_div_u1/cnter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.001    clk_div_u1/cnter[12]
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.491    88.185    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
                         clock pessimism              0.271    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X59Y74         FDCE (Setup_fdce_C_D)        0.075    88.496    clk_div_u1/cnter_reg[12]
  -------------------------------------------------------------------
                         required time                         88.496    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                 79.495    

Slack (MET) :             79.630ns  (required time - arrival time)
  Source:                 clk_div_u4/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.092ns (29.355%)  route 2.628ns (70.645%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 88.191 - 83.330 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.613     5.157    clk_div_u4/CLK
    SLICE_X61Y69         FDCE                                         r  clk_div_u4/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.456     5.613 r  clk_div_u4/cnter_reg[1]/Q
                         net (fo=6, routed)           0.892     6.505    clk_div_u4/cnter_reg_n_0_[1]
    SLICE_X60Y69         LUT5 (Prop_lut5_I1_O)        0.157     6.662 r  clk_div_u4/cnter[0]_i_2/O
                         net (fo=2, routed)           0.875     7.537    clk_div_u4/cnter[0]_i_2_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I4_O)        0.355     7.892 r  clk_div_u4/cnter[9]_i_2/O
                         net (fo=10, routed)          0.861     8.753    clk_div_u4/cnter[9]_i_2_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.877 r  clk_div_u4/cnter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.877    clk_div_u4/cnter[4]
    SLICE_X60Y69         FDCE                                         r  clk_div_u4/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.497    88.191    clk_div_u4/CLK
    SLICE_X60Y69         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
                         clock pessimism              0.273    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X60Y69         FDCE (Setup_fdce_C_D)        0.077    88.506    clk_div_u4/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         88.506    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                 79.630    

Slack (MET) :             79.662ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 1.791ns (49.223%)  route 1.848ns (50.777%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608     5.152    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y72         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.419     5.571 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.999     6.570    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.401 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    clk_div_u1/cnter0_carry_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.640 r  clk_div_u1/cnter0_carry__0/O[2]
                         net (fo=1, routed)           0.848     8.488    clk_div_u1/data0[7]
    SLICE_X59Y74         LUT2 (Prop_lut2_I1_O)        0.302     8.790 r  clk_div_u1/cnter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.790    clk_div_u1/cnter[7]
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.491    88.185    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[7]/C
                         clock pessimism              0.271    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X59Y74         FDCE (Setup_fdce_C_D)        0.031    88.452    clk_div_u1/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 79.662    

Slack (MET) :             79.670ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.887ns (51.977%)  route 1.743ns (48.023%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608     5.152    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y72         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.419     5.571 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.999     6.570    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.401 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    clk_div_u1/cnter0_carry_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.735 r  clk_div_u1/cnter0_carry__0/O[1]
                         net (fo=1, routed)           0.744     8.479    clk_div_u1/data0[6]
    SLICE_X59Y74         LUT2 (Prop_lut2_I1_O)        0.303     8.782 r  clk_div_u1/cnter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.782    clk_div_u1/cnter[6]
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.491    88.185    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[6]/C
                         clock pessimism              0.271    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X59Y74         FDCE (Setup_fdce_C_D)        0.031    88.452    clk_div_u1/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                 79.670    

Slack (MET) :             79.721ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 2.135ns (59.930%)  route 1.427ns (40.070%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.619     5.163    clk_div_u5/CLK
    SLICE_X64Y65         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.518     5.681 r  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.582     6.262    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.918 r  clk_div_u5/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.918    clk_div_u5/cnter0_carry_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  clk_div_u5/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.032    clk_div_u5/cnter0_carry__0_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  clk_div_u5/cnter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.146    clk_div_u5/cnter0_carry__1_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  clk_div_u5/cnter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.260    clk_div_u5/cnter0_carry__2_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.573 r  clk_div_u5/cnter0_carry__3/O[3]
                         net (fo=1, routed)           0.846     8.419    clk_div_u5/cnter0_carry__3_n_4
    SLICE_X61Y68         LUT6 (Prop_lut6_I5_O)        0.306     8.725 r  clk_div_u5/cnter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.725    clk_div_u5/cnter[20]
    SLICE_X61Y68         FDCE                                         r  clk_div_u5/cnter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.498    88.192    clk_div_u5/CLK
    SLICE_X61Y68         FDCE                                         r  clk_div_u5/cnter_reg[20]/C
                         clock pessimism              0.257    88.450    
                         clock uncertainty           -0.035    88.414    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.032    88.446    clk_div_u5/cnter_reg[20]
  -------------------------------------------------------------------
                         required time                         88.446    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                 79.721    

Slack (MET) :             79.744ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 1.898ns (52.711%)  route 1.703ns (47.289%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608     5.152    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y72         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.419     5.571 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.999     6.570    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.401 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.401    clk_div_u1/cnter0_carry_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.714 r  clk_div_u1/cnter0_carry__0/O[3]
                         net (fo=1, routed)           0.704     8.417    clk_div_u1/data0[8]
    SLICE_X59Y74         LUT2 (Prop_lut2_I1_O)        0.335     8.752 r  clk_div_u1/cnter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.752    clk_div_u1/cnter[8]
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.491    88.185    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[8]/C
                         clock pessimism              0.271    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X59Y74         FDCE (Setup_fdce_C_D)        0.075    88.496    clk_div_u1/cnter_reg[8]
  -------------------------------------------------------------------
                         required time                         88.496    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 79.744    

Slack (MET) :             79.751ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 2.153ns (60.708%)  route 1.393ns (39.292%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.619     5.163    clk_div_u5/CLK
    SLICE_X64Y65         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.518     5.681 r  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.582     6.262    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.918 r  clk_div_u5/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.918    clk_div_u5/cnter0_carry_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  clk_div_u5/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.032    clk_div_u5/cnter0_carry__0_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  clk_div_u5/cnter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.146    clk_div_u5/cnter0_carry__1_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  clk_div_u5/cnter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.260    clk_div_u5/cnter0_carry__2_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.594 r  clk_div_u5/cnter0_carry__3/O[1]
                         net (fo=1, routed)           0.812     8.406    clk_div_u5/cnter0_carry__3_n_6
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.303     8.709 r  clk_div_u5/cnter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.709    clk_div_u5/cnter[18]
    SLICE_X62Y68         FDCE                                         r  clk_div_u5/cnter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.499    88.193    clk_div_u5/CLK
    SLICE_X62Y68         FDCE                                         r  clk_div_u5/cnter_reg[18]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X62Y68         FDCE (Setup_fdce_C_D)        0.031    88.460    clk_div_u5/cnter_reg[18]
  -------------------------------------------------------------------
                         required time                         88.460    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 79.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.488    clk_div_u4/CLK
    SLICE_X61Y69         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  clk_div_u4/cnter_reg[0]/Q
                         net (fo=7, routed)           0.078     1.707    clk_div_u4/cnter_reg_n_0_[0]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  clk_div_u4/cnter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.752    clk_div_u4/cnter[4]
    SLICE_X60Y69         FDCE                                         r  clk_div_u4/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     2.001    clk_div_u4/CLK
    SLICE_X60Y69         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X60Y69         FDCE (Hold_fdce_C_D)         0.120     1.621    clk_div_u4/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.489    clk_div_u3/CLK
    SLICE_X64Y80         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.148     1.637 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.071     1.708    clk_div_u3/cnter[1]
    SLICE_X64Y80         LUT2 (Prop_lut2_I0_O)        0.098     1.806 r  clk_div_u3/cnter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.806    clk_div_u3/cnter[0]_i_1__3_n_0
    SLICE_X64Y80         FDCE                                         r  clk_div_u3/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     2.003    clk_div_u3/CLK
    SLICE_X64Y80         FDCE                                         r  clk_div_u3/cnter_reg[0]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X64Y80         FDCE (Hold_fdce_C_D)         0.121     1.610    clk_div_u3/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.967%)  route 0.152ns (42.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.488    clk_div_u4/CLK
    SLICE_X60Y69         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clk_div_u4/cnter_reg[7]/Q
                         net (fo=5, routed)           0.152     1.803    clk_div_u4/cnter_reg_n_0_[7]
    SLICE_X60Y68         LUT5 (Prop_lut5_I3_O)        0.045     1.848 r  clk_div_u4/cnter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.848    clk_div_u4/cnter[8]
    SLICE_X60Y68         FDCE                                         r  clk_div_u4/cnter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     2.002    clk_div_u4/CLK
    SLICE_X60Y68         FDCE                                         r  clk_div_u4/cnter_reg[8]/C
                         clock pessimism             -0.499     1.503    
    SLICE_X60Y68         FDCE (Hold_fdce_C_D)         0.121     1.624    clk_div_u4/cnter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.488    clk_div_u4/CLK
    SLICE_X60Y69         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clk_div_u4/cnter_reg[4]/Q
                         net (fo=6, routed)           0.149     1.801    clk_div_u4/cnter_reg_n_0_[4]
    SLICE_X60Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  clk_div_u4/cnter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.846    clk_div_u4/cnter[7]
    SLICE_X60Y69         FDCE                                         r  clk_div_u4/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     2.001    clk_div_u4/CLK
    SLICE_X60Y69         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
                         clock pessimism             -0.513     1.488    
    SLICE_X60Y69         FDCE (Hold_fdce_C_D)         0.121     1.609    clk_div_u4/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.506%)  route 0.136ns (39.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.489    clk_div_u4/CLK
    SLICE_X60Y68         FDCE                                         r  clk_div_u4/cnter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     1.653 r  clk_div_u4/cnter_reg[8]/Q
                         net (fo=4, routed)           0.136     1.789    clk_div_u4/cnter_reg_n_0_[8]
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  clk_div_u4/cnter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    clk_div_u4/cnter[0]
    SLICE_X61Y69         FDCE                                         r  clk_div_u4/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     2.001    clk_div_u4/CLK
    SLICE_X61Y69         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X61Y69         FDCE (Hold_fdce_C_D)         0.092     1.594    clk_div_u4/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.453%)  route 0.149ns (41.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.488    clk_div_u4/CLK
    SLICE_X60Y69         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clk_div_u4/cnter_reg[7]/Q
                         net (fo=5, routed)           0.149     1.800    clk_div_u4/cnter_reg_n_0_[7]
    SLICE_X61Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  clk_div_u4/cnter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.845    clk_div_u4/cnter[9]
    SLICE_X61Y68         FDCE                                         r  clk_div_u4/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     2.002    clk_div_u4/CLK
    SLICE_X61Y68         FDCE                                         r  clk_div_u4/cnter_reg[9]/C
                         clock pessimism             -0.499     1.503    
    SLICE_X61Y68         FDCE (Hold_fdce_C_D)         0.091     1.594    clk_div_u4/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.488    clk_div_u4/CLK
    SLICE_X61Y69         FDCE                                         r  clk_div_u4/cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  clk_div_u4/cnter_reg[2]/Q
                         net (fo=5, routed)           0.189     1.818    clk_div_u4/cnter_reg_n_0_[2]
    SLICE_X61Y69         LUT5 (Prop_lut5_I4_O)        0.042     1.860 r  clk_div_u4/cnter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    clk_div_u4/cnter[3]
    SLICE_X61Y69         FDCE                                         r  clk_div_u4/cnter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     2.001    clk_div_u4/CLK
    SLICE_X61Y69         FDCE                                         r  clk_div_u4/cnter_reg[3]/C
                         clock pessimism             -0.513     1.488    
    SLICE_X61Y69         FDCE (Hold_fdce_C_D)         0.107     1.595    clk_div_u4/cnter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_div_u1/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.486    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y72         FDCE                                         r  clk_div_u1/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  clk_div_u1/clkout_r_reg/Q
                         net (fo=13, routed)          0.180     1.807    clk_div_u1/CLK
    SLICE_X59Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.852 r  clk_div_u1/clkout_r_i_1__1/O
                         net (fo=1, routed)           0.000     1.852    clk_div_u1/clkout_r_i_1__1_n_0
    SLICE_X59Y72         FDCE                                         r  clk_div_u1/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.849     1.998    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y72         FDCE                                         r  clk_div_u1/clkout_r_reg/C
                         clock pessimism             -0.512     1.486    
    SLICE_X59Y72         FDCE (Hold_fdce_C_D)         0.091     1.577    clk_div_u1/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_u5/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.586     1.490    clk_div_u5/CLK
    SLICE_X61Y67         FDCE                                         r  clk_div_u5/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  clk_div_u5/cnter_reg[0]/Q
                         net (fo=3, routed)           0.181     1.811    clk_div_u5/cnter_reg_n_0_[0]
    SLICE_X61Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.856 r  clk_div_u5/cnter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.856    clk_div_u5/cnter[0]
    SLICE_X61Y67         FDCE                                         r  clk_div_u5/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.854     2.003    clk_div_u5/CLK
    SLICE_X61Y67         FDCE                                         r  clk_div_u5/cnter_reg[0]/C
                         clock pessimism             -0.513     1.490    
    SLICE_X61Y67         FDCE (Hold_fdce_C_D)         0.091     1.581    clk_div_u5/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_div_u4/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.489    clk_div_u4/CLK
    SLICE_X60Y68         FDCE                                         r  clk_div_u4/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     1.653 r  clk_div_u4/clkout_r_reg/Q
                         net (fo=9, routed)           0.190     1.842    clk_div_u4/CLK_UART
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.887 r  clk_div_u4/clkout_r_i_1__0/O
                         net (fo=1, routed)           0.000     1.887    clk_div_u4/clkout_r_i_1__0_n_0
    SLICE_X60Y68         FDCE                                         r  clk_div_u4/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     2.002    clk_div_u4/CLK
    SLICE_X60Y68         FDCE                                         r  clk_div_u4/clkout_r_reg/C
                         clock pessimism             -0.513     1.489    
    SLICE_X60Y68         FDCE (Hold_fdce_C_D)         0.120     1.609    clk_div_u4/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X59Y72   clk_div_u1/clkout_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X59Y72   clk_div_u1/cnter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X59Y73   clk_div_u1/cnter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X59Y74   clk_div_u1/cnter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X59Y74   clk_div_u1/cnter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X59Y73   clk_div_u1/cnter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X59Y72   clk_div_u1/cnter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X59Y73   clk_div_u1/cnter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X59Y73   clk_div_u1/cnter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X59Y72   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X59Y72   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X59Y72   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X59Y72   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X59Y73   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X59Y73   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X59Y74   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X59Y74   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X59Y74   clk_div_u1/cnter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X59Y74   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X59Y72   clk_div_u1/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X59Y72   clk_div_u1/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X59Y72   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X59Y72   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X59Y73   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X59Y73   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X59Y74   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X59Y74   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X59Y74   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X59Y74   clk_div_u1/cnter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           249 Endpoints
Min Delay           249 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Segment_data_reg[8]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            pio41
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.358ns  (logic 4.578ns (40.306%)  route 6.780ns (59.694%))
  Logic Levels:           5  (FDPE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDPE                         0.000     0.000 r  Segment_data_reg[8]_P/C
    SLICE_X58Y77         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Segment_data_reg[8]_P/Q
                         net (fo=1, routed)           1.146     1.602    drv_uart_u0/Segment_data_reg[8]_C
    SLICE_X58Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.726 r  drv_uart_u0/Segment_data[8]_C_i_1/O
                         net (fo=5, routed)           0.978     2.704    segment_u0/Segment_data[4]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.828 r  segment_u0/pio37_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.977     3.805    segment_u0/cur_num_r__23[0]
    SLICE_X65Y74         LUT4 (Prop_lut4_I1_O)        0.152     3.957 r  segment_u0/pio41_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.679     7.636    pio41_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.722    11.358 r  pio41_OBUF_inst/O
                         net (fo=0)                   0.000    11.358    pio41
    U5                                                                r  pio41 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[8]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            pio43
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.231ns  (logic 4.593ns (40.896%)  route 6.638ns (59.104%))
  Logic Levels:           5  (FDPE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDPE                         0.000     0.000 r  Segment_data_reg[8]_P/C
    SLICE_X58Y77         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  Segment_data_reg[8]_P/Q
                         net (fo=1, routed)           1.146     1.602    drv_uart_u0/Segment_data_reg[8]_C
    SLICE_X58Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.726 f  drv_uart_u0/Segment_data[8]_C_i_1/O
                         net (fo=5, routed)           0.978     2.704    segment_u0/Segment_data[4]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.828 f  segment_u0/pio37_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.979     3.807    segment_u0/cur_num_r__23[0]
    SLICE_X65Y74         LUT4 (Prop_lut4_I0_O)        0.152     3.959 r  segment_u0/pio43_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.535     7.494    pio43_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.737    11.231 r  pio43_OBUF_inst/O
                         net (fo=0)                   0.000    11.231    pio43
    W6                                                                r  pio43 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ch0_data_reg[8]_LDC/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.070ns  (logic 4.519ns (40.820%)  route 6.551ns (59.180%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         LDCE                         0.000     0.000 r  adc_ch0_data_reg[8]_LDC/G
    SLICE_X61Y77         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  adc_ch0_data_reg[8]_LDC/Q
                         net (fo=1, routed)           0.689     1.452    adc_ch0_data_reg[8]_LDC_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I1_O)        0.124     1.576 f  adc_ch0_data[8]_C_i_1/O
                         net (fo=3, routed)           0.972     2.548    adc_ch0_data[8]
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.672 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.890     7.562    led_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.070 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.070    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio46
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.030ns  (logic 4.634ns (42.011%)  route 6.396ns (57.989%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDCE                         0.000     0.000 r  Segment_data_reg[3]_C/C
    SLICE_X64Y75         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Segment_data_reg[3]_C/Q
                         net (fo=1, routed)           1.101     1.619    drv_uart_u0/Segment_data_reg[3]_C_1
    SLICE_X64Y76         LUT3 (Prop_lut3_I2_O)        0.124     1.743 r  drv_uart_u0/Segment_data[3]_C_i_1/O
                         net (fo=5, routed)           0.996     2.739    segment_u0/Segment_data[3]
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     2.863 r  segment_u0/pio37_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.815     3.678    segment_u0/cur_num_r__23[3]
    SLICE_X65Y74         LUT4 (Prop_lut4_I3_O)        0.154     3.832 r  segment_u0/pio46_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.484     7.316    pio46_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.714    11.030 r  pio46_OBUF_inst/O
                         net (fo=0)                   0.000    11.030    pio46
    W7                                                                r  pio46 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio47
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.951ns  (logic 4.425ns (40.408%)  route 6.526ns (59.592%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDCE                         0.000     0.000 r  Segment_data_reg[3]_C/C
    SLICE_X64Y75         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Segment_data_reg[3]_C/Q
                         net (fo=1, routed)           1.101     1.619    drv_uart_u0/Segment_data_reg[3]_C_1
    SLICE_X64Y76         LUT3 (Prop_lut3_I2_O)        0.124     1.743 r  drv_uart_u0/Segment_data[3]_C_i_1/O
                         net (fo=5, routed)           0.996     2.739    segment_u0/Segment_data[3]
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     2.863 r  segment_u0/pio37_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.042     3.905    segment_u0/cur_num_r__23[3]
    SLICE_X65Y74         LUT4 (Prop_lut4_I3_O)        0.124     4.029 r  segment_u0/pio47_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.387     7.416    pio47_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.951 r  pio47_OBUF_inst/O
                         net (fo=0)                   0.000    10.951    pio47
    U8                                                                r  pio47 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[8]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 4.338ns (40.362%)  route 6.410ns (59.638%))
  Logic Levels:           5  (FDPE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDPE                         0.000     0.000 r  Segment_data_reg[8]_P/C
    SLICE_X58Y77         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  Segment_data_reg[8]_P/Q
                         net (fo=1, routed)           1.146     1.602    drv_uart_u0/Segment_data_reg[8]_C
    SLICE_X58Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.726 f  drv_uart_u0/Segment_data[8]_C_i_1/O
                         net (fo=5, routed)           0.978     2.704    segment_u0/Segment_data[4]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.828 f  segment_u0/pio37_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.979     3.807    segment_u0/cur_num_r__23[0]
    SLICE_X65Y74         LUT4 (Prop_lut4_I0_O)        0.124     3.931 r  segment_u0/pio40_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.308     7.238    pio40_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.510    10.749 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    10.749    pio40
    W4                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[8]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            pio37
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.741ns  (logic 4.351ns (40.510%)  route 6.390ns (59.490%))
  Logic Levels:           5  (FDPE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDPE                         0.000     0.000 r  Segment_data_reg[8]_P/C
    SLICE_X58Y77         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Segment_data_reg[8]_P/Q
                         net (fo=1, routed)           1.146     1.602    drv_uart_u0/Segment_data_reg[8]_C
    SLICE_X58Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.726 r  drv_uart_u0/Segment_data[8]_C_i_1/O
                         net (fo=5, routed)           0.978     2.704    segment_u0/Segment_data[4]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.828 r  segment_u0/pio37_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.977     3.805    segment_u0/cur_num_r__23[0]
    SLICE_X65Y74         LUT4 (Prop_lut4_I1_O)        0.124     3.929 r  segment_u0/pio37_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.289     7.218    pio37_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.523    10.741 r  pio37_OBUF_inst/O
                         net (fo=0)                   0.000    10.741    pio37
    V4                                                                r  pio37 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio44
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.443ns  (logic 4.394ns (42.074%)  route 6.049ns (57.926%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDCE                         0.000     0.000 r  Segment_data_reg[3]_C/C
    SLICE_X64Y75         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Segment_data_reg[3]_C/Q
                         net (fo=1, routed)           1.101     1.619    drv_uart_u0/Segment_data_reg[3]_C_1
    SLICE_X64Y76         LUT3 (Prop_lut3_I2_O)        0.124     1.743 r  drv_uart_u0/Segment_data[3]_C_i_1/O
                         net (fo=5, routed)           0.996     2.739    segment_u0/Segment_data[3]
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     2.863 r  segment_u0/pio37_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.815     3.678    segment_u0/cur_num_r__23[3]
    SLICE_X65Y74         LUT4 (Prop_lut4_I3_O)        0.124     3.802 r  segment_u0/pio44_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.137     6.939    pio44_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504    10.443 r  pio44_OBUF_inst/O
                         net (fo=0)                   0.000    10.443    pio44
    U3                                                                r  pio44 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/port_cs_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            adc_csn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 3.971ns (44.138%)  route 5.025ns (55.862%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDPE                         0.000     0.000 r  drv_mcp3202_u0/port_cs_reg_lopt_replica/C
    SLICE_X62Y80         FDPE (Prop_fdpe_C_Q)         0.459     0.459 r  drv_mcp3202_u0/port_cs_reg_lopt_replica/Q
                         net (fo=1, routed)           5.025     5.484    lopt
    A16                  OBUF (Prop_obuf_I_O)         3.512     8.996 r  adc_csn_OBUF_inst/O
                         net (fo=0)                   0.000     8.996    adc_csn
    A16                                                               r  adc_csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.902ns  (logic 4.404ns (49.465%)  route 4.499ns (50.535%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[0]/C
    SLICE_X60Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  segment_u0/FSM_sequential_an_r_reg[0]/Q
                         net (fo=11, routed)          1.024     1.542    segment_u0/an_r[0]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.146     1.688 r  segment_u0/pio48_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.474     5.163    pio48_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.740     8.902 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     8.902    pio48
    V8                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u2/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_u2/cnter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.816%)  route 0.088ns (32.184%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE                         0.000     0.000 r  clk_div_u2/cnter_reg[2]/C
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_u2/cnter_reg[2]/Q
                         net (fo=7, routed)           0.088     0.229    clk_div_u2/cnter_reg_n_0_[2]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.274 r  clk_div_u2/cnter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.274    clk_div_u2/cnter[4]
    SLICE_X59Y71         FDCE                                         r  clk_div_u2/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_u2/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_u2/cnter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.455%)  route 0.098ns (34.545%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE                         0.000     0.000 r  clk_div_u2/cnter_reg[0]/C
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_u2/cnter_reg[0]/Q
                         net (fo=8, routed)           0.098     0.239    clk_div_u2/cnter_reg_n_0_[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.284 r  clk_div_u2/cnter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.284    clk_div_u2/cnter[5]
    SLICE_X59Y71         FDCE                                         r  clk_div_u2/cnter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_data_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.191ns (66.350%)  route 0.097ns (33.650%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDPE                         0.000     0.000 r  uart_data_reg[1]_P/C
    SLICE_X59Y69         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  uart_data_reg[1]_P/Q
                         net (fo=1, routed)           0.097     0.243    drv_uart_u0/uart_data_reg[1]_C
    SLICE_X58Y69         LUT3 (Prop_lut3_I0_O)        0.045     0.288 r  drv_uart_u0/uart_data[1]_C_i_1/O
                         net (fo=4, routed)           0.000     0.288    uart_data[1]
    SLICE_X58Y69         FDCE                                         r  uart_data_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_uart_u0/FSM_sequential_fsm_statu_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.191ns (66.042%)  route 0.098ns (33.958%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE                         0.000     0.000 r  uart_ready_reg/C
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  uart_ready_reg/Q
                         net (fo=2, routed)           0.098     0.244    drv_uart_u0/uart_ready
    SLICE_X64Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.289 r  drv_uart_u0/FSM_sequential_fsm_statu[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    drv_uart_u0/FSM_sequential_fsm_statu[0]_i_1_n_0
    SLICE_X64Y69         FDCE                                         r  drv_uart_u0/FSM_sequential_fsm_statu_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_uart_u0/FSM_sequential_fsm_statu_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.191ns (65.141%)  route 0.102ns (34.859%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE                         0.000     0.000 r  uart_ready_reg/C
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  uart_ready_reg/Q
                         net (fo=2, routed)           0.102     0.248    drv_uart_u0/uart_ready
    SLICE_X64Y69         LUT6 (Prop_lut6_I1_O)        0.045     0.293 r  drv_uart_u0/FSM_sequential_fsm_statu[2]_i_1/O
                         net (fo=1, routed)           0.000     0.293    drv_uart_u0/FSM_sequential_fsm_statu[2]_i_1_n_0
    SLICE_X64Y69         FDCE                                         r  drv_uart_u0/FSM_sequential_fsm_statu_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_data_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.223ns (73.090%)  route 0.082ns (26.910%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         LDCE                         0.000     0.000 r  uart_data_reg[5]_LDC/G
    SLICE_X64Y73         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_data_reg[5]_LDC/Q
                         net (fo=1, routed)           0.082     0.260    drv_uart_u0/uart_data_reg[5]_C_0
    SLICE_X65Y73         LUT3 (Prop_lut3_I1_O)        0.045     0.305 r  drv_uart_u0/uart_data[5]_C_i_1/O
                         net (fo=4, routed)           0.000     0.305    uart_data[5]
    SLICE_X65Y73         FDPE                                         r  uart_data_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/cnter_writ_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            drv_mcp3202_u0/port_dout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.191ns (61.195%)  route 0.121ns (38.805%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDPE                         0.000     0.000 r  drv_mcp3202_u0/cnter_writ_reg[0]/C
    SLICE_X62Y80         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  drv_mcp3202_u0/cnter_writ_reg[0]/Q
                         net (fo=5, routed)           0.121     0.267    drv_mcp3202_u0/cnter_writ_reg_n_0_[0]
    SLICE_X63Y80         LUT3 (Prop_lut3_I0_O)        0.045     0.312 r  drv_mcp3202_u0/port_dout_i_2/O
                         net (fo=1, routed)           0.000     0.312    drv_mcp3202_u0/port_dout_i_2_n_0
    SLICE_X63Y80         FDPE                                         r  drv_mcp3202_u0/port_dout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ch0_data_reg[11]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            adc_ch0_data_reg[11]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.186%)  route 0.145ns (43.814%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDPE                         0.000     0.000 r  adc_ch0_data_reg[11]_P/C
    SLICE_X59Y79         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  adc_ch0_data_reg[11]_P/Q
                         net (fo=2, routed)           0.145     0.286    adc_ch0_data_reg[11]_P_n_0
    SLICE_X59Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.331 r  adc_ch0_data[11]_C_i_1/O
                         net (fo=2, routed)           0.000     0.331    adc_ch0_data[11]
    SLICE_X59Y78         FDCE                                         r  adc_ch0_data_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_mcp3202_u0/Data_Receive_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.478%)  route 0.149ns (44.522%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE                         0.000     0.000 r  drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/C
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/Q
                         net (fo=24, routed)          0.149     0.290    drv_mcp3202_u0/FSM_sequential_fsm_statu_reg_n_0_[1]
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.045     0.335 r  drv_mcp3202_u0/Data_Receive[11]_i_1/O
                         net (fo=1, routed)           0.000     0.335    drv_mcp3202_u0/Data_Receive[11]_i_1_n_0
    SLICE_X62Y78         FDCE                                         r  drv_mcp3202_u0/Data_Receive_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_mcp3202_u0/Data_Receive_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.313%)  route 0.150ns (44.687%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE                         0.000     0.000 r  drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/C
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/Q
                         net (fo=24, routed)          0.150     0.291    drv_mcp3202_u0/FSM_sequential_fsm_statu_reg_n_0_[1]
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  drv_mcp3202_u0/Data_Receive[10]_i_1/O
                         net (fo=1, routed)           0.000     0.336    drv_mcp3202_u0/Data_Receive[10]_i_1_n_0
    SLICE_X62Y78         FDCE                                         r  drv_mcp3202_u0/Data_Receive_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.701ns  (logic 4.145ns (61.861%)  route 2.556ns (38.139%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.614     5.158    clk_div_u3/CLK
    SLICE_X64Y80         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=26, routed)          0.844     6.519    clk_div_u3/CLK_ADC
    SLICE_X64Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.643 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.712     8.355    adc_clk_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    11.858 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.858    adc_clk
    L3                                                                r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.413ns (67.626%)  route 0.677ns (32.374%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.489    clk_div_u3/CLK
    SLICE_X64Y80         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.164     1.653 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=26, routed)          0.323     1.975    clk_div_u3/CLK_ADC
    SLICE_X64Y80         LUT2 (Prop_lut2_I0_O)        0.045     2.020 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.354     2.374    adc_clk_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     3.579 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.579    adc_clk
    L3                                                                r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.099ns  (logic 1.456ns (20.514%)  route 5.642ns (79.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         5.642     7.099    clk_div_u5/btn_IBUF[0]
    SLICE_X64Y65         FDCE                                         f  clk_div_u5/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503     4.867    clk_div_u5/CLK
    SLICE_X64Y65         FDCE                                         r  clk_div_u5/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 1.456ns (20.863%)  route 5.524ns (79.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         5.524     6.980    clk_div_u5/btn_IBUF[0]
    SLICE_X62Y65         FDCE                                         f  clk_div_u5/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503     4.867    clk_div_u5/CLK
    SLICE_X62Y65         FDCE                                         r  clk_div_u5/cnter_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 1.456ns (20.863%)  route 5.524ns (79.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         5.524     6.980    clk_div_u5/btn_IBUF[0]
    SLICE_X62Y65         FDCE                                         f  clk_div_u5/cnter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503     4.867    clk_div_u5/CLK
    SLICE_X62Y65         FDCE                                         r  clk_div_u5/cnter_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 1.456ns (20.863%)  route 5.524ns (79.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         5.524     6.980    clk_div_u5/btn_IBUF[0]
    SLICE_X62Y65         FDCE                                         f  clk_div_u5/cnter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503     4.867    clk_div_u5/CLK
    SLICE_X62Y65         FDCE                                         r  clk_div_u5/cnter_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.964ns  (logic 1.456ns (20.910%)  route 5.508ns (79.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         5.508     6.964    clk_div_u5/btn_IBUF[0]
    SLICE_X64Y68         FDCE                                         f  clk_div_u5/cnter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.499     4.863    clk_div_u5/CLK
    SLICE_X64Y68         FDCE                                         r  clk_div_u5/cnter_reg[14]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.964ns  (logic 1.456ns (20.910%)  route 5.508ns (79.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         5.508     6.964    clk_div_u5/btn_IBUF[0]
    SLICE_X64Y68         FDCE                                         f  clk_div_u5/cnter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.499     4.863    clk_div_u5/CLK
    SLICE_X64Y68         FDCE                                         r  clk_div_u5/cnter_reg[15]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.964ns  (logic 1.456ns (20.910%)  route 5.508ns (79.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         5.508     6.964    clk_div_u5/btn_IBUF[0]
    SLICE_X64Y68         FDCE                                         f  clk_div_u5/cnter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.499     4.863    clk_div_u5/CLK
    SLICE_X64Y68         FDCE                                         r  clk_div_u5/cnter_reg[17]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.958ns  (logic 1.456ns (20.930%)  route 5.501ns (79.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         5.501     6.958    clk_div_u5/btn_IBUF[0]
    SLICE_X64Y66         FDCE                                         f  clk_div_u5/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502     4.866    clk_div_u5/CLK
    SLICE_X64Y66         FDCE                                         r  clk_div_u5/cnter_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.958ns  (logic 1.456ns (20.930%)  route 5.501ns (79.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         5.501     6.958    clk_div_u5/btn_IBUF[0]
    SLICE_X64Y66         FDCE                                         f  clk_div_u5/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502     4.866    clk_div_u5/CLK
    SLICE_X64Y66         FDCE                                         r  clk_div_u5/cnter_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.957ns  (logic 1.456ns (20.933%)  route 5.500ns (79.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         5.500     6.957    clk_div_u5/btn_IBUF[0]
    SLICE_X62Y67         FDCE                                         f  clk_div_u5/cnter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.501     4.865    clk_div_u5/CLK
    SLICE_X62Y67         FDCE                                         r  clk_div_u5/cnter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.224ns (10.552%)  route 1.901ns (89.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         1.901     2.125    clk_div_u1/btn_IBUF[0]
    SLICE_X59Y74         FDCE                                         f  clk_div_u1/cnter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.845     1.995    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.224ns (10.552%)  route 1.901ns (89.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         1.901     2.125    clk_div_u1/btn_IBUF[0]
    SLICE_X59Y74         FDCE                                         f  clk_div_u1/cnter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.845     1.995    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[12]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.224ns (10.552%)  route 1.901ns (89.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         1.901     2.125    clk_div_u1/btn_IBUF[0]
    SLICE_X59Y74         FDCE                                         f  clk_div_u1/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.845     1.995    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.224ns (10.552%)  route 1.901ns (89.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         1.901     2.125    clk_div_u1/btn_IBUF[0]
    SLICE_X59Y74         FDCE                                         f  clk_div_u1/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.845     1.995    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.224ns (10.552%)  route 1.901ns (89.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         1.901     2.125    clk_div_u1/btn_IBUF[0]
    SLICE_X59Y74         FDCE                                         f  clk_div_u1/cnter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.845     1.995    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.224ns (10.552%)  route 1.901ns (89.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         1.901     2.125    clk_div_u1/btn_IBUF[0]
    SLICE_X59Y74         FDCE                                         f  clk_div_u1/cnter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.845     1.995    clk_div_u1/clkout_r_reg_0
    SLICE_X59Y74         FDCE                                         r  clk_div_u1/cnter_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u3/clkout_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.268ns  (logic 0.224ns (9.888%)  route 2.044ns (90.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         2.044     2.268    clk_div_u3/btn_IBUF[0]
    SLICE_X64Y80         FDCE                                         f  clk_div_u3/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     2.003    clk_div_u3/CLK
    SLICE_X64Y80         FDCE                                         r  clk_div_u3/clkout_r_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u3/cnter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.268ns  (logic 0.224ns (9.888%)  route 2.044ns (90.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         2.044     2.268    clk_div_u3/btn_IBUF[0]
    SLICE_X64Y80         FDCE                                         f  clk_div_u3/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     2.003    clk_div_u3/CLK
    SLICE_X64Y80         FDCE                                         r  clk_div_u3/cnter_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u3/cnter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.268ns  (logic 0.224ns (9.888%)  route 2.044ns (90.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         2.044     2.268    clk_div_u3/btn_IBUF[0]
    SLICE_X64Y80         FDCE                                         f  clk_div_u3/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     2.003    clk_div_u3/CLK
    SLICE_X64Y80         FDCE                                         r  clk_div_u3/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.418ns  (logic 0.224ns (9.275%)  route 2.194ns (90.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=151, routed)         2.194     2.418    clk_div_u4/btn_IBUF[0]
    SLICE_X61Y69         FDCE                                         f  clk_div_u4/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     2.001    clk_div_u4/CLK
    SLICE_X61Y69         FDCE                                         r  clk_div_u4/cnter_reg[0]/C





