;redcode
;assert 1
	SPL 0, <806
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	JMP <-127, 100
	JMP <-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	MOV 30, 9
	JMP @12, #296
	MOV -1, <-20
	DJN -1, @-20
	SLT 121, 13
	SUB @121, 106
	ADD 210, 60
	MOV 12, @10
	JMP <-127, 100
	JMP <121, 106
	JMP -207, @-120
	JMP -207, @-120
	SPL @72, #206
	JMN 131, 406
	CMP @121, 406
	MOV @102, -101
	SPL -207, @-120
	JMP -207, @-120
	JMP <121, 106
	SPL 0, <806
	ADD -1, <-20
	ADD -1, <-20
	JMP <121, 106
	ADD 210, 60
	SUB #12, @201
	JMP @12, #206
	SUB @-127, 100
	SLT 12, @10
	SUB @121, 106
	SUB @-127, 100
	SUB @121, 106
	ADD -103, -606
	MOV -1, <-20
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	JMN <121, 106
	SPL 0, <806
	MOV -1, <-20
	MOV -1, <-20
