#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5576a4657740 .scope module, "CPU" "CPU" 2 11;
 .timescale -9 -9;
v0x5576a46af750_0 .net "ALU_Code", 2 0, v0x5576a46ab670_0;  1 drivers
v0x5576a46af830_0 .net "Carry", 0 0, L_0x5576a46b1580;  1 drivers
v0x5576a46af8f0_0 .net "alumuxout", 15 0, v0x5576a46abb50_0;  1 drivers
v0x5576a46af9e0_0 .net "alusrc", 0 0, v0x5576a46ac210_0;  1 drivers
v0x5576a46afad0_0 .net "branch", 0 0, v0x5576a46ac2d0_0;  1 drivers
v0x5576a46afbc0_0 .var "clk", 0 0;
v0x5576a46afcb0_0 .var "count", 15 0;
v0x5576a46afd50_0 .net "func", 3 0, L_0x5576a46b1250;  1 drivers
v0x5576a46afdf0_0 .net "immediate", 6 0, L_0x5576a46b1340;  1 drivers
v0x5576a46aff20_0 .net "instruction", 15 0, L_0x5576a46b1d60;  1 drivers
v0x5576a46affc0_0 .net "isZero", 0 0, L_0x5576a46b15f0;  1 drivers
v0x5576a46b0090_0 .net "jump", 0 0, v0x5576a46ac370_0;  1 drivers
v0x5576a46b0160_0 .net "jumpaddr", 12 0, L_0x5576a46b1470;  1 drivers
v0x5576a46b0200_0 .net "mem_out", 15 0, L_0x5576a46b1ee0;  1 drivers
v0x5576a46b02a0_0 .net "memmuxresult", 15 0, v0x5576a46add30_0;  1 drivers
v0x5576a46b03b0_0 .net "memtoreg", 0 0, v0x5576a46ac440_0;  1 drivers
v0x5576a46b04a0_0 .net "memwrite", 0 0, v0x5576a46ac500_0;  1 drivers
v0x5576a46b0590_0 .net "opcode", 2 0, L_0x5576a46b0f10;  1 drivers
v0x5576a46b06a0_0 .var "pc", 15 0;
v0x5576a46b0760_0 .net "rd", 2 0, L_0x5576a46b11b0;  1 drivers
v0x5576a46b0800_0 .net "read1", 15 0, L_0x5576a46b1890;  1 drivers
v0x5576a46b08f0_0 .net "read2", 15 0, L_0x5576a46b1b70;  1 drivers
v0x5576a46b09b0_0 .net "reg_dest", 0 0, v0x5576a46ac6d0_0;  1 drivers
v0x5576a46b0aa0_0 .net "reg_result", 2 0, v0x5576a46af530_0;  1 drivers
v0x5576a46b0bb0_0 .net "regwrite", 0 0, v0x5576a46ac770_0;  1 drivers
v0x5576a46b0ca0_0 .net "res", 15 0, v0x5576a46ab050_0;  1 drivers
v0x5576a46b0d60_0 .net "rs", 2 0, L_0x5576a46b1020;  1 drivers
v0x5576a46b0e20_0 .net "rt", 2 0, L_0x5576a46b1110;  1 drivers
L_0x5576a46b0f10 .part L_0x5576a46b1d60, 13, 3;
L_0x5576a46b1020 .part L_0x5576a46b1d60, 10, 3;
L_0x5576a46b1110 .part L_0x5576a46b1d60, 7, 3;
L_0x5576a46b11b0 .part L_0x5576a46b1d60, 4, 3;
L_0x5576a46b1250 .part L_0x5576a46b1d60, 0, 4;
L_0x5576a46b1340 .part L_0x5576a46b1d60, 0, 7;
L_0x5576a46b1470 .part L_0x5576a46b1d60, 0, 13;
S_0x5576a46578d0 .scope module, "alu_test" "alu" 2 47, 3 1 0, S_0x5576a4657740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "ALU_Code";
    .port_info 3 /OUTPUT 16 "ALU_Out";
    .port_info 4 /OUTPUT 1 "Carry";
    .port_info 5 /OUTPUT 1 "isZero";
L_0x5576a46b1580 .functor BUFZ 1, v0x5576a46ab130_0, C4<0>, C4<0>, C4<0>;
L_0x5576a46b15f0 .functor BUFZ 1, v0x5576a46ab2b0_0, C4<0>, C4<0>, C4<0>;
v0x5576a4685e20_0 .net "A", 15 0, L_0x5576a46b1890;  alias, 1 drivers
v0x5576a46aad10_0 .net "ALU_Code", 2 0, v0x5576a46ab670_0;  alias, 1 drivers
v0x5576a46aadf0_0 .net "ALU_Out", 15 0, v0x5576a46ab050_0;  alias, 1 drivers
v0x5576a46aaeb0_0 .net "B", 15 0, v0x5576a46abb50_0;  alias, 1 drivers
v0x5576a46aaf90_0 .net "Carry", 0 0, L_0x5576a46b1580;  alias, 1 drivers
v0x5576a46ab050_0 .var "Result", 15 0;
v0x5576a46ab130_0 .var "carry", 0 0;
v0x5576a46ab1f0_0 .net "isZero", 0 0, L_0x5576a46b15f0;  alias, 1 drivers
v0x5576a46ab2b0_0 .var "iszero", 0 0;
E_0x5576a467b890 .event edge, v0x5576a46aad10_0, v0x5576a4685e20_0, v0x5576a46aaeb0_0, v0x5576a46ab050_0;
S_0x5576a46ab430 .scope module, "aluctrl_test" "aluctrl" 2 53, 4 1 0, S_0x5576a4657740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 4 "func";
    .port_info 2 /OUTPUT 3 "ALU_Code";
v0x5576a46ab670_0 .var "ALU_Code", 2 0;
v0x5576a46ab750_0 .net "func", 3 0, L_0x5576a46b1250;  alias, 1 drivers
v0x5576a46ab810_0 .net "opcode", 2 0, L_0x5576a46b0f10;  alias, 1 drivers
E_0x5576a467b610 .event edge, v0x5576a46ab810_0, v0x5576a46ab750_0;
S_0x5576a46ab950 .scope module, "alumux_test" "alumux" 2 51, 5 1 0, S_0x5576a4657740;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "immediate";
    .port_info 1 /INPUT 16 "read2";
    .port_info 2 /INPUT 1 "alusrc";
    .port_info 3 /OUTPUT 16 "alumuxout";
v0x5576a46abb50_0 .var "alumuxout", 15 0;
v0x5576a46abc10_0 .net "alusrc", 0 0, v0x5576a46ac210_0;  alias, 1 drivers
v0x5576a46abcb0_0 .net "immediate", 6 0, L_0x5576a46b1340;  alias, 1 drivers
v0x5576a46abd70_0 .net "read2", 15 0, L_0x5576a46b1b70;  alias, 1 drivers
E_0x5576a4690f80 .event edge, v0x5576a46abc10_0, v0x5576a46abd70_0, v0x5576a46abcb0_0;
S_0x5576a46abed0 .scope module, "control_test" "control" 2 52, 6 1 0, S_0x5576a4657740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "jump";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "reg_dest";
    .port_info 7 /OUTPUT 1 "memtoreg";
v0x5576a46ac210_0 .var "alusrc", 0 0;
v0x5576a46ac2d0_0 .var "branch", 0 0;
v0x5576a46ac370_0 .var "jump", 0 0;
v0x5576a46ac440_0 .var "memtoreg", 0 0;
v0x5576a46ac500_0 .var "memwrite", 0 0;
v0x5576a46ac610_0 .net "opcode", 2 0, L_0x5576a46b0f10;  alias, 1 drivers
v0x5576a46ac6d0_0 .var "reg_dest", 0 0;
v0x5576a46ac770_0 .var "regwrite", 0 0;
E_0x5576a4691000 .event edge, v0x5576a46ab810_0;
S_0x5576a46ac980 .scope module, "imem_test" "imem" 2 50, 7 1 0, S_0x5576a4657740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
L_0x5576a46b1d60 .functor BUFZ 16, L_0x5576a46b1c70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5576a46acb80_0 .net *"_ivl_0", 15 0, L_0x5576a46b1c70;  1 drivers
v0x5576a46acc80_0 .net "instruction", 15 0, L_0x5576a46b1d60;  alias, 1 drivers
v0x5576a46acd60_0 .net "pc", 15 0, v0x5576a46b06a0_0;  1 drivers
v0x5576a46ace20 .array "ram", 255 0, 15 0;
L_0x5576a46b1c70 .array/port v0x5576a46ace20, v0x5576a46b06a0_0;
S_0x5576a46acf40 .scope module, "mem_test" "mem" 2 54, 8 1 0, S_0x5576a4657740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
L_0x5576a46b1ee0 .functor BUFZ 16, L_0x5576a46b1e20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5576a46ad230_0 .net *"_ivl_0", 15 0, L_0x5576a46b1e20;  1 drivers
v0x5576a46ad330_0 .net "address", 15 0, v0x5576a46ab050_0;  alias, 1 drivers
v0x5576a46ad420_0 .net "clk", 0 0, v0x5576a46afbc0_0;  1 drivers
v0x5576a46ad4f0_0 .net "data_in", 15 0, L_0x5576a46b1b70;  alias, 1 drivers
v0x5576a46ad5c0_0 .net "data_out", 15 0, L_0x5576a46b1ee0;  alias, 1 drivers
v0x5576a46ad6d0 .array "ram", 255 0, 15 0;
v0x5576a46ad790_0 .net "we", 0 0, v0x5576a46ac500_0;  alias, 1 drivers
E_0x5576a46ad1d0 .event posedge, v0x5576a46ad420_0;
L_0x5576a46b1e20 .array/port v0x5576a46ad6d0, v0x5576a46ab050_0;
S_0x5576a46ad8e0 .scope module, "memmux_test" "memmux" 2 55, 9 1 0, S_0x5576a4657740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "data_from_mem";
    .port_info 1 /INPUT 16 "alu_result";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 16 "memmuxout";
v0x5576a46adb40_0 .net "alu_result", 15 0, v0x5576a46ab050_0;  alias, 1 drivers
v0x5576a46adc70_0 .net "data_from_mem", 15 0, L_0x5576a46b1ee0;  alias, 1 drivers
v0x5576a46add30_0 .var "memmuxout", 15 0;
v0x5576a46ade00_0 .net "memtoreg", 0 0, v0x5576a46ac440_0;  alias, 1 drivers
E_0x5576a46adac0 .event edge, v0x5576a46ac440_0, v0x5576a46aadf0_0, v0x5576a46ad5c0_0;
S_0x5576a46adf60 .scope module, "reg_test" "regfile" 2 49, 10 1 0, S_0x5576a4657740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 3 "rega";
    .port_info 3 /INPUT 3 "regb";
    .port_info 4 /INPUT 3 "wreg";
    .port_info 5 /INPUT 16 "writedata";
    .port_info 6 /OUTPUT 16 "read1";
    .port_info 7 /OUTPUT 16 "read2";
L_0x5576a46b1890 .functor BUFZ 16, L_0x5576a46b16b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5576a46b1b70 .functor BUFZ 16, L_0x5576a46b1950, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5576a46ae260_0 .net *"_ivl_0", 15 0, L_0x5576a46b16b0;  1 drivers
v0x5576a46ae360_0 .net *"_ivl_10", 4 0, L_0x5576a46b19f0;  1 drivers
L_0x7f6c644a6060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5576a46ae440_0 .net *"_ivl_13", 1 0, L_0x7f6c644a6060;  1 drivers
v0x5576a46ae500_0 .net *"_ivl_2", 4 0, L_0x5576a46b1750;  1 drivers
L_0x7f6c644a6018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5576a46ae5e0_0 .net *"_ivl_5", 1 0, L_0x7f6c644a6018;  1 drivers
v0x5576a46ae710_0 .net *"_ivl_8", 15 0, L_0x5576a46b1950;  1 drivers
v0x5576a46ae7f0_0 .net "clk", 0 0, v0x5576a46afbc0_0;  alias, 1 drivers
v0x5576a46ae890_0 .net "read1", 15 0, L_0x5576a46b1890;  alias, 1 drivers
v0x5576a46ae960_0 .net "read2", 15 0, L_0x5576a46b1b70;  alias, 1 drivers
v0x5576a46aea00 .array "reg8", 0 7, 15 0;
v0x5576a46aeac0_0 .net "rega", 2 0, L_0x5576a46b1020;  alias, 1 drivers
v0x5576a46aeba0_0 .net "regb", 2 0, L_0x5576a46b1110;  alias, 1 drivers
v0x5576a46aec80_0 .net "wreg", 2 0, v0x5576a46af530_0;  alias, 1 drivers
v0x5576a46aed60_0 .net "write_en", 0 0, v0x5576a46ac770_0;  alias, 1 drivers
v0x5576a46aee00_0 .net "writedata", 15 0, v0x5576a46add30_0;  alias, 1 drivers
L_0x5576a46b16b0 .array/port v0x5576a46aea00, L_0x5576a46b1750;
L_0x5576a46b1750 .concat [ 3 2 0 0], L_0x5576a46b1020, L_0x7f6c644a6018;
L_0x5576a46b1950 .array/port v0x5576a46aea00, L_0x5576a46b19f0;
L_0x5576a46b19f0 .concat [ 3 2 0 0], L_0x5576a46b1110, L_0x7f6c644a6060;
S_0x5576a46af000 .scope module, "regfilemux_test" "regfilemux" 2 48, 11 1 0, S_0x5576a4657740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_dest";
    .port_info 1 /INPUT 3 "rt";
    .port_info 2 /INPUT 3 "rd";
    .port_info 3 /OUTPUT 3 "reg_result";
v0x5576a46af340_0 .net "rd", 2 0, L_0x5576a46b11b0;  alias, 1 drivers
v0x5576a46af440_0 .net "reg_dest", 0 0, v0x5576a46ac6d0_0;  alias, 1 drivers
v0x5576a46af530_0 .var "reg_result", 2 0;
v0x5576a46af630_0 .net "rt", 2 0, L_0x5576a46b1110;  alias, 1 drivers
E_0x5576a46af2c0 .event edge, v0x5576a46ac6d0_0, v0x5576a46af340_0, v0x5576a46aeba0_0;
    .scope S_0x5576a46578d0;
T_0 ;
    %wait E_0x5576a467b890;
    %load/vec4 v0x5576a46aad10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v0x5576a4685e20_0;
    %load/vec4 v0x5576a46aaeb0_0;
    %add;
    %store/vec4 v0x5576a46ab050_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x5576a4685e20_0;
    %pad/u 17;
    %load/vec4 v0x5576a46aaeb0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x5576a46ab050_0, 0, 16;
    %store/vec4 v0x5576a46ab130_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x5576a4685e20_0;
    %load/vec4 v0x5576a46aaeb0_0;
    %inv;
    %addi 1, 0, 16;
    %add;
    %store/vec4 v0x5576a46ab050_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x5576a4685e20_0;
    %ix/getv 4, v0x5576a46aaeb0_0;
    %shiftl 4;
    %store/vec4 v0x5576a46ab050_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x5576a4685e20_0;
    %load/vec4 v0x5576a46aaeb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %store/vec4 v0x5576a46ab050_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x5576a4685e20_0;
    %load/vec4 v0x5576a46aaeb0_0;
    %and;
    %store/vec4 v0x5576a46ab050_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x5576a4685e20_0;
    %load/vec4 v0x5576a46aaeb0_0;
    %or;
    %store/vec4 v0x5576a46ab050_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x5576a4685e20_0;
    %inv;
    %store/vec4 v0x5576a46ab050_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x5576a4685e20_0;
    %load/vec4 v0x5576a46aaeb0_0;
    %xor;
    %store/vec4 v0x5576a46ab050_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5576a46ab050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %store/vec4 v0x5576a46ab2b0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5576a46af000;
T_1 ;
    %wait E_0x5576a46af2c0;
    %load/vec4 v0x5576a46af440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x5576a46af340_0;
    %store/vec4 v0x5576a46af530_0, 0, 3;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x5576a46af630_0;
    %store/vec4 v0x5576a46af530_0, 0, 3;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5576a46adf60;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576a46aea00, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576a46aea00, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576a46aea00, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576a46aea00, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576a46aea00, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576a46aea00, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576a46aea00, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576a46aea00, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x5576a46adf60;
T_3 ;
    %wait E_0x5576a46ad1d0;
    %load/vec4 v0x5576a46aed60_0;
    %load/vec4 v0x5576a46aec80_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5576a46aee00_0;
    %load/vec4 v0x5576a46aec80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576a46aea00, 0, 4;
T_3.0 ;
    %vpi_call 10 26 "$monitor", "reg 0: %d    reg 4: %d \012reg 1: %d    reg 5: %d \012reg 2: %d    reg 6: %d \012reg 3: %d    reg 7: %d\012", &A<v0x5576a46aea00, 0>, &A<v0x5576a46aea00, 4>, &A<v0x5576a46aea00, 1>, &A<v0x5576a46aea00, 5>, &A<v0x5576a46aea00, 2>, &A<v0x5576a46aea00, 6>, &A<v0x5576a46aea00, 3>, &A<v0x5576a46aea00, 7> {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x5576a46ac980;
T_4 ;
    %vpi_call 7 8 "$readmemb", "code.txt", v0x5576a46ace20 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5576a46ab950;
T_5 ;
    %wait E_0x5576a4690f80;
    %load/vec4 v0x5576a46abc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x5576a46abd70_0;
    %store/vec4 v0x5576a46abb50_0, 0, 16;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x5576a46abcb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5576a46abb50_0, 0, 16;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5576a46abed0;
T_6 ;
    %wait E_0x5576a4691000;
    %load/vec4 v0x5576a46ac610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac440_0, 0, 1;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac440_0, 0, 1;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac440_0, 0, 1;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac440_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac440_0, 0, 1;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac440_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576a46ac2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46ac440_0, 0, 1;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5576a46ab430;
T_7 ;
    %wait E_0x5576a467b610;
    %load/vec4 v0x5576a46ab810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x5576a46ab750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %jmp T_7.15;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.15;
T_7.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.15;
T_7.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.15;
T_7.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.15;
T_7.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.15;
T_7.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.15;
T_7.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5576a46ab670_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5576a46acf40;
T_8 ;
    %wait E_0x5576a46ad1d0;
    %load/vec4 v0x5576a46ad790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5576a46ad4f0_0;
    %ix/getv 3, v0x5576a46ad330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5576a46ad6d0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5576a46ad8e0;
T_9 ;
    %wait E_0x5576a46adac0;
    %load/vec4 v0x5576a46ade00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x5576a46adb40_0;
    %store/vec4 v0x5576a46add30_0, 0, 16;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x5576a46adc70_0;
    %store/vec4 v0x5576a46add30_0, 0, 16;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5576a4657740;
T_10 ;
    %wait E_0x5576a46ad1d0;
    %vpi_call 2 63 "$display", "pc : %b instruction : %b branch %b isZero %b", v0x5576a46b06a0_0, v0x5576a46aff20_0, v0x5576a46afad0_0, v0x5576a46affc0_0 {0 0 0};
    %load/vec4 v0x5576a46b0090_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5576a46afad0_0;
    %load/vec4 v0x5576a46affc0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.0, 9;
    %load/vec4 v0x5576a46b0090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5576a46b0160_0;
    %pad/u 16;
    %store/vec4 v0x5576a46b06a0_0, 0, 16;
T_10.2 ;
    %load/vec4 v0x5576a46afad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x5576a46afdf0_0;
    %pad/u 16;
    %store/vec4 v0x5576a46b06a0_0, 0, 16;
T_10.4 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5576a46b06a0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5576a46b06a0_0, 0, 16;
T_10.1 ;
    %load/vec4 v0x5576a46aff20_0;
    %cmpi/e 65535, 0, 16;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 2 74 "$finish" {0 0 0};
T_10.6 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5576a4657740;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576a46afbc0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5576a46b06a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5576a46afcb0_0, 0, 16;
    %vpi_call 2 84 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 85 "$dumpvars", 32'sb00000000000000000000000000000000, v0x5576a46afbc0_0, v0x5576a46b0ca0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5576a4657740;
T_12 ;
    %delay 20, 0;
    %load/vec4 v0x5576a46afbc0_0;
    %inv;
    %store/vec4 v0x5576a46afbc0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu.v";
    "./aluctrl.v";
    "./alumux.v";
    "./control.v";
    "./imem.v";
    "./mem.v";
    "./memmux.v";
    "./regfile.v";
    "./regfilemux.v";
