<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [PATCH 6/9] support for NAND flash used with Marvell Orion and Kirkwood SOCs
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-February/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%206/9%5D%20support%20for%20NAND%20flash%20used%20with%0A%20Marvell%20Orion%20and%20Kirkwood%20SOCs&In-Reply-To=%3C1235809306-30927-6-git-send-email-nico%40cam.org%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004799.html">
   <LINK REL="Next"  HREF="004803.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [PATCH 6/9] support for NAND flash used with Marvell Orion and Kirkwood SOCs</H1>
    <B>Nicolas Pitre</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%206/9%5D%20support%20for%20NAND%20flash%20used%20with%0A%20Marvell%20Orion%20and%20Kirkwood%20SOCs&In-Reply-To=%3C1235809306-30927-6-git-send-email-nico%40cam.org%3E"
       TITLE="[Openocd-development] [PATCH 6/9] support for NAND flash used with Marvell Orion and Kirkwood SOCs">nico at cam.org
       </A><BR>
    <I>Sat Feb 28 09:21:43 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="004799.html">[Openocd-development] [PATCH 5/9] support for NAND controllers	without explicit busy signal
</A></li>
        <LI>Next message: <A HREF="004803.html">[Openocd-development] [PATCH 7/9] add Feroceon target config file
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4800">[ date ]</a>
              <a href="thread.html#4800">[ thread ]</a>
              <a href="subject.html#4800">[ subject ]</a>
              <a href="author.html#4800">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>A fast block mode is implemented using bulk transfer, reducing the
flashing of a 512K file from 1.5 hour down to 56 seconds (using a
FTDI2232 based link).
---
 src/flash/Makefile.am  |    2 +-
 src/flash/nand.c       |    2 +
 src/flash/orion_nand.c |  256 ++++++++++++++++++++++++++++++++++++++++++++++++
 3 files changed, 259 insertions(+), 1 deletions(-)
 create mode 100644 src/flash/orion_nand.c

diff --git a/src/flash/Makefile.am b/src/flash/Makefile.am
index 3d28be8..9d7746c 100644
--- a/src/flash/Makefile.am
+++ b/src/flash/Makefile.am
@@ -3,7 +3,7 @@ AM_CPPFLAGS = -DPKGLIBDIR=\&quot;$(pkglibdir)\&quot; @CPPFLAGS@
 METASOURCES = AUTO
 noinst_LIBRARIES = libflash.a
 libflash_a_SOURCES = flash.c lpc2000.c cfi.c non_cfi.c at91sam7.c at91sam7_old.c str7x.c str9x.c aduc702x.c nand.c lpc3180_nand_controller.c \
-					 stellaris.c str9xpec.c stm32x.c tms470.c ecos.c  \
+		     stellaris.c str9xpec.c stm32x.c tms470.c ecos.c orion_nand.c \
 		     s3c24xx_nand.c s3c2410_nand.c s3c2412_nand.c s3c2440_nand.c s3c2443_nand.c lpc288x.c ocl.c mflash.c pic32mx.c
 noinst_HEADERS = flash.h lpc2000.h cfi.h non_cfi.h at91sam7.h at91sam7_old.h str7x.h str9x.h nand.h lpc3180_nand_controller.h \
 				 stellaris.h str9xpec.h stm32x.h tms470.h s3c24xx_nand.h s3c24xx_regs_nand.h lpc288x.h mflash.h \
diff --git a/src/flash/nand.c b/src/flash/nand.c
index 1d0766d..51755aa 100644
--- a/src/flash/nand.c
+++ b/src/flash/nand.c
@@ -61,6 +61,7 @@ int nand_write_page(struct nand_device_s *device, u32 page, u8 *data, u32 data_s
 /* NAND flash controller
  */
 extern nand_flash_controller_t lpc3180_nand_controller;
+extern nand_flash_controller_t orion_nand_controller;
 extern nand_flash_controller_t s3c2410_nand_controller;
 extern nand_flash_controller_t s3c2412_nand_controller;
 extern nand_flash_controller_t s3c2440_nand_controller;
@@ -71,6 +72,7 @@ extern nand_flash_controller_t s3c2443_nand_controller;
 nand_flash_controller_t *nand_flash_controllers[] =
 {
 	&amp;lpc3180_nand_controller,
+	&amp;orion_nand_controller,
 	&amp;s3c2410_nand_controller,
 	&amp;s3c2412_nand_controller,
 	&amp;s3c2440_nand_controller,
diff --git a/src/flash/orion_nand.c b/src/flash/orion_nand.c
new file mode 100644
index 0000000..a78ff23
--- /dev/null
+++ b/src/flash/orion_nand.c
@@ -0,0 +1,256 @@
+/***************************************************************************
+ *   Copyright (C) 2009 by Marvell Semiconductors, Inc.                    *
+ *   Written by Nicolas Pitre &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">nico at marvell.com</A>&gt;                           *
+ *                                                                         *
+ *   This program is free software; you can redistribute it and/or modify  *
+ *   it under the terms of the GNU General Public License as published by  *
+ *   the Free Software Foundation; either version 2 of the License, or     *
+ *   (at your option) any later version.                                   *
+ *                                                                         *
+ *   This program is distributed in the hope that it will be useful,       *
+ *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
+ *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
+ *   GNU General Public License for more details.                          *
+ *                                                                         *
+ *   You should have received a copy of the GNU General Public License     *
+ *   along with this program; if not, write to the                         *
+ *   Free Software Foundation, Inc.,                                       *
+ *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
+ ***************************************************************************/
+
+/*
+ * NAND controller interface for Marvell Orion/Kirkwood SoCs.
+ */
+
+#ifdef HAVE_CONFIG_H
+#include &quot;config.h&quot;
+#endif
+
+#include &quot;replacements.h&quot;
+#include &quot;log.h&quot;
+
+#include &lt;stdlib.h&gt;
+#include &lt;string.h&gt;
+
+#include &quot;nand.h&quot;
+#include &quot;target.h&quot;
+#include &quot;armv4_5.h&quot;
+#include &quot;binarybuffer.h&quot;
+
+typedef struct orion_nand_controller_s
+{
+	struct target_s	*target;
+	working_area_t *copy_area;
+
+	u32		cmd;
+	u32		addr;
+	u32		data;
+} orion_nand_controller_t;
+
+#define CHECK_HALTED \
+	do { \
+		if (target-&gt;state != TARGET_HALTED) { \
+			LOG_ERROR(&quot;NAND flash access requires halted target&quot;); \
+			return ERROR_NAND_OPERATION_FAILED; \
+		} \
+	} while (0)
+
+int orion_nand_command(struct nand_device_s *device, u8 command)
+{
+	orion_nand_controller_t *hw = device-&gt;controller_priv;
+	target_t *target = hw-&gt;target;
+
+	CHECK_HALTED;
+	target_write_u8(target, hw-&gt;cmd, command);
+	return ERROR_OK;
+}
+
+int orion_nand_address(struct nand_device_s *device, u8 address)
+{
+	orion_nand_controller_t *hw = device-&gt;controller_priv;
+	target_t *target = hw-&gt;target;
+
+	CHECK_HALTED;
+	target_write_u8(target, hw-&gt;addr, address);
+	return ERROR_OK;
+}
+
+int orion_nand_read(struct nand_device_s *device, void *data)
+{
+	orion_nand_controller_t *hw = device-&gt;controller_priv;
+	target_t *target = hw-&gt;target;
+
+	CHECK_HALTED;
+	target_read_u8(target, hw-&gt;data, data);
+	return ERROR_OK;
+}
+
+int orion_nand_write(struct nand_device_s *device, u16 data)
+{
+	orion_nand_controller_t *hw = device-&gt;controller_priv;
+	target_t *target = hw-&gt;target;
+
+	CHECK_HALTED;
+	target_write_u8(target, hw-&gt;data, data);
+	return ERROR_OK;
+}
+
+int orion_nand_slow_block_write(struct nand_device_s *device, u8 *data, int size)
+{
+	while (size--)
+		orion_nand_write(device, *data++);
+	return ERROR_OK;
+}
+
+int orion_nand_fast_block_write(struct nand_device_s *device, u8 *data, int size)
+{
+	orion_nand_controller_t *hw = device-&gt;controller_priv;
+	target_t *target = hw-&gt;target;
+	armv4_5_algorithm_t algo;
+	reg_param_t reg_params[3];
+	u32 target_buf;
+	int retval;
+
+	static const u32 code[] = {
+		0xe4d13001,	/* ldrb	r3, [r1], #1	*/
+		0xe5c03000,	/* strb	r3, [r0]	*/
+		0xe2522001,	/* subs	r2, r2, #1	*/
+		0x1afffffb,	/* bne	0		*/
+		0xeafffffe,	/* b	.		*/
+	};
+	int code_size = sizeof(code);
+
+	if (!hw-&gt;copy_area) {
+		u8 code_buf[code_size];
+		int i;
+
+		/* make sure we have a working area */
+		if (target_alloc_working_area(target,
+					      code_size + device-&gt;page_size,
+					      &amp;hw-&gt;copy_area) != ERROR_OK)
+		{
+			return orion_nand_slow_block_write(device, data, size);
+		}
+
+		/* copy target instructions to target endianness */
+		for (i = 0; i &lt; code_size/4; i++)
+			target_buffer_set_u32(target, code_buf + i*4, code[i]);
+
+		/* write code to working area */
+                retval = target-&gt;type-&gt;write_memory(target,
+					hw-&gt;copy_area-&gt;address,
+					4, code_size/4, code_buf);
+		if (retval != ERROR_OK)
+			return retval;
+	}
+
+	/* copy data to target's memory */
+	target_buf = hw-&gt;copy_area-&gt;address + code_size;
+	retval = target-&gt;type-&gt;bulk_write_memory(target, target_buf,
+						 size/4, data);
+	if (retval == ERROR_OK &amp;&amp; size &amp; 3) {
+		retval = target-&gt;type-&gt;write_memory(target,
+					target_buf + (size &amp; ~3),
+					1, size &amp; 3, data + (size &amp; ~3));
+	}
+	if (retval != ERROR_OK)
+		return retval;
+
+	algo.common_magic = ARMV4_5_COMMON_MAGIC;
+	algo.core_mode = ARMV4_5_MODE_SVC;
+	algo.core_state = ARMV4_5_STATE_ARM;
+
+	init_reg_param(&amp;reg_params[0], &quot;r0&quot;, 32, PARAM_IN);
+	init_reg_param(&amp;reg_params[1], &quot;r1&quot;, 32, PARAM_IN);
+	init_reg_param(&amp;reg_params[2], &quot;r2&quot;, 32, PARAM_IN);
+
+	buf_set_u32(reg_params[0].value, 0, 32, hw-&gt;data);
+	buf_set_u32(reg_params[1].value, 0, 32, target_buf);
+	buf_set_u32(reg_params[2].value, 0, 32, size);
+
+	retval = target-&gt;type-&gt;run_algorithm(target, 0, NULL, 3, reg_params,
+					hw-&gt;copy_area-&gt;address,
+					hw-&gt;copy_area-&gt;address + code_size - 4,
+					1000, &amp;algo);
+	if (retval != ERROR_OK)
+		LOG_ERROR(&quot;error executing hosted NAND write&quot;);
+
+	destroy_reg_param(&amp;reg_params[0]);
+	destroy_reg_param(&amp;reg_params[1]);
+	destroy_reg_param(&amp;reg_params[2]);
+	return retval;
+}
+
+int orion_nand_reset(struct nand_device_s *device)
+{
+	return orion_nand_command(device, NAND_CMD_RESET);
+}
+
+int orion_nand_controller_ready(struct nand_device_s *device, int timeout)
+{
+	return 1;
+}
+
+int orion_nand_register_commands(struct command_context_s *cmd_ctx)
+{
+	return ERROR_OK;
+}
+
+int orion_nand_device_command(struct command_context_s *cmd_ctx, char *cmd,
+			      char **args, int argc,
+			      struct nand_device_s *device)
+{
+	orion_nand_controller_t *hw;
+	u32 base;
+	u8 ale, cle;
+
+	if (argc != 3) {
+		LOG_ERROR(&quot;arguments must be: &lt;target_number&gt; &lt;NAND_address&gt;\n&quot;);
+		return ERROR_NAND_DEVICE_INVALID;
+	}
+
+	hw = calloc(1, sizeof(*hw));
+	if (!hw) {
+		LOG_ERROR(&quot;no memory for nand controller\n&quot;);
+		return ERROR_NAND_DEVICE_INVALID;
+	}
+
+	device-&gt;controller_priv = hw;
+	hw-&gt;target = get_target_by_num(strtoul(args[1], NULL, 0));
+	if (!hw-&gt;target) {
+		LOG_ERROR(&quot;no target '%s' configured&quot;, args[1]);
+		free(hw);
+		return ERROR_NAND_DEVICE_INVALID;
+	}
+
+	base = strtoul(args[2], NULL, 0);
+	cle = 0;
+	ale = 1;
+
+	hw-&gt;data = base;
+	hw-&gt;cmd = base + (1 &lt;&lt; cle);
+	hw-&gt;addr = base + (1 &lt;&lt; ale);
+
+	return ERROR_OK;
+}
+
+int orion_nand_init(struct nand_device_s *device)
+{
+	return ERROR_OK;
+}
+
+nand_flash_controller_t orion_nand_controller =
+{
+	.name			= &quot;orion&quot;,
+	.command		= orion_nand_command,
+	.address		= orion_nand_address,
+	.read_data		= orion_nand_read,
+	.write_data		= orion_nand_write,
+	.write_block_data	= orion_nand_fast_block_write,
+	.reset			= orion_nand_reset,
+	.controller_ready	= orion_nand_controller_ready,
+	.nand_device_command	= orion_nand_device_command,
+	.register_commands	= orion_nand_register_commands,
+	.init			= orion_nand_init,
+};
+
-- 
1.6.2-rc2.GIT


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004799.html">[Openocd-development] [PATCH 5/9] support for NAND controllers	without explicit busy signal
</A></li>
	<LI>Next message: <A HREF="004803.html">[Openocd-development] [PATCH 7/9] add Feroceon target config file
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4800">[ date ]</a>
              <a href="thread.html#4800">[ thread ]</a>
              <a href="subject.html#4800">[ subject ]</a>
              <a href="author.html#4800">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
