$date
	Fri Dec  5 17:29:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_16x1_tb $end
$var wire 1 ! y $end
$var reg 16 " data [15:0] $end
$var reg 4 # select [3:0] $end
$scope module dut $end
$var wire 16 $ data [15:0] $end
$var wire 4 % select [3:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b1010101110101011 $
b0 #
b1010101110101011 "
1!
$end
#1
b1 #
b1 %
#2
0!
b10 #
b10 %
#3
1!
b11 #
b11 %
#4
0!
b100 #
b100 %
#5
1!
b101 #
b101 %
#6
0!
b110 #
b110 %
#7
1!
b111 #
b111 %
#8
b1000 #
b1000 %
#9
b1001 #
b1001 %
#10
0!
b1010 #
b1010 %
#11
1!
b1011 #
b1011 %
#12
0!
b1100 #
b1100 %
#13
1!
b1101 #
b1101 %
#14
0!
b1110 #
b1110 %
#15
1!
b1111 #
b1111 %
#16
