
*** Running vivado
    with args -log UART_BRAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_BRAM.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source UART_BRAM.tcl -notrace
Command: synth_design -top UART_BRAM -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1218.484 ; gain = 228.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_BRAM' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/new/UART_BRAM.v:5]
INFO: [Synth 8-6157] synthesizing module 'Receiving' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/imports/new/Receiving.v:4]
	Parameter max_baud_count bound to: 10417 - type: integer 
	Parameter IDEAL bound to: 2'b00 
	Parameter start_bit bound to: 2'b01 
	Parameter stop_bit bound to: 2'b10 
WARNING: [Synth 8-5788] Register STATE_reg in module Receiving is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/imports/new/Receiving.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Receiving' (1#1) [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/imports/new/Receiving.v:4]
INFO: [Synth 8-6157] synthesizing module 'bram_1' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.runs/synth_1/.Xil/Vivado-25988-MOHIT123/realtime/bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_1' (2#1) [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.runs/synth_1/.Xil/Vivado-25988-MOHIT123/realtime/bram_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Transmitter' [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/imports/new/Transmitter.v:4]
	Parameter max_baud_count bound to: 10417 - type: integer 
	Parameter IDEAL bound to: 2'b00 
	Parameter start_bit bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter stop_bit bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/imports/new/Transmitter.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Transmitter' (3#1) [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/imports/new/Transmitter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'UART_BRAM' (4#1) [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/new/UART_BRAM.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.211 ; gain = 303.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.211 ; gain = 303.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.211 ; gain = 303.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1294.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/ip/bram_1/bram_1/bram_1_in_context.xdc] for cell 'BRAM1'
Finished Parsing XDC File [c:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/ip/bram_1/bram_1/bram_1_in_context.xdc] for cell 'BRAM1'
Parsing XDC File [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/constrs_1/new/COSNT_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'check_store'. [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/constrs_1/new/COSNT_1.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'check_sum'. [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/constrs_1/new/COSNT_1.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'check_store'. [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/constrs_1/new/COSNT_1.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'check_sum'. [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/constrs_1/new/COSNT_1.xdc:33]
Finished Parsing XDC File [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/constrs_1/new/COSNT_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/constrs_1/new/COSNT_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/UART_BRAM_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/constrs_1/new/COSNT_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_BRAM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_BRAM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1388.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1388.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1388.469 ; gain = 398.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1388.469 ; gain = 398.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for BRAM1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1388.469 ; gain = 398.105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'Transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IDEAL |                               00 |                               00
               start_bit |                               01 |                               01
                    DATA |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'Transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1388.469 ; gain = 398.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_BRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Receiving 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[3]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[4]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[5]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[6]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[7]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[8]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[9]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[10]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[11]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[12]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[13]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[14]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[15]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[16]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[17]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[18]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[19]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[20]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[21]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[22]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[23]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[24]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[25]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[26]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[27]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[28]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[29]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'R/reg_index_reg[30]' (FDCE) to 'R/reg_index_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\R/reg_index_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1388.469 ; gain = 398.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.469 ; gain = 398.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.469 ; gain = 398.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1390.633 ; gain = 400.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1396.477 ; gain = 406.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1396.477 ; gain = 406.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1396.477 ; gain = 406.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1396.477 ; gain = 406.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1396.477 ; gain = 406.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1396.477 ; gain = 406.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bram_1        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |bram_1 |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    10|
|4     |LUT1   |     1|
|5     |LUT2   |    12|
|6     |LUT3   |     7|
|7     |LUT4   |    13|
|8     |LUT5   |    39|
|9     |LUT6   |    24|
|10    |FDCE   |    48|
|11    |FDPE   |     1|
|12    |FDRE   |    16|
|13    |IBUF   |     3|
|14    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   199|
|2     |  R      |Receiving   |    75|
|3     |  T1     |Transmitter |    64|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1396.477 ; gain = 406.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1396.477 ; gain = 311.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1396.477 ; gain = 406.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1408.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1409.555 ; gain = 694.379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.555 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.runs/synth_1/UART_BRAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_BRAM_utilization_synth.rpt -pb UART_BRAM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 23:05:10 2024...
