
*** Running vivado
    with args -log fir.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir.tcl -notrace
Command: synth_design -top fir -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 111616
CRITICAL WARNING: [Synth 8-9339] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:125]
INFO: [Synth 8-6826] previous declaration of 'i' is from here [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:93]
CRITICAL WARNING: [Synth 8-10006] second declaration of 'i' ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:125]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3010.316 ; gain = 24.875 ; free physical = 2451 ; free virtual = 6460
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v:1]
INFO: [Synth 8-6157] synthesizing module 'AXI_INTERACE' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:1]
	Parameter pADDR_WIDTH bound to: 12 - type: integer 
	Parameter pDATA_WIDTH bound to: 32 - type: integer 
	Parameter Tape_Num bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_WRAPPER_SYNC' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v:23]
	Parameter pADDR_WIDTH bound to: 12 - type: integer 
	Parameter pDATA_WIDTH bound to: 32 - type: integer 
	Parameter Tape_Num bound to: 11 - type: integer 
WARNING: [Synth 8-567] referenced signal 'clk_start' should be on the sensitivity list [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_WRAPPER_SYNC' (0#1) [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AXI_INTERACE' (0#1) [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIR_CORE' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:23]
	Parameter pADDR_WIDTH bound to: 12 - type: integer 
	Parameter pDATA_WIDTH bound to: 32 - type: integer 
	Parameter Tape_Num bound to: 11 - type: integer 
WARNING: [Synth 8-567] referenced signal 'rd_en_source_2' should be on the sensitivity list [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:81]
WARNING: [Synth 8-567] referenced signal 'clk_core' should be on the sensitivity list [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:81]
INFO: [Synth 8-6155] done synthesizing module 'FIR_CORE' (0#1) [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v:1]
WARNING: [Synth 8-6014] Unused sequential element valid_read_reg was removed.  [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:284]
WARNING: [Synth 8-6014] Unused sequential element result_vld_1_reg was removed.  [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:354]
WARNING: [Synth 8-6014] Unused sequential element shift_upd_reg was removed.  [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:99]
WARNING: [Synth 8-7129] Port data_str_vld in module FIR_CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port rready in module AXI_INTERACE is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_tap_count[3] in module AXI_INTERACE is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_tap_count[2] in module AXI_INTERACE is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_tap_count[1] in module AXI_INTERACE is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_tap_count[0] in module AXI_INTERACE is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.316 ; gain = 24.875 ; free physical = 3501 ; free virtual = 7518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.316 ; gain = 24.875 ; free physical = 3502 ; free virtual = 7519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3502 ; free virtual = 7519
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_running_reg' in module 'AXI_INTERACE'
WARNING: [Synth 8-327] inferring latch for variable 'clk_start_reg' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v:57]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                            00010 |                              000
                  iSTATE |                            10000 |                              001
                 iSTATE0 |                            01000 |                              010
                 iSTATE1 |                            00100 |                              011
                 iSTATE2 |                            00001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_running_reg' using encoding 'one-hot' in module 'AXI_INTERACE'
WARNING: [Synth 8-327] inferring latch for variable 'clk_core_reg' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3471 ; free virtual = 7493
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 19    
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   2 Input   12 Bit        Muxes := 11    
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP fir_core_inst/mult_prod0, operation Mode is: A*B.
DSP Report: operator fir_core_inst/mult_prod0 is absorbed into DSP fir_core_inst/mult_prod0.
DSP Report: operator fir_core_inst/mult_prod0 is absorbed into DSP fir_core_inst/mult_prod0.
DSP Report: Generating DSP fir_core_inst/mult_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fir_core_inst/mult_prod0 is absorbed into DSP fir_core_inst/mult_prod0.
DSP Report: operator fir_core_inst/mult_prod0 is absorbed into DSP fir_core_inst/mult_prod0.
DSP Report: Generating DSP fir_core_inst/mult_prod0, operation Mode is: A*B.
DSP Report: operator fir_core_inst/mult_prod0 is absorbed into DSP fir_core_inst/mult_prod0.
DSP Report: operator fir_core_inst/mult_prod0 is absorbed into DSP fir_core_inst/mult_prod0.
DSP Report: Generating DSP fir_core_inst/mult_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fir_core_inst/mult_prod0 is absorbed into DSP fir_core_inst/mult_prod0.
DSP Report: operator fir_core_inst/mult_prod0 is absorbed into DSP fir_core_inst/mult_prod0.
WARNING: [Synth 8-3917] design fir has port data_A[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[7] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[6] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[1] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[0] driven by constant 0
WARNING: [Synth 8-7129] Port rready in module fir is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[37]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[36]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[35]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[34]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[33]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[32]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[31]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[30]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[29]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[28]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[27]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[26]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[25]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[24]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[23]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[22]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[21]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[20]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[19]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[18]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[17]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[16]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[15]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[47]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[46]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[45]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[44]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[43]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[42]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[41]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[40]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[39]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[38]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[37]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[36]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[35]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[34]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[33]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[32]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[31]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[30]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[29]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[28]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[27]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[26]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[25]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[24]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[23]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[22]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[21]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[20]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[19]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[18]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[17]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[16]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[15]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[14]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[13]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[12]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[11]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[10]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[9]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[8]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[7]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[6]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[5]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[4]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[3]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[2]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[1]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[0]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[47]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[46]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[45]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[44]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[43]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[42]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[41]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[40]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[39]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[38]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[37]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[36]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[35]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[34]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[33]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[32]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[31]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[30]__1) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_core_inst/mult_prod_reg[29]__1) is unused and will be removed from module fir.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3161 ; free virtual = 7222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3161 ; free virtual = 7222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3153 ; free virtual = 7214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3162 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3162 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3162 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3162 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3162 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3162 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | (A*B)'          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir         | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17+A*B)' | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    34|
|3     |DSP48E1 |     3|
|4     |LUT1    |    17|
|5     |LUT2    |    52|
|6     |LUT3    |   142|
|7     |LUT4    |    68|
|8     |LUT5    |   117|
|9     |LUT6    |   234|
|10    |FDCE    |   603|
|11    |FDPE    |     2|
|12    |FDRE    |    88|
|13    |LDC     |     2|
|14    |IBUF    |   160|
|15    |OBUF    |   169|
+------+--------+------+

Report Instance Areas: 
+------+----------------+------------------+------+
|      |Instance        |Module            |Cells |
+------+----------------+------------------+------+
|1     |top             |                  |  1693|
|2     |  axi_intf_inst |AXI_INTERACE      |   569|
|3     |    fifo_1      |FIFO_WRAPPER_SYNC |    44|
|4     |  fir_core_inst |FIR_CORE          |   792|
+------+----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3162 ; free virtual = 7224
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 169 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3018.320 ; gain = 32.879 ; free physical = 3162 ; free virtual = 7224
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3018.328 ; gain = 32.879 ; free physical = 3162 ; free virtual = 7224
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3018.328 ; gain = 0.000 ; free physical = 3262 ; free virtual = 7326
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.324 ; gain = 0.000 ; free physical = 3168 ; free virtual = 7246
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 1 instance 
  LDC => LDCE (inverted pins: G): 1 instance 

Synth Design complete, checksum: 15f61a63
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 124 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3026.324 ; gain = 62.695 ; free physical = 3348 ; free virtual = 7426
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.runs/synth_1/fir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_utilization_synth.rpt -pb fir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 22 19:11:57 2025...
