# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Cache.srcs/sources_1/ip/Tag_ram_1/Tag_ram.v" \
"../../../../Cache.srcs/sources_1/ip/Tag_ram_1/sim/Tag_ram_1.v" \
"../../../../Cache.srcs/sources_1/ip/Tag_ram_0/sim/Tag_ram_0.v" \
"../../../../Cache.srcs/sources_1/ip/Data_ram_1/Data_ram.v" \
"../../../../Cache.srcs/sources_1/ip/Data_ram_1/sim/Data_ram_1.v" \
"../../../../Cache.srcs/sources_1/ip/Data_ram_0/sim/Data_ram_0.v" \
"../../../../Cache.srcs/sources_1/new/Cache.v" \
"../../../../Cache.srcs/sim_1/new/cache_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
